|pdm_to_pcm
clk => clk.IN1
pdm[0] => pdm[0].IN1
pdm[1] => pdm[1].IN1
pdm[2] => pdm[2].IN1
pdm[3] => pdm[3].IN1
pdm[4] => pdm[4].IN1
pdm[5] => pdm[5].IN1
pdm[6] => pdm[6].IN1
pdm[7] => pdm[7].IN1
pdm[8] => pdm[8].IN1
pdm_clk <= pdm_clk.DB_MAX_OUTPUT_PORT_TYPE
ssel => ssel.IN1
sck => sck.IN1
mosi => mosi.IN1
miso <= spi_slave:spislv.miso
accum_clk <= fifo_wrclk.DB_MAX_OUTPUT_PORT_TYPE
dc[0] <= <GND>
dc[1] <= <GND>
dc[2] <= <GND>
dc[3] <= <GND>
dc[4] <= <GND>
dc[5] <= <GND>
dc[6] <= <GND>
dc[7] <= <GND>


|pdm_to_pcm|accum:module_gen[0].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_cvi1:auto_generated.data[0]
data[1] => dcfifo_cvi1:auto_generated.data[1]
data[2] => dcfifo_cvi1:auto_generated.data[2]
data[3] => dcfifo_cvi1:auto_generated.data[3]
data[4] => dcfifo_cvi1:auto_generated.data[4]
data[5] => dcfifo_cvi1:auto_generated.data[5]
data[6] => dcfifo_cvi1:auto_generated.data[6]
data[7] => dcfifo_cvi1:auto_generated.data[7]
data[8] => dcfifo_cvi1:auto_generated.data[8]
data[9] => dcfifo_cvi1:auto_generated.data[9]
data[10] => dcfifo_cvi1:auto_generated.data[10]
data[11] => dcfifo_cvi1:auto_generated.data[11]
data[12] => dcfifo_cvi1:auto_generated.data[12]
data[13] => dcfifo_cvi1:auto_generated.data[13]
data[14] => dcfifo_cvi1:auto_generated.data[14]
data[15] => dcfifo_cvi1:auto_generated.data[15]
data[16] => dcfifo_cvi1:auto_generated.data[16]
data[17] => dcfifo_cvi1:auto_generated.data[17]
data[18] => dcfifo_cvi1:auto_generated.data[18]
data[19] => dcfifo_cvi1:auto_generated.data[19]
data[20] => dcfifo_cvi1:auto_generated.data[20]
data[21] => dcfifo_cvi1:auto_generated.data[21]
data[22] => dcfifo_cvi1:auto_generated.data[22]
data[23] => dcfifo_cvi1:auto_generated.data[23]
q[0] <= dcfifo_cvi1:auto_generated.q[0]
q[1] <= dcfifo_cvi1:auto_generated.q[1]
q[2] <= dcfifo_cvi1:auto_generated.q[2]
q[3] <= dcfifo_cvi1:auto_generated.q[3]
q[4] <= dcfifo_cvi1:auto_generated.q[4]
q[5] <= dcfifo_cvi1:auto_generated.q[5]
q[6] <= dcfifo_cvi1:auto_generated.q[6]
q[7] <= dcfifo_cvi1:auto_generated.q[7]
q[8] <= dcfifo_cvi1:auto_generated.q[8]
q[9] <= dcfifo_cvi1:auto_generated.q[9]
q[10] <= dcfifo_cvi1:auto_generated.q[10]
q[11] <= dcfifo_cvi1:auto_generated.q[11]
q[12] <= dcfifo_cvi1:auto_generated.q[12]
q[13] <= dcfifo_cvi1:auto_generated.q[13]
q[14] <= dcfifo_cvi1:auto_generated.q[14]
q[15] <= dcfifo_cvi1:auto_generated.q[15]
q[16] <= dcfifo_cvi1:auto_generated.q[16]
q[17] <= dcfifo_cvi1:auto_generated.q[17]
q[18] <= dcfifo_cvi1:auto_generated.q[18]
q[19] <= dcfifo_cvi1:auto_generated.q[19]
q[20] <= dcfifo_cvi1:auto_generated.q[20]
q[21] <= dcfifo_cvi1:auto_generated.q[21]
q[22] <= dcfifo_cvi1:auto_generated.q[22]
q[23] <= dcfifo_cvi1:auto_generated.q[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_cvi1:auto_generated.rdclk
rdreq => dcfifo_cvi1:auto_generated.rdreq
wrclk => dcfifo_cvi1:auto_generated.wrclk
wrreq => dcfifo_cvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_cvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_cvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
data[0] => altsyncram_ji51:fifo_ram.data_a[0]
data[1] => altsyncram_ji51:fifo_ram.data_a[1]
data[2] => altsyncram_ji51:fifo_ram.data_a[2]
data[3] => altsyncram_ji51:fifo_ram.data_a[3]
data[4] => altsyncram_ji51:fifo_ram.data_a[4]
data[5] => altsyncram_ji51:fifo_ram.data_a[5]
data[6] => altsyncram_ji51:fifo_ram.data_a[6]
data[7] => altsyncram_ji51:fifo_ram.data_a[7]
data[8] => altsyncram_ji51:fifo_ram.data_a[8]
data[9] => altsyncram_ji51:fifo_ram.data_a[9]
data[10] => altsyncram_ji51:fifo_ram.data_a[10]
data[11] => altsyncram_ji51:fifo_ram.data_a[11]
data[12] => altsyncram_ji51:fifo_ram.data_a[12]
data[13] => altsyncram_ji51:fifo_ram.data_a[13]
data[14] => altsyncram_ji51:fifo_ram.data_a[14]
data[15] => altsyncram_ji51:fifo_ram.data_a[15]
data[16] => altsyncram_ji51:fifo_ram.data_a[16]
data[17] => altsyncram_ji51:fifo_ram.data_a[17]
data[18] => altsyncram_ji51:fifo_ram.data_a[18]
data[19] => altsyncram_ji51:fifo_ram.data_a[19]
data[20] => altsyncram_ji51:fifo_ram.data_a[20]
data[21] => altsyncram_ji51:fifo_ram.data_a[21]
data[22] => altsyncram_ji51:fifo_ram.data_a[22]
data[23] => altsyncram_ji51:fifo_ram.data_a[23]
q[0] <= altsyncram_ji51:fifo_ram.q_b[0]
q[1] <= altsyncram_ji51:fifo_ram.q_b[1]
q[2] <= altsyncram_ji51:fifo_ram.q_b[2]
q[3] <= altsyncram_ji51:fifo_ram.q_b[3]
q[4] <= altsyncram_ji51:fifo_ram.q_b[4]
q[5] <= altsyncram_ji51:fifo_ram.q_b[5]
q[6] <= altsyncram_ji51:fifo_ram.q_b[6]
q[7] <= altsyncram_ji51:fifo_ram.q_b[7]
q[8] <= altsyncram_ji51:fifo_ram.q_b[8]
q[9] <= altsyncram_ji51:fifo_ram.q_b[9]
q[10] <= altsyncram_ji51:fifo_ram.q_b[10]
q[11] <= altsyncram_ji51:fifo_ram.q_b[11]
q[12] <= altsyncram_ji51:fifo_ram.q_b[12]
q[13] <= altsyncram_ji51:fifo_ram.q_b[13]
q[14] <= altsyncram_ji51:fifo_ram.q_b[14]
q[15] <= altsyncram_ji51:fifo_ram.q_b[15]
q[16] <= altsyncram_ji51:fifo_ram.q_b[16]
q[17] <= altsyncram_ji51:fifo_ram.q_b[17]
q[18] <= altsyncram_ji51:fifo_ram.q_b[18]
q[19] <= altsyncram_ji51:fifo_ram.q_b[19]
q[20] <= altsyncram_ji51:fifo_ram.q_b[20]
q[21] <= altsyncram_ji51:fifo_ram.q_b[21]
q[22] <= altsyncram_ji51:fifo_ram.q_b[22]
q[23] <= altsyncram_ji51:fifo_ram.q_b[23]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ji51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ji51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|ram:module_gen[0].ram_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|pdm_to_pcm|ram:module_gen[0].ram_i|altsyncram:altsyncram_component
wren_a => altsyncram_1vm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1vm1:auto_generated.data_a[0]
data_a[1] => altsyncram_1vm1:auto_generated.data_a[1]
data_a[2] => altsyncram_1vm1:auto_generated.data_a[2]
data_a[3] => altsyncram_1vm1:auto_generated.data_a[3]
data_a[4] => altsyncram_1vm1:auto_generated.data_a[4]
data_a[5] => altsyncram_1vm1:auto_generated.data_a[5]
data_a[6] => altsyncram_1vm1:auto_generated.data_a[6]
data_a[7] => altsyncram_1vm1:auto_generated.data_a[7]
data_a[8] => altsyncram_1vm1:auto_generated.data_a[8]
data_a[9] => altsyncram_1vm1:auto_generated.data_a[9]
data_a[10] => altsyncram_1vm1:auto_generated.data_a[10]
data_a[11] => altsyncram_1vm1:auto_generated.data_a[11]
data_a[12] => altsyncram_1vm1:auto_generated.data_a[12]
data_a[13] => altsyncram_1vm1:auto_generated.data_a[13]
data_a[14] => altsyncram_1vm1:auto_generated.data_a[14]
data_a[15] => altsyncram_1vm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_1vm1:auto_generated.address_a[0]
address_a[1] => altsyncram_1vm1:auto_generated.address_a[1]
address_a[2] => altsyncram_1vm1:auto_generated.address_a[2]
address_a[3] => altsyncram_1vm1:auto_generated.address_a[3]
address_a[4] => altsyncram_1vm1:auto_generated.address_a[4]
address_a[5] => altsyncram_1vm1:auto_generated.address_a[5]
address_a[6] => altsyncram_1vm1:auto_generated.address_a[6]
address_a[7] => altsyncram_1vm1:auto_generated.address_a[7]
address_a[8] => altsyncram_1vm1:auto_generated.address_a[8]
address_a[9] => altsyncram_1vm1:auto_generated.address_a[9]
address_b[0] => altsyncram_1vm1:auto_generated.address_b[0]
address_b[1] => altsyncram_1vm1:auto_generated.address_b[1]
address_b[2] => altsyncram_1vm1:auto_generated.address_b[2]
address_b[3] => altsyncram_1vm1:auto_generated.address_b[3]
address_b[4] => altsyncram_1vm1:auto_generated.address_b[4]
address_b[5] => altsyncram_1vm1:auto_generated.address_b[5]
address_b[6] => altsyncram_1vm1:auto_generated.address_b[6]
address_b[7] => altsyncram_1vm1:auto_generated.address_b[7]
address_b[8] => altsyncram_1vm1:auto_generated.address_b[8]
address_b[9] => altsyncram_1vm1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_1vm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1vm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1vm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1vm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1vm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1vm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1vm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1vm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1vm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1vm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1vm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1vm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1vm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1vm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1vm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1vm1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdm_to_pcm|ram:module_gen[0].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|pdm_to_pcm|cic_d:module_gen[0].cic_filter_i
clk => clk.IN5
reset_n => reset_n.IN5
data_in[0] => int_stage[0].int_in[0].IN16
data_out[0] <= comb:comb_stage[1].comb_inst.data_out
data_out[1] <= comb:comb_stage[1].comb_inst.data_out
data_out[2] <= comb:comb_stage[1].comb_inst.data_out
data_out[3] <= comb:comb_stage[1].comb_inst.data_out
data_out[4] <= comb:comb_stage[1].comb_inst.data_out
data_out[5] <= comb:comb_stage[1].comb_inst.data_out
data_out[6] <= comb:comb_stage[1].comb_inst.data_out
data_out[7] <= comb:comb_stage[1].comb_inst.data_out
data_out[8] <= comb:comb_stage[1].comb_inst.data_out
data_out[9] <= comb:comb_stage[1].comb_inst.data_out
data_out[10] <= comb:comb_stage[1].comb_inst.data_out
data_out[11] <= comb:comb_stage[1].comb_inst.data_out
data_out[12] <= comb:comb_stage[1].comb_inst.data_out
data_out[13] <= comb:comb_stage[1].comb_inst.data_out
data_out[14] <= comb:comb_stage[1].comb_inst.data_out
out_dv <= ds_dv.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[0].cic_filter_i|integrator:int_stage[0].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[0].cic_filter_i|integrator:int_stage[1].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[0].cic_filter_i|downsampler:u1
clk => dv~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => dv.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dv <= dv~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[0].cic_filter_i|comb:comb_stage[0].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[0].cic_filter_i|comb:comb_stage[1].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|accum:module_gen[1].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_cvi1:auto_generated.data[0]
data[1] => dcfifo_cvi1:auto_generated.data[1]
data[2] => dcfifo_cvi1:auto_generated.data[2]
data[3] => dcfifo_cvi1:auto_generated.data[3]
data[4] => dcfifo_cvi1:auto_generated.data[4]
data[5] => dcfifo_cvi1:auto_generated.data[5]
data[6] => dcfifo_cvi1:auto_generated.data[6]
data[7] => dcfifo_cvi1:auto_generated.data[7]
data[8] => dcfifo_cvi1:auto_generated.data[8]
data[9] => dcfifo_cvi1:auto_generated.data[9]
data[10] => dcfifo_cvi1:auto_generated.data[10]
data[11] => dcfifo_cvi1:auto_generated.data[11]
data[12] => dcfifo_cvi1:auto_generated.data[12]
data[13] => dcfifo_cvi1:auto_generated.data[13]
data[14] => dcfifo_cvi1:auto_generated.data[14]
data[15] => dcfifo_cvi1:auto_generated.data[15]
data[16] => dcfifo_cvi1:auto_generated.data[16]
data[17] => dcfifo_cvi1:auto_generated.data[17]
data[18] => dcfifo_cvi1:auto_generated.data[18]
data[19] => dcfifo_cvi1:auto_generated.data[19]
data[20] => dcfifo_cvi1:auto_generated.data[20]
data[21] => dcfifo_cvi1:auto_generated.data[21]
data[22] => dcfifo_cvi1:auto_generated.data[22]
data[23] => dcfifo_cvi1:auto_generated.data[23]
q[0] <= dcfifo_cvi1:auto_generated.q[0]
q[1] <= dcfifo_cvi1:auto_generated.q[1]
q[2] <= dcfifo_cvi1:auto_generated.q[2]
q[3] <= dcfifo_cvi1:auto_generated.q[3]
q[4] <= dcfifo_cvi1:auto_generated.q[4]
q[5] <= dcfifo_cvi1:auto_generated.q[5]
q[6] <= dcfifo_cvi1:auto_generated.q[6]
q[7] <= dcfifo_cvi1:auto_generated.q[7]
q[8] <= dcfifo_cvi1:auto_generated.q[8]
q[9] <= dcfifo_cvi1:auto_generated.q[9]
q[10] <= dcfifo_cvi1:auto_generated.q[10]
q[11] <= dcfifo_cvi1:auto_generated.q[11]
q[12] <= dcfifo_cvi1:auto_generated.q[12]
q[13] <= dcfifo_cvi1:auto_generated.q[13]
q[14] <= dcfifo_cvi1:auto_generated.q[14]
q[15] <= dcfifo_cvi1:auto_generated.q[15]
q[16] <= dcfifo_cvi1:auto_generated.q[16]
q[17] <= dcfifo_cvi1:auto_generated.q[17]
q[18] <= dcfifo_cvi1:auto_generated.q[18]
q[19] <= dcfifo_cvi1:auto_generated.q[19]
q[20] <= dcfifo_cvi1:auto_generated.q[20]
q[21] <= dcfifo_cvi1:auto_generated.q[21]
q[22] <= dcfifo_cvi1:auto_generated.q[22]
q[23] <= dcfifo_cvi1:auto_generated.q[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_cvi1:auto_generated.rdclk
rdreq => dcfifo_cvi1:auto_generated.rdreq
wrclk => dcfifo_cvi1:auto_generated.wrclk
wrreq => dcfifo_cvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_cvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_cvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
data[0] => altsyncram_ji51:fifo_ram.data_a[0]
data[1] => altsyncram_ji51:fifo_ram.data_a[1]
data[2] => altsyncram_ji51:fifo_ram.data_a[2]
data[3] => altsyncram_ji51:fifo_ram.data_a[3]
data[4] => altsyncram_ji51:fifo_ram.data_a[4]
data[5] => altsyncram_ji51:fifo_ram.data_a[5]
data[6] => altsyncram_ji51:fifo_ram.data_a[6]
data[7] => altsyncram_ji51:fifo_ram.data_a[7]
data[8] => altsyncram_ji51:fifo_ram.data_a[8]
data[9] => altsyncram_ji51:fifo_ram.data_a[9]
data[10] => altsyncram_ji51:fifo_ram.data_a[10]
data[11] => altsyncram_ji51:fifo_ram.data_a[11]
data[12] => altsyncram_ji51:fifo_ram.data_a[12]
data[13] => altsyncram_ji51:fifo_ram.data_a[13]
data[14] => altsyncram_ji51:fifo_ram.data_a[14]
data[15] => altsyncram_ji51:fifo_ram.data_a[15]
data[16] => altsyncram_ji51:fifo_ram.data_a[16]
data[17] => altsyncram_ji51:fifo_ram.data_a[17]
data[18] => altsyncram_ji51:fifo_ram.data_a[18]
data[19] => altsyncram_ji51:fifo_ram.data_a[19]
data[20] => altsyncram_ji51:fifo_ram.data_a[20]
data[21] => altsyncram_ji51:fifo_ram.data_a[21]
data[22] => altsyncram_ji51:fifo_ram.data_a[22]
data[23] => altsyncram_ji51:fifo_ram.data_a[23]
q[0] <= altsyncram_ji51:fifo_ram.q_b[0]
q[1] <= altsyncram_ji51:fifo_ram.q_b[1]
q[2] <= altsyncram_ji51:fifo_ram.q_b[2]
q[3] <= altsyncram_ji51:fifo_ram.q_b[3]
q[4] <= altsyncram_ji51:fifo_ram.q_b[4]
q[5] <= altsyncram_ji51:fifo_ram.q_b[5]
q[6] <= altsyncram_ji51:fifo_ram.q_b[6]
q[7] <= altsyncram_ji51:fifo_ram.q_b[7]
q[8] <= altsyncram_ji51:fifo_ram.q_b[8]
q[9] <= altsyncram_ji51:fifo_ram.q_b[9]
q[10] <= altsyncram_ji51:fifo_ram.q_b[10]
q[11] <= altsyncram_ji51:fifo_ram.q_b[11]
q[12] <= altsyncram_ji51:fifo_ram.q_b[12]
q[13] <= altsyncram_ji51:fifo_ram.q_b[13]
q[14] <= altsyncram_ji51:fifo_ram.q_b[14]
q[15] <= altsyncram_ji51:fifo_ram.q_b[15]
q[16] <= altsyncram_ji51:fifo_ram.q_b[16]
q[17] <= altsyncram_ji51:fifo_ram.q_b[17]
q[18] <= altsyncram_ji51:fifo_ram.q_b[18]
q[19] <= altsyncram_ji51:fifo_ram.q_b[19]
q[20] <= altsyncram_ji51:fifo_ram.q_b[20]
q[21] <= altsyncram_ji51:fifo_ram.q_b[21]
q[22] <= altsyncram_ji51:fifo_ram.q_b[22]
q[23] <= altsyncram_ji51:fifo_ram.q_b[23]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ji51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ji51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|ram:module_gen[1].ram_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|pdm_to_pcm|ram:module_gen[1].ram_i|altsyncram:altsyncram_component
wren_a => altsyncram_1vm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1vm1:auto_generated.data_a[0]
data_a[1] => altsyncram_1vm1:auto_generated.data_a[1]
data_a[2] => altsyncram_1vm1:auto_generated.data_a[2]
data_a[3] => altsyncram_1vm1:auto_generated.data_a[3]
data_a[4] => altsyncram_1vm1:auto_generated.data_a[4]
data_a[5] => altsyncram_1vm1:auto_generated.data_a[5]
data_a[6] => altsyncram_1vm1:auto_generated.data_a[6]
data_a[7] => altsyncram_1vm1:auto_generated.data_a[7]
data_a[8] => altsyncram_1vm1:auto_generated.data_a[8]
data_a[9] => altsyncram_1vm1:auto_generated.data_a[9]
data_a[10] => altsyncram_1vm1:auto_generated.data_a[10]
data_a[11] => altsyncram_1vm1:auto_generated.data_a[11]
data_a[12] => altsyncram_1vm1:auto_generated.data_a[12]
data_a[13] => altsyncram_1vm1:auto_generated.data_a[13]
data_a[14] => altsyncram_1vm1:auto_generated.data_a[14]
data_a[15] => altsyncram_1vm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_1vm1:auto_generated.address_a[0]
address_a[1] => altsyncram_1vm1:auto_generated.address_a[1]
address_a[2] => altsyncram_1vm1:auto_generated.address_a[2]
address_a[3] => altsyncram_1vm1:auto_generated.address_a[3]
address_a[4] => altsyncram_1vm1:auto_generated.address_a[4]
address_a[5] => altsyncram_1vm1:auto_generated.address_a[5]
address_a[6] => altsyncram_1vm1:auto_generated.address_a[6]
address_a[7] => altsyncram_1vm1:auto_generated.address_a[7]
address_a[8] => altsyncram_1vm1:auto_generated.address_a[8]
address_a[9] => altsyncram_1vm1:auto_generated.address_a[9]
address_b[0] => altsyncram_1vm1:auto_generated.address_b[0]
address_b[1] => altsyncram_1vm1:auto_generated.address_b[1]
address_b[2] => altsyncram_1vm1:auto_generated.address_b[2]
address_b[3] => altsyncram_1vm1:auto_generated.address_b[3]
address_b[4] => altsyncram_1vm1:auto_generated.address_b[4]
address_b[5] => altsyncram_1vm1:auto_generated.address_b[5]
address_b[6] => altsyncram_1vm1:auto_generated.address_b[6]
address_b[7] => altsyncram_1vm1:auto_generated.address_b[7]
address_b[8] => altsyncram_1vm1:auto_generated.address_b[8]
address_b[9] => altsyncram_1vm1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_1vm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1vm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1vm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1vm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1vm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1vm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1vm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1vm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1vm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1vm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1vm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1vm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1vm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1vm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1vm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1vm1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdm_to_pcm|ram:module_gen[1].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|pdm_to_pcm|cic_d:module_gen[1].cic_filter_i
clk => clk.IN5
reset_n => reset_n.IN5
data_in[0] => int_stage[0].int_in[0].IN16
data_out[0] <= comb:comb_stage[1].comb_inst.data_out
data_out[1] <= comb:comb_stage[1].comb_inst.data_out
data_out[2] <= comb:comb_stage[1].comb_inst.data_out
data_out[3] <= comb:comb_stage[1].comb_inst.data_out
data_out[4] <= comb:comb_stage[1].comb_inst.data_out
data_out[5] <= comb:comb_stage[1].comb_inst.data_out
data_out[6] <= comb:comb_stage[1].comb_inst.data_out
data_out[7] <= comb:comb_stage[1].comb_inst.data_out
data_out[8] <= comb:comb_stage[1].comb_inst.data_out
data_out[9] <= comb:comb_stage[1].comb_inst.data_out
data_out[10] <= comb:comb_stage[1].comb_inst.data_out
data_out[11] <= comb:comb_stage[1].comb_inst.data_out
data_out[12] <= comb:comb_stage[1].comb_inst.data_out
data_out[13] <= comb:comb_stage[1].comb_inst.data_out
data_out[14] <= comb:comb_stage[1].comb_inst.data_out
out_dv <= ds_dv.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[1].cic_filter_i|integrator:int_stage[0].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[1].cic_filter_i|integrator:int_stage[1].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[1].cic_filter_i|downsampler:u1
clk => dv~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => dv.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dv <= dv~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[1].cic_filter_i|comb:comb_stage[0].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[1].cic_filter_i|comb:comb_stage[1].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|accum:module_gen[2].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_cvi1:auto_generated.data[0]
data[1] => dcfifo_cvi1:auto_generated.data[1]
data[2] => dcfifo_cvi1:auto_generated.data[2]
data[3] => dcfifo_cvi1:auto_generated.data[3]
data[4] => dcfifo_cvi1:auto_generated.data[4]
data[5] => dcfifo_cvi1:auto_generated.data[5]
data[6] => dcfifo_cvi1:auto_generated.data[6]
data[7] => dcfifo_cvi1:auto_generated.data[7]
data[8] => dcfifo_cvi1:auto_generated.data[8]
data[9] => dcfifo_cvi1:auto_generated.data[9]
data[10] => dcfifo_cvi1:auto_generated.data[10]
data[11] => dcfifo_cvi1:auto_generated.data[11]
data[12] => dcfifo_cvi1:auto_generated.data[12]
data[13] => dcfifo_cvi1:auto_generated.data[13]
data[14] => dcfifo_cvi1:auto_generated.data[14]
data[15] => dcfifo_cvi1:auto_generated.data[15]
data[16] => dcfifo_cvi1:auto_generated.data[16]
data[17] => dcfifo_cvi1:auto_generated.data[17]
data[18] => dcfifo_cvi1:auto_generated.data[18]
data[19] => dcfifo_cvi1:auto_generated.data[19]
data[20] => dcfifo_cvi1:auto_generated.data[20]
data[21] => dcfifo_cvi1:auto_generated.data[21]
data[22] => dcfifo_cvi1:auto_generated.data[22]
data[23] => dcfifo_cvi1:auto_generated.data[23]
q[0] <= dcfifo_cvi1:auto_generated.q[0]
q[1] <= dcfifo_cvi1:auto_generated.q[1]
q[2] <= dcfifo_cvi1:auto_generated.q[2]
q[3] <= dcfifo_cvi1:auto_generated.q[3]
q[4] <= dcfifo_cvi1:auto_generated.q[4]
q[5] <= dcfifo_cvi1:auto_generated.q[5]
q[6] <= dcfifo_cvi1:auto_generated.q[6]
q[7] <= dcfifo_cvi1:auto_generated.q[7]
q[8] <= dcfifo_cvi1:auto_generated.q[8]
q[9] <= dcfifo_cvi1:auto_generated.q[9]
q[10] <= dcfifo_cvi1:auto_generated.q[10]
q[11] <= dcfifo_cvi1:auto_generated.q[11]
q[12] <= dcfifo_cvi1:auto_generated.q[12]
q[13] <= dcfifo_cvi1:auto_generated.q[13]
q[14] <= dcfifo_cvi1:auto_generated.q[14]
q[15] <= dcfifo_cvi1:auto_generated.q[15]
q[16] <= dcfifo_cvi1:auto_generated.q[16]
q[17] <= dcfifo_cvi1:auto_generated.q[17]
q[18] <= dcfifo_cvi1:auto_generated.q[18]
q[19] <= dcfifo_cvi1:auto_generated.q[19]
q[20] <= dcfifo_cvi1:auto_generated.q[20]
q[21] <= dcfifo_cvi1:auto_generated.q[21]
q[22] <= dcfifo_cvi1:auto_generated.q[22]
q[23] <= dcfifo_cvi1:auto_generated.q[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_cvi1:auto_generated.rdclk
rdreq => dcfifo_cvi1:auto_generated.rdreq
wrclk => dcfifo_cvi1:auto_generated.wrclk
wrreq => dcfifo_cvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_cvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_cvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
data[0] => altsyncram_ji51:fifo_ram.data_a[0]
data[1] => altsyncram_ji51:fifo_ram.data_a[1]
data[2] => altsyncram_ji51:fifo_ram.data_a[2]
data[3] => altsyncram_ji51:fifo_ram.data_a[3]
data[4] => altsyncram_ji51:fifo_ram.data_a[4]
data[5] => altsyncram_ji51:fifo_ram.data_a[5]
data[6] => altsyncram_ji51:fifo_ram.data_a[6]
data[7] => altsyncram_ji51:fifo_ram.data_a[7]
data[8] => altsyncram_ji51:fifo_ram.data_a[8]
data[9] => altsyncram_ji51:fifo_ram.data_a[9]
data[10] => altsyncram_ji51:fifo_ram.data_a[10]
data[11] => altsyncram_ji51:fifo_ram.data_a[11]
data[12] => altsyncram_ji51:fifo_ram.data_a[12]
data[13] => altsyncram_ji51:fifo_ram.data_a[13]
data[14] => altsyncram_ji51:fifo_ram.data_a[14]
data[15] => altsyncram_ji51:fifo_ram.data_a[15]
data[16] => altsyncram_ji51:fifo_ram.data_a[16]
data[17] => altsyncram_ji51:fifo_ram.data_a[17]
data[18] => altsyncram_ji51:fifo_ram.data_a[18]
data[19] => altsyncram_ji51:fifo_ram.data_a[19]
data[20] => altsyncram_ji51:fifo_ram.data_a[20]
data[21] => altsyncram_ji51:fifo_ram.data_a[21]
data[22] => altsyncram_ji51:fifo_ram.data_a[22]
data[23] => altsyncram_ji51:fifo_ram.data_a[23]
q[0] <= altsyncram_ji51:fifo_ram.q_b[0]
q[1] <= altsyncram_ji51:fifo_ram.q_b[1]
q[2] <= altsyncram_ji51:fifo_ram.q_b[2]
q[3] <= altsyncram_ji51:fifo_ram.q_b[3]
q[4] <= altsyncram_ji51:fifo_ram.q_b[4]
q[5] <= altsyncram_ji51:fifo_ram.q_b[5]
q[6] <= altsyncram_ji51:fifo_ram.q_b[6]
q[7] <= altsyncram_ji51:fifo_ram.q_b[7]
q[8] <= altsyncram_ji51:fifo_ram.q_b[8]
q[9] <= altsyncram_ji51:fifo_ram.q_b[9]
q[10] <= altsyncram_ji51:fifo_ram.q_b[10]
q[11] <= altsyncram_ji51:fifo_ram.q_b[11]
q[12] <= altsyncram_ji51:fifo_ram.q_b[12]
q[13] <= altsyncram_ji51:fifo_ram.q_b[13]
q[14] <= altsyncram_ji51:fifo_ram.q_b[14]
q[15] <= altsyncram_ji51:fifo_ram.q_b[15]
q[16] <= altsyncram_ji51:fifo_ram.q_b[16]
q[17] <= altsyncram_ji51:fifo_ram.q_b[17]
q[18] <= altsyncram_ji51:fifo_ram.q_b[18]
q[19] <= altsyncram_ji51:fifo_ram.q_b[19]
q[20] <= altsyncram_ji51:fifo_ram.q_b[20]
q[21] <= altsyncram_ji51:fifo_ram.q_b[21]
q[22] <= altsyncram_ji51:fifo_ram.q_b[22]
q[23] <= altsyncram_ji51:fifo_ram.q_b[23]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ji51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ji51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|ram:module_gen[2].ram_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|pdm_to_pcm|ram:module_gen[2].ram_i|altsyncram:altsyncram_component
wren_a => altsyncram_1vm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1vm1:auto_generated.data_a[0]
data_a[1] => altsyncram_1vm1:auto_generated.data_a[1]
data_a[2] => altsyncram_1vm1:auto_generated.data_a[2]
data_a[3] => altsyncram_1vm1:auto_generated.data_a[3]
data_a[4] => altsyncram_1vm1:auto_generated.data_a[4]
data_a[5] => altsyncram_1vm1:auto_generated.data_a[5]
data_a[6] => altsyncram_1vm1:auto_generated.data_a[6]
data_a[7] => altsyncram_1vm1:auto_generated.data_a[7]
data_a[8] => altsyncram_1vm1:auto_generated.data_a[8]
data_a[9] => altsyncram_1vm1:auto_generated.data_a[9]
data_a[10] => altsyncram_1vm1:auto_generated.data_a[10]
data_a[11] => altsyncram_1vm1:auto_generated.data_a[11]
data_a[12] => altsyncram_1vm1:auto_generated.data_a[12]
data_a[13] => altsyncram_1vm1:auto_generated.data_a[13]
data_a[14] => altsyncram_1vm1:auto_generated.data_a[14]
data_a[15] => altsyncram_1vm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_1vm1:auto_generated.address_a[0]
address_a[1] => altsyncram_1vm1:auto_generated.address_a[1]
address_a[2] => altsyncram_1vm1:auto_generated.address_a[2]
address_a[3] => altsyncram_1vm1:auto_generated.address_a[3]
address_a[4] => altsyncram_1vm1:auto_generated.address_a[4]
address_a[5] => altsyncram_1vm1:auto_generated.address_a[5]
address_a[6] => altsyncram_1vm1:auto_generated.address_a[6]
address_a[7] => altsyncram_1vm1:auto_generated.address_a[7]
address_a[8] => altsyncram_1vm1:auto_generated.address_a[8]
address_a[9] => altsyncram_1vm1:auto_generated.address_a[9]
address_b[0] => altsyncram_1vm1:auto_generated.address_b[0]
address_b[1] => altsyncram_1vm1:auto_generated.address_b[1]
address_b[2] => altsyncram_1vm1:auto_generated.address_b[2]
address_b[3] => altsyncram_1vm1:auto_generated.address_b[3]
address_b[4] => altsyncram_1vm1:auto_generated.address_b[4]
address_b[5] => altsyncram_1vm1:auto_generated.address_b[5]
address_b[6] => altsyncram_1vm1:auto_generated.address_b[6]
address_b[7] => altsyncram_1vm1:auto_generated.address_b[7]
address_b[8] => altsyncram_1vm1:auto_generated.address_b[8]
address_b[9] => altsyncram_1vm1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_1vm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1vm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1vm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1vm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1vm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1vm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1vm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1vm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1vm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1vm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1vm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1vm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1vm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1vm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1vm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1vm1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdm_to_pcm|ram:module_gen[2].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|pdm_to_pcm|cic_d:module_gen[2].cic_filter_i
clk => clk.IN5
reset_n => reset_n.IN5
data_in[0] => int_stage[0].int_in[0].IN16
data_out[0] <= comb:comb_stage[1].comb_inst.data_out
data_out[1] <= comb:comb_stage[1].comb_inst.data_out
data_out[2] <= comb:comb_stage[1].comb_inst.data_out
data_out[3] <= comb:comb_stage[1].comb_inst.data_out
data_out[4] <= comb:comb_stage[1].comb_inst.data_out
data_out[5] <= comb:comb_stage[1].comb_inst.data_out
data_out[6] <= comb:comb_stage[1].comb_inst.data_out
data_out[7] <= comb:comb_stage[1].comb_inst.data_out
data_out[8] <= comb:comb_stage[1].comb_inst.data_out
data_out[9] <= comb:comb_stage[1].comb_inst.data_out
data_out[10] <= comb:comb_stage[1].comb_inst.data_out
data_out[11] <= comb:comb_stage[1].comb_inst.data_out
data_out[12] <= comb:comb_stage[1].comb_inst.data_out
data_out[13] <= comb:comb_stage[1].comb_inst.data_out
data_out[14] <= comb:comb_stage[1].comb_inst.data_out
out_dv <= ds_dv.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[2].cic_filter_i|integrator:int_stage[0].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[2].cic_filter_i|integrator:int_stage[1].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[2].cic_filter_i|downsampler:u1
clk => dv~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => dv.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dv <= dv~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[2].cic_filter_i|comb:comb_stage[0].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[2].cic_filter_i|comb:comb_stage[1].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|accum:module_gen[3].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_cvi1:auto_generated.data[0]
data[1] => dcfifo_cvi1:auto_generated.data[1]
data[2] => dcfifo_cvi1:auto_generated.data[2]
data[3] => dcfifo_cvi1:auto_generated.data[3]
data[4] => dcfifo_cvi1:auto_generated.data[4]
data[5] => dcfifo_cvi1:auto_generated.data[5]
data[6] => dcfifo_cvi1:auto_generated.data[6]
data[7] => dcfifo_cvi1:auto_generated.data[7]
data[8] => dcfifo_cvi1:auto_generated.data[8]
data[9] => dcfifo_cvi1:auto_generated.data[9]
data[10] => dcfifo_cvi1:auto_generated.data[10]
data[11] => dcfifo_cvi1:auto_generated.data[11]
data[12] => dcfifo_cvi1:auto_generated.data[12]
data[13] => dcfifo_cvi1:auto_generated.data[13]
data[14] => dcfifo_cvi1:auto_generated.data[14]
data[15] => dcfifo_cvi1:auto_generated.data[15]
data[16] => dcfifo_cvi1:auto_generated.data[16]
data[17] => dcfifo_cvi1:auto_generated.data[17]
data[18] => dcfifo_cvi1:auto_generated.data[18]
data[19] => dcfifo_cvi1:auto_generated.data[19]
data[20] => dcfifo_cvi1:auto_generated.data[20]
data[21] => dcfifo_cvi1:auto_generated.data[21]
data[22] => dcfifo_cvi1:auto_generated.data[22]
data[23] => dcfifo_cvi1:auto_generated.data[23]
q[0] <= dcfifo_cvi1:auto_generated.q[0]
q[1] <= dcfifo_cvi1:auto_generated.q[1]
q[2] <= dcfifo_cvi1:auto_generated.q[2]
q[3] <= dcfifo_cvi1:auto_generated.q[3]
q[4] <= dcfifo_cvi1:auto_generated.q[4]
q[5] <= dcfifo_cvi1:auto_generated.q[5]
q[6] <= dcfifo_cvi1:auto_generated.q[6]
q[7] <= dcfifo_cvi1:auto_generated.q[7]
q[8] <= dcfifo_cvi1:auto_generated.q[8]
q[9] <= dcfifo_cvi1:auto_generated.q[9]
q[10] <= dcfifo_cvi1:auto_generated.q[10]
q[11] <= dcfifo_cvi1:auto_generated.q[11]
q[12] <= dcfifo_cvi1:auto_generated.q[12]
q[13] <= dcfifo_cvi1:auto_generated.q[13]
q[14] <= dcfifo_cvi1:auto_generated.q[14]
q[15] <= dcfifo_cvi1:auto_generated.q[15]
q[16] <= dcfifo_cvi1:auto_generated.q[16]
q[17] <= dcfifo_cvi1:auto_generated.q[17]
q[18] <= dcfifo_cvi1:auto_generated.q[18]
q[19] <= dcfifo_cvi1:auto_generated.q[19]
q[20] <= dcfifo_cvi1:auto_generated.q[20]
q[21] <= dcfifo_cvi1:auto_generated.q[21]
q[22] <= dcfifo_cvi1:auto_generated.q[22]
q[23] <= dcfifo_cvi1:auto_generated.q[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_cvi1:auto_generated.rdclk
rdreq => dcfifo_cvi1:auto_generated.rdreq
wrclk => dcfifo_cvi1:auto_generated.wrclk
wrreq => dcfifo_cvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_cvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_cvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
data[0] => altsyncram_ji51:fifo_ram.data_a[0]
data[1] => altsyncram_ji51:fifo_ram.data_a[1]
data[2] => altsyncram_ji51:fifo_ram.data_a[2]
data[3] => altsyncram_ji51:fifo_ram.data_a[3]
data[4] => altsyncram_ji51:fifo_ram.data_a[4]
data[5] => altsyncram_ji51:fifo_ram.data_a[5]
data[6] => altsyncram_ji51:fifo_ram.data_a[6]
data[7] => altsyncram_ji51:fifo_ram.data_a[7]
data[8] => altsyncram_ji51:fifo_ram.data_a[8]
data[9] => altsyncram_ji51:fifo_ram.data_a[9]
data[10] => altsyncram_ji51:fifo_ram.data_a[10]
data[11] => altsyncram_ji51:fifo_ram.data_a[11]
data[12] => altsyncram_ji51:fifo_ram.data_a[12]
data[13] => altsyncram_ji51:fifo_ram.data_a[13]
data[14] => altsyncram_ji51:fifo_ram.data_a[14]
data[15] => altsyncram_ji51:fifo_ram.data_a[15]
data[16] => altsyncram_ji51:fifo_ram.data_a[16]
data[17] => altsyncram_ji51:fifo_ram.data_a[17]
data[18] => altsyncram_ji51:fifo_ram.data_a[18]
data[19] => altsyncram_ji51:fifo_ram.data_a[19]
data[20] => altsyncram_ji51:fifo_ram.data_a[20]
data[21] => altsyncram_ji51:fifo_ram.data_a[21]
data[22] => altsyncram_ji51:fifo_ram.data_a[22]
data[23] => altsyncram_ji51:fifo_ram.data_a[23]
q[0] <= altsyncram_ji51:fifo_ram.q_b[0]
q[1] <= altsyncram_ji51:fifo_ram.q_b[1]
q[2] <= altsyncram_ji51:fifo_ram.q_b[2]
q[3] <= altsyncram_ji51:fifo_ram.q_b[3]
q[4] <= altsyncram_ji51:fifo_ram.q_b[4]
q[5] <= altsyncram_ji51:fifo_ram.q_b[5]
q[6] <= altsyncram_ji51:fifo_ram.q_b[6]
q[7] <= altsyncram_ji51:fifo_ram.q_b[7]
q[8] <= altsyncram_ji51:fifo_ram.q_b[8]
q[9] <= altsyncram_ji51:fifo_ram.q_b[9]
q[10] <= altsyncram_ji51:fifo_ram.q_b[10]
q[11] <= altsyncram_ji51:fifo_ram.q_b[11]
q[12] <= altsyncram_ji51:fifo_ram.q_b[12]
q[13] <= altsyncram_ji51:fifo_ram.q_b[13]
q[14] <= altsyncram_ji51:fifo_ram.q_b[14]
q[15] <= altsyncram_ji51:fifo_ram.q_b[15]
q[16] <= altsyncram_ji51:fifo_ram.q_b[16]
q[17] <= altsyncram_ji51:fifo_ram.q_b[17]
q[18] <= altsyncram_ji51:fifo_ram.q_b[18]
q[19] <= altsyncram_ji51:fifo_ram.q_b[19]
q[20] <= altsyncram_ji51:fifo_ram.q_b[20]
q[21] <= altsyncram_ji51:fifo_ram.q_b[21]
q[22] <= altsyncram_ji51:fifo_ram.q_b[22]
q[23] <= altsyncram_ji51:fifo_ram.q_b[23]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ji51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ji51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|ram:module_gen[3].ram_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|pdm_to_pcm|ram:module_gen[3].ram_i|altsyncram:altsyncram_component
wren_a => altsyncram_1vm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1vm1:auto_generated.data_a[0]
data_a[1] => altsyncram_1vm1:auto_generated.data_a[1]
data_a[2] => altsyncram_1vm1:auto_generated.data_a[2]
data_a[3] => altsyncram_1vm1:auto_generated.data_a[3]
data_a[4] => altsyncram_1vm1:auto_generated.data_a[4]
data_a[5] => altsyncram_1vm1:auto_generated.data_a[5]
data_a[6] => altsyncram_1vm1:auto_generated.data_a[6]
data_a[7] => altsyncram_1vm1:auto_generated.data_a[7]
data_a[8] => altsyncram_1vm1:auto_generated.data_a[8]
data_a[9] => altsyncram_1vm1:auto_generated.data_a[9]
data_a[10] => altsyncram_1vm1:auto_generated.data_a[10]
data_a[11] => altsyncram_1vm1:auto_generated.data_a[11]
data_a[12] => altsyncram_1vm1:auto_generated.data_a[12]
data_a[13] => altsyncram_1vm1:auto_generated.data_a[13]
data_a[14] => altsyncram_1vm1:auto_generated.data_a[14]
data_a[15] => altsyncram_1vm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_1vm1:auto_generated.address_a[0]
address_a[1] => altsyncram_1vm1:auto_generated.address_a[1]
address_a[2] => altsyncram_1vm1:auto_generated.address_a[2]
address_a[3] => altsyncram_1vm1:auto_generated.address_a[3]
address_a[4] => altsyncram_1vm1:auto_generated.address_a[4]
address_a[5] => altsyncram_1vm1:auto_generated.address_a[5]
address_a[6] => altsyncram_1vm1:auto_generated.address_a[6]
address_a[7] => altsyncram_1vm1:auto_generated.address_a[7]
address_a[8] => altsyncram_1vm1:auto_generated.address_a[8]
address_a[9] => altsyncram_1vm1:auto_generated.address_a[9]
address_b[0] => altsyncram_1vm1:auto_generated.address_b[0]
address_b[1] => altsyncram_1vm1:auto_generated.address_b[1]
address_b[2] => altsyncram_1vm1:auto_generated.address_b[2]
address_b[3] => altsyncram_1vm1:auto_generated.address_b[3]
address_b[4] => altsyncram_1vm1:auto_generated.address_b[4]
address_b[5] => altsyncram_1vm1:auto_generated.address_b[5]
address_b[6] => altsyncram_1vm1:auto_generated.address_b[6]
address_b[7] => altsyncram_1vm1:auto_generated.address_b[7]
address_b[8] => altsyncram_1vm1:auto_generated.address_b[8]
address_b[9] => altsyncram_1vm1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_1vm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1vm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1vm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1vm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1vm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1vm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1vm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1vm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1vm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1vm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1vm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1vm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1vm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1vm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1vm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1vm1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdm_to_pcm|ram:module_gen[3].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|pdm_to_pcm|cic_d:module_gen[3].cic_filter_i
clk => clk.IN5
reset_n => reset_n.IN5
data_in[0] => int_stage[0].int_in[0].IN16
data_out[0] <= comb:comb_stage[1].comb_inst.data_out
data_out[1] <= comb:comb_stage[1].comb_inst.data_out
data_out[2] <= comb:comb_stage[1].comb_inst.data_out
data_out[3] <= comb:comb_stage[1].comb_inst.data_out
data_out[4] <= comb:comb_stage[1].comb_inst.data_out
data_out[5] <= comb:comb_stage[1].comb_inst.data_out
data_out[6] <= comb:comb_stage[1].comb_inst.data_out
data_out[7] <= comb:comb_stage[1].comb_inst.data_out
data_out[8] <= comb:comb_stage[1].comb_inst.data_out
data_out[9] <= comb:comb_stage[1].comb_inst.data_out
data_out[10] <= comb:comb_stage[1].comb_inst.data_out
data_out[11] <= comb:comb_stage[1].comb_inst.data_out
data_out[12] <= comb:comb_stage[1].comb_inst.data_out
data_out[13] <= comb:comb_stage[1].comb_inst.data_out
data_out[14] <= comb:comb_stage[1].comb_inst.data_out
out_dv <= ds_dv.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[3].cic_filter_i|integrator:int_stage[0].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[3].cic_filter_i|integrator:int_stage[1].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[3].cic_filter_i|downsampler:u1
clk => dv~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => dv.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dv <= dv~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[3].cic_filter_i|comb:comb_stage[0].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[3].cic_filter_i|comb:comb_stage[1].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|accum:module_gen[4].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_cvi1:auto_generated.data[0]
data[1] => dcfifo_cvi1:auto_generated.data[1]
data[2] => dcfifo_cvi1:auto_generated.data[2]
data[3] => dcfifo_cvi1:auto_generated.data[3]
data[4] => dcfifo_cvi1:auto_generated.data[4]
data[5] => dcfifo_cvi1:auto_generated.data[5]
data[6] => dcfifo_cvi1:auto_generated.data[6]
data[7] => dcfifo_cvi1:auto_generated.data[7]
data[8] => dcfifo_cvi1:auto_generated.data[8]
data[9] => dcfifo_cvi1:auto_generated.data[9]
data[10] => dcfifo_cvi1:auto_generated.data[10]
data[11] => dcfifo_cvi1:auto_generated.data[11]
data[12] => dcfifo_cvi1:auto_generated.data[12]
data[13] => dcfifo_cvi1:auto_generated.data[13]
data[14] => dcfifo_cvi1:auto_generated.data[14]
data[15] => dcfifo_cvi1:auto_generated.data[15]
data[16] => dcfifo_cvi1:auto_generated.data[16]
data[17] => dcfifo_cvi1:auto_generated.data[17]
data[18] => dcfifo_cvi1:auto_generated.data[18]
data[19] => dcfifo_cvi1:auto_generated.data[19]
data[20] => dcfifo_cvi1:auto_generated.data[20]
data[21] => dcfifo_cvi1:auto_generated.data[21]
data[22] => dcfifo_cvi1:auto_generated.data[22]
data[23] => dcfifo_cvi1:auto_generated.data[23]
q[0] <= dcfifo_cvi1:auto_generated.q[0]
q[1] <= dcfifo_cvi1:auto_generated.q[1]
q[2] <= dcfifo_cvi1:auto_generated.q[2]
q[3] <= dcfifo_cvi1:auto_generated.q[3]
q[4] <= dcfifo_cvi1:auto_generated.q[4]
q[5] <= dcfifo_cvi1:auto_generated.q[5]
q[6] <= dcfifo_cvi1:auto_generated.q[6]
q[7] <= dcfifo_cvi1:auto_generated.q[7]
q[8] <= dcfifo_cvi1:auto_generated.q[8]
q[9] <= dcfifo_cvi1:auto_generated.q[9]
q[10] <= dcfifo_cvi1:auto_generated.q[10]
q[11] <= dcfifo_cvi1:auto_generated.q[11]
q[12] <= dcfifo_cvi1:auto_generated.q[12]
q[13] <= dcfifo_cvi1:auto_generated.q[13]
q[14] <= dcfifo_cvi1:auto_generated.q[14]
q[15] <= dcfifo_cvi1:auto_generated.q[15]
q[16] <= dcfifo_cvi1:auto_generated.q[16]
q[17] <= dcfifo_cvi1:auto_generated.q[17]
q[18] <= dcfifo_cvi1:auto_generated.q[18]
q[19] <= dcfifo_cvi1:auto_generated.q[19]
q[20] <= dcfifo_cvi1:auto_generated.q[20]
q[21] <= dcfifo_cvi1:auto_generated.q[21]
q[22] <= dcfifo_cvi1:auto_generated.q[22]
q[23] <= dcfifo_cvi1:auto_generated.q[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_cvi1:auto_generated.rdclk
rdreq => dcfifo_cvi1:auto_generated.rdreq
wrclk => dcfifo_cvi1:auto_generated.wrclk
wrreq => dcfifo_cvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_cvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_cvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
data[0] => altsyncram_ji51:fifo_ram.data_a[0]
data[1] => altsyncram_ji51:fifo_ram.data_a[1]
data[2] => altsyncram_ji51:fifo_ram.data_a[2]
data[3] => altsyncram_ji51:fifo_ram.data_a[3]
data[4] => altsyncram_ji51:fifo_ram.data_a[4]
data[5] => altsyncram_ji51:fifo_ram.data_a[5]
data[6] => altsyncram_ji51:fifo_ram.data_a[6]
data[7] => altsyncram_ji51:fifo_ram.data_a[7]
data[8] => altsyncram_ji51:fifo_ram.data_a[8]
data[9] => altsyncram_ji51:fifo_ram.data_a[9]
data[10] => altsyncram_ji51:fifo_ram.data_a[10]
data[11] => altsyncram_ji51:fifo_ram.data_a[11]
data[12] => altsyncram_ji51:fifo_ram.data_a[12]
data[13] => altsyncram_ji51:fifo_ram.data_a[13]
data[14] => altsyncram_ji51:fifo_ram.data_a[14]
data[15] => altsyncram_ji51:fifo_ram.data_a[15]
data[16] => altsyncram_ji51:fifo_ram.data_a[16]
data[17] => altsyncram_ji51:fifo_ram.data_a[17]
data[18] => altsyncram_ji51:fifo_ram.data_a[18]
data[19] => altsyncram_ji51:fifo_ram.data_a[19]
data[20] => altsyncram_ji51:fifo_ram.data_a[20]
data[21] => altsyncram_ji51:fifo_ram.data_a[21]
data[22] => altsyncram_ji51:fifo_ram.data_a[22]
data[23] => altsyncram_ji51:fifo_ram.data_a[23]
q[0] <= altsyncram_ji51:fifo_ram.q_b[0]
q[1] <= altsyncram_ji51:fifo_ram.q_b[1]
q[2] <= altsyncram_ji51:fifo_ram.q_b[2]
q[3] <= altsyncram_ji51:fifo_ram.q_b[3]
q[4] <= altsyncram_ji51:fifo_ram.q_b[4]
q[5] <= altsyncram_ji51:fifo_ram.q_b[5]
q[6] <= altsyncram_ji51:fifo_ram.q_b[6]
q[7] <= altsyncram_ji51:fifo_ram.q_b[7]
q[8] <= altsyncram_ji51:fifo_ram.q_b[8]
q[9] <= altsyncram_ji51:fifo_ram.q_b[9]
q[10] <= altsyncram_ji51:fifo_ram.q_b[10]
q[11] <= altsyncram_ji51:fifo_ram.q_b[11]
q[12] <= altsyncram_ji51:fifo_ram.q_b[12]
q[13] <= altsyncram_ji51:fifo_ram.q_b[13]
q[14] <= altsyncram_ji51:fifo_ram.q_b[14]
q[15] <= altsyncram_ji51:fifo_ram.q_b[15]
q[16] <= altsyncram_ji51:fifo_ram.q_b[16]
q[17] <= altsyncram_ji51:fifo_ram.q_b[17]
q[18] <= altsyncram_ji51:fifo_ram.q_b[18]
q[19] <= altsyncram_ji51:fifo_ram.q_b[19]
q[20] <= altsyncram_ji51:fifo_ram.q_b[20]
q[21] <= altsyncram_ji51:fifo_ram.q_b[21]
q[22] <= altsyncram_ji51:fifo_ram.q_b[22]
q[23] <= altsyncram_ji51:fifo_ram.q_b[23]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ji51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ji51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|ram:module_gen[4].ram_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|pdm_to_pcm|ram:module_gen[4].ram_i|altsyncram:altsyncram_component
wren_a => altsyncram_1vm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1vm1:auto_generated.data_a[0]
data_a[1] => altsyncram_1vm1:auto_generated.data_a[1]
data_a[2] => altsyncram_1vm1:auto_generated.data_a[2]
data_a[3] => altsyncram_1vm1:auto_generated.data_a[3]
data_a[4] => altsyncram_1vm1:auto_generated.data_a[4]
data_a[5] => altsyncram_1vm1:auto_generated.data_a[5]
data_a[6] => altsyncram_1vm1:auto_generated.data_a[6]
data_a[7] => altsyncram_1vm1:auto_generated.data_a[7]
data_a[8] => altsyncram_1vm1:auto_generated.data_a[8]
data_a[9] => altsyncram_1vm1:auto_generated.data_a[9]
data_a[10] => altsyncram_1vm1:auto_generated.data_a[10]
data_a[11] => altsyncram_1vm1:auto_generated.data_a[11]
data_a[12] => altsyncram_1vm1:auto_generated.data_a[12]
data_a[13] => altsyncram_1vm1:auto_generated.data_a[13]
data_a[14] => altsyncram_1vm1:auto_generated.data_a[14]
data_a[15] => altsyncram_1vm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_1vm1:auto_generated.address_a[0]
address_a[1] => altsyncram_1vm1:auto_generated.address_a[1]
address_a[2] => altsyncram_1vm1:auto_generated.address_a[2]
address_a[3] => altsyncram_1vm1:auto_generated.address_a[3]
address_a[4] => altsyncram_1vm1:auto_generated.address_a[4]
address_a[5] => altsyncram_1vm1:auto_generated.address_a[5]
address_a[6] => altsyncram_1vm1:auto_generated.address_a[6]
address_a[7] => altsyncram_1vm1:auto_generated.address_a[7]
address_a[8] => altsyncram_1vm1:auto_generated.address_a[8]
address_a[9] => altsyncram_1vm1:auto_generated.address_a[9]
address_b[0] => altsyncram_1vm1:auto_generated.address_b[0]
address_b[1] => altsyncram_1vm1:auto_generated.address_b[1]
address_b[2] => altsyncram_1vm1:auto_generated.address_b[2]
address_b[3] => altsyncram_1vm1:auto_generated.address_b[3]
address_b[4] => altsyncram_1vm1:auto_generated.address_b[4]
address_b[5] => altsyncram_1vm1:auto_generated.address_b[5]
address_b[6] => altsyncram_1vm1:auto_generated.address_b[6]
address_b[7] => altsyncram_1vm1:auto_generated.address_b[7]
address_b[8] => altsyncram_1vm1:auto_generated.address_b[8]
address_b[9] => altsyncram_1vm1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_1vm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1vm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1vm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1vm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1vm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1vm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1vm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1vm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1vm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1vm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1vm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1vm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1vm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1vm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1vm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1vm1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdm_to_pcm|ram:module_gen[4].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|pdm_to_pcm|cic_d:module_gen[4].cic_filter_i
clk => clk.IN5
reset_n => reset_n.IN5
data_in[0] => int_stage[0].int_in[0].IN16
data_out[0] <= comb:comb_stage[1].comb_inst.data_out
data_out[1] <= comb:comb_stage[1].comb_inst.data_out
data_out[2] <= comb:comb_stage[1].comb_inst.data_out
data_out[3] <= comb:comb_stage[1].comb_inst.data_out
data_out[4] <= comb:comb_stage[1].comb_inst.data_out
data_out[5] <= comb:comb_stage[1].comb_inst.data_out
data_out[6] <= comb:comb_stage[1].comb_inst.data_out
data_out[7] <= comb:comb_stage[1].comb_inst.data_out
data_out[8] <= comb:comb_stage[1].comb_inst.data_out
data_out[9] <= comb:comb_stage[1].comb_inst.data_out
data_out[10] <= comb:comb_stage[1].comb_inst.data_out
data_out[11] <= comb:comb_stage[1].comb_inst.data_out
data_out[12] <= comb:comb_stage[1].comb_inst.data_out
data_out[13] <= comb:comb_stage[1].comb_inst.data_out
data_out[14] <= comb:comb_stage[1].comb_inst.data_out
out_dv <= ds_dv.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[4].cic_filter_i|integrator:int_stage[0].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[4].cic_filter_i|integrator:int_stage[1].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[4].cic_filter_i|downsampler:u1
clk => dv~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => dv.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dv <= dv~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[4].cic_filter_i|comb:comb_stage[0].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[4].cic_filter_i|comb:comb_stage[1].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|accum:module_gen[5].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_cvi1:auto_generated.data[0]
data[1] => dcfifo_cvi1:auto_generated.data[1]
data[2] => dcfifo_cvi1:auto_generated.data[2]
data[3] => dcfifo_cvi1:auto_generated.data[3]
data[4] => dcfifo_cvi1:auto_generated.data[4]
data[5] => dcfifo_cvi1:auto_generated.data[5]
data[6] => dcfifo_cvi1:auto_generated.data[6]
data[7] => dcfifo_cvi1:auto_generated.data[7]
data[8] => dcfifo_cvi1:auto_generated.data[8]
data[9] => dcfifo_cvi1:auto_generated.data[9]
data[10] => dcfifo_cvi1:auto_generated.data[10]
data[11] => dcfifo_cvi1:auto_generated.data[11]
data[12] => dcfifo_cvi1:auto_generated.data[12]
data[13] => dcfifo_cvi1:auto_generated.data[13]
data[14] => dcfifo_cvi1:auto_generated.data[14]
data[15] => dcfifo_cvi1:auto_generated.data[15]
data[16] => dcfifo_cvi1:auto_generated.data[16]
data[17] => dcfifo_cvi1:auto_generated.data[17]
data[18] => dcfifo_cvi1:auto_generated.data[18]
data[19] => dcfifo_cvi1:auto_generated.data[19]
data[20] => dcfifo_cvi1:auto_generated.data[20]
data[21] => dcfifo_cvi1:auto_generated.data[21]
data[22] => dcfifo_cvi1:auto_generated.data[22]
data[23] => dcfifo_cvi1:auto_generated.data[23]
q[0] <= dcfifo_cvi1:auto_generated.q[0]
q[1] <= dcfifo_cvi1:auto_generated.q[1]
q[2] <= dcfifo_cvi1:auto_generated.q[2]
q[3] <= dcfifo_cvi1:auto_generated.q[3]
q[4] <= dcfifo_cvi1:auto_generated.q[4]
q[5] <= dcfifo_cvi1:auto_generated.q[5]
q[6] <= dcfifo_cvi1:auto_generated.q[6]
q[7] <= dcfifo_cvi1:auto_generated.q[7]
q[8] <= dcfifo_cvi1:auto_generated.q[8]
q[9] <= dcfifo_cvi1:auto_generated.q[9]
q[10] <= dcfifo_cvi1:auto_generated.q[10]
q[11] <= dcfifo_cvi1:auto_generated.q[11]
q[12] <= dcfifo_cvi1:auto_generated.q[12]
q[13] <= dcfifo_cvi1:auto_generated.q[13]
q[14] <= dcfifo_cvi1:auto_generated.q[14]
q[15] <= dcfifo_cvi1:auto_generated.q[15]
q[16] <= dcfifo_cvi1:auto_generated.q[16]
q[17] <= dcfifo_cvi1:auto_generated.q[17]
q[18] <= dcfifo_cvi1:auto_generated.q[18]
q[19] <= dcfifo_cvi1:auto_generated.q[19]
q[20] <= dcfifo_cvi1:auto_generated.q[20]
q[21] <= dcfifo_cvi1:auto_generated.q[21]
q[22] <= dcfifo_cvi1:auto_generated.q[22]
q[23] <= dcfifo_cvi1:auto_generated.q[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_cvi1:auto_generated.rdclk
rdreq => dcfifo_cvi1:auto_generated.rdreq
wrclk => dcfifo_cvi1:auto_generated.wrclk
wrreq => dcfifo_cvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_cvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_cvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
data[0] => altsyncram_ji51:fifo_ram.data_a[0]
data[1] => altsyncram_ji51:fifo_ram.data_a[1]
data[2] => altsyncram_ji51:fifo_ram.data_a[2]
data[3] => altsyncram_ji51:fifo_ram.data_a[3]
data[4] => altsyncram_ji51:fifo_ram.data_a[4]
data[5] => altsyncram_ji51:fifo_ram.data_a[5]
data[6] => altsyncram_ji51:fifo_ram.data_a[6]
data[7] => altsyncram_ji51:fifo_ram.data_a[7]
data[8] => altsyncram_ji51:fifo_ram.data_a[8]
data[9] => altsyncram_ji51:fifo_ram.data_a[9]
data[10] => altsyncram_ji51:fifo_ram.data_a[10]
data[11] => altsyncram_ji51:fifo_ram.data_a[11]
data[12] => altsyncram_ji51:fifo_ram.data_a[12]
data[13] => altsyncram_ji51:fifo_ram.data_a[13]
data[14] => altsyncram_ji51:fifo_ram.data_a[14]
data[15] => altsyncram_ji51:fifo_ram.data_a[15]
data[16] => altsyncram_ji51:fifo_ram.data_a[16]
data[17] => altsyncram_ji51:fifo_ram.data_a[17]
data[18] => altsyncram_ji51:fifo_ram.data_a[18]
data[19] => altsyncram_ji51:fifo_ram.data_a[19]
data[20] => altsyncram_ji51:fifo_ram.data_a[20]
data[21] => altsyncram_ji51:fifo_ram.data_a[21]
data[22] => altsyncram_ji51:fifo_ram.data_a[22]
data[23] => altsyncram_ji51:fifo_ram.data_a[23]
q[0] <= altsyncram_ji51:fifo_ram.q_b[0]
q[1] <= altsyncram_ji51:fifo_ram.q_b[1]
q[2] <= altsyncram_ji51:fifo_ram.q_b[2]
q[3] <= altsyncram_ji51:fifo_ram.q_b[3]
q[4] <= altsyncram_ji51:fifo_ram.q_b[4]
q[5] <= altsyncram_ji51:fifo_ram.q_b[5]
q[6] <= altsyncram_ji51:fifo_ram.q_b[6]
q[7] <= altsyncram_ji51:fifo_ram.q_b[7]
q[8] <= altsyncram_ji51:fifo_ram.q_b[8]
q[9] <= altsyncram_ji51:fifo_ram.q_b[9]
q[10] <= altsyncram_ji51:fifo_ram.q_b[10]
q[11] <= altsyncram_ji51:fifo_ram.q_b[11]
q[12] <= altsyncram_ji51:fifo_ram.q_b[12]
q[13] <= altsyncram_ji51:fifo_ram.q_b[13]
q[14] <= altsyncram_ji51:fifo_ram.q_b[14]
q[15] <= altsyncram_ji51:fifo_ram.q_b[15]
q[16] <= altsyncram_ji51:fifo_ram.q_b[16]
q[17] <= altsyncram_ji51:fifo_ram.q_b[17]
q[18] <= altsyncram_ji51:fifo_ram.q_b[18]
q[19] <= altsyncram_ji51:fifo_ram.q_b[19]
q[20] <= altsyncram_ji51:fifo_ram.q_b[20]
q[21] <= altsyncram_ji51:fifo_ram.q_b[21]
q[22] <= altsyncram_ji51:fifo_ram.q_b[22]
q[23] <= altsyncram_ji51:fifo_ram.q_b[23]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ji51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ji51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|ram:module_gen[5].ram_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|pdm_to_pcm|ram:module_gen[5].ram_i|altsyncram:altsyncram_component
wren_a => altsyncram_1vm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1vm1:auto_generated.data_a[0]
data_a[1] => altsyncram_1vm1:auto_generated.data_a[1]
data_a[2] => altsyncram_1vm1:auto_generated.data_a[2]
data_a[3] => altsyncram_1vm1:auto_generated.data_a[3]
data_a[4] => altsyncram_1vm1:auto_generated.data_a[4]
data_a[5] => altsyncram_1vm1:auto_generated.data_a[5]
data_a[6] => altsyncram_1vm1:auto_generated.data_a[6]
data_a[7] => altsyncram_1vm1:auto_generated.data_a[7]
data_a[8] => altsyncram_1vm1:auto_generated.data_a[8]
data_a[9] => altsyncram_1vm1:auto_generated.data_a[9]
data_a[10] => altsyncram_1vm1:auto_generated.data_a[10]
data_a[11] => altsyncram_1vm1:auto_generated.data_a[11]
data_a[12] => altsyncram_1vm1:auto_generated.data_a[12]
data_a[13] => altsyncram_1vm1:auto_generated.data_a[13]
data_a[14] => altsyncram_1vm1:auto_generated.data_a[14]
data_a[15] => altsyncram_1vm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_1vm1:auto_generated.address_a[0]
address_a[1] => altsyncram_1vm1:auto_generated.address_a[1]
address_a[2] => altsyncram_1vm1:auto_generated.address_a[2]
address_a[3] => altsyncram_1vm1:auto_generated.address_a[3]
address_a[4] => altsyncram_1vm1:auto_generated.address_a[4]
address_a[5] => altsyncram_1vm1:auto_generated.address_a[5]
address_a[6] => altsyncram_1vm1:auto_generated.address_a[6]
address_a[7] => altsyncram_1vm1:auto_generated.address_a[7]
address_a[8] => altsyncram_1vm1:auto_generated.address_a[8]
address_a[9] => altsyncram_1vm1:auto_generated.address_a[9]
address_b[0] => altsyncram_1vm1:auto_generated.address_b[0]
address_b[1] => altsyncram_1vm1:auto_generated.address_b[1]
address_b[2] => altsyncram_1vm1:auto_generated.address_b[2]
address_b[3] => altsyncram_1vm1:auto_generated.address_b[3]
address_b[4] => altsyncram_1vm1:auto_generated.address_b[4]
address_b[5] => altsyncram_1vm1:auto_generated.address_b[5]
address_b[6] => altsyncram_1vm1:auto_generated.address_b[6]
address_b[7] => altsyncram_1vm1:auto_generated.address_b[7]
address_b[8] => altsyncram_1vm1:auto_generated.address_b[8]
address_b[9] => altsyncram_1vm1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_1vm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1vm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1vm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1vm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1vm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1vm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1vm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1vm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1vm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1vm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1vm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1vm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1vm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1vm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1vm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1vm1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdm_to_pcm|ram:module_gen[5].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|pdm_to_pcm|cic_d:module_gen[5].cic_filter_i
clk => clk.IN5
reset_n => reset_n.IN5
data_in[0] => int_stage[0].int_in[0].IN16
data_out[0] <= comb:comb_stage[1].comb_inst.data_out
data_out[1] <= comb:comb_stage[1].comb_inst.data_out
data_out[2] <= comb:comb_stage[1].comb_inst.data_out
data_out[3] <= comb:comb_stage[1].comb_inst.data_out
data_out[4] <= comb:comb_stage[1].comb_inst.data_out
data_out[5] <= comb:comb_stage[1].comb_inst.data_out
data_out[6] <= comb:comb_stage[1].comb_inst.data_out
data_out[7] <= comb:comb_stage[1].comb_inst.data_out
data_out[8] <= comb:comb_stage[1].comb_inst.data_out
data_out[9] <= comb:comb_stage[1].comb_inst.data_out
data_out[10] <= comb:comb_stage[1].comb_inst.data_out
data_out[11] <= comb:comb_stage[1].comb_inst.data_out
data_out[12] <= comb:comb_stage[1].comb_inst.data_out
data_out[13] <= comb:comb_stage[1].comb_inst.data_out
data_out[14] <= comb:comb_stage[1].comb_inst.data_out
out_dv <= ds_dv.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[5].cic_filter_i|integrator:int_stage[0].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[5].cic_filter_i|integrator:int_stage[1].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[5].cic_filter_i|downsampler:u1
clk => dv~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => dv.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dv <= dv~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[5].cic_filter_i|comb:comb_stage[0].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[5].cic_filter_i|comb:comb_stage[1].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|accum:module_gen[6].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_cvi1:auto_generated.data[0]
data[1] => dcfifo_cvi1:auto_generated.data[1]
data[2] => dcfifo_cvi1:auto_generated.data[2]
data[3] => dcfifo_cvi1:auto_generated.data[3]
data[4] => dcfifo_cvi1:auto_generated.data[4]
data[5] => dcfifo_cvi1:auto_generated.data[5]
data[6] => dcfifo_cvi1:auto_generated.data[6]
data[7] => dcfifo_cvi1:auto_generated.data[7]
data[8] => dcfifo_cvi1:auto_generated.data[8]
data[9] => dcfifo_cvi1:auto_generated.data[9]
data[10] => dcfifo_cvi1:auto_generated.data[10]
data[11] => dcfifo_cvi1:auto_generated.data[11]
data[12] => dcfifo_cvi1:auto_generated.data[12]
data[13] => dcfifo_cvi1:auto_generated.data[13]
data[14] => dcfifo_cvi1:auto_generated.data[14]
data[15] => dcfifo_cvi1:auto_generated.data[15]
data[16] => dcfifo_cvi1:auto_generated.data[16]
data[17] => dcfifo_cvi1:auto_generated.data[17]
data[18] => dcfifo_cvi1:auto_generated.data[18]
data[19] => dcfifo_cvi1:auto_generated.data[19]
data[20] => dcfifo_cvi1:auto_generated.data[20]
data[21] => dcfifo_cvi1:auto_generated.data[21]
data[22] => dcfifo_cvi1:auto_generated.data[22]
data[23] => dcfifo_cvi1:auto_generated.data[23]
q[0] <= dcfifo_cvi1:auto_generated.q[0]
q[1] <= dcfifo_cvi1:auto_generated.q[1]
q[2] <= dcfifo_cvi1:auto_generated.q[2]
q[3] <= dcfifo_cvi1:auto_generated.q[3]
q[4] <= dcfifo_cvi1:auto_generated.q[4]
q[5] <= dcfifo_cvi1:auto_generated.q[5]
q[6] <= dcfifo_cvi1:auto_generated.q[6]
q[7] <= dcfifo_cvi1:auto_generated.q[7]
q[8] <= dcfifo_cvi1:auto_generated.q[8]
q[9] <= dcfifo_cvi1:auto_generated.q[9]
q[10] <= dcfifo_cvi1:auto_generated.q[10]
q[11] <= dcfifo_cvi1:auto_generated.q[11]
q[12] <= dcfifo_cvi1:auto_generated.q[12]
q[13] <= dcfifo_cvi1:auto_generated.q[13]
q[14] <= dcfifo_cvi1:auto_generated.q[14]
q[15] <= dcfifo_cvi1:auto_generated.q[15]
q[16] <= dcfifo_cvi1:auto_generated.q[16]
q[17] <= dcfifo_cvi1:auto_generated.q[17]
q[18] <= dcfifo_cvi1:auto_generated.q[18]
q[19] <= dcfifo_cvi1:auto_generated.q[19]
q[20] <= dcfifo_cvi1:auto_generated.q[20]
q[21] <= dcfifo_cvi1:auto_generated.q[21]
q[22] <= dcfifo_cvi1:auto_generated.q[22]
q[23] <= dcfifo_cvi1:auto_generated.q[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_cvi1:auto_generated.rdclk
rdreq => dcfifo_cvi1:auto_generated.rdreq
wrclk => dcfifo_cvi1:auto_generated.wrclk
wrreq => dcfifo_cvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_cvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_cvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
data[0] => altsyncram_ji51:fifo_ram.data_a[0]
data[1] => altsyncram_ji51:fifo_ram.data_a[1]
data[2] => altsyncram_ji51:fifo_ram.data_a[2]
data[3] => altsyncram_ji51:fifo_ram.data_a[3]
data[4] => altsyncram_ji51:fifo_ram.data_a[4]
data[5] => altsyncram_ji51:fifo_ram.data_a[5]
data[6] => altsyncram_ji51:fifo_ram.data_a[6]
data[7] => altsyncram_ji51:fifo_ram.data_a[7]
data[8] => altsyncram_ji51:fifo_ram.data_a[8]
data[9] => altsyncram_ji51:fifo_ram.data_a[9]
data[10] => altsyncram_ji51:fifo_ram.data_a[10]
data[11] => altsyncram_ji51:fifo_ram.data_a[11]
data[12] => altsyncram_ji51:fifo_ram.data_a[12]
data[13] => altsyncram_ji51:fifo_ram.data_a[13]
data[14] => altsyncram_ji51:fifo_ram.data_a[14]
data[15] => altsyncram_ji51:fifo_ram.data_a[15]
data[16] => altsyncram_ji51:fifo_ram.data_a[16]
data[17] => altsyncram_ji51:fifo_ram.data_a[17]
data[18] => altsyncram_ji51:fifo_ram.data_a[18]
data[19] => altsyncram_ji51:fifo_ram.data_a[19]
data[20] => altsyncram_ji51:fifo_ram.data_a[20]
data[21] => altsyncram_ji51:fifo_ram.data_a[21]
data[22] => altsyncram_ji51:fifo_ram.data_a[22]
data[23] => altsyncram_ji51:fifo_ram.data_a[23]
q[0] <= altsyncram_ji51:fifo_ram.q_b[0]
q[1] <= altsyncram_ji51:fifo_ram.q_b[1]
q[2] <= altsyncram_ji51:fifo_ram.q_b[2]
q[3] <= altsyncram_ji51:fifo_ram.q_b[3]
q[4] <= altsyncram_ji51:fifo_ram.q_b[4]
q[5] <= altsyncram_ji51:fifo_ram.q_b[5]
q[6] <= altsyncram_ji51:fifo_ram.q_b[6]
q[7] <= altsyncram_ji51:fifo_ram.q_b[7]
q[8] <= altsyncram_ji51:fifo_ram.q_b[8]
q[9] <= altsyncram_ji51:fifo_ram.q_b[9]
q[10] <= altsyncram_ji51:fifo_ram.q_b[10]
q[11] <= altsyncram_ji51:fifo_ram.q_b[11]
q[12] <= altsyncram_ji51:fifo_ram.q_b[12]
q[13] <= altsyncram_ji51:fifo_ram.q_b[13]
q[14] <= altsyncram_ji51:fifo_ram.q_b[14]
q[15] <= altsyncram_ji51:fifo_ram.q_b[15]
q[16] <= altsyncram_ji51:fifo_ram.q_b[16]
q[17] <= altsyncram_ji51:fifo_ram.q_b[17]
q[18] <= altsyncram_ji51:fifo_ram.q_b[18]
q[19] <= altsyncram_ji51:fifo_ram.q_b[19]
q[20] <= altsyncram_ji51:fifo_ram.q_b[20]
q[21] <= altsyncram_ji51:fifo_ram.q_b[21]
q[22] <= altsyncram_ji51:fifo_ram.q_b[22]
q[23] <= altsyncram_ji51:fifo_ram.q_b[23]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ji51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ji51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|ram:module_gen[6].ram_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|pdm_to_pcm|ram:module_gen[6].ram_i|altsyncram:altsyncram_component
wren_a => altsyncram_1vm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1vm1:auto_generated.data_a[0]
data_a[1] => altsyncram_1vm1:auto_generated.data_a[1]
data_a[2] => altsyncram_1vm1:auto_generated.data_a[2]
data_a[3] => altsyncram_1vm1:auto_generated.data_a[3]
data_a[4] => altsyncram_1vm1:auto_generated.data_a[4]
data_a[5] => altsyncram_1vm1:auto_generated.data_a[5]
data_a[6] => altsyncram_1vm1:auto_generated.data_a[6]
data_a[7] => altsyncram_1vm1:auto_generated.data_a[7]
data_a[8] => altsyncram_1vm1:auto_generated.data_a[8]
data_a[9] => altsyncram_1vm1:auto_generated.data_a[9]
data_a[10] => altsyncram_1vm1:auto_generated.data_a[10]
data_a[11] => altsyncram_1vm1:auto_generated.data_a[11]
data_a[12] => altsyncram_1vm1:auto_generated.data_a[12]
data_a[13] => altsyncram_1vm1:auto_generated.data_a[13]
data_a[14] => altsyncram_1vm1:auto_generated.data_a[14]
data_a[15] => altsyncram_1vm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_1vm1:auto_generated.address_a[0]
address_a[1] => altsyncram_1vm1:auto_generated.address_a[1]
address_a[2] => altsyncram_1vm1:auto_generated.address_a[2]
address_a[3] => altsyncram_1vm1:auto_generated.address_a[3]
address_a[4] => altsyncram_1vm1:auto_generated.address_a[4]
address_a[5] => altsyncram_1vm1:auto_generated.address_a[5]
address_a[6] => altsyncram_1vm1:auto_generated.address_a[6]
address_a[7] => altsyncram_1vm1:auto_generated.address_a[7]
address_a[8] => altsyncram_1vm1:auto_generated.address_a[8]
address_a[9] => altsyncram_1vm1:auto_generated.address_a[9]
address_b[0] => altsyncram_1vm1:auto_generated.address_b[0]
address_b[1] => altsyncram_1vm1:auto_generated.address_b[1]
address_b[2] => altsyncram_1vm1:auto_generated.address_b[2]
address_b[3] => altsyncram_1vm1:auto_generated.address_b[3]
address_b[4] => altsyncram_1vm1:auto_generated.address_b[4]
address_b[5] => altsyncram_1vm1:auto_generated.address_b[5]
address_b[6] => altsyncram_1vm1:auto_generated.address_b[6]
address_b[7] => altsyncram_1vm1:auto_generated.address_b[7]
address_b[8] => altsyncram_1vm1:auto_generated.address_b[8]
address_b[9] => altsyncram_1vm1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_1vm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1vm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1vm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1vm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1vm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1vm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1vm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1vm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1vm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1vm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1vm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1vm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1vm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1vm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1vm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1vm1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdm_to_pcm|ram:module_gen[6].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|pdm_to_pcm|cic_d:module_gen[6].cic_filter_i
clk => clk.IN5
reset_n => reset_n.IN5
data_in[0] => int_stage[0].int_in[0].IN16
data_out[0] <= comb:comb_stage[1].comb_inst.data_out
data_out[1] <= comb:comb_stage[1].comb_inst.data_out
data_out[2] <= comb:comb_stage[1].comb_inst.data_out
data_out[3] <= comb:comb_stage[1].comb_inst.data_out
data_out[4] <= comb:comb_stage[1].comb_inst.data_out
data_out[5] <= comb:comb_stage[1].comb_inst.data_out
data_out[6] <= comb:comb_stage[1].comb_inst.data_out
data_out[7] <= comb:comb_stage[1].comb_inst.data_out
data_out[8] <= comb:comb_stage[1].comb_inst.data_out
data_out[9] <= comb:comb_stage[1].comb_inst.data_out
data_out[10] <= comb:comb_stage[1].comb_inst.data_out
data_out[11] <= comb:comb_stage[1].comb_inst.data_out
data_out[12] <= comb:comb_stage[1].comb_inst.data_out
data_out[13] <= comb:comb_stage[1].comb_inst.data_out
data_out[14] <= comb:comb_stage[1].comb_inst.data_out
out_dv <= ds_dv.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[6].cic_filter_i|integrator:int_stage[0].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[6].cic_filter_i|integrator:int_stage[1].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[6].cic_filter_i|downsampler:u1
clk => dv~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => dv.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dv <= dv~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[6].cic_filter_i|comb:comb_stage[0].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[6].cic_filter_i|comb:comb_stage[1].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|accum:module_gen[7].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_cvi1:auto_generated.data[0]
data[1] => dcfifo_cvi1:auto_generated.data[1]
data[2] => dcfifo_cvi1:auto_generated.data[2]
data[3] => dcfifo_cvi1:auto_generated.data[3]
data[4] => dcfifo_cvi1:auto_generated.data[4]
data[5] => dcfifo_cvi1:auto_generated.data[5]
data[6] => dcfifo_cvi1:auto_generated.data[6]
data[7] => dcfifo_cvi1:auto_generated.data[7]
data[8] => dcfifo_cvi1:auto_generated.data[8]
data[9] => dcfifo_cvi1:auto_generated.data[9]
data[10] => dcfifo_cvi1:auto_generated.data[10]
data[11] => dcfifo_cvi1:auto_generated.data[11]
data[12] => dcfifo_cvi1:auto_generated.data[12]
data[13] => dcfifo_cvi1:auto_generated.data[13]
data[14] => dcfifo_cvi1:auto_generated.data[14]
data[15] => dcfifo_cvi1:auto_generated.data[15]
data[16] => dcfifo_cvi1:auto_generated.data[16]
data[17] => dcfifo_cvi1:auto_generated.data[17]
data[18] => dcfifo_cvi1:auto_generated.data[18]
data[19] => dcfifo_cvi1:auto_generated.data[19]
data[20] => dcfifo_cvi1:auto_generated.data[20]
data[21] => dcfifo_cvi1:auto_generated.data[21]
data[22] => dcfifo_cvi1:auto_generated.data[22]
data[23] => dcfifo_cvi1:auto_generated.data[23]
q[0] <= dcfifo_cvi1:auto_generated.q[0]
q[1] <= dcfifo_cvi1:auto_generated.q[1]
q[2] <= dcfifo_cvi1:auto_generated.q[2]
q[3] <= dcfifo_cvi1:auto_generated.q[3]
q[4] <= dcfifo_cvi1:auto_generated.q[4]
q[5] <= dcfifo_cvi1:auto_generated.q[5]
q[6] <= dcfifo_cvi1:auto_generated.q[6]
q[7] <= dcfifo_cvi1:auto_generated.q[7]
q[8] <= dcfifo_cvi1:auto_generated.q[8]
q[9] <= dcfifo_cvi1:auto_generated.q[9]
q[10] <= dcfifo_cvi1:auto_generated.q[10]
q[11] <= dcfifo_cvi1:auto_generated.q[11]
q[12] <= dcfifo_cvi1:auto_generated.q[12]
q[13] <= dcfifo_cvi1:auto_generated.q[13]
q[14] <= dcfifo_cvi1:auto_generated.q[14]
q[15] <= dcfifo_cvi1:auto_generated.q[15]
q[16] <= dcfifo_cvi1:auto_generated.q[16]
q[17] <= dcfifo_cvi1:auto_generated.q[17]
q[18] <= dcfifo_cvi1:auto_generated.q[18]
q[19] <= dcfifo_cvi1:auto_generated.q[19]
q[20] <= dcfifo_cvi1:auto_generated.q[20]
q[21] <= dcfifo_cvi1:auto_generated.q[21]
q[22] <= dcfifo_cvi1:auto_generated.q[22]
q[23] <= dcfifo_cvi1:auto_generated.q[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_cvi1:auto_generated.rdclk
rdreq => dcfifo_cvi1:auto_generated.rdreq
wrclk => dcfifo_cvi1:auto_generated.wrclk
wrreq => dcfifo_cvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_cvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_cvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
data[0] => altsyncram_ji51:fifo_ram.data_a[0]
data[1] => altsyncram_ji51:fifo_ram.data_a[1]
data[2] => altsyncram_ji51:fifo_ram.data_a[2]
data[3] => altsyncram_ji51:fifo_ram.data_a[3]
data[4] => altsyncram_ji51:fifo_ram.data_a[4]
data[5] => altsyncram_ji51:fifo_ram.data_a[5]
data[6] => altsyncram_ji51:fifo_ram.data_a[6]
data[7] => altsyncram_ji51:fifo_ram.data_a[7]
data[8] => altsyncram_ji51:fifo_ram.data_a[8]
data[9] => altsyncram_ji51:fifo_ram.data_a[9]
data[10] => altsyncram_ji51:fifo_ram.data_a[10]
data[11] => altsyncram_ji51:fifo_ram.data_a[11]
data[12] => altsyncram_ji51:fifo_ram.data_a[12]
data[13] => altsyncram_ji51:fifo_ram.data_a[13]
data[14] => altsyncram_ji51:fifo_ram.data_a[14]
data[15] => altsyncram_ji51:fifo_ram.data_a[15]
data[16] => altsyncram_ji51:fifo_ram.data_a[16]
data[17] => altsyncram_ji51:fifo_ram.data_a[17]
data[18] => altsyncram_ji51:fifo_ram.data_a[18]
data[19] => altsyncram_ji51:fifo_ram.data_a[19]
data[20] => altsyncram_ji51:fifo_ram.data_a[20]
data[21] => altsyncram_ji51:fifo_ram.data_a[21]
data[22] => altsyncram_ji51:fifo_ram.data_a[22]
data[23] => altsyncram_ji51:fifo_ram.data_a[23]
q[0] <= altsyncram_ji51:fifo_ram.q_b[0]
q[1] <= altsyncram_ji51:fifo_ram.q_b[1]
q[2] <= altsyncram_ji51:fifo_ram.q_b[2]
q[3] <= altsyncram_ji51:fifo_ram.q_b[3]
q[4] <= altsyncram_ji51:fifo_ram.q_b[4]
q[5] <= altsyncram_ji51:fifo_ram.q_b[5]
q[6] <= altsyncram_ji51:fifo_ram.q_b[6]
q[7] <= altsyncram_ji51:fifo_ram.q_b[7]
q[8] <= altsyncram_ji51:fifo_ram.q_b[8]
q[9] <= altsyncram_ji51:fifo_ram.q_b[9]
q[10] <= altsyncram_ji51:fifo_ram.q_b[10]
q[11] <= altsyncram_ji51:fifo_ram.q_b[11]
q[12] <= altsyncram_ji51:fifo_ram.q_b[12]
q[13] <= altsyncram_ji51:fifo_ram.q_b[13]
q[14] <= altsyncram_ji51:fifo_ram.q_b[14]
q[15] <= altsyncram_ji51:fifo_ram.q_b[15]
q[16] <= altsyncram_ji51:fifo_ram.q_b[16]
q[17] <= altsyncram_ji51:fifo_ram.q_b[17]
q[18] <= altsyncram_ji51:fifo_ram.q_b[18]
q[19] <= altsyncram_ji51:fifo_ram.q_b[19]
q[20] <= altsyncram_ji51:fifo_ram.q_b[20]
q[21] <= altsyncram_ji51:fifo_ram.q_b[21]
q[22] <= altsyncram_ji51:fifo_ram.q_b[22]
q[23] <= altsyncram_ji51:fifo_ram.q_b[23]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ji51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ji51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|ram:module_gen[7].ram_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|pdm_to_pcm|ram:module_gen[7].ram_i|altsyncram:altsyncram_component
wren_a => altsyncram_1vm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1vm1:auto_generated.data_a[0]
data_a[1] => altsyncram_1vm1:auto_generated.data_a[1]
data_a[2] => altsyncram_1vm1:auto_generated.data_a[2]
data_a[3] => altsyncram_1vm1:auto_generated.data_a[3]
data_a[4] => altsyncram_1vm1:auto_generated.data_a[4]
data_a[5] => altsyncram_1vm1:auto_generated.data_a[5]
data_a[6] => altsyncram_1vm1:auto_generated.data_a[6]
data_a[7] => altsyncram_1vm1:auto_generated.data_a[7]
data_a[8] => altsyncram_1vm1:auto_generated.data_a[8]
data_a[9] => altsyncram_1vm1:auto_generated.data_a[9]
data_a[10] => altsyncram_1vm1:auto_generated.data_a[10]
data_a[11] => altsyncram_1vm1:auto_generated.data_a[11]
data_a[12] => altsyncram_1vm1:auto_generated.data_a[12]
data_a[13] => altsyncram_1vm1:auto_generated.data_a[13]
data_a[14] => altsyncram_1vm1:auto_generated.data_a[14]
data_a[15] => altsyncram_1vm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_1vm1:auto_generated.address_a[0]
address_a[1] => altsyncram_1vm1:auto_generated.address_a[1]
address_a[2] => altsyncram_1vm1:auto_generated.address_a[2]
address_a[3] => altsyncram_1vm1:auto_generated.address_a[3]
address_a[4] => altsyncram_1vm1:auto_generated.address_a[4]
address_a[5] => altsyncram_1vm1:auto_generated.address_a[5]
address_a[6] => altsyncram_1vm1:auto_generated.address_a[6]
address_a[7] => altsyncram_1vm1:auto_generated.address_a[7]
address_a[8] => altsyncram_1vm1:auto_generated.address_a[8]
address_a[9] => altsyncram_1vm1:auto_generated.address_a[9]
address_b[0] => altsyncram_1vm1:auto_generated.address_b[0]
address_b[1] => altsyncram_1vm1:auto_generated.address_b[1]
address_b[2] => altsyncram_1vm1:auto_generated.address_b[2]
address_b[3] => altsyncram_1vm1:auto_generated.address_b[3]
address_b[4] => altsyncram_1vm1:auto_generated.address_b[4]
address_b[5] => altsyncram_1vm1:auto_generated.address_b[5]
address_b[6] => altsyncram_1vm1:auto_generated.address_b[6]
address_b[7] => altsyncram_1vm1:auto_generated.address_b[7]
address_b[8] => altsyncram_1vm1:auto_generated.address_b[8]
address_b[9] => altsyncram_1vm1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_1vm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1vm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1vm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1vm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1vm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1vm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1vm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1vm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1vm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1vm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1vm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1vm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1vm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1vm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1vm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1vm1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdm_to_pcm|ram:module_gen[7].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|pdm_to_pcm|cic_d:module_gen[7].cic_filter_i
clk => clk.IN5
reset_n => reset_n.IN5
data_in[0] => int_stage[0].int_in[0].IN16
data_out[0] <= comb:comb_stage[1].comb_inst.data_out
data_out[1] <= comb:comb_stage[1].comb_inst.data_out
data_out[2] <= comb:comb_stage[1].comb_inst.data_out
data_out[3] <= comb:comb_stage[1].comb_inst.data_out
data_out[4] <= comb:comb_stage[1].comb_inst.data_out
data_out[5] <= comb:comb_stage[1].comb_inst.data_out
data_out[6] <= comb:comb_stage[1].comb_inst.data_out
data_out[7] <= comb:comb_stage[1].comb_inst.data_out
data_out[8] <= comb:comb_stage[1].comb_inst.data_out
data_out[9] <= comb:comb_stage[1].comb_inst.data_out
data_out[10] <= comb:comb_stage[1].comb_inst.data_out
data_out[11] <= comb:comb_stage[1].comb_inst.data_out
data_out[12] <= comb:comb_stage[1].comb_inst.data_out
data_out[13] <= comb:comb_stage[1].comb_inst.data_out
data_out[14] <= comb:comb_stage[1].comb_inst.data_out
out_dv <= ds_dv.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[7].cic_filter_i|integrator:int_stage[0].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[7].cic_filter_i|integrator:int_stage[1].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[7].cic_filter_i|downsampler:u1
clk => dv~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => dv.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dv <= dv~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[7].cic_filter_i|comb:comb_stage[0].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[7].cic_filter_i|comb:comb_stage[1].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|accum:module_gen[8].accum_i
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
clk => buffer[40].CLK
clk => buffer[41].CLK
clk => buffer[42].CLK
clk => buffer[43].CLK
clk => buffer[44].CLK
clk => buffer[45].CLK
clk => buffer[46].CLK
clk => buffer[47].CLK
clk => buffer[48].CLK
clk => buffer[49].CLK
clk => buffer[50].CLK
clk => buffer[51].CLK
clk => buffer[52].CLK
clk => buffer[53].CLK
clk => buffer[54].CLK
clk => buffer[55].CLK
clk => buffer[56].CLK
clk => buffer[57].CLK
clk => buffer[58].CLK
clk => buffer[59].CLK
clk => buffer[60].CLK
clk => buffer[61].CLK
clk => buffer[62].CLK
clk => buffer[63].CLK
clk => buffer[64].CLK
clk => buffer[65].CLK
clk => buffer[66].CLK
clk => buffer[67].CLK
clk => buffer[68].CLK
clk => buffer[69].CLK
clk => buffer[70].CLK
clk => buffer[71].CLK
clk => buffer[72].CLK
clk => buffer[73].CLK
clk => buffer[74].CLK
clk => buffer[75].CLK
clk => buffer[76].CLK
clk => buffer[77].CLK
clk => buffer[78].CLK
clk => buffer[79].CLK
clk => buffer[80].CLK
clk => buffer[81].CLK
clk => buffer[82].CLK
clk => buffer[83].CLK
clk => buffer[84].CLK
clk => buffer[85].CLK
clk => buffer[86].CLK
clk => buffer[87].CLK
clk => buffer[88].CLK
clk => buffer[89].CLK
clk => buffer[90].CLK
clk => buffer[91].CLK
clk => buffer[92].CLK
clk => buffer[93].CLK
clk => buffer[94].CLK
clk => buffer[95].CLK
clk => buffer[96].CLK
clk => buffer[97].CLK
clk => buffer[98].CLK
clk => buffer[99].CLK
clk => buffer[100].CLK
clk => buffer[101].CLK
clk => buffer[102].CLK
clk => buffer[103].CLK
clk => buffer[104].CLK
clk => buffer[105].CLK
clk => buffer[106].CLK
clk => buffer[107].CLK
clk => buffer[108].CLK
clk => buffer[109].CLK
clk => buffer[110].CLK
clk => buffer[111].CLK
clk => buffer[112].CLK
clk => buffer[113].CLK
clk => buffer[114].CLK
clk => buffer[115].CLK
clk => buffer[116].CLK
clk => buffer[117].CLK
clk => buffer[118].CLK
clk => buffer[119].CLK
clk => buffer[120].CLK
clk => buffer[121].CLK
clk => buffer[122].CLK
clk => buffer[123].CLK
clk => buffer[124].CLK
clk => buffer[125].CLK
clk => buffer[126].CLK
clk => buffer[127].CLK
clk => buffer[128].CLK
clk => buffer[129].CLK
clk => buffer[130].CLK
clk => buffer[131].CLK
clk => buffer[132].CLK
clk => buffer[133].CLK
clk => buffer[134].CLK
clk => buffer[135].CLK
clk => buffer[136].CLK
clk => buffer[137].CLK
clk => buffer[138].CLK
clk => buffer[139].CLK
clk => buffer[140].CLK
clk => buffer[141].CLK
clk => buffer[142].CLK
clk => buffer[143].CLK
clk => buffer[144].CLK
clk => buffer[145].CLK
clk => buffer[146].CLK
clk => buffer[147].CLK
clk => buffer[148].CLK
clk => buffer[149].CLK
clk => buffer[150].CLK
clk => buffer[151].CLK
clk => buffer[152].CLK
clk => buffer[153].CLK
clk => buffer[154].CLK
clk => buffer[155].CLK
clk => buffer[156].CLK
clk => buffer[157].CLK
clk => buffer[158].CLK
clk => buffer[159].CLK
clk => buffer[160].CLK
clk => buffer[161].CLK
clk => buffer[162].CLK
clk => buffer[163].CLK
clk => buffer[164].CLK
clk => buffer[165].CLK
clk => buffer[166].CLK
clk => buffer[167].CLK
clk => buffer[168].CLK
clk => buffer[169].CLK
clk => buffer[170].CLK
clk => buffer[171].CLK
clk => buffer[172].CLK
clk => buffer[173].CLK
clk => buffer[174].CLK
clk => buffer[175].CLK
clk => buffer[176].CLK
clk => buffer[177].CLK
clk => buffer[178].CLK
clk => buffer[179].CLK
clk => buffer[180].CLK
clk => buffer[181].CLK
clk => buffer[182].CLK
clk => buffer[183].CLK
clk => buffer[184].CLK
clk => buffer[185].CLK
clk => buffer[186].CLK
clk => buffer[187].CLK
clk => buffer[188].CLK
clk => buffer[189].CLK
clk => buffer[190].CLK
clk => buffer[191].CLK
clk => buffer[192].CLK
clk => buffer[193].CLK
clk => buffer[194].CLK
clk => buffer[195].CLK
clk => buffer[196].CLK
clk => buffer[197].CLK
clk => buffer[198].CLK
clk => buffer[199].CLK
clk => buffer[200].CLK
clk => buffer[201].CLK
clk => buffer[202].CLK
clk => buffer[203].CLK
clk => buffer[204].CLK
clk => buffer[205].CLK
clk => buffer[206].CLK
clk => buffer[207].CLK
clk => buffer[208].CLK
clk => buffer[209].CLK
clk => buffer[210].CLK
clk => buffer[211].CLK
clk => buffer[212].CLK
clk => buffer[213].CLK
clk => buffer[214].CLK
clk => buffer[215].CLK
clk => buffer[216].CLK
clk => buffer[217].CLK
clk => buffer[218].CLK
clk => buffer[219].CLK
clk => buffer[220].CLK
clk => buffer[221].CLK
clk => buffer[222].CLK
clk => buffer[223].CLK
clk => buffer[224].CLK
clk => buffer[225].CLK
clk => buffer[226].CLK
clk => buffer[227].CLK
clk => buffer[228].CLK
clk => buffer[229].CLK
clk => buffer[230].CLK
clk => buffer[231].CLK
clk => buffer[232].CLK
clk => buffer[233].CLK
clk => buffer[234].CLK
clk => buffer[235].CLK
clk => buffer[236].CLK
clk => buffer[237].CLK
clk => buffer[238].CLK
clk => buffer[239].CLK
clk => buffer[240].CLK
clk => buffer[241].CLK
clk => buffer[242].CLK
clk => buffer[243].CLK
clk => buffer[244].CLK
clk => buffer[245].CLK
clk => buffer[246].CLK
clk => buffer[247].CLK
clk => buffer[248].CLK
clk => buffer[249].CLK
clk => buffer[250].CLK
clk => buffer[251].CLK
clk => buffer[252].CLK
clk => buffer[253].CLK
clk => buffer[254].CLK
clk => buffer[255].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
rst => ~NO_FANOUT~
d => Add0.IN8
d => buffer[0].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component
data[0] => dcfifo_cvi1:auto_generated.data[0]
data[1] => dcfifo_cvi1:auto_generated.data[1]
data[2] => dcfifo_cvi1:auto_generated.data[2]
data[3] => dcfifo_cvi1:auto_generated.data[3]
data[4] => dcfifo_cvi1:auto_generated.data[4]
data[5] => dcfifo_cvi1:auto_generated.data[5]
data[6] => dcfifo_cvi1:auto_generated.data[6]
data[7] => dcfifo_cvi1:auto_generated.data[7]
data[8] => dcfifo_cvi1:auto_generated.data[8]
data[9] => dcfifo_cvi1:auto_generated.data[9]
data[10] => dcfifo_cvi1:auto_generated.data[10]
data[11] => dcfifo_cvi1:auto_generated.data[11]
data[12] => dcfifo_cvi1:auto_generated.data[12]
data[13] => dcfifo_cvi1:auto_generated.data[13]
data[14] => dcfifo_cvi1:auto_generated.data[14]
data[15] => dcfifo_cvi1:auto_generated.data[15]
data[16] => dcfifo_cvi1:auto_generated.data[16]
data[17] => dcfifo_cvi1:auto_generated.data[17]
data[18] => dcfifo_cvi1:auto_generated.data[18]
data[19] => dcfifo_cvi1:auto_generated.data[19]
data[20] => dcfifo_cvi1:auto_generated.data[20]
data[21] => dcfifo_cvi1:auto_generated.data[21]
data[22] => dcfifo_cvi1:auto_generated.data[22]
data[23] => dcfifo_cvi1:auto_generated.data[23]
q[0] <= dcfifo_cvi1:auto_generated.q[0]
q[1] <= dcfifo_cvi1:auto_generated.q[1]
q[2] <= dcfifo_cvi1:auto_generated.q[2]
q[3] <= dcfifo_cvi1:auto_generated.q[3]
q[4] <= dcfifo_cvi1:auto_generated.q[4]
q[5] <= dcfifo_cvi1:auto_generated.q[5]
q[6] <= dcfifo_cvi1:auto_generated.q[6]
q[7] <= dcfifo_cvi1:auto_generated.q[7]
q[8] <= dcfifo_cvi1:auto_generated.q[8]
q[9] <= dcfifo_cvi1:auto_generated.q[9]
q[10] <= dcfifo_cvi1:auto_generated.q[10]
q[11] <= dcfifo_cvi1:auto_generated.q[11]
q[12] <= dcfifo_cvi1:auto_generated.q[12]
q[13] <= dcfifo_cvi1:auto_generated.q[13]
q[14] <= dcfifo_cvi1:auto_generated.q[14]
q[15] <= dcfifo_cvi1:auto_generated.q[15]
q[16] <= dcfifo_cvi1:auto_generated.q[16]
q[17] <= dcfifo_cvi1:auto_generated.q[17]
q[18] <= dcfifo_cvi1:auto_generated.q[18]
q[19] <= dcfifo_cvi1:auto_generated.q[19]
q[20] <= dcfifo_cvi1:auto_generated.q[20]
q[21] <= dcfifo_cvi1:auto_generated.q[21]
q[22] <= dcfifo_cvi1:auto_generated.q[22]
q[23] <= dcfifo_cvi1:auto_generated.q[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_cvi1:auto_generated.rdclk
rdreq => dcfifo_cvi1:auto_generated.rdreq
wrclk => dcfifo_cvi1:auto_generated.wrclk
wrreq => dcfifo_cvi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_cvi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_cvi1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
data[0] => altsyncram_ji51:fifo_ram.data_a[0]
data[1] => altsyncram_ji51:fifo_ram.data_a[1]
data[2] => altsyncram_ji51:fifo_ram.data_a[2]
data[3] => altsyncram_ji51:fifo_ram.data_a[3]
data[4] => altsyncram_ji51:fifo_ram.data_a[4]
data[5] => altsyncram_ji51:fifo_ram.data_a[5]
data[6] => altsyncram_ji51:fifo_ram.data_a[6]
data[7] => altsyncram_ji51:fifo_ram.data_a[7]
data[8] => altsyncram_ji51:fifo_ram.data_a[8]
data[9] => altsyncram_ji51:fifo_ram.data_a[9]
data[10] => altsyncram_ji51:fifo_ram.data_a[10]
data[11] => altsyncram_ji51:fifo_ram.data_a[11]
data[12] => altsyncram_ji51:fifo_ram.data_a[12]
data[13] => altsyncram_ji51:fifo_ram.data_a[13]
data[14] => altsyncram_ji51:fifo_ram.data_a[14]
data[15] => altsyncram_ji51:fifo_ram.data_a[15]
data[16] => altsyncram_ji51:fifo_ram.data_a[16]
data[17] => altsyncram_ji51:fifo_ram.data_a[17]
data[18] => altsyncram_ji51:fifo_ram.data_a[18]
data[19] => altsyncram_ji51:fifo_ram.data_a[19]
data[20] => altsyncram_ji51:fifo_ram.data_a[20]
data[21] => altsyncram_ji51:fifo_ram.data_a[21]
data[22] => altsyncram_ji51:fifo_ram.data_a[22]
data[23] => altsyncram_ji51:fifo_ram.data_a[23]
q[0] <= altsyncram_ji51:fifo_ram.q_b[0]
q[1] <= altsyncram_ji51:fifo_ram.q_b[1]
q[2] <= altsyncram_ji51:fifo_ram.q_b[2]
q[3] <= altsyncram_ji51:fifo_ram.q_b[3]
q[4] <= altsyncram_ji51:fifo_ram.q_b[4]
q[5] <= altsyncram_ji51:fifo_ram.q_b[5]
q[6] <= altsyncram_ji51:fifo_ram.q_b[6]
q[7] <= altsyncram_ji51:fifo_ram.q_b[7]
q[8] <= altsyncram_ji51:fifo_ram.q_b[8]
q[9] <= altsyncram_ji51:fifo_ram.q_b[9]
q[10] <= altsyncram_ji51:fifo_ram.q_b[10]
q[11] <= altsyncram_ji51:fifo_ram.q_b[11]
q[12] <= altsyncram_ji51:fifo_ram.q_b[12]
q[13] <= altsyncram_ji51:fifo_ram.q_b[13]
q[14] <= altsyncram_ji51:fifo_ram.q_b[14]
q[15] <= altsyncram_ji51:fifo_ram.q_b[15]
q[16] <= altsyncram_ji51:fifo_ram.q_b[16]
q[17] <= altsyncram_ji51:fifo_ram.q_b[17]
q[18] <= altsyncram_ji51:fifo_ram.q_b[18]
q[19] <= altsyncram_ji51:fifo_ram.q_b[19]
q[20] <= altsyncram_ji51:fifo_ram.q_b[20]
q[21] <= altsyncram_ji51:fifo_ram.q_b[21]
q[22] <= altsyncram_ji51:fifo_ram.q_b[22]
q[23] <= altsyncram_ji51:fifo_ram.q_b[23]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_ji51:fifo_ram.clock1
rdclk => alt_synch_pipe_n9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_ji51:fifo_ram.clock0
wrclk => alt_synch_pipe_o9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
clock => dffpipe_8v8:dffpipe6.clock
d[0] => dffpipe_8v8:dffpipe6.d[0]
d[1] => dffpipe_8v8:dffpipe6.d[1]
d[2] => dffpipe_8v8:dffpipe6.d[2]
d[3] => dffpipe_8v8:dffpipe6.d[3]
d[4] => dffpipe_8v8:dffpipe6.d[4]
d[5] => dffpipe_8v8:dffpipe6.d[5]
d[6] => dffpipe_8v8:dffpipe6.d[6]
d[7] => dffpipe_8v8:dffpipe6.d[7]
d[8] => dffpipe_8v8:dffpipe6.d[8]
q[0] <= dffpipe_8v8:dffpipe6.q[0]
q[1] <= dffpipe_8v8:dffpipe6.q[1]
q[2] <= dffpipe_8v8:dffpipe6.q[2]
q[3] <= dffpipe_8v8:dffpipe6.q[3]
q[4] <= dffpipe_8v8:dffpipe6.q[4]
q[5] <= dffpipe_8v8:dffpipe6.q[5]
q[6] <= dffpipe_8v8:dffpipe6.q[6]
q[7] <= dffpipe_8v8:dffpipe6.q[7]
q[8] <= dffpipe_8v8:dffpipe6.q[8]


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
clock => dffpipe_9v8:dffpipe9.clock
d[0] => dffpipe_9v8:dffpipe9.d[0]
d[1] => dffpipe_9v8:dffpipe9.d[1]
d[2] => dffpipe_9v8:dffpipe9.d[2]
d[3] => dffpipe_9v8:dffpipe9.d[3]
d[4] => dffpipe_9v8:dffpipe9.d[4]
d[5] => dffpipe_9v8:dffpipe9.d[5]
d[6] => dffpipe_9v8:dffpipe9.d[6]
d[7] => dffpipe_9v8:dffpipe9.d[7]
d[8] => dffpipe_9v8:dffpipe9.d[8]
q[0] <= dffpipe_9v8:dffpipe9.q[0]
q[1] <= dffpipe_9v8:dffpipe9.q[1]
q[2] <= dffpipe_9v8:dffpipe9.q[2]
q[3] <= dffpipe_9v8:dffpipe9.q[3]
q[4] <= dffpipe_9v8:dffpipe9.q[4]
q[5] <= dffpipe_9v8:dffpipe9.q[5]
q[6] <= dffpipe_9v8:dffpipe9.q[6]
q[7] <= dffpipe_9v8:dffpipe9.q[7]
q[8] <= dffpipe_9v8:dffpipe9.q[8]


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|pdm_to_pcm|ram:module_gen[8].ram_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|pdm_to_pcm|ram:module_gen[8].ram_i|altsyncram:altsyncram_component
wren_a => altsyncram_1vm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1vm1:auto_generated.data_a[0]
data_a[1] => altsyncram_1vm1:auto_generated.data_a[1]
data_a[2] => altsyncram_1vm1:auto_generated.data_a[2]
data_a[3] => altsyncram_1vm1:auto_generated.data_a[3]
data_a[4] => altsyncram_1vm1:auto_generated.data_a[4]
data_a[5] => altsyncram_1vm1:auto_generated.data_a[5]
data_a[6] => altsyncram_1vm1:auto_generated.data_a[6]
data_a[7] => altsyncram_1vm1:auto_generated.data_a[7]
data_a[8] => altsyncram_1vm1:auto_generated.data_a[8]
data_a[9] => altsyncram_1vm1:auto_generated.data_a[9]
data_a[10] => altsyncram_1vm1:auto_generated.data_a[10]
data_a[11] => altsyncram_1vm1:auto_generated.data_a[11]
data_a[12] => altsyncram_1vm1:auto_generated.data_a[12]
data_a[13] => altsyncram_1vm1:auto_generated.data_a[13]
data_a[14] => altsyncram_1vm1:auto_generated.data_a[14]
data_a[15] => altsyncram_1vm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_1vm1:auto_generated.address_a[0]
address_a[1] => altsyncram_1vm1:auto_generated.address_a[1]
address_a[2] => altsyncram_1vm1:auto_generated.address_a[2]
address_a[3] => altsyncram_1vm1:auto_generated.address_a[3]
address_a[4] => altsyncram_1vm1:auto_generated.address_a[4]
address_a[5] => altsyncram_1vm1:auto_generated.address_a[5]
address_a[6] => altsyncram_1vm1:auto_generated.address_a[6]
address_a[7] => altsyncram_1vm1:auto_generated.address_a[7]
address_a[8] => altsyncram_1vm1:auto_generated.address_a[8]
address_a[9] => altsyncram_1vm1:auto_generated.address_a[9]
address_b[0] => altsyncram_1vm1:auto_generated.address_b[0]
address_b[1] => altsyncram_1vm1:auto_generated.address_b[1]
address_b[2] => altsyncram_1vm1:auto_generated.address_b[2]
address_b[3] => altsyncram_1vm1:auto_generated.address_b[3]
address_b[4] => altsyncram_1vm1:auto_generated.address_b[4]
address_b[5] => altsyncram_1vm1:auto_generated.address_b[5]
address_b[6] => altsyncram_1vm1:auto_generated.address_b[6]
address_b[7] => altsyncram_1vm1:auto_generated.address_b[7]
address_b[8] => altsyncram_1vm1:auto_generated.address_b[8]
address_b[9] => altsyncram_1vm1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_1vm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1vm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1vm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1vm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1vm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1vm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1vm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1vm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1vm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1vm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1vm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1vm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1vm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1vm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1vm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1vm1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdm_to_pcm|ram:module_gen[8].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|pdm_to_pcm|cic_d:module_gen[8].cic_filter_i
clk => clk.IN5
reset_n => reset_n.IN5
data_in[0] => int_stage[0].int_in[0].IN16
data_out[0] <= comb:comb_stage[1].comb_inst.data_out
data_out[1] <= comb:comb_stage[1].comb_inst.data_out
data_out[2] <= comb:comb_stage[1].comb_inst.data_out
data_out[3] <= comb:comb_stage[1].comb_inst.data_out
data_out[4] <= comb:comb_stage[1].comb_inst.data_out
data_out[5] <= comb:comb_stage[1].comb_inst.data_out
data_out[6] <= comb:comb_stage[1].comb_inst.data_out
data_out[7] <= comb:comb_stage[1].comb_inst.data_out
data_out[8] <= comb:comb_stage[1].comb_inst.data_out
data_out[9] <= comb:comb_stage[1].comb_inst.data_out
data_out[10] <= comb:comb_stage[1].comb_inst.data_out
data_out[11] <= comb:comb_stage[1].comb_inst.data_out
data_out[12] <= comb:comb_stage[1].comb_inst.data_out
data_out[13] <= comb:comb_stage[1].comb_inst.data_out
data_out[14] <= comb:comb_stage[1].comb_inst.data_out
out_dv <= ds_dv.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[8].cic_filter_i|integrator:int_stage[0].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[8].cic_filter_i|integrator:int_stage[1].int_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
data_in[0] => Add0.IN16
data_in[1] => Add0.IN15
data_in[2] => Add0.IN14
data_in[3] => Add0.IN13
data_in[4] => Add0.IN12
data_in[5] => Add0.IN11
data_in[6] => Add0.IN10
data_in[7] => Add0.IN9
data_in[8] => Add0.IN8
data_in[9] => Add0.IN7
data_in[10] => Add0.IN6
data_in[11] => Add0.IN5
data_in[12] => Add0.IN4
data_in[13] => Add0.IN3
data_in[14] => Add0.IN2
data_in[15] => Add0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[8].cic_filter_i|downsampler:u1
clk => dv~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => counter.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => dv.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dv <= dv~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[8].cic_filter_i|comb:comb_stage[0].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|cic_d:module_gen[8].cic_filter_i|comb:comb_stage[1].comb_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0][0].CLK
clk => data_reg[0][1].CLK
clk => data_reg[0][2].CLK
clk => data_reg[0][3].CLK
clk => data_reg[0][4].CLK
clk => data_reg[0][5].CLK
clk => data_reg[0][6].CLK
clk => data_reg[0][7].CLK
clk => data_reg[0][8].CLK
clk => data_reg[0][9].CLK
clk => data_reg[0][10].CLK
clk => data_reg[0][11].CLK
clk => data_reg[0][12].CLK
clk => data_reg[0][13].CLK
clk => data_reg[0][14].CLK
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_reg.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
reset_n => data_out.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_reg.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
in_dv => data_out.OUTPUTSELECT
data_in[0] => Add0.IN30
data_in[0] => data_reg.DATAB
data_in[1] => Add0.IN29
data_in[1] => data_reg.DATAB
data_in[2] => Add0.IN28
data_in[2] => data_reg.DATAB
data_in[3] => Add0.IN27
data_in[3] => data_reg.DATAB
data_in[4] => Add0.IN26
data_in[4] => data_reg.DATAB
data_in[5] => Add0.IN25
data_in[5] => data_reg.DATAB
data_in[6] => Add0.IN24
data_in[6] => data_reg.DATAB
data_in[7] => Add0.IN23
data_in[7] => data_reg.DATAB
data_in[8] => Add0.IN22
data_in[8] => data_reg.DATAB
data_in[9] => Add0.IN21
data_in[9] => data_reg.DATAB
data_in[10] => Add0.IN20
data_in[10] => data_reg.DATAB
data_in[11] => Add0.IN19
data_in[11] => data_reg.DATAB
data_in[12] => Add0.IN18
data_in[12] => data_reg.DATAB
data_in[13] => Add0.IN17
data_in[13] => data_reg.DATAB
data_in[14] => Add0.IN16
data_in[14] => data_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|spi_slave:spislv
clk => dataToSendBuffer[0].CLK
clk => dataToSendBuffer[1].CLK
clk => dataToSendBuffer[2].CLK
clk => dataToSendBuffer[3].CLK
clk => dataToSendBuffer[4].CLK
clk => dataToSendBuffer[5].CLK
clk => dataToSendBuffer[6].CLK
clk => dataToSendBuffer[7].CLK
clk => dataToSendBuffer[8].CLK
clk => dataToSendBuffer[9].CLK
clk => dataToSendBuffer[10].CLK
clk => dataToSendBuffer[11].CLK
clk => dataToSendBuffer[12].CLK
clk => dataToSendBuffer[13].CLK
clk => dataToSendBuffer[14].CLK
clk => dataToSendBuffer[15].CLK
clk => dataToSendBuffer[16].CLK
clk => dataToSendBuffer[17].CLK
clk => dataToSendBuffer[18].CLK
clk => dataToSendBuffer[19].CLK
clk => dataToSendBuffer[20].CLK
clk => dataToSendBuffer[21].CLK
clk => dataToSendBuffer[22].CLK
clk => dataToSendBuffer[23].CLK
clk => byteReceived~reg0.CLK
clk => receivedData[0]~reg0.CLK
clk => receivedData[1]~reg0.CLK
clk => receivedData[2]~reg0.CLK
clk => receivedData[3]~reg0.CLK
clk => receivedData[4]~reg0.CLK
clk => receivedData[5]~reg0.CLK
clk => receivedData[6]~reg0.CLK
clk => receivedData[7]~reg0.CLK
clk => receivedData[8]~reg0.CLK
clk => receivedData[9]~reg0.CLK
clk => receivedData[10]~reg0.CLK
clk => receivedData[11]~reg0.CLK
clk => receivedData[12]~reg0.CLK
clk => receivedData[13]~reg0.CLK
clk => receivedData[14]~reg0.CLK
clk => receivedData[15]~reg0.CLK
clk => receivedData[16]~reg0.CLK
clk => receivedData[17]~reg0.CLK
clk => receivedData[18]~reg0.CLK
clk => receivedData[19]~reg0.CLK
clk => receivedData[20]~reg0.CLK
clk => receivedData[21]~reg0.CLK
clk => receivedData[22]~reg0.CLK
clk => receivedData[23]~reg0.CLK
clk => bitcnt[0].CLK
clk => bitcnt[1].CLK
clk => bitcnt[2].CLK
clk => bitcnt[3].CLK
clk => bitcnt[4].CLK
clk => mosir[0].CLK
clk => mosir[1].CLK
clk => sckr[0].CLK
clk => sckr[1].CLK
sck => sckr.DATAA
mosi => mosir.DATAA
miso <= dataToSendBuffer[23].DB_MAX_OUTPUT_PORT_TYPE
ssel => sckr.OUTPUTSELECT
ssel => sckr.OUTPUTSELECT
ssel => mosir.OUTPUTSELECT
ssel => mosir.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => bitcnt.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => receivedData.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => dataToSendBuffer.OUTPUTSELECT
ssel => byteReceived.IN1
ssel => dataNeeded.IN1
byteReceived <= byteReceived~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[0] <= receivedData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[1] <= receivedData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[2] <= receivedData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[3] <= receivedData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[4] <= receivedData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[5] <= receivedData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[6] <= receivedData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[7] <= receivedData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[8] <= receivedData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[9] <= receivedData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[10] <= receivedData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[11] <= receivedData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[12] <= receivedData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[13] <= receivedData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[14] <= receivedData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[15] <= receivedData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[16] <= receivedData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[17] <= receivedData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[18] <= receivedData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[19] <= receivedData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[20] <= receivedData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[21] <= receivedData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[22] <= receivedData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receivedData[23] <= receivedData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataNeeded <= dataNeeded.DB_MAX_OUTPUT_PORT_TYPE
dataToSend[0] => dataToSendBuffer.DATAB
dataToSend[1] => dataToSendBuffer.DATAB
dataToSend[2] => dataToSendBuffer.DATAB
dataToSend[3] => dataToSendBuffer.DATAB
dataToSend[4] => dataToSendBuffer.DATAB
dataToSend[5] => dataToSendBuffer.DATAB
dataToSend[6] => dataToSendBuffer.DATAB
dataToSend[7] => dataToSendBuffer.DATAB
dataToSend[8] => dataToSendBuffer.DATAB
dataToSend[9] => dataToSendBuffer.DATAB
dataToSend[10] => dataToSendBuffer.DATAB
dataToSend[11] => dataToSendBuffer.DATAB
dataToSend[12] => dataToSendBuffer.DATAB
dataToSend[13] => dataToSendBuffer.DATAB
dataToSend[14] => dataToSendBuffer.DATAB
dataToSend[15] => dataToSendBuffer.DATAB
dataToSend[16] => dataToSendBuffer.DATAB
dataToSend[17] => dataToSendBuffer.DATAB
dataToSend[18] => dataToSendBuffer.DATAB
dataToSend[19] => dataToSendBuffer.DATAB
dataToSend[20] => dataToSendBuffer.DATAB
dataToSend[21] => dataToSendBuffer.DATAB
dataToSend[22] => dataToSendBuffer.DATAB
dataToSend[23] => dataToSendBuffer.DATAB


|pdm_to_pcm|beamformer:beaf
double_clk => clk.CLK
steering_angle_en_async => steering_angle_en_sync[0].DATAIN
steering_angle_hori[0] => LessThan1.IN64
steering_angle_hori[0] => raw_idx_hori[0].DATAB
steering_angle_hori[0] => LessThan3.IN64
steering_angle_hori[0] => Add1.IN25
steering_angle_hori[1] => LessThan1.IN63
steering_angle_hori[1] => raw_idx_hori[1].DATAB
steering_angle_hori[1] => LessThan3.IN63
steering_angle_hori[1] => Add1.IN24
steering_angle_hori[2] => LessThan1.IN62
steering_angle_hori[2] => abs_steering_angle_hori[2].DATAB
steering_angle_hori[2] => LessThan3.IN62
steering_angle_hori[2] => Add1.IN23
steering_angle_hori[3] => LessThan1.IN61
steering_angle_hori[3] => abs_steering_angle_hori[3].DATAB
steering_angle_hori[3] => LessThan3.IN61
steering_angle_hori[3] => Add1.IN22
steering_angle_hori[4] => LessThan1.IN60
steering_angle_hori[4] => abs_steering_angle_hori[4].DATAB
steering_angle_hori[4] => LessThan3.IN60
steering_angle_hori[4] => Add1.IN21
steering_angle_hori[5] => LessThan1.IN59
steering_angle_hori[5] => abs_steering_angle_hori[5].DATAB
steering_angle_hori[5] => LessThan3.IN59
steering_angle_hori[5] => Add1.IN20
steering_angle_hori[6] => LessThan1.IN58
steering_angle_hori[6] => abs_steering_angle_hori[6].DATAB
steering_angle_hori[6] => LessThan3.IN58
steering_angle_hori[6] => Add1.IN19
steering_angle_hori[7] => LessThan1.IN57
steering_angle_hori[7] => abs_steering_angle_hori[7].DATAB
steering_angle_hori[7] => LessThan3.IN57
steering_angle_hori[7] => Add1.IN18
steering_angle_hori[8] => LessThan1.IN56
steering_angle_hori[8] => LessThan3.IN56
steering_angle_hori[8] => Add1.IN17
steering_angle_hori[9] => LessThan1.IN55
steering_angle_hori[9] => LessThan3.IN55
steering_angle_hori[9] => Add1.IN16
steering_angle_hori[10] => LessThan1.IN54
steering_angle_hori[10] => LessThan3.IN54
steering_angle_hori[10] => Add1.IN15
steering_angle_hori[11] => LessThan1.IN53
steering_angle_hori[11] => LessThan3.IN53
steering_angle_hori[11] => Add1.IN14
steering_angle_hori[12] => LessThan1.IN52
steering_angle_hori[12] => LessThan3.IN52
steering_angle_hori[12] => Add1.IN13
steering_angle_hori[13] => LessThan1.IN51
steering_angle_hori[13] => LessThan3.IN51
steering_angle_hori[13] => Add1.IN12
steering_angle_hori[14] => LessThan1.IN50
steering_angle_hori[14] => LessThan3.IN50
steering_angle_hori[14] => Add1.IN11
steering_angle_hori[15] => LessThan1.IN49
steering_angle_hori[15] => LessThan3.IN49
steering_angle_hori[15] => Add1.IN10
steering_angle_hori[16] => LessThan1.IN48
steering_angle_hori[16] => LessThan3.IN48
steering_angle_hori[16] => Add1.IN9
steering_angle_hori[17] => LessThan1.IN47
steering_angle_hori[17] => LessThan3.IN47
steering_angle_hori[17] => Add1.IN8
steering_angle_hori[18] => LessThan1.IN46
steering_angle_hori[18] => LessThan3.IN46
steering_angle_hori[18] => Add1.IN7
steering_angle_hori[19] => LessThan1.IN45
steering_angle_hori[19] => LessThan3.IN45
steering_angle_hori[19] => Add1.IN6
steering_angle_hori[20] => LessThan1.IN44
steering_angle_hori[20] => LessThan3.IN44
steering_angle_hori[20] => Add1.IN5
steering_angle_hori[21] => LessThan1.IN43
steering_angle_hori[21] => LessThan3.IN43
steering_angle_hori[21] => Add1.IN4
steering_angle_hori[22] => LessThan1.IN42
steering_angle_hori[22] => LessThan3.IN42
steering_angle_hori[22] => Add1.IN3
steering_angle_hori[23] => LessThan1.IN33
steering_angle_hori[23] => LessThan1.IN34
steering_angle_hori[23] => LessThan1.IN35
steering_angle_hori[23] => LessThan1.IN36
steering_angle_hori[23] => LessThan1.IN37
steering_angle_hori[23] => LessThan1.IN38
steering_angle_hori[23] => LessThan1.IN39
steering_angle_hori[23] => LessThan1.IN40
steering_angle_hori[23] => LessThan1.IN41
steering_angle_hori[23] => LessThan3.IN33
steering_angle_hori[23] => LessThan3.IN34
steering_angle_hori[23] => LessThan3.IN35
steering_angle_hori[23] => LessThan3.IN36
steering_angle_hori[23] => LessThan3.IN37
steering_angle_hori[23] => LessThan3.IN38
steering_angle_hori[23] => LessThan3.IN39
steering_angle_hori[23] => LessThan3.IN40
steering_angle_hori[23] => LessThan3.IN41
steering_angle_hori[23] => Add1.IN2
steering_angle_vert[0] => LessThan0.IN64
steering_angle_vert[0] => raw_idx_vert[0].DATAB
steering_angle_vert[0] => LessThan2.IN64
steering_angle_vert[0] => Add0.IN25
steering_angle_vert[1] => LessThan0.IN63
steering_angle_vert[1] => raw_idx_vert[1].DATAB
steering_angle_vert[1] => LessThan2.IN63
steering_angle_vert[1] => Add0.IN24
steering_angle_vert[2] => LessThan0.IN62
steering_angle_vert[2] => abs_steering_angle_vert[2].DATAB
steering_angle_vert[2] => LessThan2.IN62
steering_angle_vert[2] => Add0.IN23
steering_angle_vert[3] => LessThan0.IN61
steering_angle_vert[3] => abs_steering_angle_vert[3].DATAB
steering_angle_vert[3] => LessThan2.IN61
steering_angle_vert[3] => Add0.IN22
steering_angle_vert[4] => LessThan0.IN60
steering_angle_vert[4] => abs_steering_angle_vert[4].DATAB
steering_angle_vert[4] => LessThan2.IN60
steering_angle_vert[4] => Add0.IN21
steering_angle_vert[5] => LessThan0.IN59
steering_angle_vert[5] => abs_steering_angle_vert[5].DATAB
steering_angle_vert[5] => LessThan2.IN59
steering_angle_vert[5] => Add0.IN20
steering_angle_vert[6] => LessThan0.IN58
steering_angle_vert[6] => abs_steering_angle_vert[6].DATAB
steering_angle_vert[6] => LessThan2.IN58
steering_angle_vert[6] => Add0.IN19
steering_angle_vert[7] => LessThan0.IN57
steering_angle_vert[7] => abs_steering_angle_vert[7].DATAB
steering_angle_vert[7] => LessThan2.IN57
steering_angle_vert[7] => Add0.IN18
steering_angle_vert[8] => LessThan0.IN56
steering_angle_vert[8] => LessThan2.IN56
steering_angle_vert[8] => Add0.IN17
steering_angle_vert[9] => LessThan0.IN55
steering_angle_vert[9] => LessThan2.IN55
steering_angle_vert[9] => Add0.IN16
steering_angle_vert[10] => LessThan0.IN54
steering_angle_vert[10] => LessThan2.IN54
steering_angle_vert[10] => Add0.IN15
steering_angle_vert[11] => LessThan0.IN53
steering_angle_vert[11] => LessThan2.IN53
steering_angle_vert[11] => Add0.IN14
steering_angle_vert[12] => LessThan0.IN52
steering_angle_vert[12] => LessThan2.IN52
steering_angle_vert[12] => Add0.IN13
steering_angle_vert[13] => LessThan0.IN51
steering_angle_vert[13] => LessThan2.IN51
steering_angle_vert[13] => Add0.IN12
steering_angle_vert[14] => LessThan0.IN50
steering_angle_vert[14] => LessThan2.IN50
steering_angle_vert[14] => Add0.IN11
steering_angle_vert[15] => LessThan0.IN49
steering_angle_vert[15] => LessThan2.IN49
steering_angle_vert[15] => Add0.IN10
steering_angle_vert[16] => LessThan0.IN48
steering_angle_vert[16] => LessThan2.IN48
steering_angle_vert[16] => Add0.IN9
steering_angle_vert[17] => LessThan0.IN47
steering_angle_vert[17] => LessThan2.IN47
steering_angle_vert[17] => Add0.IN8
steering_angle_vert[18] => LessThan0.IN46
steering_angle_vert[18] => LessThan2.IN46
steering_angle_vert[18] => Add0.IN7
steering_angle_vert[19] => LessThan0.IN45
steering_angle_vert[19] => LessThan2.IN45
steering_angle_vert[19] => Add0.IN6
steering_angle_vert[20] => LessThan0.IN44
steering_angle_vert[20] => LessThan2.IN44
steering_angle_vert[20] => Add0.IN5
steering_angle_vert[21] => LessThan0.IN43
steering_angle_vert[21] => LessThan2.IN43
steering_angle_vert[21] => Add0.IN4
steering_angle_vert[22] => LessThan0.IN42
steering_angle_vert[22] => LessThan2.IN42
steering_angle_vert[22] => Add0.IN3
steering_angle_vert[23] => LessThan0.IN33
steering_angle_vert[23] => LessThan0.IN34
steering_angle_vert[23] => LessThan0.IN35
steering_angle_vert[23] => LessThan0.IN36
steering_angle_vert[23] => LessThan0.IN37
steering_angle_vert[23] => LessThan0.IN38
steering_angle_vert[23] => LessThan0.IN39
steering_angle_vert[23] => LessThan0.IN40
steering_angle_vert[23] => LessThan0.IN41
steering_angle_vert[23] => LessThan2.IN33
steering_angle_vert[23] => LessThan2.IN34
steering_angle_vert[23] => LessThan2.IN35
steering_angle_vert[23] => LessThan2.IN36
steering_angle_vert[23] => LessThan2.IN37
steering_angle_vert[23] => LessThan2.IN38
steering_angle_vert[23] => LessThan2.IN39
steering_angle_vert[23] => LessThan2.IN40
steering_angle_vert[23] => LessThan2.IN41
steering_angle_vert[23] => Add0.IN2
pcm_data_in[8][0] => ~NO_FANOUT~
pcm_data_in[8][1] => ~NO_FANOUT~
pcm_data_in[8][2] => ~NO_FANOUT~
pcm_data_in[8][3] => ~NO_FANOUT~
pcm_data_in[8][4] => ~NO_FANOUT~
pcm_data_in[8][5] => ~NO_FANOUT~
pcm_data_in[8][6] => ~NO_FANOUT~
pcm_data_in[8][7] => ~NO_FANOUT~
pcm_data_in[8][8] => ~NO_FANOUT~
pcm_data_in[8][9] => ~NO_FANOUT~
pcm_data_in[8][10] => ~NO_FANOUT~
pcm_data_in[8][11] => ~NO_FANOUT~
pcm_data_in[8][12] => ~NO_FANOUT~
pcm_data_in[8][13] => ~NO_FANOUT~
pcm_data_in[8][14] => ~NO_FANOUT~
pcm_data_in[8][15] => ~NO_FANOUT~
pcm_data_in[8][16] => ~NO_FANOUT~
pcm_data_in[8][17] => ~NO_FANOUT~
pcm_data_in[8][18] => ~NO_FANOUT~
pcm_data_in[8][19] => ~NO_FANOUT~
pcm_data_in[8][20] => ~NO_FANOUT~
pcm_data_in[8][21] => ~NO_FANOUT~
pcm_data_in[8][22] => ~NO_FANOUT~
pcm_data_in[8][23] => ~NO_FANOUT~
pcm_data_in[7][0] => ~NO_FANOUT~
pcm_data_in[7][1] => ~NO_FANOUT~
pcm_data_in[7][2] => ~NO_FANOUT~
pcm_data_in[7][3] => ~NO_FANOUT~
pcm_data_in[7][4] => ~NO_FANOUT~
pcm_data_in[7][5] => ~NO_FANOUT~
pcm_data_in[7][6] => ~NO_FANOUT~
pcm_data_in[7][7] => ~NO_FANOUT~
pcm_data_in[7][8] => ~NO_FANOUT~
pcm_data_in[7][9] => ~NO_FANOUT~
pcm_data_in[7][10] => ~NO_FANOUT~
pcm_data_in[7][11] => ~NO_FANOUT~
pcm_data_in[7][12] => ~NO_FANOUT~
pcm_data_in[7][13] => ~NO_FANOUT~
pcm_data_in[7][14] => ~NO_FANOUT~
pcm_data_in[7][15] => ~NO_FANOUT~
pcm_data_in[7][16] => ~NO_FANOUT~
pcm_data_in[7][17] => ~NO_FANOUT~
pcm_data_in[7][18] => ~NO_FANOUT~
pcm_data_in[7][19] => ~NO_FANOUT~
pcm_data_in[7][20] => ~NO_FANOUT~
pcm_data_in[7][21] => ~NO_FANOUT~
pcm_data_in[7][22] => ~NO_FANOUT~
pcm_data_in[7][23] => ~NO_FANOUT~
pcm_data_in[6][0] => ~NO_FANOUT~
pcm_data_in[6][1] => ~NO_FANOUT~
pcm_data_in[6][2] => ~NO_FANOUT~
pcm_data_in[6][3] => ~NO_FANOUT~
pcm_data_in[6][4] => ~NO_FANOUT~
pcm_data_in[6][5] => ~NO_FANOUT~
pcm_data_in[6][6] => ~NO_FANOUT~
pcm_data_in[6][7] => ~NO_FANOUT~
pcm_data_in[6][8] => ~NO_FANOUT~
pcm_data_in[6][9] => ~NO_FANOUT~
pcm_data_in[6][10] => ~NO_FANOUT~
pcm_data_in[6][11] => ~NO_FANOUT~
pcm_data_in[6][12] => ~NO_FANOUT~
pcm_data_in[6][13] => ~NO_FANOUT~
pcm_data_in[6][14] => ~NO_FANOUT~
pcm_data_in[6][15] => ~NO_FANOUT~
pcm_data_in[6][16] => ~NO_FANOUT~
pcm_data_in[6][17] => ~NO_FANOUT~
pcm_data_in[6][18] => ~NO_FANOUT~
pcm_data_in[6][19] => ~NO_FANOUT~
pcm_data_in[6][20] => ~NO_FANOUT~
pcm_data_in[6][21] => ~NO_FANOUT~
pcm_data_in[6][22] => ~NO_FANOUT~
pcm_data_in[6][23] => ~NO_FANOUT~
pcm_data_in[5][0] => ~NO_FANOUT~
pcm_data_in[5][1] => ~NO_FANOUT~
pcm_data_in[5][2] => ~NO_FANOUT~
pcm_data_in[5][3] => ~NO_FANOUT~
pcm_data_in[5][4] => ~NO_FANOUT~
pcm_data_in[5][5] => ~NO_FANOUT~
pcm_data_in[5][6] => ~NO_FANOUT~
pcm_data_in[5][7] => ~NO_FANOUT~
pcm_data_in[5][8] => ~NO_FANOUT~
pcm_data_in[5][9] => ~NO_FANOUT~
pcm_data_in[5][10] => ~NO_FANOUT~
pcm_data_in[5][11] => ~NO_FANOUT~
pcm_data_in[5][12] => ~NO_FANOUT~
pcm_data_in[5][13] => ~NO_FANOUT~
pcm_data_in[5][14] => ~NO_FANOUT~
pcm_data_in[5][15] => ~NO_FANOUT~
pcm_data_in[5][16] => ~NO_FANOUT~
pcm_data_in[5][17] => ~NO_FANOUT~
pcm_data_in[5][18] => ~NO_FANOUT~
pcm_data_in[5][19] => ~NO_FANOUT~
pcm_data_in[5][20] => ~NO_FANOUT~
pcm_data_in[5][21] => ~NO_FANOUT~
pcm_data_in[5][22] => ~NO_FANOUT~
pcm_data_in[5][23] => ~NO_FANOUT~
pcm_data_in[4][0] => ~NO_FANOUT~
pcm_data_in[4][1] => ~NO_FANOUT~
pcm_data_in[4][2] => ~NO_FANOUT~
pcm_data_in[4][3] => ~NO_FANOUT~
pcm_data_in[4][4] => ~NO_FANOUT~
pcm_data_in[4][5] => ~NO_FANOUT~
pcm_data_in[4][6] => ~NO_FANOUT~
pcm_data_in[4][7] => ~NO_FANOUT~
pcm_data_in[4][8] => ~NO_FANOUT~
pcm_data_in[4][9] => ~NO_FANOUT~
pcm_data_in[4][10] => ~NO_FANOUT~
pcm_data_in[4][11] => ~NO_FANOUT~
pcm_data_in[4][12] => ~NO_FANOUT~
pcm_data_in[4][13] => ~NO_FANOUT~
pcm_data_in[4][14] => ~NO_FANOUT~
pcm_data_in[4][15] => ~NO_FANOUT~
pcm_data_in[4][16] => ~NO_FANOUT~
pcm_data_in[4][17] => ~NO_FANOUT~
pcm_data_in[4][18] => ~NO_FANOUT~
pcm_data_in[4][19] => ~NO_FANOUT~
pcm_data_in[4][20] => ~NO_FANOUT~
pcm_data_in[4][21] => ~NO_FANOUT~
pcm_data_in[4][22] => ~NO_FANOUT~
pcm_data_in[4][23] => ~NO_FANOUT~
pcm_data_in[3][0] => ~NO_FANOUT~
pcm_data_in[3][1] => ~NO_FANOUT~
pcm_data_in[3][2] => ~NO_FANOUT~
pcm_data_in[3][3] => ~NO_FANOUT~
pcm_data_in[3][4] => ~NO_FANOUT~
pcm_data_in[3][5] => ~NO_FANOUT~
pcm_data_in[3][6] => ~NO_FANOUT~
pcm_data_in[3][7] => ~NO_FANOUT~
pcm_data_in[3][8] => ~NO_FANOUT~
pcm_data_in[3][9] => ~NO_FANOUT~
pcm_data_in[3][10] => ~NO_FANOUT~
pcm_data_in[3][11] => ~NO_FANOUT~
pcm_data_in[3][12] => ~NO_FANOUT~
pcm_data_in[3][13] => ~NO_FANOUT~
pcm_data_in[3][14] => ~NO_FANOUT~
pcm_data_in[3][15] => ~NO_FANOUT~
pcm_data_in[3][16] => ~NO_FANOUT~
pcm_data_in[3][17] => ~NO_FANOUT~
pcm_data_in[3][18] => ~NO_FANOUT~
pcm_data_in[3][19] => ~NO_FANOUT~
pcm_data_in[3][20] => ~NO_FANOUT~
pcm_data_in[3][21] => ~NO_FANOUT~
pcm_data_in[3][22] => ~NO_FANOUT~
pcm_data_in[3][23] => ~NO_FANOUT~
pcm_data_in[2][0] => ~NO_FANOUT~
pcm_data_in[2][1] => ~NO_FANOUT~
pcm_data_in[2][2] => ~NO_FANOUT~
pcm_data_in[2][3] => ~NO_FANOUT~
pcm_data_in[2][4] => ~NO_FANOUT~
pcm_data_in[2][5] => ~NO_FANOUT~
pcm_data_in[2][6] => ~NO_FANOUT~
pcm_data_in[2][7] => ~NO_FANOUT~
pcm_data_in[2][8] => ~NO_FANOUT~
pcm_data_in[2][9] => ~NO_FANOUT~
pcm_data_in[2][10] => ~NO_FANOUT~
pcm_data_in[2][11] => ~NO_FANOUT~
pcm_data_in[2][12] => ~NO_FANOUT~
pcm_data_in[2][13] => ~NO_FANOUT~
pcm_data_in[2][14] => ~NO_FANOUT~
pcm_data_in[2][15] => ~NO_FANOUT~
pcm_data_in[2][16] => ~NO_FANOUT~
pcm_data_in[2][17] => ~NO_FANOUT~
pcm_data_in[2][18] => ~NO_FANOUT~
pcm_data_in[2][19] => ~NO_FANOUT~
pcm_data_in[2][20] => ~NO_FANOUT~
pcm_data_in[2][21] => ~NO_FANOUT~
pcm_data_in[2][22] => ~NO_FANOUT~
pcm_data_in[2][23] => ~NO_FANOUT~
pcm_data_in[1][0] => ~NO_FANOUT~
pcm_data_in[1][1] => ~NO_FANOUT~
pcm_data_in[1][2] => ~NO_FANOUT~
pcm_data_in[1][3] => ~NO_FANOUT~
pcm_data_in[1][4] => ~NO_FANOUT~
pcm_data_in[1][5] => ~NO_FANOUT~
pcm_data_in[1][6] => ~NO_FANOUT~
pcm_data_in[1][7] => ~NO_FANOUT~
pcm_data_in[1][8] => ~NO_FANOUT~
pcm_data_in[1][9] => ~NO_FANOUT~
pcm_data_in[1][10] => ~NO_FANOUT~
pcm_data_in[1][11] => ~NO_FANOUT~
pcm_data_in[1][12] => ~NO_FANOUT~
pcm_data_in[1][13] => ~NO_FANOUT~
pcm_data_in[1][14] => ~NO_FANOUT~
pcm_data_in[1][15] => ~NO_FANOUT~
pcm_data_in[1][16] => ~NO_FANOUT~
pcm_data_in[1][17] => ~NO_FANOUT~
pcm_data_in[1][18] => ~NO_FANOUT~
pcm_data_in[1][19] => ~NO_FANOUT~
pcm_data_in[1][20] => ~NO_FANOUT~
pcm_data_in[1][21] => ~NO_FANOUT~
pcm_data_in[1][22] => ~NO_FANOUT~
pcm_data_in[1][23] => ~NO_FANOUT~
pcm_data_in[0][0] => ~NO_FANOUT~
pcm_data_in[0][1] => ~NO_FANOUT~
pcm_data_in[0][2] => ~NO_FANOUT~
pcm_data_in[0][3] => ~NO_FANOUT~
pcm_data_in[0][4] => ~NO_FANOUT~
pcm_data_in[0][5] => ~NO_FANOUT~
pcm_data_in[0][6] => ~NO_FANOUT~
pcm_data_in[0][7] => ~NO_FANOUT~
pcm_data_in[0][8] => ~NO_FANOUT~
pcm_data_in[0][9] => ~NO_FANOUT~
pcm_data_in[0][10] => ~NO_FANOUT~
pcm_data_in[0][11] => ~NO_FANOUT~
pcm_data_in[0][12] => ~NO_FANOUT~
pcm_data_in[0][13] => ~NO_FANOUT~
pcm_data_in[0][14] => ~NO_FANOUT~
pcm_data_in[0][15] => ~NO_FANOUT~
pcm_data_in[0][16] => ~NO_FANOUT~
pcm_data_in[0][17] => ~NO_FANOUT~
pcm_data_in[0][18] => ~NO_FANOUT~
pcm_data_in[0][19] => ~NO_FANOUT~
pcm_data_in[0][20] => ~NO_FANOUT~
pcm_data_in[0][21] => ~NO_FANOUT~
pcm_data_in[0][22] => ~NO_FANOUT~
pcm_data_in[0][23] => ~NO_FANOUT~
lookup_delays[8][0] <= lookup_delays[8][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[8][1] <= lookup_delays[8][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[8][2] <= lookup_delays[8][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[8][3] <= lookup_delays[8][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[8][4] <= lookup_delays[8][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[8][5] <= lookup_delays[8][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[8][6] <= lookup_delays[8][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[8][7] <= lookup_delays[8][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[8][8] <= lookup_delays[8][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[8][9] <= lookup_delays[8][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[7][0] <= lookup_delays[7][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[7][1] <= lookup_delays[7][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[7][2] <= lookup_delays[7][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[7][3] <= lookup_delays[7][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[7][4] <= lookup_delays[7][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[7][5] <= lookup_delays[7][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[7][6] <= lookup_delays[7][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[7][7] <= lookup_delays[7][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[7][8] <= lookup_delays[7][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[7][9] <= lookup_delays[7][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[6][0] <= lookup_delays[6][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[6][1] <= lookup_delays[6][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[6][2] <= lookup_delays[6][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[6][3] <= lookup_delays[6][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[6][4] <= lookup_delays[6][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[6][5] <= lookup_delays[6][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[6][6] <= lookup_delays[6][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[6][7] <= lookup_delays[6][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[6][8] <= lookup_delays[6][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[6][9] <= lookup_delays[6][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[5][0] <= lookup_delays[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[5][1] <= lookup_delays[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[5][2] <= lookup_delays[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[5][3] <= lookup_delays[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[5][4] <= lookup_delays[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[5][5] <= lookup_delays[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[5][6] <= lookup_delays[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[5][7] <= lookup_delays[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[5][8] <= lookup_delays[5][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[5][9] <= lookup_delays[5][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[4][0] <= lookup_delays[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[4][1] <= lookup_delays[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[4][2] <= lookup_delays[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[4][3] <= lookup_delays[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[4][4] <= lookup_delays[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[4][5] <= lookup_delays[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[4][6] <= lookup_delays[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[4][7] <= lookup_delays[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[4][8] <= lookup_delays[4][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[4][9] <= lookup_delays[4][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[3][0] <= lookup_delays[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[3][1] <= lookup_delays[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[3][2] <= lookup_delays[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[3][3] <= lookup_delays[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[3][4] <= lookup_delays[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[3][5] <= lookup_delays[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[3][6] <= lookup_delays[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[3][7] <= lookup_delays[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[3][8] <= lookup_delays[3][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[3][9] <= lookup_delays[3][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[2][0] <= lookup_delays[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[2][1] <= lookup_delays[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[2][2] <= lookup_delays[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[2][3] <= lookup_delays[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[2][4] <= lookup_delays[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[2][5] <= lookup_delays[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[2][6] <= lookup_delays[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[2][7] <= lookup_delays[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[2][8] <= lookup_delays[2][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[2][9] <= lookup_delays[2][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[1][0] <= lookup_delays[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[1][1] <= lookup_delays[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[1][2] <= lookup_delays[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[1][3] <= lookup_delays[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[1][4] <= lookup_delays[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[1][5] <= lookup_delays[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[1][6] <= lookup_delays[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[1][7] <= lookup_delays[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[1][8] <= lookup_delays[1][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[1][9] <= lookup_delays[1][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[0][0] <= lookup_delays[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[0][1] <= lookup_delays[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[0][2] <= lookup_delays[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[0][3] <= lookup_delays[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[0][4] <= lookup_delays[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[0][5] <= lookup_delays[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[0][6] <= lookup_delays[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[0][7] <= lookup_delays[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[0][8] <= lookup_delays[0][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lookup_delays[0][9] <= lookup_delays[0][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdm_to_pcm|beamformer:beaf|micloc:miclocROM
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|pdm_to_pcm|beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_qb42:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qb42:auto_generated.rden_b
data_a[0] => altsyncram_qb42:auto_generated.data_a[0]
data_a[1] => altsyncram_qb42:auto_generated.data_a[1]
data_a[2] => altsyncram_qb42:auto_generated.data_a[2]
data_a[3] => altsyncram_qb42:auto_generated.data_a[3]
data_a[4] => altsyncram_qb42:auto_generated.data_a[4]
data_a[5] => altsyncram_qb42:auto_generated.data_a[5]
data_a[6] => altsyncram_qb42:auto_generated.data_a[6]
data_a[7] => altsyncram_qb42:auto_generated.data_a[7]
data_b[0] => altsyncram_qb42:auto_generated.data_b[0]
data_b[1] => altsyncram_qb42:auto_generated.data_b[1]
data_b[2] => altsyncram_qb42:auto_generated.data_b[2]
data_b[3] => altsyncram_qb42:auto_generated.data_b[3]
data_b[4] => altsyncram_qb42:auto_generated.data_b[4]
data_b[5] => altsyncram_qb42:auto_generated.data_b[5]
data_b[6] => altsyncram_qb42:auto_generated.data_b[6]
data_b[7] => altsyncram_qb42:auto_generated.data_b[7]
address_a[0] => altsyncram_qb42:auto_generated.address_a[0]
address_a[1] => altsyncram_qb42:auto_generated.address_a[1]
address_a[2] => altsyncram_qb42:auto_generated.address_a[2]
address_a[3] => altsyncram_qb42:auto_generated.address_a[3]
address_a[4] => altsyncram_qb42:auto_generated.address_a[4]
address_a[5] => altsyncram_qb42:auto_generated.address_a[5]
address_a[6] => altsyncram_qb42:auto_generated.address_a[6]
address_b[0] => altsyncram_qb42:auto_generated.address_b[0]
address_b[1] => altsyncram_qb42:auto_generated.address_b[1]
address_b[2] => altsyncram_qb42:auto_generated.address_b[2]
address_b[3] => altsyncram_qb42:auto_generated.address_b[3]
address_b[4] => altsyncram_qb42:auto_generated.address_b[4]
address_b[5] => altsyncram_qb42:auto_generated.address_b[5]
address_b[6] => altsyncram_qb42:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qb42:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qb42:auto_generated.q_a[0]
q_a[1] <= altsyncram_qb42:auto_generated.q_a[1]
q_a[2] <= altsyncram_qb42:auto_generated.q_a[2]
q_a[3] <= altsyncram_qb42:auto_generated.q_a[3]
q_a[4] <= altsyncram_qb42:auto_generated.q_a[4]
q_a[5] <= altsyncram_qb42:auto_generated.q_a[5]
q_a[6] <= altsyncram_qb42:auto_generated.q_a[6]
q_a[7] <= altsyncram_qb42:auto_generated.q_a[7]
q_b[0] <= altsyncram_qb42:auto_generated.q_b[0]
q_b[1] <= altsyncram_qb42:auto_generated.q_b[1]
q_b[2] <= altsyncram_qb42:auto_generated.q_b[2]
q_b[3] <= altsyncram_qb42:auto_generated.q_b[3]
q_b[4] <= altsyncram_qb42:auto_generated.q_b[4]
q_b[5] <= altsyncram_qb42:auto_generated.q_b[5]
q_b[6] <= altsyncram_qb42:auto_generated.q_b[6]
q_b[7] <= altsyncram_qb42:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdm_to_pcm|beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_qb42:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE


