xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
xrun: *W,FMDEF: The default file type mapping of .sv is being overwritten.
TOOL:	xrun(64)	20.09-s001: Started on May 17, 2025 at 03:16:06 EDT
xrun
	-gui
	+xm64bit
	-sv
	-vlogext .sv
	-f 00_src/flist.f
		00_src/alu.v
		00_src/cla_4bit.v
		00_src/shift_left.v
		00_src/shift_right.v
		00_src/synth_wrapper.v
	01_tb/testbench.v
	-timescale 1ns/10ps
	+access+rcw
file: 00_src/alu.v
	module worklib.alu:v
		errors: 0, warnings: 0
file: 00_src/cla_4bit.v
	module worklib.cla_4bit:v
		errors: 0, warnings: 0
file: 00_src/shift_left.v
	module worklib.shift_left:v
		errors: 0, warnings: 0
file: 00_src/shift_right.v
	module worklib.shift_right:v
		errors: 0, warnings: 0
file: 00_src/synth_wrapper.v
	module worklib.synth_wrapper:v
		errors: 0, warnings: 0
file: 01_tb/testbench.v
	module worklib.alu_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		alu_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.shift_left:v <0x33cd2ec2>
			streams:   1, words:   691
		worklib.shift_right:v <0x560b7ec8>
			streams:   1, words:   703
		worklib.cla_4bit:v <0x41bf2b1f>
			streams:   1, words:  1740
		worklib.alu:v <0x4f6eb4df>
			streams:   9, words:  2886
		worklib.synth_wrapper:v <0x799359e0>
			streams:   8, words:  3408
		worklib.alu_tb:v <0x6f0b354a>
			streams:  11, words: 57302
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  6       6
		Registers:               38      38
		Scalar wires:             6       -
		Expanded wires:           3       1
		Vectored wires:          16       -
		Always blocks:            6       6
		Initial blocks:           5       5
		Cont. assignments:        4       5
		Pseudo assignments:      10      10
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.alu_tb:v
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm alu_tb.alu_dut.clk alu_tb.alu_dut.rst_n alu_tb.alu_dut.a alu_tb.alu_dut.b alu_tb.alu_dut.op alu_tb.alu_dut.result alu_tb.alu_dut.carry
Created probe 1
xcelium> run
xmsim: *W,SHMOFU: $shm_open - file waves.shm already in use (SHM database).
            File: ./01_tb/testbench.v, line = 26, pos = 14
           Scope: alu_tb
            Time: 0 FS + 0

xmsim: *W,SHMNOSO: $shm_probe - SHM file not opened with $shm_open.
            File: ./01_tb/testbench.v, line = 27, pos = 15
           Scope: alu_tb
            Time: 0 FS + 0


Starting ALU operations testbench...

OP_ADD 000: 0100 + 0001 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1001 + 0011 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1101 + 1101 = 1010 (ALU: 1010, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0101 + 0010 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0001 + 1101 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0110 + 1101 = 0011 (ALU: 0011, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1101 + 1100 = 1001 (ALU: 1001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1001 + 0110 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0101 + 1010 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0101 + 0111 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0010 + 1111 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0010 + 1110 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1000 + 0101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1100 + 1101 = 1001 (ALU: 1001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1101 + 0101 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0011 + 1010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0000 + 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1010 + 1101 = 0111 (ALU: 0111, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0110 + 0011 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1101 + 0011 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1011 + 0101 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0010 + 1110 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1101 + 1111 = 1100 (ALU: 1100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0011 + 1010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1010 + 1100 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0010 + 1010 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0001 + 1000 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1000 + 1001 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1011 + 0110 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0110 + 1110 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1100 + 1010 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1011 + 0001 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0101 + 1111 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1011 + 1010 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1110 + 0101 = 0011 (ALU: 0011, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0001 + 1001 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0010 + 1100 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1111 + 1111 = 1110 (ALU: 1110, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1000 + 0111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 1111 + 1100 = 1011 (ALU: 1011, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1011 + 1001 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1001 + 0000 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0111 + 0001 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0110 + 1100 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0010 + 1000 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_ADD 000: 0111 + 1101 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0010 + 1110 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1101 + 1001 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 1111 + 0011 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 1) - PASS
OP_ADD 000: 0101 + 1000 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_SUB 001: 1011 - 1001 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1111 - 1010 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1000 - 0110 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1110 - 1100 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1010 - 0110 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0011 - 0011 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1111 - 0011 = 1100 (ALU: 1100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1111 - 0100 = 1011 (ALU: 1011, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0111 - 1011 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0110 - 1010 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1001 - 1101 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1010 - 0101 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0101 - 1111 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1001 - 0100 = 0101 (ALU: 0101, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0000 - 1010 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1011 - 1110 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1100 - 1010 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1101 - 0011 = 1010 (ALU: 1010, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0110 - 1110 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0111 - 1010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0110 - 1000 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1001 - 1000 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0100 - 0011 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0100 - 1001 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1011 - 1101 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1001 - 1101 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0110 - 1010 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0110 - 0101 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0110 - 0100 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0111 - 1001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0100 - 1000 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1000 - 1101 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0111 - 1110 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1000 - 1100 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1101 - 1001 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1100 - 0110 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1010 - 1101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 0110 - 0000 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0011 - 1010 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1110 - 1010 = 0100 (ALU: 0100, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0101 - 1010 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1001 - 0111 = 0010 (ALU: 0010, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0110 - 0000 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0110 - 0110 = 0000 (ALU: 0000, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1101 - 1100 = 0001 (ALU: 0001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0110 - 1000 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 1) - PASS
OP_SUB 001: 1110 - 1011 = 0011 (ALU: 0011, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1111 - 1001 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 1010 - 0001 = 1001 (ALU: 1001, Carry: 1, Expected Carry: 0) - PASS
OP_SUB 001: 0111 - 0001 = 0110 (ALU: 0110, Carry: 1, Expected Carry: 0) - PASS
OP_AND 010: 0110 & 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0101 & 0101 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1001 & 0001 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0101 & 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 0011 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1100 & 1010 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1110 & 1000 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1001 & 0001 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1110 & 0110 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1111 & 1010 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1010 & 1101 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1110 & 1000 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1001 & 1000 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1010 & 0011 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 0111 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0110 & 1010 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0100 & 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0010 & 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1111 & 0110 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1010 & 0010 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0010 & 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0100 & 0100 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1010 & 1001 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0001 & 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 1011 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1111 & 1001 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0110 & 0101 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1111 & 1011 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1000 & 1110 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 0010 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1000 & 1101 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1011 & 0010 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1110 & 1101 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1100 & 1000 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0001 & 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0001 & 1011 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1000 & 0011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0110 & 1011 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0010 & 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0011 & 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0010 & 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1001 & 0101 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0001 & 1011 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0001 & 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0111 & 0001 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1111 & 0100 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 1000 & 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0100 & 0010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0110 & 0001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_AND 010: 0101 & 1101 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 0101 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1101 | 0111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0100 | 0111 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0111 | 1001 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1001 | 1011 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1001 | 0001 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0001 | 1010 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1010 | 0101 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0011 | 1100 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0010 | 1110 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1000 | 1111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0110 | 0000 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1000 | 0000 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1000 | 0110 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0101 | 0000 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0100 | 1001 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0000 | 1100 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1010 | 0010 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0101 | 0001 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0111 | 0011 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1001 | 0110 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0101 | 0001 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1101 | 1010 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0111 | 1100 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1100 | 0001 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 0110 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0111 | 1110 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1100 | 0101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0000 | 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0010 | 0100 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1101 | 1101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 1001 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1110 | 1101 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1011 | 1111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0011 | 0011 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1101 | 0001 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0100 | 0101 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0000 | 1101 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0010 | 1000 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1101 | 0010 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0100 | 0110 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1100 | 0000 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0111 | 1010 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0100 | 1010 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1100 | 0000 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1010 | 1011 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0110 | 0101 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 0010 | 0010 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1001 | 0100 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_OR 011: 1101 | 1011 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 0111 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0110 ^ 1001 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0100 ^ 0000 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0111 ^ 1010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0001 ^ 1000 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 0011 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 0011 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0100 ^ 1001 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1001 ^ 1111 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0100 ^ 0111 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1101 ^ 0000 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0010 ^ 1001 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1001 ^ 0000 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 0011 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0011 ^ 1010 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1000 ^ 1101 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1010 ^ 0100 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 1001 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0010 ^ 0010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1001 ^ 0000 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1110 ^ 0111 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 0110 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 0000 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1111 ^ 1001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1100 ^ 1001 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0101 ^ 1111 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0000 ^ 0001 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1001 ^ 0111 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1010 ^ 1000 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 0100 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1000 ^ 0111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0110 ^ 0000 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0111 ^ 0101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0100 ^ 0111 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0110 ^ 1001 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 0001 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1011 ^ 0000 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0010 ^ 0101 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0000 ^ 1111 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0110 ^ 1111 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1001 ^ 1000 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0110 ^ 1111 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0001 ^ 0101 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1110 ^ 0000 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0101 ^ 1000 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0100 ^ 1001 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0001 ^ 0111 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 1110 ^ 0001 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_XOR 100: 0101 ^ 1000 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1011 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1010 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0011 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0101 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0111 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1010 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1010 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1011 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1010 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0101 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0110 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0011 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1000 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1110 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0100 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0100 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0101 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0010 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1000 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1100 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0001 = 1110 (ALU: 1110, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0101 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1101 = 0010 (ALU: 0010, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1010 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1000 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~1010 = 0101 (ALU: 0101, Carry: 0, Expected Carry: 0) - PASS
OP_NOT 101: ~0111 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0101 >> 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0101 >> 0011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1001 >> 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1000 >> 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0000 >> 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1100 >> 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1011 >> 0000 = 1011 (ALU: 1011, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1111 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0101 >> 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1011 >> 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1100 >> 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1001 >> 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1110 >> 0011 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1000 >> 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1100 >> 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1010 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0101 >> 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1010 >> 0011 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0010 >> 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1001 >> 0011 = 0001 (ALU: 0001, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1011 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0010 >> 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1111 >> 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0101 >> 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1011 >> 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0000 >> 1101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0010 >> 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0111 >> 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0010 >> 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0100 >> 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1010 >> 0000 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1110 >> 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0001 >> 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1100 >> 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0111 >> 0001 = 0011 (ALU: 0011, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1011 >> 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1001 >> 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1111 >> 0000 = 1111 (ALU: 1111, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0011 >> 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0010 >> 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0001 >> 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1110 >> 0001 = 0111 (ALU: 0111, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1100 >> 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1100 >> 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0101 >> 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 0011 >> 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1101 >> 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SRL 110: 1000 >> 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0000 << 0110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0010 << 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0101 << 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0110 << 0011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1011 << 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0111 << 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0100 << 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0110 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1011 << 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0100 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1101 << 0001 = 1010 (ALU: 1010, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0101 << 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1001 << 0000 = 1001 (ALU: 1001, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0110 << 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0111 << 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0011 << 1110 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1100 << 0000 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0000 << 0000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0011 << 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0001 << 0011 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1000 << 1111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0111 << 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1101 << 0000 = 1101 (ALU: 1101, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1011 << 0001 = 0110 (ALU: 0110, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0010 << 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1101 << 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0000 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0100 << 0000 = 0100 (ALU: 0100, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0011 << 0011 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1101 << 1100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1000 << 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1111 << 0011 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1011 << 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0010 << 1001 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0111 << 0010 = 1100 (ALU: 1100, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1110 << 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0100 << 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1000 << 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0101 << 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1000 << 0010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1000 << 0000 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0011 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0101 << 1010 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0110 << 0100 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1011 << 1000 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1000 << 0111 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1000 << 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0001 << 0011 = 1000 (ALU: 1000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 1011 << 0101 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS
OP_SLL 111: 0000 << 1011 = 0000 (ALU: 0000, Carry: 0, Expected Carry: 0) - PASS

Test Summary:
Total test cases: 400
Passed: 400
Failed: 0
Pass rate: 100.00%

Simulation complete via $finish(1) at time 16020 NS + 0
./01_tb/testbench.v:213         #10 $finish;
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on May 17, 2025 at 03:17:08 EDT  (total: 00:01:02)
