{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 10:32:52 2015 " "Info: Processing started: Wed Dec 09 10:32:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IT -c IT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IT -c IT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB LAB2_CU.v(4) " "Info (10281): Verilog HDL Declaration information at LAB2_CU.v(4): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/LAB2_CU.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt HALT LAB2_CU.v(4) " "Info (10281): Verilog HDL Declaration information at LAB2_CU.v(4): object \"Halt\" differs only in case from object \"HALT\" in the same scope" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/LAB2_CU.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAB2_CU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LAB2_CU.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB2_CU " "Info: Found entity 1: LAB2_CU" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/LAB2_CU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "JMPmux jmpMUX DP.v(4) " "Info (10281): Verilog HDL Declaration information at DP.v(4): object \"JMPmux\" differs only in case from object \"jmpMUX\" in the same scope" {  } { { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DP.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DP.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Info: Found entity 1: DP" {  } { { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Increment5bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Increment5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Increment5bit " "Info: Found entity 1: Increment5bit" {  } { { "Increment5bit.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/Increment5bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer2to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multiplexer2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1 " "Info: Found entity 1: Multiplexer2to1" {  } { { "Multiplexer2to1.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/Multiplexer2to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer4to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multiplexer4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer4to1 " "Info: Found entity 1: Multiplexer4to1" {  } { { "Multiplexer4to1.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/Multiplexer4to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nBitsRegister.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nBitsRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitsRegister " "Info: Found entity 1: nBitsRegister" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM32x8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RAM32x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM32x8 " "Info: Found entity 1: RAM32x8" {  } { { "RAM32x8.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/RAM32x8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "realClock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file realClock.v" { { "Info" "ISGN_ENTITY_NAME" "1 realClock " "Info: Found entity 1: realClock" {  } { { "realClock.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/realClock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SubOrAdd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SubOrAdd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubOrAdd " "Info: Found entity 1: SubOrAdd" {  } { { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IT.v" { { "Info" "ISGN_ENTITY_NAME" "1 IT " "Info: Found entity 1: IT" {  } { { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "IT " "Info: Elaborating entity \"IT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAB2_CU LAB2_CU:cu1 " "Info: Elaborating entity \"LAB2_CU\" for hierarchy \"LAB2_CU:cu1\"" {  } { { "IT.v" "cu1" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Enter LAB2_CU.v(90) " "Warning (10235): Verilog HDL Always Construct warning at LAB2_CU.v(90): variable \"Enter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/LAB2_CU.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP DP:dp1 " "Info: Elaborating entity \"DP\" for hierarchy \"DP:dp1\"" {  } { { "IT.v" "dp1" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM32x8 DP:dp1\|RAM32x8:RAM " "Info: Elaborating entity \"RAM32x8\" for hierarchy \"DP:dp1\|RAM32x8:RAM\"" {  } { { "DP.v" "RAM" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitsRegister DP:dp1\|nBitsRegister:Areg " "Info: Elaborating entity \"nBitsRegister\" for hierarchy \"DP:dp1\|nBitsRegister:Areg\"" {  } { { "DP.v" "Areg" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer4to1 DP:dp1\|Multiplexer4to1:AselMUX " "Info: Elaborating entity \"Multiplexer4to1\" for hierarchy \"DP:dp1\|Multiplexer4to1:AselMUX\"" {  } { { "DP.v" "AselMUX" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubOrAdd DP:dp1\|SubOrAdd:SubAdd " "Info: Elaborating entity \"SubOrAdd\" for hierarchy \"DP:dp1\|SubOrAdd:SubAdd\"" {  } { { "DP.v" "SubAdd" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inA SubOrAdd.v(10) " "Warning (10235): Verilog HDL Always Construct warning at SubOrAdd.v(10): variable \"inA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inM SubOrAdd.v(10) " "Warning (10235): Verilog HDL Always Construct warning at SubOrAdd.v(10): variable \"inM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inA SubOrAdd.v(12) " "Warning (10235): Verilog HDL Always Construct warning at SubOrAdd.v(12): variable \"inA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inM SubOrAdd.v(12) " "Warning (10235): Verilog HDL Always Construct warning at SubOrAdd.v(12): variable \"inM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 DP:dp1\|Multiplexer2to1:MeminstMUX " "Info: Elaborating entity \"Multiplexer2to1\" for hierarchy \"DP:dp1\|Multiplexer2to1:MeminstMUX\"" {  } { { "DP.v" "MeminstMUX" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "JMPmux Multiplexer2to1.v(9) " "Warning (10235): Verilog HDL Always Construct warning at Multiplexer2to1.v(9): variable \"JMPmux\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer2to1.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/Multiplexer2to1.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitsRegister DP:dp1\|nBitsRegister:PCreg " "Info: Elaborating entity \"nBitsRegister\" for hierarchy \"DP:dp1\|nBitsRegister:PCreg\"" {  } { { "DP.v" "PCreg" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment5bit DP:dp1\|Increment5bit:_5bitIncrement " "Info: Elaborating entity \"Increment5bit\" for hierarchy \"DP:dp1\|Increment5bit:_5bitIncrement\"" {  } { { "DP.v" "_5bitIncrement" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DP:dp1\|RAM32x8:RAM\|Mem~0 " "Warning: Inferred dual-clock RAM node \"DP:dp1\|RAM32x8:RAM\|Mem~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "RAM32x8.v" "Mem~0" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/RAM32x8.v" 8 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "DP:dp1\|RAM32x8:RAM\|Mem~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"DP:dp1\|RAM32x8:RAM\|Mem~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "RAM32x8.v" "Mem~0" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/RAM32x8.v" 8 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0 " "Info: Elaborated megafunction instantiation \"DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0 " "Info: Instantiated megafunction \"DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tif1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tif1 " "Info: Found entity 1: altsyncram_tif1" {  } { { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LAB2_CU:cu1\|state~14 " "Info: Register \"LAB2_CU:cu1\|state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LAB2_CU:cu1\|state~15 " "Info: Register \"LAB2_CU:cu1\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LAB2_CU:cu1\|state~16 " "Info: Register \"LAB2_CU:cu1\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LAB2_CU:cu1\|state~17 " "Info: Register \"LAB2_CU:cu1\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.map.smsg " "Info: Generated suppressed messages file C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programEn " "Warning (15610): No output dependent on input pin \"programEn\"" {  } { { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Info: Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Info: Implemented 63 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 10:32:54 2015 " "Info: Processing ended: Wed Dec 09 10:32:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
