Analysis & Synthesis report for System
Mon Jun 10 12:57:58 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Jun 10 12:57:58 2024      ;
; Quartus II 64-Bit Version   ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name               ; System                                     ;
; Top-level Entity Name       ; test                                       ;
; Family                      ; MAX II                                     ;
; Total logic elements        ; 49                                         ;
; Total pins                  ; 24                                         ;
; Total virtual pins          ; 0                                          ;
; UFM blocks                  ; 0 / 1 ( 0 % )                              ;
+-----------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM240T100C5       ;                    ;
; Top-level entity name                                                      ; test               ; System             ;
; Family name                                                                ; MAX II             ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; test.vhd                         ; yes             ; User VHDL File               ; C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf                             ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc                            ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc                        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                             ;         ;
; db/lpm_divide_pvl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/lpm_divide_pvl.tdf      ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/sign_div_unsign_akh.tdf ;         ;
; db/alt_u_div_fie.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/alt_u_div_fie.tdf       ;         ;
; db/add_sub_e7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/add_sub_e7c.tdf         ;         ;
; db/add_sub_f7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/add_sub_f7c.tdf         ;         ;
; db/add_sub_g7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/add_sub_g7c.tdf         ;         ;
; db/add_sub_h7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/add_sub_h7c.tdf         ;         ;
; db/add_sub_i7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/add_sub_i7c.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 49                                                                                                                                       ;
;     -- Combinational with no register       ; 49                                                                                                                                       ;
;     -- Register only                        ; 0                                                                                                                                        ;
;     -- Combinational with a register        ; 0                                                                                                                                        ;
;                                             ;                                                                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                                                                          ;
;     -- 4 input functions                    ; 4                                                                                                                                        ;
;     -- 3 input functions                    ; 11                                                                                                                                       ;
;     -- 2 input functions                    ; 21                                                                                                                                       ;
;     -- 1 input functions                    ; 13                                                                                                                                       ;
;     -- 0 input functions                    ; 0                                                                                                                                        ;
;                                             ;                                                                                                                                          ;
; Logic elements by mode                      ;                                                                                                                                          ;
;     -- normal mode                          ; 29                                                                                                                                       ;
;     -- arithmetic mode                      ; 20                                                                                                                                       ;
;     -- qfbk mode                            ; 0                                                                                                                                        ;
;     -- register cascade mode                ; 0                                                                                                                                        ;
;     -- synchronous clear/load mode          ; 0                                                                                                                                        ;
;     -- asynchronous clear/load mode         ; 0                                                                                                                                        ;
;                                             ;                                                                                                                                          ;
; Total registers                             ; 0                                                                                                                                        ;
; Total logic cells in carry chains           ; 28                                                                                                                                       ;
; I/O pins                                    ; 24                                                                                                                                       ;
; Maximum fan-out node                        ; lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 ;
; Maximum fan-out                             ; 10                                                                                                                                       ;
; Total fan-out                               ; 112                                                                                                                                      ;
; Average fan-out                             ; 1.53                                                                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+----------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                         ; Library Name ;
+----------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; |test                                  ; 49 (4)      ; 0            ; 0          ; 24   ; 0            ; 49 (4)       ; 0 (0)             ; 0 (0)            ; 28 (3)          ; 0 (0)      ; |test                                                                                                                       ; work         ;
;    |lpm_divide:Div0|                   ; 45 (0)      ; 0            ; 0          ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |test|lpm_divide:Div0                                                                                                       ; work         ;
;       |lpm_divide_pvl:auto_generated|  ; 45 (0)      ; 0            ; 0          ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |test|lpm_divide:Div0|lpm_divide_pvl:auto_generated                                                                         ; work         ;
;          |sign_div_unsign_akh:divider| ; 45 (0)      ; 0            ; 0          ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |test|lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider                                             ; work         ;
;             |alt_u_div_fie:divider|    ; 45 (20)     ; 0            ; 0          ; 0    ; 0            ; 45 (20)      ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |test|lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider                       ; work         ;
;                |add_sub_h7c:add_sub_3| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |test|lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3 ; work         ;
;                |add_sub_i7c:add_sub_4| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |test|lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4 ; work         ;
;                |add_sub_i7c:add_sub_5| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |test|lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5 ; work         ;
;                |add_sub_i7c:add_sub_6| ; 5 (5)       ; 0            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |test|lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6 ; work         ;
+----------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_pvl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jun 10 12:57:56 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off System -c System
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/lcd/lcd_v1.vhd
    Info (12022): Found design unit 1: LCD_V1-ACT
    Info (12023): Found entity 1: LCD_V1
Info (12021): Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/bin_ascii_converter/bin_ascii_converter.vhd
    Info (12022): Found design unit 1: bin_ascii_converter-ACT
    Info (12023): Found entity 1: bin_ascii_converter
Info (12021): Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/newclock/newclock.vhd
    Info (12022): Found design unit 1: NewClock-ACT
    Info (12023): Found entity 1: NewClock
Info (12021): Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/sensor_unit/sensor_unit.vhd
    Info (12022): Found design unit 1: Sensor_Unit-ACT
    Info (12023): Found entity 1: Sensor_Unit
Info (12021): Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/led_control/led_control.vhd
    Info (12022): Found design unit 1: Led_Control-ACT
    Info (12023): Found entity 1: Led_Control
Info (12021): Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/control_servo_out/control_servo_out.vhd
    Info (12022): Found design unit 1: Control_Servo_Out-ACT
    Info (12023): Found entity 1: Control_Servo_Out
Info (12021): Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/control_servo_in/control_servo_in.vhd
    Info (12022): Found design unit 1: Control_Servo_In-ACT
    Info (12023): Found entity 1: Control_Servo_In
Info (12021): Found 2 design units, including 1 entities, in source file system.vhd
    Info (12022): Found design unit 1: System-ACT
    Info (12023): Found entity 1: System
Info (12021): Found 2 design units, including 1 entities, in source file test.vhd
    Info (12022): Found design unit 1: test-ACT
    Info (12023): Found entity 1: test
Info (12127): Elaborating entity "test" for the top level hierarchy
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0"
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pvl.tdf
    Info (12023): Found entity 1: lpm_divide_pvl
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_fie.tdf
    Info (12023): Found entity 1: alt_u_div_fie
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf
    Info (12023): Found entity 1: add_sub_e7c
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf
    Info (12023): Found entity 1: add_sub_f7c
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf
    Info (12023): Found entity 1: add_sub_g7c
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf
    Info (12023): Found entity 1: add_sub_h7c
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf
    Info (12023): Found entity 1: add_sub_i7c
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "chuc_ascii[4]" is stuck at VCC
    Warning (13410): Pin "chuc_ascii[5]" is stuck at VCC
    Warning (13410): Pin "chuc_ascii[6]" is stuck at GND
    Warning (13410): Pin "chuc_ascii[7]" is stuck at GND
    Warning (13410): Pin "donvi_ascii[4]" is stuck at VCC
    Warning (13410): Pin "donvi_ascii[5]" is stuck at VCC
    Warning (13410): Pin "donvi_ascii[6]" is stuck at GND
    Warning (13410): Pin "donvi_ascii[7]" is stuck at GND
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
Info (21057): Implemented 73 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 49 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4653 megabytes
    Info: Processing ended: Mon Jun 10 12:57:58 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


