

================================================================
== Vitis HLS Report for 'A_IO_L2_in_1_x1'
================================================================
* Date:           Sun Sep 18 12:36:07 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    38919|    38919|  0.130 ms|  0.130 ms|  38919|  38919|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- A_IO_L2_in_1_x1_loop_1_A_IO_L2_in_1_x1_loop_2_A_IO_L2_in_1_x1_loop_3  |     6145|     6145|         3|          1|          1|   6144|       yes|
        |- A_IO_L2_in_1_x1_loop_4_A_IO_L2_in_1_x1_loop_5_A_IO_L2_in_1_x1_loop_6  |    32770|    32770|         4|          1|          1|  32768|       yes|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 4, States = { 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_0_x119, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_2_x13, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_1_x12, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.64ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:6591]   --->   Operation 14 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln6591 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:6591]   --->   Operation 15 'specmemcore' 'specmemcore_ln6591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%br_ln6598 = br void" [./dut.cpp:6598]   --->   Operation 16 'br' 'br_ln6598' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i13 0, void, i13 %add_ln890_218, void"   --->   Operation 17 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%c3_V = phi i4 1, void, i4 %select_ln890, void"   --->   Operation 18 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln890_546, void"   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%c4_V = phi i5 0, void, i5 %select_ln890_543, void"   --->   Operation 20 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c5_V_35 = phi i6 0, void, i6 %add_ln691_871, void"   --->   Operation 21 'phi' 'c5_V_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.75ns)   --->   "%add_ln890_218 = add i13 %indvar_flatten13, i13 1"   --->   Operation 22 'add' 'add_ln890_218' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.64ns)   --->   "%icmp_ln890 = icmp_eq  i13 %indvar_flatten13, i13 6144"   --->   Operation 23 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader.preheader"   --->   Operation 24 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c3_V, i4 1"   --->   Operation 25 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.61ns)   --->   "%icmp_ln890_676 = icmp_eq  i11 %indvar_flatten, i11 512"   --->   Operation 26 'icmp' 'icmp_ln890_676' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.27ns)   --->   "%select_ln6598 = select i1 %icmp_ln890_676, i5 0, i5 %c4_V" [./dut.cpp:6598]   --->   Operation 27 'select' 'select_ln6598' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "%cmp_i_i72_mid1 = icmp_eq  i4 %c3_V, i4 0"   --->   Operation 28 'icmp' 'cmp_i_i72_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.65ns)   --->   "%cmp_i_i7244 = icmp_eq  i4 %c3_V, i4 1"   --->   Operation 29 'icmp' 'cmp_i_i7244' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln6598_1 = select i1 %icmp_ln890_676, i1 %cmp_i_i72_mid1, i1 %cmp_i_i7244" [./dut.cpp:6598]   --->   Operation 30 'select' 'select_ln6598_1' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln6598)   --->   "%xor_ln6598 = xor i1 %icmp_ln890_676, i1 1" [./dut.cpp:6598]   --->   Operation 31 'xor' 'xor_ln6598' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln89052 = icmp_eq  i6 %c5_V_35, i6 32"   --->   Operation 32 'icmp' 'icmp_ln89052' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln6598 = and i1 %icmp_ln89052, i1 %xor_ln6598" [./dut.cpp:6598]   --->   Operation 33 'and' 'and_ln6598' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.35ns)   --->   "%select_ln890 = select i1 %icmp_ln890_676, i4 %add_ln691, i4 %c3_V"   --->   Operation 34 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln691_868 = add i5 %select_ln6598, i5 1"   --->   Operation 35 'add' 'add_ln691_868' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_541)   --->   "%or_ln890 = or i1 %and_ln6598, i1 %icmp_ln890_676"   --->   Operation 36 'or' 'or_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_541 = select i1 %or_ln890, i6 0, i6 %c5_V_35"   --->   Operation 37 'select' 'select_ln890_541' <Predicate = (!icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln6607)   --->   "%trunc_ln6607 = trunc i5 %add_ln691_868" [./dut.cpp:6607]   --->   Operation 38 'trunc' 'trunc_ln6607' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln6607)   --->   "%trunc_ln6607_1 = trunc i5 %c4_V" [./dut.cpp:6607]   --->   Operation 39 'trunc' 'trunc_ln6607_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln6607)   --->   "%select_ln6598_2 = select i1 %icmp_ln890_676, i4 0, i4 %trunc_ln6607_1" [./dut.cpp:6598]   --->   Operation 40 'select' 'select_ln6598_2' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln6607)   --->   "%select_ln890_542 = select i1 %and_ln6598, i4 %trunc_ln6607, i4 %select_ln6598_2"   --->   Operation 41 'select' 'select_ln890_542' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln6607)   --->   "%tmp_1296_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_542, i5 0"   --->   Operation 42 'bitconcatenate' 'tmp_1296_cast' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln890_543 = select i1 %and_ln6598, i5 %add_ln691_868, i5 %select_ln6598"   --->   Operation 43 'select' 'select_ln890_543' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln6607)   --->   "%zext_ln6607 = zext i6 %select_ln890_541" [./dut.cpp:6607]   --->   Operation 44 'zext' 'zext_ln6607' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln6607 = add i9 %tmp_1296_cast, i9 %zext_ln6607" [./dut.cpp:6607]   --->   Operation 45 'add' 'add_ln6607' <Predicate = (!icmp_ln890)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln6606 = br i1 %select_ln6598_1, void, void" [./dut.cpp:6606]   --->   Operation 46 'br' 'br_ln6606' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln691_871 = add i6 %select_ln890_541, i6 1"   --->   Operation 47 'add' 'add_ln691_871' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.73ns)   --->   "%add_ln890_217 = add i11 %indvar_flatten, i11 1"   --->   Operation 48 'add' 'add_ln890_217' <Predicate = (!icmp_ln890)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln890_546 = select i1 %icmp_ln890_676, i11 1, i11 %add_ln890_217"   --->   Operation 49 'select' 'select_ln890_546' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x1_loop_1_A_IO_L2_in_1_x1_loop_2_A_IO_L2_in_1_x1_loop_3_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6144, i64 6144, i64 6144"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x1_loop_2_A_IO_L2_in_1_x1_loop_3_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln6607_1 = zext i9 %add_ln6607" [./dut.cpp:6607]   --->   Operation 54 'zext' 'zext_ln6607_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6607_1" [./dut.cpp:6607]   --->   Operation 55 'getelementptr' 'local_A_pong_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln6603 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_822" [./dut.cpp:6603]   --->   Operation 56 'specpipeline' 'specpipeline_ln6603' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln6603 = specloopname void @_ssdm_op_SpecLoopName, void @empty_237" [./dut.cpp:6603]   --->   Operation 57 'specloopname' 'specloopname_ln6603' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_1_x12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'tmp' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_2_x13, i256 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'write' 'write_ln174' <Predicate = (!select_ln6598_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!select_ln6598_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 61 [1/1] (1.64ns)   --->   "%store_ln6607 = store i256 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:6607]   --->   Operation 61 'store' 'store_ln6607' <Predicate = (select_ln6598_1)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln6608 = br void" [./dut.cpp:6608]   --->   Operation 62 'br' 'br_ln6608' <Predicate = (select_ln6598_1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.38>
ST_5 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln6617 = br void %.preheader.preheader" [./dut.cpp:6617]   --->   Operation 63 'br' 'br_ln6617' <Predicate = true> <Delay = 0.38>

State 6 <SV = 3> <Delay = 1.62>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i16 %add_ln890_216, void %.preheader, i16 0, void %.preheader.preheader.preheader"   --->   Operation 64 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %select_ln890_544, void %.preheader, i6 0, void %.preheader.preheader.preheader"   --->   Operation 65 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i12 %select_ln890_545, void %.preheader, i12 0, void %.preheader.preheader.preheader"   --->   Operation 66 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_870, void %.preheader, i5 0, void %.preheader.preheader.preheader"   --->   Operation 67 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln890_216 = add i16 %indvar_flatten33, i16 1"   --->   Operation 68 'add' 'add_ln890_216' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.67ns)   --->   "%icmp_ln890_677 = icmp_eq  i16 %indvar_flatten33, i16 32768"   --->   Operation 69 'icmp' 'icmp_ln890_677' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_677, void %.preheader, void"   --->   Operation 70 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.70ns)   --->   "%add_ln691_869 = add i6 %c5_V, i6 1"   --->   Operation 71 'add' 'add_ln691_869' <Predicate = (!icmp_ln890_677)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.62ns)   --->   "%icmp_ln890_678 = icmp_eq  i12 %indvar_flatten21, i12 1024"   --->   Operation 72 'icmp' 'icmp_ln890_678' <Predicate = (!icmp_ln890_677)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.29ns)   --->   "%select_ln890_544 = select i1 %icmp_ln890_678, i6 %add_ln691_869, i6 %c5_V"   --->   Operation 73 'select' 'select_ln890_544' <Predicate = (!icmp_ln890_677)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln6619)   --->   "%xor_ln890 = xor i1 %icmp_ln890_678, i1 1"   --->   Operation 74 'xor' 'xor_ln890' <Predicate = (!icmp_ln890_677)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.63ns)   --->   "%icmp_ln890_679 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 75 'icmp' 'icmp_ln890_679' <Predicate = (!icmp_ln890_677)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln6619)   --->   "%and_ln890 = and i1 %icmp_ln890_679, i1 %xor_ln890"   --->   Operation 76 'and' 'and_ln890' <Predicate = (!icmp_ln890_677)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln6619)   --->   "%or_ln6619 = or i1 %and_ln890, i1 %icmp_ln890_678" [./dut.cpp:6619]   --->   Operation 77 'or' 'or_ln6619' <Predicate = (!icmp_ln890_677)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln6619 = select i1 %or_ln6619, i5 0, i5 %c7_V" [./dut.cpp:6619]   --->   Operation 78 'select' 'select_ln6619' <Predicate = (!icmp_ln890_677)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln6624 = trunc i5 %select_ln6619" [./dut.cpp:6624]   --->   Operation 79 'trunc' 'trunc_ln6624' <Predicate = (!icmp_ln890_677)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln691_870 = add i5 %select_ln6619, i5 1"   --->   Operation 80 'add' 'add_ln691_870' <Predicate = (!icmp_ln890_677)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.74ns)   --->   "%add_ln890 = add i12 %indvar_flatten21, i12 1"   --->   Operation 81 'add' 'add_ln890' <Predicate = (!icmp_ln890_677)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.29ns)   --->   "%select_ln890_545 = select i1 %icmp_ln890_678, i12 1, i12 %add_ln890"   --->   Operation 82 'select' 'select_ln890_545' <Predicate = (!icmp_ln890_677)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 2.36>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %select_ln890_544"   --->   Operation 83 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_677)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln6624, i5 0" [./dut.cpp:6624]   --->   Operation 84 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln890_677)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.71ns)   --->   "%add_ln6624 = add i9 %tmp_cast, i9 %zext_ln890" [./dut.cpp:6624]   --->   Operation 85 'add' 'add_ln6624' <Predicate = (!icmp_ln890_677)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln6624 = zext i9 %add_ln6624" [./dut.cpp:6624]   --->   Operation 86 'zext' 'zext_ln6624' <Predicate = (!icmp_ln890_677)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_29 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6624" [./dut.cpp:6624]   --->   Operation 87 'getelementptr' 'local_A_pong_V_addr_29' <Predicate = (!icmp_ln890_677)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (1.64ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_29" [./dut.cpp:6624]   --->   Operation 88 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_677)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 8 <SV = 5> <Delay = 1.64>
ST_8 : Operation 89 [1/2] (1.64ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_29" [./dut.cpp:6624]   --->   Operation 89 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_677)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 9 <SV = 6> <Delay = 1.21>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x1_loop_4_A_IO_L2_in_1_x1_loop_5_A_IO_L2_in_1_x1_loop_6_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_677)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_677)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x1_loop_5_A_IO_L2_in_1_x1_loop_6_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_677)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln6621 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_822" [./dut.cpp:6621]   --->   Operation 93 'specpipeline' 'specpipeline_ln6621' <Predicate = (!icmp_ln890_677)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln6621 = specloopname void @_ssdm_op_SpecLoopName, void @empty_241" [./dut.cpp:6621]   --->   Operation 94 'specloopname' 'specloopname_ln6621' <Predicate = (!icmp_ln890_677)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_1_0_x119, i256 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'write' 'write_ln174' <Predicate = (!icmp_ln890_677)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln890_677)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln6629 = ret" [./dut.cpp:6629]   --->   Operation 97 'ret' 'ret_ln6629' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_1_x12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_A_IO_L2_in_2_x13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_1_0_x119]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
local_A_pong_V         (alloca           ) [ 00111111110]
specmemcore_ln6591     (specmemcore      ) [ 00000000000]
br_ln6598              (br               ) [ 01111000000]
indvar_flatten13       (phi              ) [ 00111000000]
c3_V                   (phi              ) [ 00111000000]
indvar_flatten         (phi              ) [ 00111000000]
c4_V                   (phi              ) [ 00111000000]
c5_V_35                (phi              ) [ 00111000000]
add_ln890_218          (add              ) [ 01111000000]
icmp_ln890             (icmp             ) [ 00111000000]
br_ln890               (br               ) [ 00000000000]
add_ln691              (add              ) [ 00000000000]
icmp_ln890_676         (icmp             ) [ 00000000000]
select_ln6598          (select           ) [ 00000000000]
cmp_i_i72_mid1         (icmp             ) [ 00000000000]
cmp_i_i7244            (icmp             ) [ 00000000000]
select_ln6598_1        (select           ) [ 00111000000]
xor_ln6598             (xor              ) [ 00000000000]
icmp_ln89052           (icmp             ) [ 00000000000]
and_ln6598             (and              ) [ 00000000000]
select_ln890           (select           ) [ 01111000000]
add_ln691_868          (add              ) [ 00000000000]
or_ln890               (or               ) [ 00000000000]
select_ln890_541       (select           ) [ 00000000000]
trunc_ln6607           (trunc            ) [ 00000000000]
trunc_ln6607_1         (trunc            ) [ 00000000000]
select_ln6598_2        (select           ) [ 00000000000]
select_ln890_542       (select           ) [ 00000000000]
tmp_1296_cast          (bitconcatenate   ) [ 00000000000]
select_ln890_543       (select           ) [ 01111000000]
zext_ln6607            (zext             ) [ 00000000000]
add_ln6607             (add              ) [ 00110000000]
br_ln6606              (br               ) [ 00000000000]
add_ln691_871          (add              ) [ 01111000000]
add_ln890_217          (add              ) [ 00000000000]
select_ln890_546       (select           ) [ 01111000000]
br_ln0                 (br               ) [ 01111000000]
specloopname_ln0       (specloopname     ) [ 00000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000]
specloopname_ln0       (specloopname     ) [ 00000000000]
zext_ln6607_1          (zext             ) [ 00000000000]
local_A_pong_V_addr    (getelementptr    ) [ 00101000000]
specpipeline_ln6603    (specpipeline     ) [ 00000000000]
specloopname_ln6603    (specloopname     ) [ 00000000000]
tmp                    (read             ) [ 00101000000]
write_ln174            (write            ) [ 00000000000]
br_ln0                 (br               ) [ 00000000000]
store_ln6607           (store            ) [ 00000000000]
br_ln6608              (br               ) [ 00000000000]
br_ln6617              (br               ) [ 00000111110]
indvar_flatten33       (phi              ) [ 00000010000]
c5_V                   (phi              ) [ 00000010000]
indvar_flatten21       (phi              ) [ 00000010000]
c7_V                   (phi              ) [ 00000010000]
add_ln890_216          (add              ) [ 00000111110]
icmp_ln890_677         (icmp             ) [ 00000011110]
br_ln890               (br               ) [ 00000000000]
add_ln691_869          (add              ) [ 00000000000]
icmp_ln890_678         (icmp             ) [ 00000000000]
select_ln890_544       (select           ) [ 00000111110]
xor_ln890              (xor              ) [ 00000000000]
icmp_ln890_679         (icmp             ) [ 00000000000]
and_ln890              (and              ) [ 00000000000]
or_ln6619              (or               ) [ 00000000000]
select_ln6619          (select           ) [ 00000000000]
trunc_ln6624           (trunc            ) [ 00000011000]
add_ln691_870          (add              ) [ 00000111110]
add_ln890              (add              ) [ 00000000000]
select_ln890_545       (select           ) [ 00000111110]
zext_ln890             (zext             ) [ 00000000000]
tmp_cast               (bitconcatenate   ) [ 00000000000]
add_ln6624             (add              ) [ 00000000000]
zext_ln6624            (zext             ) [ 00000000000]
local_A_pong_V_addr_29 (getelementptr    ) [ 00000010100]
local_A_pong_V_load    (load             ) [ 00000010010]
specloopname_ln0       (specloopname     ) [ 00000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000]
specloopname_ln0       (specloopname     ) [ 00000000000]
specpipeline_ln6621    (specpipeline     ) [ 00000000000]
specloopname_ln6621    (specloopname     ) [ 00000000000]
write_ln174            (write            ) [ 00000000000]
br_ln0                 (br               ) [ 00000111110]
ret_ln6629             (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_1_x12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_1_x12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_A_IO_L2_in_2_x13">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_2_x13"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_PE_1_0_x119">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_0_x119"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_272"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_822"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_1_x1_loop_1_A_IO_L2_in_1_x1_loop_2_A_IO_L2_in_1_x1_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_1_x1_loop_2_A_IO_L2_in_1_x1_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_237"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_1_x1_loop_4_A_IO_L2_in_1_x1_loop_5_A_IO_L2_in_1_x1_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_1_x1_loop_5_A_IO_L2_in_1_x1_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_241"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="local_A_pong_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="256" slack="0"/>
<pin id="104" dir="0" index="1" bw="256" slack="0"/>
<pin id="105" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln174_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="256" slack="0"/>
<pin id="111" dir="0" index="2" bw="256" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln174_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="256" slack="0"/>
<pin id="119" dir="0" index="2" bw="256" slack="1"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 "/>
</bind>
</comp>

<comp id="123" class="1004" name="local_A_pong_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="9" slack="0"/>
<pin id="127" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="1"/>
<pin id="134" dir="0" index="4" bw="9" slack="1"/>
<pin id="135" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="256" slack="1"/>
<pin id="137" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln6607/4 local_A_pong_V_load/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="local_A_pong_V_addr_29_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="9" slack="0"/>
<pin id="142" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_29/7 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten13_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="13" slack="1"/>
<pin id="147" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten13_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="13" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="c3_V_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="c3_V_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvar_flatten_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="1"/>
<pin id="169" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="11" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="c4_V_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="1"/>
<pin id="180" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="c4_V_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="c5_V_35_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="1"/>
<pin id="191" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_35 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="c5_V_35_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_35/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="indvar_flatten33_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="1"/>
<pin id="202" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten33 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvar_flatten33_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten33/6 "/>
</bind>
</comp>

<comp id="211" class="1005" name="c5_V_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="1"/>
<pin id="213" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="c5_V_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/6 "/>
</bind>
</comp>

<comp id="222" class="1005" name="indvar_flatten21_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="1"/>
<pin id="224" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="indvar_flatten21_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/6 "/>
</bind>
</comp>

<comp id="233" class="1005" name="c7_V_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="1"/>
<pin id="235" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="c7_V_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln890_218_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="13" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_218/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln890_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="13" slack="0"/>
<pin id="252" dir="0" index="1" bw="12" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln691_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln890_676_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="0" index="1" bw="11" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_676/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln6598_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6598/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="cmp_i_i72_mid1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i72_mid1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="cmp_i_i7244_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i7244/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln6598_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6598_1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="xor_ln6598_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln6598/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln89052_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="0" index="1" bw="6" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89052/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="and_ln6598_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln6598/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln890_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="0" index="2" bw="4" slack="0"/>
<pin id="318" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln691_868_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_868/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="or_ln890_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln890/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln890_541_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_541/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln6607_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6607/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln6607_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6607_1/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln6598_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="4" slack="0"/>
<pin id="354" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6598_2/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="select_ln890_542_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="0" index="2" bw="4" slack="0"/>
<pin id="362" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_542/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_1296_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1296_cast/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln890_543_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="5" slack="0"/>
<pin id="377" dir="0" index="2" bw="5" slack="0"/>
<pin id="378" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_543/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln6607_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6607/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln6607_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="6" slack="0"/>
<pin id="389" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6607/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln691_871_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_871/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln890_217_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_217/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln890_546_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="11" slack="0"/>
<pin id="408" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_546/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln6607_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="1"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6607_1/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln890_216_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_216/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln890_677_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_677/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln691_869_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_869/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln890_678_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="0" index="1" bw="12" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_678/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln890_544_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="6" slack="0"/>
<pin id="443" dir="0" index="2" bw="6" slack="0"/>
<pin id="444" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_544/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="xor_ln890_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln890/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln890_679_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="0" index="1" bw="5" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_679/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="and_ln890_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln890/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln6619_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6619/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln6619_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6619/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln6624_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6624/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln691_870_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_870/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln890_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="select_ln890_545_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="12" slack="0"/>
<pin id="500" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_545/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln890_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="1"/>
<pin id="506" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="9" slack="0"/>
<pin id="509" dir="0" index="1" bw="4" slack="1"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln6624_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="9" slack="0"/>
<pin id="516" dir="0" index="1" bw="6" slack="0"/>
<pin id="517" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6624/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln6624_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="0"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6624/7 "/>
</bind>
</comp>

<comp id="525" class="1005" name="add_ln890_218_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="13" slack="0"/>
<pin id="527" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_218 "/>
</bind>
</comp>

<comp id="530" class="1005" name="icmp_ln890_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="534" class="1005" name="select_ln6598_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln6598_1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="select_ln890_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="543" class="1005" name="select_ln890_543_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_543 "/>
</bind>
</comp>

<comp id="548" class="1005" name="add_ln6607_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="9" slack="1"/>
<pin id="550" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln6607 "/>
</bind>
</comp>

<comp id="553" class="1005" name="add_ln691_871_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="0"/>
<pin id="555" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_871 "/>
</bind>
</comp>

<comp id="558" class="1005" name="select_ln890_546_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="11" slack="0"/>
<pin id="560" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_546 "/>
</bind>
</comp>

<comp id="563" class="1005" name="local_A_pong_V_addr_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="9" slack="1"/>
<pin id="565" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="256" slack="1"/>
<pin id="570" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="573" class="1005" name="add_ln890_216_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_216 "/>
</bind>
</comp>

<comp id="578" class="1005" name="icmp_ln890_677_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_677 "/>
</bind>
</comp>

<comp id="582" class="1005" name="select_ln890_544_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="0"/>
<pin id="584" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_544 "/>
</bind>
</comp>

<comp id="588" class="1005" name="trunc_ln6624_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="1"/>
<pin id="590" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6624 "/>
</bind>
</comp>

<comp id="593" class="1005" name="add_ln691_870_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="0"/>
<pin id="595" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_870 "/>
</bind>
</comp>

<comp id="598" class="1005" name="select_ln890_545_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="12" slack="0"/>
<pin id="600" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_545 "/>
</bind>
</comp>

<comp id="603" class="1005" name="local_A_pong_V_addr_29_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="9" slack="1"/>
<pin id="605" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_29 "/>
</bind>
</comp>

<comp id="608" class="1005" name="local_A_pong_V_load_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="256" slack="1"/>
<pin id="610" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="72" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="74" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="102" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="74" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="64" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="143"><net_src comp="64" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="138" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="76" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="78" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="149" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="149" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="160" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="171" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="182" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="160" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="160" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="262" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="276" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="282" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="262" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="193" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="296" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="262" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="256" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="160" pin="4"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="268" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="46" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="308" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="262" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="32" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="193" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="322" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="182" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="262" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="40" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="346" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="308" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="342" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="350" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="358" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="30" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="379"><net_src comp="308" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="322" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="268" pin="3"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="334" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="366" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="334" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="50" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="171" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="262" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="412" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="420"><net_src comp="204" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="80" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="204" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="82" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="215" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="50" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="226" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="84" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="428" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="215" pin="4"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="434" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="42" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="237" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="86" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="448" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="434" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="30" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="237" pin="4"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="472" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="46" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="226" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="88" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="434" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="88" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="496" pin=2"/></net>

<net id="512"><net_src comp="48" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="30" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="507" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="504" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="528"><net_src comp="244" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="533"><net_src comp="250" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="288" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="314" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="546"><net_src comp="374" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="551"><net_src comp="386" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="556"><net_src comp="392" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="561"><net_src comp="404" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="566"><net_src comp="123" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="571"><net_src comp="102" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="129" pin=4"/></net>

<net id="576"><net_src comp="416" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="581"><net_src comp="422" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="440" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="591"><net_src comp="480" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="596"><net_src comp="484" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="601"><net_src comp="496" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="606"><net_src comp="138" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="611"><net_src comp="129" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="116" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_A_IO_L2_in_2_x13 | {3 }
	Port: fifo_A_PE_1_0_x119 | {9 }
 - Input state : 
	Port: A_IO_L2_in_1_x1 : fifo_A_A_IO_L2_in_1_x12 | {3 }
  - Chain level:
	State 1
		specmemcore_ln6591 : 1
	State 2
		add_ln890_218 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_676 : 1
		select_ln6598 : 2
		cmp_i_i72_mid1 : 1
		cmp_i_i7244 : 1
		select_ln6598_1 : 2
		xor_ln6598 : 2
		icmp_ln89052 : 1
		and_ln6598 : 2
		select_ln890 : 2
		add_ln691_868 : 3
		or_ln890 : 2
		select_ln890_541 : 2
		trunc_ln6607 : 4
		trunc_ln6607_1 : 1
		select_ln6598_2 : 2
		select_ln890_542 : 5
		tmp_1296_cast : 6
		select_ln890_543 : 2
		zext_ln6607 : 3
		add_ln6607 : 4
		br_ln6606 : 3
		add_ln691_871 : 3
		add_ln890_217 : 1
		select_ln890_546 : 2
	State 3
		local_A_pong_V_addr : 1
	State 4
	State 5
	State 6
		add_ln890_216 : 1
		icmp_ln890_677 : 1
		br_ln890 : 2
		add_ln691_869 : 1
		icmp_ln890_678 : 1
		select_ln890_544 : 2
		xor_ln890 : 2
		icmp_ln890_679 : 1
		and_ln890 : 2
		or_ln6619 : 2
		select_ln6619 : 2
		trunc_ln6624 : 3
		add_ln691_870 : 3
		add_ln890 : 1
		select_ln890_545 : 2
	State 7
		add_ln6624 : 1
		zext_ln6624 : 2
		local_A_pong_V_addr_29 : 3
		local_A_pong_V_load : 4
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |   add_ln890_218_fu_244   |    0    |    20   |
|          |     add_ln691_fu_256     |    0    |    12   |
|          |   add_ln691_868_fu_322   |    0    |    12   |
|          |     add_ln6607_fu_386    |    0    |    16   |
|          |   add_ln691_871_fu_392   |    0    |    13   |
|    add   |   add_ln890_217_fu_398   |    0    |    18   |
|          |   add_ln890_216_fu_416   |    0    |    23   |
|          |   add_ln691_869_fu_428   |    0    |    13   |
|          |   add_ln691_870_fu_484   |    0    |    12   |
|          |     add_ln890_fu_490     |    0    |    19   |
|          |     add_ln6624_fu_514    |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_250    |    0    |    12   |
|          |   icmp_ln890_676_fu_262  |    0    |    11   |
|          |   cmp_i_i72_mid1_fu_276  |    0    |    9    |
|   icmp   |    cmp_i_i7244_fu_282    |    0    |    9    |
|          |    icmp_ln89052_fu_302   |    0    |    10   |
|          |   icmp_ln890_677_fu_422  |    0    |    13   |
|          |   icmp_ln890_678_fu_434  |    0    |    12   |
|          |   icmp_ln890_679_fu_454  |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |   select_ln6598_fu_268   |    0    |    5    |
|          |  select_ln6598_1_fu_288  |    0    |    2    |
|          |    select_ln890_fu_314   |    0    |    4    |
|          |  select_ln890_541_fu_334 |    0    |    6    |
|          |  select_ln6598_2_fu_350  |    0    |    4    |
|  select  |  select_ln890_542_fu_358 |    0    |    4    |
|          |  select_ln890_543_fu_374 |    0    |    5    |
|          |  select_ln890_546_fu_404 |    0    |    11   |
|          |  select_ln890_544_fu_440 |    0    |    6    |
|          |   select_ln6619_fu_472   |    0    |    5    |
|          |  select_ln890_545_fu_496 |    0    |    12   |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln6598_fu_296    |    0    |    2    |
|          |     xor_ln890_fu_448     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |     and_ln6598_fu_308    |    0    |    2    |
|          |     and_ln890_fu_460     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln890_fu_328     |    0    |    2    |
|          |     or_ln6619_fu_466     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_102     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_108 |    0    |    0    |
|          | write_ln174_write_fu_116 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln6607_fu_342   |    0    |    0    |
|   trunc  |   trunc_ln6607_1_fu_346  |    0    |    0    |
|          |    trunc_ln6624_fu_480   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|   tmp_1296_cast_fu_366   |    0    |    0    |
|          |      tmp_cast_fu_507     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln6607_fu_382    |    0    |    0    |
|   zext   |   zext_ln6607_1_fu_412   |    0    |    0    |
|          |     zext_ln890_fu_504    |    0    |    0    |
|          |    zext_ln6624_fu_520    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   335   |
|----------|--------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+
|local_A_pong_V|    0   |    0   |    4   |
+--------------+--------+--------+--------+
|     Total    |    0   |    0   |    4   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln6607_reg_548      |    9   |
|     add_ln691_870_reg_593    |    5   |
|     add_ln691_871_reg_553    |    6   |
|     add_ln890_216_reg_573    |   16   |
|     add_ln890_218_reg_525    |   13   |
|         c3_V_reg_156         |    4   |
|         c4_V_reg_178         |    5   |
|        c5_V_35_reg_189       |    6   |
|         c5_V_reg_211         |    6   |
|         c7_V_reg_233         |    5   |
|    icmp_ln890_677_reg_578    |    1   |
|      icmp_ln890_reg_530      |    1   |
|   indvar_flatten13_reg_145   |   13   |
|   indvar_flatten21_reg_222   |   12   |
|   indvar_flatten33_reg_200   |   16   |
|    indvar_flatten_reg_167    |   11   |
|local_A_pong_V_addr_29_reg_603|    9   |
|  local_A_pong_V_addr_reg_563 |    9   |
|  local_A_pong_V_load_reg_608 |   256  |
|    select_ln6598_1_reg_534   |    1   |
|   select_ln890_543_reg_543   |    5   |
|   select_ln890_544_reg_582   |    6   |
|   select_ln890_545_reg_598   |   12   |
|   select_ln890_546_reg_558   |   11   |
|     select_ln890_reg_538     |    4   |
|          tmp_reg_568         |   256  |
|     trunc_ln6624_reg_588     |    4   |
+------------------------------+--------+
|             Total            |   702  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   335  |    -   |
|   Memory  |    -   |    0   |    0   |    4   |
|Multiplexer|    0   |    -   |    9   |    -   |
|  Register |    -   |   702  |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   702  |   344  |    4   |
+-----------+--------+--------+--------+--------+
