
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.50000000000000000000;
2.50000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_1";
mvm_32_32_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_1' with
	the parameters "32,32,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "1,32,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1505 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b20_g1'
  Processing 'mvm_32_32_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_20_DW_mult_tc_0'
  Mapping 'mac_b20_g1_21_DW_mult_tc_0'
  Mapping 'mac_b20_g1_22_DW_mult_tc_0'
  Mapping 'mac_b20_g1_23_DW_mult_tc_0'
  Mapping 'mac_b20_g1_24_DW_mult_tc_0'
  Mapping 'mac_b20_g1_25_DW_mult_tc_0'
  Mapping 'mac_b20_g1_26_DW_mult_tc_0'
  Mapping 'mac_b20_g1_27_DW_mult_tc_0'
  Mapping 'mac_b20_g1_28_DW_mult_tc_0'
  Mapping 'mac_b20_g1_29_DW_mult_tc_0'
  Mapping 'mac_b20_g1_30_DW_mult_tc_0'
  Mapping 'mac_b20_g1_31_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:48  513029.7      1.42   20884.4  123681.2                          
    0:01:48  513029.7      1.42   20884.4  123681.2                          
    0:01:48  513631.4      1.42   20884.4  123261.7                          
    0:01:48  514225.1      1.42   20884.4  122842.2                          
    0:01:49  514818.8      1.42   20884.4  122422.7                          
    0:01:49  515412.5      1.42   20884.4  122003.2                          
    0:01:49  516006.2      1.42   20884.4  121583.7                          
    0:01:50  516599.9      1.42   20884.3  121164.2                          
    0:01:50  517193.6      1.42   20884.3  120744.7                          
    0:01:50  517787.3      1.42   20884.3  120325.2                          
    0:01:51  518381.1      1.42   20884.3  119905.7                          
    0:01:51  518974.8      1.42   20884.3  119486.2                          
    0:01:52  519792.7      1.42   17134.6  100766.8                          
    0:01:54  520618.4      1.42   13065.4   80892.2                          
    0:01:55  521407.6      1.42    9310.5   62230.0                          
    0:01:56  522231.1      1.42    5244.2   42547.7                          
    0:01:58  523032.9      1.42    1487.7   23478.6                          
    0:02:56  526809.0      0.70     337.0    5300.2                          
    0:02:57  526807.4      0.70     337.0    5300.2                          
    0:02:57  526807.4      0.70     337.0    5300.2                          
    0:02:59  526807.9      0.70     337.0    5294.1                          
    0:02:59  526807.9      0.70     337.0    5294.1                          
    0:03:01  526807.9      0.70     337.0    5294.1                          
    0:03:43  447067.5      0.73     245.5     573.8                          
    0:03:49  446929.7      0.69     243.4     426.1                          
    0:03:55  446935.6      0.68     241.3     416.2                          
    0:03:58  446935.1      0.67     239.2     406.3                          
    0:04:11  446937.4      0.67     237.5     392.9                          
    0:04:14  446937.7      0.66     234.9     383.0                          
    0:04:16  446943.6      0.65     232.5     372.0                          
    0:04:19  446947.8      0.64     230.8     362.7                          
    0:04:21  446955.8      0.64     229.2     354.1                          
    0:04:23  446961.9      0.63     227.7     345.6                          
    0:04:25  446966.7      0.62     226.3     336.4                          
    0:04:26  446971.8      0.61     225.0     325.4                          
    0:04:27  446977.6      0.61     223.8     315.4                          
    0:04:29  446989.6      0.61     222.2     306.0                          
    0:04:30  446997.8      0.60     220.6     295.9                          
    0:04:31  447005.3      0.59     218.7     289.3                          
    0:04:33  447018.6      0.59     217.3     287.7                          
    0:04:34  447018.3      0.59     217.3     287.7                          
    0:04:34  447018.3      0.59     217.3     287.7                          
    0:04:36  447023.1      0.59     215.2     214.2                          
    0:04:37  447030.3      0.59     214.2     149.0                          
    0:04:39  447036.1      0.59     214.2      83.9                          
    0:04:40  447038.0      0.59     214.1      23.6                          
    0:04:41  447040.4      0.59     213.3       1.6                          
    0:04:42  447040.9      0.59     213.3       0.0                          
    0:04:43  447040.9      0.59     213.3       0.0                          
    0:04:43  447040.9      0.59     213.3       0.0                          
    0:04:43  447040.9      0.59     213.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:43  447040.9      0.59     213.3       0.0                          
    0:04:43  447073.1      0.56     210.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:43  447116.2      0.53     206.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:44  447138.8      0.53     204.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:44  447164.6      0.52     203.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:44  447186.2      0.52     201.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:44  447206.4      0.51     200.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:44  447238.8      0.51     198.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  447259.6      0.51     197.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  447289.6      0.51     194.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  447315.2      0.51     192.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  447350.5      0.51     189.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  447380.6      0.51     186.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  447409.9      0.51     184.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  447439.9      0.51     182.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  447467.1      0.51     180.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:45  447489.1      0.50     178.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  447520.0      0.50     176.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  447556.2      0.50     173.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  447577.4      0.50     172.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:45  447611.5      0.50     171.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:46  447623.5      0.49     171.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:46  447637.0      0.49     170.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:46  447648.7      0.49     170.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:46  447677.7      0.48     169.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:46  447703.0      0.48     168.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:46  447715.8      0.48     168.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:46  447737.3      0.47     167.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:47  447771.9      0.47     167.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:47  447796.9      0.47     165.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:47  447836.8      0.47     163.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  447863.1      0.47     162.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  447886.3      0.47     160.2       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  447891.6      0.47     160.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  447910.7      0.47     158.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  447927.2      0.46     157.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  447950.4      0.46     156.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  447976.4      0.46     154.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  447993.5      0.46     153.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:48  448002.5      0.46     153.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:48  448019.8      0.46     152.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  448047.2      0.46     151.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:48  448066.9      0.46     150.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:48  448082.0      0.45     149.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:48  448101.7      0.45     149.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:48  448123.0      0.45     148.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:48  448142.4      0.45     148.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:49  448173.3      0.45     147.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:49  448190.0      0.45     146.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:04:49  448212.9      0.45     145.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:49  448226.5      0.45     145.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:49  448250.4      0.44     144.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:49  448264.3      0.44     143.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:49  448280.0      0.44     143.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:49  448301.2      0.44     141.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  448318.8      0.43     140.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:49  448334.5      0.43     139.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:50  448355.8      0.43     139.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:50  448371.5      0.43     137.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  448383.7      0.43     137.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  448413.5      0.43     135.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  448434.0      0.43     134.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  448445.9      0.42     133.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:50  448459.0      0.42     132.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  448474.4      0.42     131.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:50  448482.9      0.41     131.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:50  448513.0      0.41     130.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  448536.6      0.41     128.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  448561.6      0.41     127.2       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  448569.4      0.41     126.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:51  448583.2      0.41     126.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  448594.4      0.41     126.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:51  448618.8      0.40     125.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  448638.0      0.40     124.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:51  448650.2      0.40     124.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  448670.2      0.40     123.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:51  448679.0      0.40     122.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:51  448692.0      0.40     122.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:51  448697.8      0.40     122.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:04:51  448713.5      0.39     121.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:52  448732.2      0.39     120.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  448753.7      0.39     119.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:04:52  448761.9      0.39     119.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:52  448784.6      0.39     118.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:52  448797.3      0.39     117.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:52  448815.7      0.39     117.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:52  448830.0      0.39     116.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:52  448836.4      0.39     116.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:52  448843.3      0.38     116.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:52  448852.9      0.38     115.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:53  448868.3      0.38     115.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:53  448877.9      0.38     114.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:53  448886.2      0.38     114.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:53  448898.1      0.38     114.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:53  448916.0      0.38     113.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:53  448931.4      0.38     113.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:53  448947.3      0.37     112.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:53  448959.6      0.37     112.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:04:53  448980.9      0.37     111.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  448991.8      0.37     110.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:54  449017.6      0.37     109.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  449034.1      0.37     108.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  449053.5      0.37     107.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:54  449070.2      0.37     106.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:54  449082.7      0.37     106.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:54  449101.6      0.37     104.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  449121.0      0.37     104.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:54  449141.0      0.37     103.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:54  449148.7      0.36     103.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:54  449166.0      0.36     102.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:55  449175.3      0.36     101.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  449190.7      0.36     101.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  449205.6      0.36     100.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:55  449213.9      0.36     100.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:55  449235.7      0.36      99.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  449250.3      0.36      98.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:55  449255.6      0.35      98.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:55  449265.7      0.35      97.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:55  449279.8      0.35      96.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  449304.6      0.35      95.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:55  449333.6      0.35      94.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:56  449349.5      0.35      94.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  449359.6      0.34      94.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:56  449373.5      0.34      93.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:56  449387.3      0.34      93.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  449405.1      0.34      92.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:56  449415.8      0.34      91.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:56  449425.9      0.34      91.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:56  449452.2      0.34      90.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  449464.4      0.34      89.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:56  449484.1      0.33      89.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:57  449493.4      0.33      89.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:57  449504.3      0.33      88.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:57  449519.0      0.33      88.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:57  449542.1      0.33      87.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:57  449553.6      0.33      86.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  449573.2      0.33      86.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  449580.7      0.33      85.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:04:57  449603.6      0.33      85.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:57  449616.3      0.33      84.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:58  449638.1      0.32      84.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:58  449663.2      0.32      83.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:58  449679.1      0.32      82.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:58  449695.3      0.32      82.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  449711.0      0.32      81.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:58  449729.7      0.32      80.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:58  449743.7      0.32      80.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:58  449757.3      0.32      79.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:58  449767.7      0.31      78.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  449779.9      0.31      78.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:59  449793.2      0.31      78.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:04:59  449807.9      0.31      77.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  449819.3      0.31      77.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  449831.0      0.31      76.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:59  449840.8      0.30      76.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:59  449853.1      0.30      76.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:59  449857.1      0.30      75.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:59  449873.0      0.30      75.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  449877.5      0.30      75.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:04:59  449896.2      0.30      74.7       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  449906.3      0.30      74.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:59  449915.9      0.30      73.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:00  449931.0      0.30      73.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:00  449939.8      0.30      73.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  449947.5      0.29      72.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  449964.0      0.29      72.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:00  449970.4      0.29      72.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:00  449984.2      0.29      72.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:00  450000.2      0.29      71.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  450007.6      0.29      71.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:00  450011.3      0.29      71.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  450019.9      0.29      70.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  450026.0      0.29      70.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:00  450035.6      0.28      70.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  450048.3      0.28      70.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:01  450051.8      0.28      69.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:01  450053.9      0.28      69.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:01  450064.0      0.28      69.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  450068.0      0.28      69.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:01  450077.8      0.28      69.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:01  450081.0      0.28      69.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:01  450090.3      0.28      68.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:01  450095.7      0.28      68.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:01  450112.4      0.28      68.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  450125.2      0.28      67.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:01  450131.6      0.28      67.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:02  450147.8      0.28      67.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  450151.5      0.28      66.9       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  450166.7      0.28      66.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:02  450174.9      0.27      66.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:02  450187.2      0.27      66.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:02  450193.8      0.27      66.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:02  450197.5      0.27      65.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:02  450200.2      0.27      65.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:02  450217.0      0.27      65.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  450228.4      0.27      65.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:03  450239.6      0.27      64.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  450243.3      0.27      64.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:03  450246.0      0.27      64.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  450254.5      0.27      64.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:03  450267.5      0.27      64.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  450283.2      0.27      63.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  450288.0      0.27      63.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:03  450299.7      0.27      62.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  450310.1      0.27      62.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:03  450321.5      0.27      62.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  450328.7      0.27      62.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:03  450341.7      0.27      61.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:04  450346.0      0.27      61.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:04  450347.3      0.26      61.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:04  450350.0      0.26      61.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:04  450360.3      0.26      61.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:04  450364.1      0.26      61.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:04  450371.5      0.26      60.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  450383.2      0.26      60.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:04  450389.1      0.26      60.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  450393.3      0.26      59.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:04  450397.3      0.26      59.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:04  450417.3      0.26      59.5       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  450420.5      0.26      59.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:05  450432.7      0.26      59.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:05  450441.7      0.26      58.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:05  450450.8      0.26      58.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  450458.5      0.25      58.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:05  450471.5      0.25      58.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  450492.8      0.25      57.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  450495.5      0.25      57.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:05  450507.7      0.25      57.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:05  450516.2      0.25      57.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:05  450529.8      0.25      56.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  450540.2      0.25      56.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:06  450559.8      0.25      56.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  450560.9      0.25      56.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  450566.2      0.25      56.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:06  450575.3      0.25      55.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  450583.2      0.25      55.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:06  450592.8      0.25      55.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:06  450596.5      0.25      55.6       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  450602.1      0.25      55.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:06  450612.0      0.24      55.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:06  450614.9      0.24      55.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:06  450618.6      0.24      55.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:06  450628.5      0.24      55.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:07  450634.3      0.24      55.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:07  450650.5      0.24      54.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  450662.0      0.24      54.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  450665.7      0.24      54.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:07  450665.7      0.24      54.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:07  450682.2      0.24      53.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:07  450689.9      0.24      53.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  450697.6      0.24      53.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:07  450698.4      0.24      53.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:07  450710.1      0.24      52.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:07  450722.9      0.24      52.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:07  450729.8      0.24      52.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:08  450739.9      0.24      51.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:08  450757.5      0.24      51.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:08  450765.7      0.24      51.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:08  450769.2      0.24      51.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:08  450791.5      0.24      50.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:08  450806.4      0.24      50.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:08  450808.8      0.24      50.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:08  450820.0      0.23      50.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:08  450833.0      0.23      49.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:08  450841.3      0.23      49.5       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  450849.5      0.23      49.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:09  450867.3      0.23      48.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  450872.9      0.23      48.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:09  450888.9      0.23      48.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:09  450899.3      0.23      47.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  450907.2      0.23      47.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  450917.3      0.23      47.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:09  450923.5      0.23      47.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  450926.7      0.23      47.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:09  450936.5      0.22      47.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:10  450944.7      0.22      46.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  450954.3      0.22      46.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  450963.6      0.22      46.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  450971.1      0.22      46.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  450972.9      0.22      46.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:10  450975.3      0.22      46.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:10  450997.9      0.22      45.5       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  451002.2      0.22      45.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  451003.0      0.22      45.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:10  451012.6      0.22      45.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:10  451020.3      0.22      44.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  451023.5      0.22      44.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451037.0      0.22      44.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451039.2      0.22      44.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451050.6      0.21      44.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451051.4      0.21      44.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451053.8      0.21      44.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451059.1      0.21      43.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451068.2      0.21      43.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451076.1      0.21      43.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451081.5      0.21      43.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:11  451092.9      0.21      43.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:11  451098.0      0.21      42.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:12  451100.1      0.21      42.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  451116.8      0.21      42.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  451116.8      0.21      42.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  451120.6      0.21      42.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451127.7      0.21      42.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:12  451138.7      0.21      41.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451139.7      0.20      41.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451152.8      0.20      41.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  451159.7      0.20      41.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451161.3      0.20      41.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  451173.2      0.20      41.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  451175.1      0.20      41.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:13  451176.2      0.20      41.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:13  451182.8      0.20      41.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:13  451185.2      0.20      40.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  451185.5      0.20      40.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:13  451189.7      0.20      40.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451195.6      0.20      40.6       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  451195.6      0.20      40.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451207.8      0.20      40.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451210.2      0.20      40.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451220.3      0.20      40.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  451223.8      0.20      40.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:14  451232.6      0.20      39.8       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  451236.5      0.20      39.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  451242.7      0.20      39.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  451247.7      0.20      39.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  451253.3      0.19      39.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:14  451255.4      0.19      39.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:14  451255.7      0.19      39.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:14  451265.8      0.19      39.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  451274.3      0.19      38.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  451277.8      0.19      38.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:15  451290.8      0.19      38.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:15  451304.6      0.19      38.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  451308.4      0.19      38.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451314.7      0.19      38.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  451317.9      0.19      38.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  451322.7      0.19      38.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:15  451329.9      0.19      38.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451336.8      0.19      37.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  451347.5      0.19      37.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451357.3      0.19      37.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  451359.7      0.19      37.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  451361.8      0.19      37.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451372.7      0.19      37.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451381.5      0.19      37.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  451384.7      0.19      36.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  451390.3      0.19      36.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451391.6      0.19      36.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:16  451391.6      0.19      36.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  451397.2      0.19      36.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  451399.1      0.19      36.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:16  451400.1      0.18      36.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:16  451403.6      0.18      36.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451404.4      0.18      36.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  451406.8      0.18      36.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:17  451406.8      0.18      36.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:17  451409.2      0.18      36.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  451412.6      0.18      36.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  451415.0      0.18      36.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:17  451418.8      0.18      35.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:17  451418.8      0.18      35.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  451426.5      0.18      35.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  451432.1      0.18      35.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  451439.0      0.18      35.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  451447.2      0.18      35.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:18  451450.7      0.18      35.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:18  451450.7      0.18      35.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:18  451463.2      0.18      34.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:18  451468.8      0.18      34.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:18  451470.6      0.18      34.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:18  451481.8      0.18      34.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:18  451488.7      0.18      34.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:18  451495.4      0.17      33.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:18  451500.9      0.17      33.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  451507.9      0.17      33.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:19  451510.5      0.17      33.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:19  451515.0      0.17      33.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  451523.3      0.17      33.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:19  451529.9      0.17      33.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:19  451535.8      0.17      33.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:19  451540.0      0.17      32.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  451551.8      0.17      32.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  451562.1      0.17      32.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:19  451566.9      0.17      32.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:19  451569.0      0.17      32.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:19  451571.4      0.17      32.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:20  451577.6      0.17      31.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:20  451581.3      0.17      31.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:20  451589.0      0.16      31.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:20  451594.0      0.16      31.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:20  451595.9      0.16      31.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:20  451601.2      0.16      31.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:20  451608.7      0.16      31.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:20  451613.7      0.16      31.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:20  451620.9      0.16      30.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:20  451627.3      0.16      30.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:20  451628.4      0.16      30.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:20  451633.4      0.16      30.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:20  451635.0      0.16      30.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  451639.8      0.16      30.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:21  451641.9      0.16      30.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  451644.1      0.16      30.3       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  451650.2      0.16      30.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:21  451656.6      0.16      30.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:21  451663.7      0.16      30.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:21  451668.5      0.16      30.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:21  451672.8      0.16      29.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  451680.2      0.16      29.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:21  451682.9      0.16      29.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:21  451685.0      0.16      29.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:22  451691.1      0.16      29.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  451702.0      0.15      29.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:22  451703.6      0.15      29.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  451707.4      0.15      29.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  451712.4      0.15      28.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:22  451721.2      0.15      28.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:22  451725.4      0.15      28.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:22  451733.4      0.15      28.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  451744.1      0.15      28.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:22  451748.9      0.15      28.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  451756.0      0.15      28.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:22  451764.0      0.15      28.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:23  451770.4      0.15      28.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:23  451772.8      0.15      28.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:23  451777.1      0.15      28.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  451779.7      0.15      27.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:23  451785.8      0.15      27.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:23  451795.1      0.15      27.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:23  451799.9      0.15      27.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:23  451805.8      0.15      27.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  451812.7      0.15      27.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:23  451818.8      0.15      27.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:23  451819.9      0.15      27.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  451831.8      0.15      27.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:23  451834.5      0.15      27.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  451837.4      0.15      27.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:24  451843.0      0.15      26.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:24  451851.0      0.15      26.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:24  451859.5      0.14      26.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  451862.4      0.14      26.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:24  451869.9      0.14      26.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  451877.1      0.14      26.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:24  451880.0      0.14      26.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:24  451882.9      0.14      26.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:24  451888.8      0.14      26.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:24  451889.8      0.14      26.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:24  451896.8      0.14      26.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:25  451905.8      0.14      25.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  451906.9      0.14      25.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:25  451915.1      0.14      25.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  451921.2      0.14      25.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:25  451931.6      0.14      25.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:25  451938.2      0.14      25.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  451945.4      0.14      25.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:25  451948.6      0.14      25.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  451954.5      0.14      25.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:25  451958.2      0.14      25.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:25  451960.3      0.14      25.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:25  451966.2      0.14      24.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:25  451970.4      0.14      24.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:26  451974.7      0.14      24.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  451983.2      0.14      24.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:26  451989.6      0.14      24.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:26  451997.3      0.14      24.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:26  452006.1      0.14      24.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:26  452014.1      0.14      24.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:26  452019.6      0.13      24.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  452025.5      0.13      24.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:26  452030.6      0.13      24.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:26  452038.3      0.13      23.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:26  452046.8      0.13      23.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  452053.4      0.13      23.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  452055.8      0.13      23.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:26  452062.2      0.13      23.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:27  452067.5      0.13      23.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:27  452069.4      0.13      23.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:27  452075.0      0.13      23.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:27  452078.2      0.13      23.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:27  452087.7      0.13      23.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:27  452093.3      0.13      23.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452098.1      0.13      23.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:27  452108.0      0.13      22.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452113.8      0.13      22.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:27  452118.9      0.13      22.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:27  452128.2      0.13      22.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:27  452136.2      0.13      22.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:27  452141.2      0.13      22.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452145.7      0.13      22.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:28  452151.3      0.13      22.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:28  452155.0      0.13      22.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452157.7      0.13      22.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452161.2      0.13      21.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:28  452170.5      0.13      21.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:28  452173.9      0.12      21.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:28  452179.5      0.12      21.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452186.2      0.12      21.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  452188.0      0.12      21.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452198.7      0.12      21.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:28  452209.8      0.12      21.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  452210.9      0.12      21.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:29  452215.2      0.12      21.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452222.3      0.12      21.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:29  452226.6      0.12      21.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452235.1      0.12      21.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452239.4      0.12      21.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:29  452242.8      0.12      21.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:29  452248.4      0.12      21.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:29  452254.8      0.12      21.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452261.2      0.12      21.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:29  452268.1      0.12      20.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:29  452273.7      0.12      20.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:29  452279.5      0.12      20.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452287.8      0.12      20.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:29  452299.5      0.12      20.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452305.9      0.12      20.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:30  452321.3      0.12      20.6      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:30  452329.3      0.12      20.6      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452345.5      0.12      20.5      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:30  452356.9      0.12      20.3      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452365.7      0.12      20.3      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452368.4      0.11      20.2      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:30  452372.9      0.11      20.2      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:30  452377.4      0.11      20.2      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  452379.3      0.11      20.1      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452385.9      0.11      20.1      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  452396.6      0.11      19.9      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452403.7      0.11      19.8      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:31  452406.9      0.11      19.8      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:31  452409.9      0.11      19.8      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:31  452417.6      0.11      19.7      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  452424.0      0.11      19.6      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:31  452427.7      0.11      19.7      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:31  452432.7      0.11      19.6      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:31  452439.1      0.11      19.5      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  452448.4      0.11      19.4      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:31  452454.8      0.11      19.4      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  452457.7      0.11      19.3      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:31  452460.1      0.11      19.3      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:31  452469.5      0.11      19.1      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  452477.7      0.11      19.1      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:31  452481.7      0.11      19.0      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:32  452487.8      0.11      18.9      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  452496.8      0.11      18.8      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:32  452505.1      0.11      18.7      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:32  452507.0      0.11      18.7      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:32  452509.4      0.11      18.7      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:32  452513.6      0.11      18.6      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:32  452516.8      0.11      18.6      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:32  452520.3      0.11      18.5      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:32  452521.9      0.11      18.4      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:32  452525.3      0.11      18.4      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:32  452533.8      0.11      18.4      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:32  452534.6      0.11      18.3      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  452537.3      0.11      18.2      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:33  452540.2      0.11      18.1      48.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:33  452544.7      0.11      18.0      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:33  452549.0      0.11      18.0      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:33  452551.4      0.10      17.9      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:33  452554.8      0.10      17.8      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:33  452557.5      0.10      17.7      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:33  452564.7      0.10      17.6      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:33  452566.5      0.10      17.6      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:33  452568.1      0.10      17.6      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:33  452570.0      0.10      17.5      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:33  452575.6      0.10      17.4      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:33  452580.4      0.10      17.3      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:34  452584.4      0.10      17.3      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:34  452588.1      0.10      17.3      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:34  452591.8      0.10      17.2      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:34  452594.7      0.10      17.2      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:34  452597.9      0.10      17.2      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:34  452601.1      0.10      17.1      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:34  452605.6      0.10      17.1      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:34  452606.7      0.10      17.1      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:34  452608.6      0.10      17.0      48.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  452610.7      0.10      17.0      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:34  452612.6      0.10      17.0      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  452615.0      0.10      16.9      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:35  452618.9      0.10      16.9      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  452622.4      0.10      16.9      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:35  452625.1      0.10      16.8      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:35  452632.8      0.10      16.8      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:35  452634.4      0.10      16.8      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:35  452638.1      0.10      16.7      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  452639.7      0.10      16.7      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:35  452641.3      0.10      16.7      48.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  452642.9      0.10      16.7      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  452648.5      0.10      16.6      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  452650.6      0.10      16.6      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:35  452652.7      0.10      16.5      48.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:35  452654.9      0.10      16.5      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  452656.7      0.10      16.5      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  452661.0      0.10      16.4      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:36  452664.4      0.10      16.4      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  452669.0      0.10      16.3      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:36  452669.7      0.10      16.3      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  452671.9      0.10      16.3      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  452672.7      0.10      16.2      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:36  452676.4      0.10      16.2      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:36  452679.6      0.10      16.2      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  452683.6      0.10      16.1      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  452687.0      0.10      16.1      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:05:36  452690.0      0.10      16.0      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:36  452692.1      0.10      16.0      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  452697.1      0.10      16.0      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:36  452701.1      0.10      15.9      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  452704.3      0.10      16.0      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:36  452705.1      0.10      15.9      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  452706.7      0.10      15.9      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:36  452708.6      0.09      15.9      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:37  452711.5      0.09      15.8      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:37  452719.0      0.09      15.8      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:37  452721.1      0.09      15.7      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:37  452725.1      0.09      15.7      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:37  452730.1      0.09      15.6      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:37  452734.4      0.09      15.5      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:37  452740.0      0.09      15.5      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:37  452745.6      0.09      15.4      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:37  452751.7      0.09      15.4      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:37  452756.2      0.09      15.3      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:37  452757.5      0.09      15.3      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:37  452761.3      0.09      15.3      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:37  452763.6      0.09      15.2      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:37  452764.7      0.09      15.2      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:37  452769.5      0.09      15.2      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:37  452773.8      0.09      15.2      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  452777.7      0.09      15.1      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  452779.1      0.09      15.1      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  452780.9      0.09      15.1      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:38  452787.6      0.09      15.1      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  452795.8      0.09      15.0      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:38  452801.4      0.09      15.0      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  452809.4      0.09      14.9      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:38  452811.0      0.09      14.9      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  452812.6      0.09      14.9      48.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  452817.9      0.09      14.8      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:38  452820.0      0.09      14.8      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  452821.1      0.09      14.8      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:38  452824.3      0.09      14.8      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:38  452828.0      0.09      14.7      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:38  452834.4      0.09      14.6      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:39  452841.9      0.09      14.4      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:39  452844.8      0.09      14.4      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:39  452852.5      0.09      14.4      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:39  452855.2      0.09      14.3      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:39  452857.0      0.09      14.3      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:39  452859.1      0.09      14.3      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:39  452859.9      0.09      14.3      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:39  452864.2      0.09      14.2      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:39  452870.8      0.09      14.1      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:39  452877.8      0.09      14.0      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:39  452883.9      0.09      13.9      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:39  452889.2      0.09      13.8      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:39  452894.8      0.08      13.8      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:39  452898.8      0.08      13.7      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:39  452903.0      0.08      13.7      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:40  452908.6      0.08      13.6      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:40  452914.7      0.08      13.6      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  452919.3      0.08      13.5      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:40  452921.7      0.08      13.5      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:40  452929.1      0.08      13.5      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:40  452932.3      0.08      13.4      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:40  452936.3      0.08      13.4      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:40  452941.1      0.08      13.3      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  452943.5      0.08      13.3      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:40  452950.6      0.08      13.2      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:40  452952.5      0.08      13.2      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:40  452960.2      0.08      13.1      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:40  452967.1      0.08      13.1      48.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:40  452973.8      0.08      13.0      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:41  452980.7      0.08      13.0      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  452982.8      0.08      12.9      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:41  452991.6      0.08      12.8      48.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  452995.6      0.08      12.7      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:41  453001.7      0.08      12.6      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:41  453004.4      0.08      12.6      48.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:41  453011.6      0.08      12.5      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:41  453014.0      0.08      12.5      48.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  453019.0      0.08      12.4      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  453026.5      0.08      12.3      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:41  453033.6      0.08      12.3      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:41  453038.7      0.08      12.3      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:41  453043.5      0.08      12.3      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:41  453049.3      0.08      12.2      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  453050.4      0.08      12.1      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:41  453055.2      0.08      12.0      48.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:42  453057.8      0.08      12.0      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:42  453068.7      0.07      11.9      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:42  453077.5      0.07      11.8      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:42  453077.0      0.07      11.8      48.4                          
    0:05:48  453085.2      0.07      11.7      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:48  453091.1      0.07      11.7      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453092.7      0.07      11.7      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:49  453104.7      0.07      11.5      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:49  453104.7      0.07      11.5      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  453115.6      0.07      11.2      48.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:49  453127.0      0.07      11.1      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  453132.6      0.07      11.1      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453142.2      0.07      11.0      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  453148.0      0.07      10.9      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453150.4      0.07      10.9      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  453152.8      0.07      10.9      48.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  453155.7      0.07      10.8      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  453163.2      0.07      10.7      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  453169.0      0.07      10.7      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  453175.7      0.07      10.6      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453175.7      0.07      10.6      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453177.0      0.07      10.6      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  453184.2      0.07      10.5      48.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:50  453194.3      0.07      10.3      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  453202.0      0.07      10.2      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:50  453212.7      0.07      10.2      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  453216.6      0.07      10.2      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453216.9      0.07      10.2      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:51  453219.6      0.07      10.2      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:51  453232.3      0.07      10.0      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:51  453235.5      0.07       9.9      48.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:51  453236.9      0.07       9.9      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453237.9      0.07       9.9      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453243.2      0.07       9.9      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:51  453246.4      0.07       9.8      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:51  453253.9      0.07       9.7      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453256.5      0.07       9.7      48.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:51  453260.0      0.07       9.6      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453266.9      0.07       9.6      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453269.6      0.07       9.5      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:52  453274.1      0.07       9.5      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:52  453275.7      0.07       9.5      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:05:52  453282.9      0.07       9.5      48.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453284.2      0.07       9.5      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453286.1      0.07       9.5      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453292.2      0.07       9.3      48.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453292.2      0.07       9.3      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453300.4      0.07       9.3      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453301.2      0.07       9.3      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:52  453311.6      0.07       9.2      48.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453315.1      0.07       9.1      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453314.8      0.07       9.1      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:05:53  453317.7      0.07       9.1      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:53  453322.5      0.07       9.1      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:53  453323.3      0.07       9.1      48.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:53  453325.4      0.07       9.1      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:53  453332.1      0.07       9.1      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:53  453336.6      0.07       9.0      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453344.1      0.07       8.9      48.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:53  453347.3      0.07       8.9      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453361.9      0.07       8.7      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453364.0      0.07       8.7      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:53  453371.5      0.07       8.6      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:53  453374.6      0.07       8.6      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:54  453377.3      0.07       8.6      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:54  453379.4      0.07       8.6      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:54  453388.2      0.06       8.5      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:54  453390.6      0.06       8.4      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:54  453395.7      0.06       8.4      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:54  453399.1      0.06       8.4      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:54  453399.1      0.06       8.4      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:54  453399.1      0.06       8.4      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:05:54  453402.8      0.06       8.4      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:54  453404.2      0.06       8.3      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:54  453407.4      0.06       8.3      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:55  453410.3      0.06       8.3      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:55  453410.3      0.06       8.3      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:55  453411.6      0.06       8.3      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:55  453424.9      0.06       8.3      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  453427.6      0.06       8.3      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:55  453431.8      0.06       8.3      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:55  453438.2      0.06       8.2      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:55  453443.3      0.06       8.2      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:55  453451.3      0.06       8.2      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:55  453454.2      0.06       8.1      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  453457.6      0.06       8.0      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:56  453463.5      0.06       8.0      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:56  453464.0      0.06       8.0      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:56  453464.8      0.06       8.0      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:56  453468.8      0.06       7.9      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:56  453479.2      0.06       7.8      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:56  453482.4      0.06       7.8      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:56  453493.3      0.06       7.7      48.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:56  453497.3      0.06       7.6      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:56  453497.8      0.06       7.6      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:56  453506.3      0.06       7.6      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:56  453511.4      0.06       7.6      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:57  453520.9      0.06       7.6      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:57  453527.1      0.06       7.6      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:57  453527.1      0.06       7.6      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:57  453530.0      0.06       7.5      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:57  453533.2      0.06       7.5      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:57  453542.0      0.06       7.4      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:57  453547.5      0.06       7.4      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:57  453553.9      0.06       7.3      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:57  453553.9      0.06       7.3      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:58  453562.2      0.06       7.3      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:58  453562.2      0.06       7.3      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:58  453567.5      0.06       7.3      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:58  453572.6      0.06       7.2      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:58  453575.2      0.06       7.2      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:58  453581.1      0.06       7.2      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:58  453583.7      0.06       7.2      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:58  453588.2      0.06       7.1      48.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:58  453591.2      0.06       7.1      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:58  453592.0      0.06       7.1      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:58  453596.5      0.06       7.0      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:58  453595.7      0.06       7.0      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:59  453602.6      0.06       6.9      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:59  453605.0      0.06       6.9      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:59  453605.8      0.06       6.9      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:59  453608.5      0.06       6.9      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:59  453611.1      0.05       6.9      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:59  453615.9      0.05       6.9      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:59  453622.3      0.05       6.7      48.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:59  453622.8      0.05       6.7      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:59  453625.2      0.05       6.7      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:59  453627.1      0.05       6.7      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:59  453627.9      0.05       6.6      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453627.9      0.05       6.6      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453631.1      0.05       6.6      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453638.0      0.05       6.6      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453648.9      0.05       6.6      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:00  453654.5      0.05       6.5      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:00  453669.6      0.05       6.4      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:00  453673.6      0.05       6.3      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453680.3      0.05       6.3      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453680.3      0.05       6.3      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:00  453680.8      0.05       6.3      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:06:01  453682.7      0.05       6.3      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:01  453688.5      0.05       6.3      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  453690.9      0.05       6.2      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:01  453698.1      0.05       6.2      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:01  453712.7      0.05       6.0      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  453719.4      0.05       6.0      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  453731.6      0.05       5.9      48.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  453734.3      0.05       5.8      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  453734.5      0.05       5.8      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:06:01  453735.6      0.05       5.8      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:06:01  453739.6      0.05       5.8      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:01  453740.4      0.05       5.8      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:06:02  453742.5      0.05       5.8      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:06:02  453745.5      0.05       5.8      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:02  453753.2      0.05       5.7      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:02  453755.3      0.05       5.7      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:06:02  453756.9      0.05       5.7      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:02  453761.7      0.05       5.6      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:06:02  453764.9      0.05       5.6      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:06:02  453768.9      0.05       5.6      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:02  453774.4      0.05       5.6      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:06:02  453775.5      0.05       5.6      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:02  453781.6      0.05       5.5      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:03  453793.1      0.05       5.5      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:03  453797.1      0.05       5.5      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:03  453797.6      0.05       5.5      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:06:03  453802.1      0.05       5.5      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:03  453802.1      0.05       5.5      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:03  453805.0      0.05       5.5      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:03  453805.0      0.05       5.5      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:06:03  453805.0      0.05       5.5      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:03  453807.2      0.05       5.4      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:06:03  453808.5      0.05       5.4      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:04  453810.4      0.05       5.4      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:04  453818.3      0.05       5.3      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  453817.8      0.04       5.3      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:06:04  453822.1      0.04       5.2      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  453823.7      0.04       5.2      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:06:04  453825.0      0.04       5.2      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  453831.1      0.04       5.2      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  453833.8      0.04       5.2      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:04  453836.2      0.04       5.1      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:04  453839.1      0.04       5.1      48.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  453839.6      0.04       5.1      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  453841.5      0.04       5.1      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  453841.5      0.04       5.1      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:06:05  453847.6      0.04       5.1      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:05  453856.4      0.04       5.0      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:05  453857.7      0.04       5.0      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  453860.4      0.04       5.0      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:05  453863.8      0.04       5.0      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  453864.6      0.04       5.0      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:05  453872.1      0.04       4.9      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:05  453873.4      0.04       4.9      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:05  453875.8      0.04       4.9      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:05  453878.7      0.04       4.8      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  453882.2      0.04       4.7      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:06  453884.8      0.04       4.7      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:06:06  453894.9      0.04       4.6      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:06  453895.7      0.04       4.6      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:06:06  453900.5      0.04       4.6      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:06  453906.4      0.04       4.5      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:06  453907.4      0.04       4.5      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:06:06  453909.0      0.04       4.5      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:06  453909.8      0.04       4.5      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:06:06  453916.0      0.04       4.5      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:06  453918.1      0.04       4.5      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:06  453918.9      0.04       4.5      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  453918.9      0.04       4.5      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:07  453926.1      0.04       4.5      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:07  453934.0      0.04       4.4      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:06:07  453941.8      0.04       4.4      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:06:07  453947.6      0.04       4.4      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:06:07  453951.9      0.04       4.3      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:07  453956.9      0.04       4.3      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  453960.1      0.04       4.2      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:06:07  453960.1      0.04       4.2      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:06:07  453963.3      0.04       4.2      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:07  453964.4      0.04       4.2      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:07  453964.9      0.04       4.2      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:07  453968.4      0.04       4.2      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  453977.9      0.04       4.1      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:08  453982.7      0.04       4.1      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:08  453985.4      0.04       4.1      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:06:08  453986.7      0.04       4.1      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:08  453993.4      0.04       4.0      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:08  453994.2      0.04       4.0      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454000.0      0.04       4.0      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454006.1      0.04       3.9      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:08  454009.9      0.04       3.9      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:06:08  454009.9      0.04       3.9      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:08  454013.6      0.04       3.9      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:06:09  454014.4      0.04       3.9      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:06:09  454014.9      0.04       3.9      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:09  454019.2      0.04       3.9      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:06:09  454021.3      0.04       3.9      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:09  454023.4      0.04       3.8      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:09  454024.2      0.04       3.8      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:06:09  454027.7      0.04       3.8      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:09  454027.9      0.04       3.8      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:09  454033.8      0.04       3.7      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:09  454039.6      0.04       3.7      48.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:09  454045.8      0.04       3.6      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:10  454048.7      0.04       3.6      48.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:10  454050.8      0.04       3.6      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:10  454052.2      0.04       3.6      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:10  454054.8      0.04       3.6      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:10  454057.2      0.03       3.5      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:10  454060.9      0.03       3.5      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:10  454063.1      0.03       3.5      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:10  454063.1      0.03       3.5      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:10  454066.0      0.03       3.5      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:06:10  454067.0      0.03       3.5      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:10  454067.6      0.03       3.5      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:10  454087.5      0.03       3.4      48.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:11  454087.8      0.03       3.3      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:11  454092.6      0.03       3.3      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454093.4      0.03       3.3      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454097.1      0.03       3.3      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:06:11  454098.7      0.03       3.3      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454105.4      0.03       3.2      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:11  454105.6      0.03       3.2      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:11  454106.7      0.03       3.2      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454112.8      0.03       3.2      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454116.3      0.03       3.2      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:11  454118.7      0.03       3.2      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:11  454118.1      0.03       3.2      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:11  454121.8      0.03       3.1      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454124.2      0.03       3.1      48.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:12  454124.2      0.03       3.1      48.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:12  454124.2      0.03       3.1      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:12  454127.4      0.03       3.1      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:12  454130.4      0.03       3.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:12  454131.2      0.03       3.1      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:06:12  454138.1      0.03       3.0      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:12  454139.1      0.03       3.0      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:12  454140.5      0.03       3.0      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:12  454145.5      0.03       3.0      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:13  454145.5      0.03       3.0      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:13  454146.3      0.03       3.0      48.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:13  454150.3      0.03       2.9      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:13  454151.6      0.03       2.9      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:13  454166.8      0.03       2.9      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:13  454166.8      0.03       2.9      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:13  454166.8      0.03       2.9      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:13  454166.8      0.03       2.9      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:13  454174.2      0.03       2.8      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:13  454174.5      0.03       2.8      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:06:14  454179.8      0.03       2.8      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:14  454180.1      0.03       2.8      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:14  454179.8      0.03       2.8      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:14  454182.5      0.03       2.8      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:14  454186.5      0.03       2.7      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:14  454187.8      0.03       2.7      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:14  454187.8      0.03       2.7      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:14  454193.4      0.03       2.7      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:14  454194.2      0.03       2.7      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:14  454201.1      0.03       2.6      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:14  454206.4      0.03       2.6      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:15  454208.0      0.03       2.6      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:15  454212.8      0.03       2.5      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:15  454218.4      0.03       2.5      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:15  454221.6      0.03       2.5      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:06:15  454222.1      0.03       2.5      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:15  454225.1      0.03       2.5      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:15  454230.6      0.03       2.5      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:15  454230.6      0.03       2.5      48.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:15  454236.5      0.03       2.4      48.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:15  454241.3      0.03       2.4      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:15  454245.0      0.03       2.4      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:15  454245.8      0.03       2.4      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:16  454249.3      0.03       2.4      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:16  454256.2      0.03       2.3      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:16  454256.2      0.03       2.3      48.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:16  454265.5      0.03       2.2      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:16  454272.4      0.03       2.2      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:16  454276.7      0.03       2.1      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:16  454276.9      0.03       2.1      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:16  454282.5      0.03       2.1      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:17  454286.8      0.03       2.1      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:17  454289.2      0.03       2.0      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:06:17  454300.9      0.03       2.0      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:06:17  454302.7      0.02       2.0      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:17  454313.1      0.02       2.0      48.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:17  454314.2      0.02       2.0      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:06:17  454318.7      0.02       1.9      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:17  454321.3      0.02       1.9      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:17  454321.3      0.02       1.9      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:06:18  454322.7      0.02       1.9      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:18  454324.8      0.02       1.8      48.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:18  454332.8      0.02       1.8      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:18  454334.4      0.02       1.8      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:18  454334.4      0.02       1.8      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:18  454337.0      0.02       1.8      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:18  454348.5      0.02       1.7      48.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:18  454354.6      0.02       1.7      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:18  454355.9      0.02       1.7      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:18  454355.9      0.02       1.7      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:18  454357.5      0.02       1.7      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:06:19  454358.8      0.02       1.7      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:19  454360.7      0.02       1.7      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:19  454363.1      0.02       1.7      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:19  454363.9      0.02       1.7      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:19  454371.1      0.02       1.6      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:19  454372.9      0.02       1.6      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:06:19  454372.9      0.02       1.6      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:19  454384.1      0.02       1.6      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:19  454384.4      0.02       1.6      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:20  454386.8      0.02       1.6      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:20  454391.8      0.02       1.5      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:20  454392.9      0.02       1.5      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:06:20  454395.3      0.02       1.5      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:20  454396.4      0.02       1.5      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:20  454402.7      0.02       1.5      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:20  454404.3      0.02       1.5      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:20  454404.6      0.02       1.5      48.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:20  454405.7      0.02       1.4      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:20  454413.1      0.02       1.4      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:20  454426.9      0.02       1.4      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:20  454437.9      0.02       1.3      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:20  454441.0      0.02       1.3      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:06:21  454444.5      0.02       1.3      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:21  454450.6      0.02       1.3      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:06:21  454451.7      0.02       1.3      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:21  454457.5      0.02       1.3      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:21  454460.2      0.02       1.2      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:21  454462.1      0.02       1.2      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:21  454465.8      0.02       1.2      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:21  454470.0      0.02       1.2      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:21  454470.8      0.02       1.2      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:22  454472.4      0.02       1.2      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:22  454478.3      0.02       1.1      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:06:22  454480.4      0.02       1.1      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:22  454485.2      0.02       1.1      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:22  454486.8      0.02       1.1      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:22  454489.7      0.02       1.1      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:22  454493.2      0.02       1.1      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:22  454502.2      0.02       1.1      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:22  454503.0      0.01       1.1      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:22  454508.1      0.01       1.1      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:06:22  454510.7      0.01       1.0      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:22  454512.6      0.01       1.0      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:06:22  454519.5      0.01       1.0      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:06:23  454521.1      0.01       1.0      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:23  454524.0      0.01       1.0      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:23  454525.9      0.01       1.0      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:23  454528.0      0.01       1.0      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:23  454531.7      0.01       0.9      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:23  454532.8      0.01       0.9      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:23  454536.5      0.01       0.9      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:23  454540.8      0.01       0.9      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:23  454544.0      0.01       0.9      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:23  454546.1      0.01       0.9      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:23  454549.0      0.01       0.8      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:23  454552.8      0.01       0.8      48.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:23  454557.0      0.01       0.8      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:24  454559.7      0.01       0.8      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:06:24  454563.4      0.01       0.8      48.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:24  454567.4      0.01       0.8      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:06:24  454571.4      0.01       0.8      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:24  454574.3      0.01       0.7      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:24  454579.4      0.01       0.7      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:24  454595.3      0.01       0.7      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:24  454596.9      0.01       0.7      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:24  454600.1      0.01       0.7      72.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:24  454604.9      0.01       0.7      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:24  454609.2      0.01       0.6      72.7 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:24  454611.8      0.01       0.6      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:24  454613.7      0.01       0.6      72.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:25  454617.9      0.01       0.6      72.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:25  454622.2      0.01       0.6      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:25  454626.2      0.01       0.6      72.7 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:25  454627.8      0.01       0.5      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:25  454630.4      0.01       0.5      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:25  454635.0      0.01       0.5      72.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:25  454635.8      0.01       0.5      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:25  454636.6      0.01       0.5      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:25  454636.8      0.01       0.5      72.7 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:25  454641.9      0.01       0.5      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:25  454649.3      0.01       0.4      72.7 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:25  454650.9      0.01       0.4      72.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:25  454657.3      0.01       0.4      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:25  454661.8      0.01       0.3      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:26  454665.3      0.01       0.3      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:26  454670.6      0.01       0.3      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:26  454674.1      0.01       0.3      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:26  454679.6      0.01       0.3      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:26  454683.9      0.01       0.3      72.7 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:26  454686.3      0.01       0.3      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:26  454687.9      0.01       0.3      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:06:26  454689.2      0.00       0.3      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:26  454694.3      0.00       0.3      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:26  454697.2      0.00       0.2      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:26  454698.5      0.00       0.2      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:26  454702.0      0.00       0.2      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:26  454704.4      0.00       0.2      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:06:27  454707.8      0.00       0.2      72.7 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:27  454709.7      0.00       0.2      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:27  454709.7      0.00       0.2      72.7 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:27  454711.8      0.00       0.2      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:27  454714.2      0.00       0.2      72.7 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:27  454719.5      0.00       0.1      72.7 path/path/path/genblk1.add_in_reg[39]/D
    0:06:27  454723.5      0.00       0.1      72.7 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:27  454726.5      0.00       0.1      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:27  454728.3      0.00       0.1      72.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:27  454730.7      0.00       0.1      72.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:27  454735.0      0.00       0.1      72.7 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:27  454737.4      0.00       0.1      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:27  454741.4      0.00       0.1      72.7 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:28  454743.0      0.00       0.1      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:28  454745.9      0.00       0.0      72.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:28  454747.7      0.00       0.0      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:28  454754.4      0.00       0.0      72.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:28  454758.4      0.00       0.0      72.7 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:28  454764.2      0.00       0.0      72.7 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:28  454764.2      0.00       0.0      72.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:28  454766.4      0.00       0.0      72.7 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:28  454771.1      0.00       0.0      72.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:28  454772.7      0.00       0.0      72.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:28  454778.3      0.00       0.0      72.7 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:28  454787.9      0.00       0.0      96.9                          
    0:06:30  454779.4      0.00       0.0      96.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:30  454779.4      0.00       0.0      96.9                          
    0:06:30  454746.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:30  454746.4      0.00       0.0       0.0                          
    0:06:31  454746.4      0.00       0.0       0.0                          
    0:06:45  453371.2      0.06       0.5       0.0                          
    0:06:49  453130.7      0.06       0.5       0.0                          
    0:06:55  453053.9      0.06       0.6       0.0                          
    0:06:56  453033.6      0.06       0.6       0.0                          
    0:06:57  453026.2      0.06       0.6       0.0                          
    0:06:58  453024.1      0.06       0.6       0.0                          
    0:06:58  453024.1      0.06       0.6       0.0                          
    0:06:58  453026.5      0.06       0.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  453032.3      0.05       0.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  453042.4      0.03       0.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  453044.5      0.03       0.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:58  453044.5      0.02       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453044.5      0.02       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453048.0      0.02       0.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453051.2      0.02       0.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453052.0      0.02       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:59  453056.2      0.02       0.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453058.1      0.02       0.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453058.6      0.01       0.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453065.3      0.01       0.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453065.3      0.01       0.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453066.9      0.01       0.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453068.5      0.01       0.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453073.3      0.01       0.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453083.4      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:07:00  453087.4      0.01       0.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  453093.5      0.01       0.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  453094.3      0.01       0.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  453104.7      0.01       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:00  453104.7      0.01       0.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  453105.5      0.01       0.1       0.0                          
    0:07:00  453107.6      0.00       0.1       0.0                          
    0:07:00  453109.2      0.00       0.1       0.0                          
    0:07:00  453110.0      0.00       0.1       0.0                          
    0:07:00  453110.0      0.00       0.1       0.0                          
    0:07:00  453115.6      0.00       0.0       0.0                          
    0:07:02  453115.8      0.00       0.0       0.0                          
    0:07:05  452718.2      0.09       1.0       0.0                          
    0:07:05  452699.8      0.09       1.0       0.0                          
    0:07:06  452699.8      0.09       1.0       0.0                          
    0:07:06  452699.8      0.09       1.0       0.0                          
    0:07:06  452699.8      0.09       1.0       0.0                          
    0:07:06  452699.8      0.09       1.0       0.0                          
    0:07:06  452699.8      0.09       1.0       0.0                          
    0:07:07  452713.4      0.01       0.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:07:07  452719.2      0.01       0.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:07  452720.8      0.01       0.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:07  452723.5      0.01       0.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:07  452727.5      0.01       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:07:07  452728.8      0.00       0.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:07:07  452731.5      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:07:07  452733.1      0.00       0.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:07  452739.2      0.00       0.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:07  452743.2      0.00       0.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:08  452743.7      0.00       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:08  452747.7      0.00       0.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  452747.7      0.00       0.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  452749.8      0.00       0.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  452750.6      0.00       0.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  452751.1      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:08  452753.3      0.00       0.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  452759.9      0.00       0.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  452763.9      0.00       0.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:08  452766.3      0.00       0.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  452766.8      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:08  452773.0      0.00       0.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  452774.8      0.00       0.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  452784.1      0.00       0.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  452789.2      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:07:09  452788.9      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:09  452789.4      0.00       0.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:07:09  452789.4      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:07:09  452791.3      0.00       0.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:07:09  452792.4      0.00       0.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  452796.4      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:10  452723.7      0.00       0.0       0.0                          
    0:07:11  452663.9      0.00       0.0       0.0                          
    0:07:11  452591.3      0.00       0.0       0.0                          
    0:07:16  452488.6      0.00       0.0       0.0                          
    0:07:24  452456.7      0.00       0.0       0.0                          
    0:07:25  452356.4      0.00       0.0       0.0                          
    0:07:25  452260.1      0.00       0.0       0.0                          
    0:07:26  452162.8      0.00       0.0       0.0                          
    0:07:26  452065.9      0.00       0.0       0.0                          
    0:07:26  451994.9      0.00       0.0       0.0                          
    0:07:26  451926.5      0.00       0.0       0.0                          
    0:07:27  451860.8      0.00       0.0       0.0                          
    0:07:27  451768.3      0.00       0.0       0.0                          
    0:07:27  451674.9      0.00       0.0       0.0                          
    0:07:28  451580.7      0.00       0.0       0.0                          
    0:07:28  451481.3      0.00       0.0       0.0                          
    0:07:28  451395.6      0.00       0.0       0.0                          
    0:07:29  451325.9      0.00       0.0       0.0                          
    0:07:29  451256.5      0.00       0.0       0.0                          
    0:07:29  451186.8      0.00       0.0       0.0                          
    0:07:30  451095.0      0.00       0.0       0.0                          
    0:07:30  450997.1      0.00       0.0       0.0                          
    0:07:30  450901.6      0.00       0.0       0.0                          
    0:07:31  450809.1      0.00       0.0       0.0                          
    0:07:31  450720.2      0.00       0.0       0.0                          
    0:07:31  450651.6      0.00       0.0       0.0                          
    0:07:32  450585.4      0.00       0.0       0.0                          
    0:07:32  450508.2      0.00       0.0       0.0                          
    0:07:32  450416.7      0.00       0.0       0.0                          
    0:07:33  450321.2      0.00       0.0       0.0                          
    0:07:33  450226.3      0.00       0.0       0.0                          
    0:07:34  450131.3      0.00       0.0       0.0                          
    0:07:34  450037.9      0.00       0.0       0.0                          
    0:07:34  449950.7      0.00       0.0       0.0                          
    0:07:34  449872.8      0.00       0.0       0.0                          
    0:07:35  449799.1      0.00       0.0       0.0                          
    0:07:35  449721.9      0.00       0.0       0.0                          
    0:07:36  449599.8      0.00       0.0       0.0                          
    0:07:36  449489.7      0.00       0.0       0.0                          
    0:07:37  449378.0      0.00       0.0       0.0                          
    0:07:37  449266.3      0.00       0.0       0.0                          
    0:07:38  449156.2      0.00       0.0       0.0                          
    0:07:39  449044.4      0.00       0.0       0.0                          
    0:07:39  448934.3      0.00       0.0       0.0                          
    0:07:40  448822.6      0.00       0.0       0.0                          
    0:07:40  448712.5      0.00       0.0       0.0                          
    0:07:41  448600.7      0.00       0.0       0.0                          
    0:07:41  448489.8      0.00       0.0       0.0                          
    0:07:42  448378.9      0.00       0.0       0.0                          
    0:07:42  448268.0      0.00       0.0       0.0                          
    0:07:43  448157.1      0.00       0.0       0.0                          
    0:07:43  448044.5      0.00       0.0       0.0                          
    0:07:44  447933.6      0.00       0.0       0.0                          
    0:07:44  447822.7      0.00       0.0       0.0                          
    0:07:45  447711.8      0.00       0.0       0.0                          
    0:07:45  447600.9      0.00       0.0       0.0                          
    0:07:46  447479.6      0.00       0.0       0.0                          
    0:07:46  447351.9      0.00       0.0       0.0                          
    0:07:47  447217.0      0.00       0.0       0.0                          
    0:07:47  447081.4      0.00       0.0       0.0                          
    0:07:48  446943.3      0.00       0.0       0.0                          
    0:07:48  446808.4      0.00       0.0       0.0                          
    0:07:49  446664.8      0.00       0.0       0.0                          
    0:07:49  446534.7      0.00       0.0       0.0                          
    0:07:50  446391.1      0.00       0.0       0.0                          
    0:07:50  446261.8      0.00       0.0       0.0                          
    0:07:51  446118.2      0.00       0.0       0.0                          
    0:07:52  445987.3      0.00       0.0       0.0                          
    0:07:52  445846.1      0.00       0.0       0.0                          
    0:07:53  445708.8      0.00       0.0       0.0                          
    0:07:53  445572.3      0.00       0.0       0.0                          
    0:07:54  445434.3      0.00       0.0       0.0                          
    0:07:54  445296.2      0.00       0.0       0.0                          
    0:07:55  445161.4      0.00       0.0       0.0                          
    0:07:55  445025.7      0.00       0.0       0.0                          
    0:07:56  444887.7      0.00       0.0       0.0                          
    0:07:56  444752.8      0.00       0.0       0.0                          
    0:07:57  444609.2      0.00       0.0       0.0                          
    0:07:57  444476.9      0.00       0.0       0.0                          
    0:07:58  444318.1      0.00       0.0       0.0                          
    0:07:58  444169.7      0.00       0.0       0.0                          
    0:07:58  444066.8      0.00       0.0       0.0                          
    0:07:58  444066.0      0.00       0.0       0.0                          
    0:07:58  444055.1      0.00       0.0       0.0                          
    0:07:58  444046.8      0.00       0.0       0.0                          
    0:08:01  444033.3      0.00       0.0       0.0                          
    0:08:01  444021.6      0.00       0.0       0.0                          
    0:08:01  444020.8      0.00       0.0       0.0                          
    0:08:02  444019.4      0.00       0.0       0.0                          
    0:08:02  444017.0      0.00       0.0       0.0                          
    0:08:02  444014.4      0.00       0.0       0.0                          
    0:08:03  444013.6      0.00       0.0       0.0                          
    0:08:03  444012.8      0.00       0.0       0.0                          
    0:08:04  444008.3      0.00       0.0       0.0                          
    0:08:04  444003.5      0.00       0.0       0.0                          
    0:08:05  443999.7      0.00       0.0       0.0                          
    0:08:05  443994.7      0.00       0.0       0.0                          
    0:08:11  443993.1      0.00       0.0       0.0                          
    0:08:11  443991.5      0.00       0.0       0.0                          
    0:08:14  443988.3      0.00       0.0       0.0                          
    0:08:14  443982.5      0.00       0.0       0.0                          
    0:08:16  443978.5      0.00       0.0       0.0                          
    0:08:17  443941.5      0.09       0.5       0.0                          
    0:08:17  443941.5      0.09       0.5       0.0                          
    0:08:17  443941.5      0.09       0.5       0.0                          
    0:08:18  443941.5      0.09       0.5       0.0                          
    0:08:18  443941.5      0.09       0.5       0.0                          
    0:08:18  443941.5      0.09       0.5       0.0                          
    0:08:18  443952.1      0.00       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:08:18  443956.9      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:08:19  443960.1      0.00       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:08:19  443961.4      0.00       0.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:08:19  443962.0      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:08:19  443963.3      0.00       0.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:08:19  443971.8      0.00       0.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:08:19  443979.0      0.00       0.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:08:21  443980.3      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1783 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 50697 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:29:08 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             209003.117208
Buf/Inv area:                     9504.179945
Noncombinational area:          234977.209794
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                443980.327002
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:29:28 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 106.2170 mW   (89%)
  Net Switching Power  =  12.9616 mW   (11%)
                         ---------
Total Dynamic Power    = 119.1786 mW  (100%)

Cell Leakage Power     =   9.1702 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.0073e+05        1.1802e+03        3.9947e+06        1.0591e+05  (  82.52%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  5.4834e+03        1.1780e+04        5.1756e+06        2.2439e+04  (  17.48%)
--------------------------------------------------------------------------------------------------
Total          1.0622e+05 uW     1.2960e+04 uW     9.1702e+06 nW     1.2835e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:29:29 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[29].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[29].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[29].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[29].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[29].path/Mat_a_Mem/Mem/U6/Z (TBUF_X1)      0.13       0.22 f
  path/genblk1[29].path/Mat_a_Mem/Mem/data_out[4] (memory_b20_SIZE32_LOGSIZE5_6)
                                                          0.00       0.22 f
  path/genblk1[29].path/Mat_a_Mem/data_out[4] (seqMemory_b20_SIZE32_6)
                                                          0.00       0.22 f
  path/genblk1[29].path/path/in0[4] (mac_b20_g1_3)        0.00       0.22 f
  path/genblk1[29].path/path/mult_21/a[4] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[29].path/path/mult_21/U1163/Z (XOR2_X1)
                                                          0.08       0.30 f
  path/genblk1[29].path/path/mult_21/U1017/ZN (NAND2_X1)
                                                          0.03       0.33 r
  path/genblk1[29].path/path/mult_21/U1016/Z (CLKBUF_X3)
                                                          0.06       0.39 r
  path/genblk1[29].path/path/mult_21/U1715/ZN (OAI22_X1)
                                                          0.04       0.43 f
  path/genblk1[29].path/path/mult_21/U407/CO (FA_X1)      0.11       0.54 f
  path/genblk1[29].path/path/mult_21/U402/S (FA_X1)       0.14       0.68 r
  path/genblk1[29].path/path/mult_21/U401/S (FA_X1)       0.11       0.79 f
  path/genblk1[29].path/path/mult_21/U1027/ZN (OR2_X1)
                                                          0.06       0.86 f
  path/genblk1[29].path/path/mult_21/U1030/ZN (AOI21_X1)
                                                          0.04       0.90 r
  path/genblk1[29].path/path/mult_21/U1740/ZN (OAI21_X1)
                                                          0.03       0.93 f
  path/genblk1[29].path/path/mult_21/U1690/ZN (AOI21_X1)
                                                          0.04       0.97 r
  path/genblk1[29].path/path/mult_21/U1737/ZN (OAI21_X1)
                                                          0.03       1.01 f
  path/genblk1[29].path/path/mult_21/U1186/ZN (AOI21_X1)
                                                          0.04       1.05 r
  path/genblk1[29].path/path/mult_21/U1640/ZN (OAI21_X1)
                                                          0.03       1.08 f
  path/genblk1[29].path/path/mult_21/U1188/ZN (AOI21_X1)
                                                          0.04       1.12 r
  path/genblk1[29].path/path/mult_21/U1631/ZN (OAI21_X1)
                                                          0.03       1.15 f
  path/genblk1[29].path/path/mult_21/U1628/ZN (AOI21_X1)
                                                          0.04       1.20 r
  path/genblk1[29].path/path/mult_21/U1632/ZN (OAI21_X1)
                                                          0.03       1.23 f
  path/genblk1[29].path/path/mult_21/U1633/ZN (AOI21_X1)
                                                          0.04       1.27 r
  path/genblk1[29].path/path/mult_21/U1736/ZN (OAI21_X1)
                                                          0.03       1.30 f
  path/genblk1[29].path/path/mult_21/U1686/ZN (AOI21_X1)
                                                          0.04       1.35 r
  path/genblk1[29].path/path/mult_21/U1735/ZN (OAI21_X1)
                                                          0.03       1.38 f
  path/genblk1[29].path/path/mult_21/U1161/ZN (AOI21_X1)
                                                          0.04       1.42 r
  path/genblk1[29].path/path/mult_21/U1638/ZN (OAI21_X1)
                                                          0.04       1.46 f
  path/genblk1[29].path/path/mult_21/U959/ZN (NAND2_X1)
                                                          0.03       1.49 r
  path/genblk1[29].path/path/mult_21/U961/ZN (NAND3_X1)
                                                          0.04       1.53 f
  path/genblk1[29].path/path/mult_21/U1117/ZN (NAND2_X1)
                                                          0.04       1.57 r
  path/genblk1[29].path/path/mult_21/U1056/ZN (NAND3_X1)
                                                          0.04       1.61 f
  path/genblk1[29].path/path/mult_21/U1143/ZN (NAND2_X1)
                                                          0.04       1.65 r
  path/genblk1[29].path/path/mult_21/U1145/ZN (NAND3_X1)
                                                          0.04       1.69 f
  path/genblk1[29].path/path/mult_21/U1043/ZN (NAND2_X1)
                                                          0.04       1.73 r
  path/genblk1[29].path/path/mult_21/U1045/ZN (NAND3_X1)
                                                          0.04       1.77 f
  path/genblk1[29].path/path/mult_21/U1064/ZN (NAND2_X1)
                                                          0.03       1.80 r
  path/genblk1[29].path/path/mult_21/U963/ZN (NAND3_X1)
                                                          0.04       1.84 f
  path/genblk1[29].path/path/mult_21/U1049/ZN (NAND2_X1)
                                                          0.03       1.87 r
  path/genblk1[29].path/path/mult_21/U1051/ZN (NAND3_X1)
                                                          0.04       1.91 f
  path/genblk1[29].path/path/mult_21/U1107/ZN (NAND2_X1)
                                                          0.04       1.95 r
  path/genblk1[29].path/path/mult_21/U1109/ZN (NAND3_X1)
                                                          0.04       1.99 f
  path/genblk1[29].path/path/mult_21/U1008/ZN (NAND2_X1)
                                                          0.03       2.03 r
  path/genblk1[29].path/path/mult_21/U974/ZN (NAND3_X1)
                                                          0.04       2.06 f
  path/genblk1[29].path/path/mult_21/U1132/ZN (NAND2_X1)
                                                          0.04       2.11 r
  path/genblk1[29].path/path/mult_21/U1126/ZN (NAND3_X1)
                                                          0.04       2.15 f
  path/genblk1[29].path/path/mult_21/U1137/ZN (NAND2_X1)
                                                          0.04       2.19 r
  path/genblk1[29].path/path/mult_21/U1139/ZN (NAND3_X1)
                                                          0.04       2.22 f
  path/genblk1[29].path/path/mult_21/U1071/ZN (NAND2_X1)
                                                          0.03       2.26 r
  path/genblk1[29].path/path/mult_21/U1072/ZN (NAND3_X1)
                                                          0.04       2.30 f
  path/genblk1[29].path/path/mult_21/U1077/ZN (NAND2_X1)
                                                          0.03       2.33 r
  path/genblk1[29].path/path/mult_21/U1078/ZN (NAND3_X1)
                                                          0.05       2.38 f
  path/genblk1[29].path/path/mult_21/U969/ZN (NAND2_X1)
                                                          0.03       2.41 r
  path/genblk1[29].path/path/mult_21/U967/ZN (AND3_X1)
                                                          0.05       2.46 r
  path/genblk1[29].path/path/mult_21/product[39] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       2.46 r
  path/genblk1[29].path/path/genblk1.add_in_reg[39]/D (DFF_X1)
                                                          0.01       2.47 r
  data arrival time                                                  2.47

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  path/genblk1[29].path/path/genblk1.add_in_reg[39]/CK (DFF_X1)
                                                          0.00       2.50 r
  library setup time                                     -0.03       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
