{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647179208045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647179208046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 21:46:47 2022 " "Processing started: Sun Mar 13 21:46:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647179208046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647179208046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off number_count -c number_count " "Command: quartus_map --read_settings_files=on --write_settings_files=off number_count -c number_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647179208046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647179208386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647179208386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cus_dff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cus_dff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cus_dff " "Found entity 1: cus_dff" {  } { { "cus_dff.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_dff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647179214461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647179214461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cus_jkff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cus_jkff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cus_jkff " "Found entity 1: cus_jkff" {  } { { "cus_jkff.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_jkff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647179214462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647179214462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cus_tff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cus_tff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cus_tff " "Found entity 1: cus_tff" {  } { { "cus_tff.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_tff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647179214462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647179214462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_count.bdf 1 1 " "Found 1 design units, including 1 entities, in source file number_count.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 number_count " "Found entity 1: number_count" {  } { { "number_count.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/number_count.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647179214464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647179214464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_5bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_5bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_5bit " "Found entity 1: and_5bit" {  } { { "and_5bit.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/and_5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647179214465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647179214465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_2bit " "Found entity 1: count_2bit" {  } { { "count_2bit.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/count_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647179214466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647179214466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4bit_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4bit_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4bit_test " "Found entity 1: count_4bit_test" {  } { { "count_4bit_test.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/count_4bit_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647179214467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647179214467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4bit_test_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4bit_test_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4bit_test_2 " "Found entity 1: count_4bit_test_2" {  } { { "count_4bit_test_2.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/count_4bit_test_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647179214468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647179214468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cus_dff_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cus_dff_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cus_dff_2 " "Found entity 1: cus_dff_2" {  } { { "cus_dff_2.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_dff_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647179214469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647179214469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dff_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dff_test " "Found entity 1: dff_test" {  } { { "dff_test.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/dff_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647179214470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647179214470 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "number_count " "Elaborating entity \"number_count\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647179214492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cus_dff_2 cus_dff_2:D " "Elaborating entity \"cus_dff_2\" for hierarchy \"cus_dff_2:D\"" {  } { { "number_count.bdf" "D" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/number_count.bdf" { { 256 376 472 384 "D" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647179214498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647179214888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647179215091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647179215091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647179215110 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647179215110 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647179215110 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647179215110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647179215119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 21:46:55 2022 " "Processing ended: Sun Mar 13 21:46:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647179215119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647179215119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647179215119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647179215119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1647179216267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647179216267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 21:46:55 2022 " "Processing started: Sun Mar 13 21:46:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647179216267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1647179216267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off number_count -c number_count " "Command: quartus_fit --read_settings_files=off --write_settings_files=off number_count -c number_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1647179216267 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1647179216351 ""}
{ "Info" "0" "" "Project  = number_count" {  } {  } 0 0 "Project  = number_count" 0 0 "Fitter" 0 0 1647179216351 ""}
{ "Info" "0" "" "Revision = number_count" {  } {  } 0 0 "Revision = number_count" 0 0 "Fitter" 0 0 1647179216351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1647179216442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1647179216442 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "number_count 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"number_count\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1647179216446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647179216483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647179216483 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1647179216824 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1647179216842 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1647179216935 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "No exact pin location assignment(s) for 5 pins of 5 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1647179217121 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1647179225967 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647179226009 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1647179226010 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647179226010 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647179226010 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1647179226010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1647179226011 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1647179226011 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1647179226011 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1647179226011 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1647179226011 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647179226019 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1647179229911 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "number_count.sdc " "Synopsys Design Constraints File file not found: 'number_count.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1647179229911 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1647179229911 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1647179229911 ""}
{ "Warning" "WSTA_SCC_LOOP" "90 " "Found combinational loop of 90 nodes" { { "Warning" "WSTA_SCC_NODE" "B\|inst5\|datab " "Node \"B\|inst5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst5\|combout " "Node \"B\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|datab " "Node \"C\|inst4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|combout " "Node \"C\|inst4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst3\|datac " "Node \"C\|inst3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst3\|combout " "Node \"C\|inst3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~3\|datad " "Node \"B\|inst4~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~3\|combout " "Node \"B\|inst4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~4\|datae " "Node \"B\|inst4~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~4\|combout " "Node \"B\|inst4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~1\|datad " "Node \"B\|inst4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~1\|combout " "Node \"B\|inst4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~4\|datad " "Node \"B\|inst4~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~2\|datad " "Node \"B\|inst4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~2\|combout " "Node \"B\|inst4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~3\|dataf " "Node \"B\|inst4~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst6\|datad " "Node \"B\|inst6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst6\|combout " "Node \"B\|inst6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst6\|datab " "Node \"B\|inst6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~3\|datac " "Node \"B\|inst4~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~2\|datac " "Node \"A\|inst4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~2\|combout " "Node \"A\|inst4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~4\|datac " "Node \"B\|inst4~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|datad " "Node \"A\|inst4~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|combout " "Node \"A\|inst4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~1\|datad " "Node \"A\|inst4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~1\|combout " "Node \"A\|inst4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|datac " "Node \"A\|inst4~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst4~1\|datab " "Node \"D\|inst4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst4~1\|combout " "Node \"D\|inst4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst3\|datac " "Node \"D\|inst3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst3\|combout " "Node \"D\|inst3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst4~1\|dataa " "Node \"D\|inst4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst5\|datad " "Node \"D\|inst5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst5\|combout " "Node \"D\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "EbDb\|dataa " "Node \"EbDb\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "EbDb\|combout " "Node \"EbDb\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~3\|datae " "Node \"B\|inst4~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|datae " "Node \"C\|inst4~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|datad " "Node \"E\|inst4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|combout " "Node \"E\|inst4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst3\|datac " "Node \"E\|inst3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst3\|combout " "Node \"E\|inst3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|datae " "Node \"E\|inst4~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst6\|datad " "Node \"E\|inst6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst6\|combout " "Node \"E\|inst6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~4\|datab " "Node \"B\|inst4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst4~1\|datad " "Node \"D\|inst4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst6\|datac " "Node \"E\|inst6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "EbDb\|datae " "Node \"EbDb\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|datae " "Node \"A\|inst4~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst5\|dataa " "Node \"D\|inst5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~2\|dataa " "Node \"A\|inst4~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~2\|dataf " "Node \"A\|inst4~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "EbDb\|datad " "Node \"EbDb\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|datad " "Node \"C\|inst4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|datac " "Node \"E\|inst4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst5\|datad " "Node \"A\|inst5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst5\|combout " "Node \"A\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~1\|datab " "Node \"B\|inst4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~2\|datab " "Node \"B\|inst4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~1\|datac " "Node \"C\|inst4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~1\|combout " "Node \"C\|inst4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|dataf " "Node \"C\|inst4~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~1\|dataa " "Node \"A\|inst4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~1\|datab " "Node \"E\|inst4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~1\|combout " "Node \"E\|inst4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|dataf " "Node \"E\|inst4~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst5\|dataa " "Node \"A\|inst5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~3\|datab " "Node \"A\|inst4~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~3\|combout " "Node \"A\|inst4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|dataf " "Node \"A\|inst4~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~3\|datae " "Node \"A\|inst4~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~2\|dataf " "Node \"B\|inst4~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst4~1\|datae " "Node \"D\|inst4~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~1\|datab " "Node \"C\|inst4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~1\|dataa " "Node \"E\|inst4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~3\|dataa " "Node \"A\|inst4~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|datab " "Node \"A\|inst4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|datac " "Node \"C\|inst4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst5\|datad " "Node \"C\|inst5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst5\|combout " "Node \"C\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~3\|dataa " "Node \"B\|inst4~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|dataa " "Node \"A\|inst4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~2\|datab " "Node \"A\|inst4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst5\|dataa " "Node \"C\|inst5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|dataa " "Node \"C\|inst4~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~1\|dataa " "Node \"C\|inst4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|dataa " "Node \"E\|inst4~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|datab " "Node \"E\|inst4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179229912 ""}  } { { "cus_dff_2.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_dff_2.bdf" { { 232 320 384 280 "inst5" "" } } } } { "cus_dff_2.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_dff_2.bdf" { { 376 216 280 424 "inst4" "" } } } } { "cus_dff_2.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_dff_2.bdf" { { 304 216 280 352 "inst3" "" } } } } { "cus_dff_2.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_dff_2.bdf" { { 304 320 384 352 "inst6" "" } } } } { "number_count.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/number_count.bdf" { { 208 496 560 256 "EbDb" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1647179229912 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "90 " "Design contains combinational loop of 90 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1647179229913 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1647179229914 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1647179229914 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1647179229915 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1647179229915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1647179229917 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1647179229950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647179234266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1647179235863 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1647179236199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647179236199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1647179237087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "C:/FPGA/0307_Hw1_Hw2/Hw2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1647179240036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1647179240036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1647179240262 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1647179240262 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1647179240262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647179240266 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1647179240958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647179240990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647179241230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647179241230 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647179241463 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647179243138 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/0307_Hw1_Hw2/Hw2/output_files/number_count.fit.smsg " "Generated suppressed messages file C:/FPGA/0307_Hw1_Hw2/Hw2/output_files/number_count.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1647179243388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 99 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6740 " "Peak virtual memory: 6740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647179243726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 21:47:23 2022 " "Processing ended: Sun Mar 13 21:47:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647179243726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647179243726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647179243726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1647179243726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1647179244796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647179244796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 21:47:24 2022 " "Processing started: Sun Mar 13 21:47:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647179244796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1647179244796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off number_count -c number_count " "Command: quartus_asm --read_settings_files=off --write_settings_files=off number_count -c number_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1647179244796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1647179245386 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1647179249895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647179250239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 21:47:30 2022 " "Processing ended: Sun Mar 13 21:47:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647179250239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647179250239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647179250239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1647179250239 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1647179250857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1647179251390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647179251390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 21:47:31 2022 " "Processing started: Sun Mar 13 21:47:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647179251390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1647179251390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta number_count -c number_count " "Command: quartus_sta number_count -c number_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1647179251390 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1647179251478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1647179251943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1647179251943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647179251978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647179251978 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1647179252391 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "number_count.sdc " "Synopsys Design Constraints File file not found: 'number_count.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1647179252405 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1647179252405 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1647179252406 ""}
{ "Warning" "WSTA_SCC_LOOP" "90 " "Found combinational loop of 90 nodes" { { "Warning" "WSTA_SCC_NODE" "B\|inst5\|datad " "Node \"B\|inst5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst5\|combout " "Node \"B\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|datad " "Node \"E\|inst4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|combout " "Node \"E\|inst4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst3\|dataf " "Node \"E\|inst3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst3\|combout " "Node \"E\|inst3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|datae " "Node \"E\|inst4~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst6\|datac " "Node \"E\|inst6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst6\|combout " "Node \"E\|inst6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~4\|datad " "Node \"B\|inst4~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~4\|combout " "Node \"B\|inst4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~2\|datad " "Node \"B\|inst4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~2\|combout " "Node \"B\|inst4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~3\|datab " "Node \"B\|inst4~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~3\|combout " "Node \"B\|inst4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~4\|datab " "Node \"B\|inst4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~1\|datad " "Node \"B\|inst4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~1\|combout " "Node \"B\|inst4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~4\|dataf " "Node \"B\|inst4~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst6\|dataf " "Node \"B\|inst6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst6\|combout " "Node \"B\|inst6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst6\|datad " "Node \"B\|inst6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~3\|dataa " "Node \"B\|inst4~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~3\|datad " "Node \"A\|inst4~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~3\|combout " "Node \"A\|inst4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|datad " "Node \"A\|inst4~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|combout " "Node \"A\|inst4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~2\|datae " "Node \"B\|inst4~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~3\|datac " "Node \"A\|inst4~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~1\|datad " "Node \"A\|inst4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~1\|combout " "Node \"A\|inst4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|dataa " "Node \"A\|inst4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|datab " "Node \"C\|inst4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|combout " "Node \"C\|inst4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst3\|datad " "Node \"C\|inst3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst3\|combout " "Node \"C\|inst3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~3\|datad " "Node \"B\|inst4~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|datab " "Node \"A\|inst4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|dataa " "Node \"C\|inst4~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst5\|datae " "Node \"C\|inst5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst5\|combout " "Node \"C\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~3\|dataf " "Node \"B\|inst4~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~2\|dataa " "Node \"A\|inst4~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~2\|combout " "Node \"A\|inst4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~4\|datac " "Node \"B\|inst4~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|datac " "Node \"A\|inst4~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst4~1\|datad " "Node \"D\|inst4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst4~1\|combout " "Node \"D\|inst4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "EbDb\|datac " "Node \"EbDb\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "EbDb\|combout " "Node \"EbDb\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~3\|datae " "Node \"B\|inst4~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|datae " "Node \"A\|inst4~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|dataa " "Node \"E\|inst4~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|datac " "Node \"C\|inst4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst3\|dataf " "Node \"D\|inst3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst3\|combout " "Node \"D\|inst3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst4~1\|dataa " "Node \"D\|inst4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~2\|datac " "Node \"A\|inst4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst5\|datae " "Node \"D\|inst5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst5\|combout " "Node \"D\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~2\|dataf " "Node \"A\|inst4~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst5\|dataf " "Node \"D\|inst5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "EbDb\|dataf " "Node \"EbDb\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|dataf " "Node \"E\|inst4~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~1\|dataf " "Node \"C\|inst4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~1\|combout " "Node \"C\|inst4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|datae " "Node \"C\|inst4~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|dataf " "Node \"C\|inst4~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst5\|dataf " "Node \"C\|inst5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~4\|dataf " "Node \"A\|inst4~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst4~1\|datac " "Node \"D\|inst4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|datab " "Node \"E\|inst4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst5\|datad " "Node \"A\|inst5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst5\|combout " "Node \"A\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~2\|dataf " "Node \"B\|inst4~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~3\|dataf " "Node \"A\|inst4~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~1\|dataf " "Node \"A\|inst4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~1\|dataf " "Node \"E\|inst4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~1\|combout " "Node \"E\|inst4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~2\|datac " "Node \"E\|inst4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~1\|datac " "Node \"C\|inst4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst5\|dataf " "Node \"A\|inst5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "B\|inst4~1\|dataf " "Node \"B\|inst4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "A\|inst4~2\|datae " "Node \"A\|inst4~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst4~1\|datad " "Node \"E\|inst4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~1\|datad " "Node \"C\|inst4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "EbDb\|datad " "Node \"EbDb\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "E\|inst6\|dataf " "Node \"E\|inst6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "D\|inst4~1\|dataf " "Node \"D\|inst4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""} { "Warning" "WSTA_SCC_NODE" "C\|inst4~2\|datad " "Node \"C\|inst4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647179252406 ""}  } { { "cus_dff_2.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_dff_2.bdf" { { 232 320 384 280 "inst5" "" } } } } { "cus_dff_2.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_dff_2.bdf" { { 376 216 280 424 "inst4" "" } } } } { "cus_dff_2.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_dff_2.bdf" { { 304 216 280 352 "inst3" "" } } } } { "cus_dff_2.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_dff_2.bdf" { { 304 320 384 352 "inst6" "" } } } } { "number_count.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/number_count.bdf" { { 208 496 560 256 "EbDb" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1647179252406 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "90 " "Design contains combinational loop of 90 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1647179252408 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1647179252408 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1647179252408 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1647179252408 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1647179252409 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1647179252414 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647179252415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179252416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179252419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179252421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179252422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179252423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179252424 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647179252426 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647179252453 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647179253075 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1647179253103 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1647179253103 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1647179253103 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1647179253103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253111 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647179253113 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647179253246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647179253750 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1647179253779 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1647179253779 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1647179253779 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1647179253780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253782 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253786 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647179253787 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1647179253917 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1647179253917 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1647179253917 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1647179253917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647179253923 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647179254955 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647179254955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 99 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5165 " "Peak virtual memory: 5165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647179254981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 21:47:34 2022 " "Processing ended: Sun Mar 13 21:47:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647179254981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647179254981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647179254981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647179254981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1647179256043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647179256043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 21:47:35 2022 " "Processing started: Sun Mar 13 21:47:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647179256043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1647179256043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off number_count -c number_count " "Command: quartus_eda --read_settings_files=off --write_settings_files=off number_count -c number_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1647179256043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1647179256748 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "number_count.vo C:/FPGA/0307_Hw1_Hw2/Hw2/simulation/modelsim/ simulation " "Generated file number_count.vo in folder \"C:/FPGA/0307_Hw1_Hw2/Hw2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1647179256778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647179256806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 21:47:36 2022 " "Processing ended: Sun Mar 13 21:47:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647179256806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647179256806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647179256806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1647179256806 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 201 s " "Quartus Prime Full Compilation was successful. 0 errors, 201 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1647179257420 ""}
