# Introduction

Presented is an implementation of a loosely-timed performance model
for the cache coherency protocols discussed in [1].

## Background

# Theory of operation

## Loosely-Time Simulation Kernel

# Remaining work

# References

[1]: Sorin, D. J. et. al "A Primer on Memory Consistency and Cache Coherence", Synthesis Lectures on Computer Architecture, Morgan & Claypool Publishers, 2011.
