PPA Report for nor4_double_invert_hier_pipelined.v (Module: nor4_double_invert_hier_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 2
IO Count: 7
Cell Count: 27

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1077.59 MHz
Reg-to-Reg Critical Path Delay: 0.792 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
