Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 31 14:54:22 2025
| Host         : TheJackdaw running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 8 -file ./report/lz4CompressEngineRun_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                         Instance                                        |                                                Module                                               | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                                            |                                                                                               (top) |       3881 |       3792 |       0 |   89 | 3477 |     45 |      0 |          0 |
|   bd_0_i                                                                                |                                                                                                bd_0 |       3881 |       3792 |       0 |   89 | 3477 |     45 |      0 |          0 |
|     hls_inst                                                                            |                                                                                     bd_0_hls_inst_0 |       3881 |       3792 |       0 |   89 | 3477 |     45 |      0 |          0 |
|       (hls_inst)                                                                        |                                                                                     bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                                                              |                                                                bd_0_hls_inst_0_lz4CompressEngineRun |       3881 |       3792 |       0 |   89 | 3477 |     45 |      0 |          0 |
|         (inst)                                                                          |                                                                bd_0_hls_inst_0_lz4CompressEngineRun |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         bestMatchStream_U                                                               |                                                  bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S |         38 |         11 |       0 |   27 |    9 |      0 |      0 |          0 |
|           (bestMatchStream_U)                                                           |                                                  bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S |         10 |         10 |       0 |    0 |    9 |      0 |      0 |          0 |
|           U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg                                 |                                      bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg_17 |         28 |          1 |       0 |   27 |    0 |      0 |      0 |          0 |
|         boosterStream_U                                                                 |                                                bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_0 |         45 |         13 |       0 |   32 |    9 |      0 |      0 |          0 |
|           (boosterStream_U)                                                             |                                                bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_0 |         13 |         13 |       0 |    0 |    9 |      0 |      0 |          0 |
|           U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg                                 |                                      bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg_16 |         32 |          0 |       0 |   32 |    0 |      0 |      0 |          0 |
|         compressdStream_U                                                               |                                                bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_1 |         43 |         16 |       0 |   27 |    9 |      0 |      0 |          0 |
|           (compressdStream_U)                                                           |                                                bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_1 |         13 |         13 |       0 |    0 |    9 |      0 |      0 |          0 |
|           U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg                                 |                                         bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg |         30 |          3 |       0 |   27 |    0 |      0 |      0 |          0 |
|         core_idx_c_U                                                                    |                                                  bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d5_S |         16 |         13 |       0 |    3 |    9 |      0 |      0 |          0 |
|           (core_idx_c_U)                                                                |                                                  bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d5_S |         12 |         12 |       0 |    0 |    9 |      0 |      0 |          0 |
|           U_lz4CompressEngineRun_fifo_w32_d5_S_ShiftReg                                 |                                         bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d5_S_ShiftReg |          4 |          1 |       0 |    3 |    0 |      0 |      0 |          0 |
|         entry_proc_U0                                                                   |                                                     bd_0_hls_inst_0_lz4CompressEngineRun_entry_proc |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|         input_size_c1_U                                                                 |                                                bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x |         53 |         53 |       0 |    0 |   70 |      0 |      0 |          0 |
|           (input_size_c1_U)                                                             |                                                bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x |          6 |          6 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg                               |                                    bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_15 |         47 |         47 |       0 |    0 |   64 |      0 |      0 |          0 |
|         input_size_c2_U                                                                 |                                              bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_2 |         35 |         35 |       0 |    0 |   70 |      0 |      0 |          0 |
|           (input_size_c2_U)                                                             |                                              bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_2 |          5 |          5 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg                               |                                    bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_14 |         30 |         30 |       0 |    0 |   64 |      0 |      0 |          0 |
|         input_size_c_U                                                                  |                                              bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_3 |         59 |         59 |       0 |    0 |   70 |      0 |      0 |          0 |
|           (input_size_c_U)                                                              |                                              bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_3 |          6 |          6 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg                               |                                       bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg |         53 |         53 |       0 |    0 |   64 |      0 |      0 |          0 |
|         lz4Compress_4096_8_U0                                                           |                                           bd_0_hls_inst_0_lz4CompressEngineRun_lz4Compress_4096_8_s |        720 |        720 |       0 |    0 |  936 |     17 |      0 |          0 |
|           input_size_c_U                                                                |                                                  bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S |         25 |         25 |       0 |    0 |   70 |      0 |      0 |          0 |
|             (input_size_c_U)                                                            |                                                  bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S |          8 |          8 |       0 |    0 |    6 |      0 |      0 |          0 |
|             U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg                               |                                         bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg |         17 |         17 |       0 |    0 |   64 |      0 |      0 |          0 |
|           lenOffset_Stream_U                                                            |                                                bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w64_d512_B |         75 |         75 |       0 |    0 |   41 |      1 |      0 |          0 |
|             (lenOffset_Stream_U)                                                        |                                                bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w64_d512_B |         47 |         47 |       0 |    0 |   41 |      0 |      0 |          0 |
|             U_lz4CompressEngineRun_fifo_w64_d512_B_ram                                  |                                            bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w64_d512_B_ram |         28 |         28 |       0 |    0 |    0 |      1 |      0 |          0 |
|           lit_outStream_U                                                               |                                               bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w8_d65536_B |         54 |         54 |       0 |    0 |   69 |     16 |      0 |          0 |
|             (lit_outStream_U)                                                           |                                               bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w8_d65536_B |         53 |         53 |       0 |    0 |   69 |      0 |      0 |          0 |
|             U_lz4CompressEngineRun_fifo_w8_d65536_B_ram                                 |                                           bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w8_d65536_B_ram |          1 |          1 |       0 |    0 |    0 |     16 |      0 |          0 |
|           lz4CompressPart1_4096_8_U0                                                    |                                      bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart1_4096_8_s |        260 |        260 |       0 |    0 |  383 |      0 |      0 |          0 |
|             (lz4CompressPart1_4096_8_U0)                                                |                                      bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart1_4096_8_s |         54 |         54 |       0 |    0 |  176 |      0 |      0 |          0 |
|             grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158                      |                    bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart1_4096_8_Pipeline_lz4_divide |        206 |        206 |       0 |    0 |  207 |      0 |      0 |          0 |
|               (grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158)                  |                    bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart1_4096_8_Pipeline_lz4_divide |        160 |        160 |       0 |    0 |  205 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                  |                      bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_13 |         46 |         46 |       0 |    0 |    2 |      0 |      0 |          0 |
|           lz4CompressPart2_U0                                                           |                                               bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart2 |        301 |        301 |       0 |    0 |  369 |      0 |      0 |          0 |
|             (lz4CompressPart2_U0)                                                       |                                               bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart2 |          4 |          4 |       0 |    0 |   38 |      0 |      0 |          0 |
|             grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91                            |                         bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress |        297 |        297 |       0 |    0 |  331 |      0 |      0 |          0 |
|               (grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91)                        |                         bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress |        277 |        277 |       0 |    0 |  329 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                  |                      bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_12 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |          0 |
|           start_for_lz4CompressPart2_U0_U                                               |                                  bd_0_hls_inst_0_lz4CompressEngineRun_start_for_lz4CompressPart2_U0 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |          0 |
|         lzBestMatchFilter_6_65536_U0                                                    |                                    bd_0_hls_inst_0_lz4CompressEngineRun_lzBestMatchFilter_6_65536_s |        246 |        246 |       0 |    0 |  448 |      0 |      0 |          0 |
|           (lzBestMatchFilter_6_65536_U0)                                                |                                    bd_0_hls_inst_0_lz4CompressEngineRun_lzBestMatchFilter_6_65536_s |         10 |         10 |       0 |    0 |  179 |      0 |      0 |          0 |
|           grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135              |          bd_0_hls_inst_0_lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter |        236 |        236 |       0 |    0 |  269 |      0 |      0 |          0 |
|             (grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135)          |          bd_0_hls_inst_0_lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter |        116 |        116 |       0 |    0 |  267 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                    |                      bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_11 |        120 |        120 |       0 |    0 |    2 |      0 |      0 |          0 |
|         lzBooster_255_16384_64_U0                                                       |                                       bd_0_hls_inst_0_lz4CompressEngineRun_lzBooster_255_16384_64_s |        251 |        251 |       0 |    0 |  299 |      4 |      0 |          0 |
|           (lzBooster_255_16384_64_U0)                                                   |                                       bd_0_hls_inst_0_lz4CompressEngineRun_lzBooster_255_16384_64_s |         20 |         20 |       0 |    0 |   82 |      0 |      0 |          0 |
|           grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169                         |                     bd_0_hls_inst_0_lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster |        223 |        223 |       0 |    0 |  217 |      0 |      0 |          0 |
|             (grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169)                     |                     bd_0_hls_inst_0_lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster |        177 |        177 |       0 |    0 |  215 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                    |                      bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_10 |         46 |         46 |       0 |    0 |    2 |      0 |      0 |          0 |
|           local_mem_U                                                                   |            bd_0_hls_inst_0_lz4CompressEngineRun_lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W |          8 |          8 |       0 |    0 |    0 |      4 |      0 |          0 |
|         lzCompress_6_4_65536_6_1_1024_64_U0                                             |                             bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s |       2375 |       2375 |       0 |    0 | 1532 |     24 |      0 |          0 |
|           (lzCompress_6_4_65536_6_1_1024_64_U0)                                         |                             bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s |         51 |         51 |       0 |    0 |  173 |      0 |      0 |          0 |
|           dict_1_U                                                                      |       bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W |          0 |          0 |       0 |    0 |    0 |      6 |      0 |          0 |
|           dict_2_U                                                                      |     bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W_4 |          0 |          0 |       0 |    0 |    0 |      6 |      0 |          0 |
|           dict_3_U                                                                      |     bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W_5 |          0 |          0 |       0 |    0 |    0 |      6 |      0 |          0 |
|           dict_U                                                                        |     bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W_6 |          0 |          0 |       0 |    0 |    0 |      6 |      0 |          0 |
|           grp_lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2_fu_158           |       bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2 |         15 |         15 |       0 |    0 |   45 |      0 |      0 |          0 |
|           grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush_fu_150               |           bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush |         19 |         19 |       0 |    0 |   11 |      0 |      0 |          0 |
|             (grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush_fu_150)           |           bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush |          2 |          2 |       0 |    0 |    9 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                    |                       bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_9 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_fu_174              |          bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress |       2238 |       2238 |       0 |    0 | 1279 |      0 |      0 |          0 |
|             (grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_fu_174)          |          bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress |       2187 |       2187 |       0 |    0 | 1277 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                    |                       bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_8 |         51 |         51 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover_fu_197     | bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover |         25 |         25 |       0 |    0 |   14 |      0 |      0 |          0 |
|             (grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover_fu_197) | bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover |          0 |          0 |       0 |    0 |   12 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                    |                       bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_7 |         25 |         25 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes_fu_208            |        bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes |         27 |         27 |       0 |    0 |   10 |      0 |      0 |          0 |
|             (grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes_fu_208)        |        bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes |          3 |          3 |       0 |    0 |    8 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                    |                         bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init |         24 |         24 |       0 |    0 |    2 |      0 |      0 |          0 |
|         start_for_lz4Compress_4096_8_U0_U                                               |                                bd_0_hls_inst_0_lz4CompressEngineRun_start_for_lz4Compress_4096_8_U0 |          7 |          7 |       0 |    0 |    5 |      0 |      0 |          0 |
|         start_for_lzBestMatchFilter_6_65536_U0_U                                        |                         bd_0_hls_inst_0_lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0 |          4 |          4 |       0 |    0 |    4 |      0 |      0 |          0 |
|         start_for_lzBooster_255_16384_64_U0_U                                           |                            bd_0_hls_inst_0_lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |          0 |
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


