<def f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='92' ll='102'/>
<use f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='104'/>
<size>24</size>
<mbr r='llvm::SwitchCG::CaseBits::Mask' o='0' t='uint64_t'/>
<mbr r='llvm::SwitchCG::CaseBits::BB' o='64' t='llvm::MachineBasicBlock *'/>
<mbr r='llvm::SwitchCG::CaseBits::Bits' o='128' t='unsigned int'/>
<mbr r='llvm::SwitchCG::CaseBits::ExtraProb' o='160' t='llvm::BranchProbability'/>
<fun r='_ZN4llvm8SwitchCG8CaseBitsC1Ev'/>
<fun r='_ZN4llvm8SwitchCG8CaseBitsC1EmPNS_17MachineBasicBlockEjNS_17BranchProbabilityE'/>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='426' c='_ZN4llvm8SwitchCG14SwitchLowering13buildBitTestsERSt6vectorINS0_11CaseClusterESaIS3_EEjjPKNS_10SwitchInstERS3_'/>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='427' c='_ZN4llvm8SwitchCG14SwitchLowering13buildBitTestsERSt6vectorINS0_11CaseClusterESaIS3_EEjjPKNS_10SwitchInstERS3_'/>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='440' c='_ZN4llvm8SwitchCG14SwitchLowering13buildBitTestsERSt6vectorINS0_11CaseClusterESaIS3_EEjjPKNS_10SwitchInstERS3_'/>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='440' c='_ZN4llvm8SwitchCG14SwitchLowering13buildBitTestsERSt6vectorINS0_11CaseClusterESaIS3_EEjjPKNS_10SwitchInstERS3_'/>
<size>24</size>
