
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nm_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401c30 <.init>:
  401c30:	stp	x29, x30, [sp, #-16]!
  401c34:	mov	x29, sp
  401c38:	bl	402210 <ferror@plt+0x60>
  401c3c:	ldp	x29, x30, [sp], #16
  401c40:	ret

Disassembly of section .plt:

0000000000401c50 <memcpy@plt-0x20>:
  401c50:	stp	x16, x30, [sp, #-16]!
  401c54:	adrp	x16, 417000 <ferror@plt+0x14e50>
  401c58:	ldr	x17, [x16, #4088]
  401c5c:	add	x16, x16, #0xff8
  401c60:	br	x17
  401c64:	nop
  401c68:	nop
  401c6c:	nop

0000000000401c70 <memcpy@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401c74:	ldr	x17, [x16]
  401c78:	add	x16, x16, #0x0
  401c7c:	br	x17

0000000000401c80 <memmove@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401c84:	ldr	x17, [x16, #8]
  401c88:	add	x16, x16, #0x8
  401c8c:	br	x17

0000000000401c90 <mkstemps@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401c94:	ldr	x17, [x16, #16]
  401c98:	add	x16, x16, #0x10
  401c9c:	br	x17

0000000000401ca0 <cplus_demangle_name_to_style@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401ca4:	ldr	x17, [x16, #24]
  401ca8:	add	x16, x16, #0x18
  401cac:	br	x17

0000000000401cb0 <strlen@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401cb4:	ldr	x17, [x16, #32]
  401cb8:	add	x16, x16, #0x20
  401cbc:	br	x17

0000000000401cc0 <fputs@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401cc4:	ldr	x17, [x16, #40]
  401cc8:	add	x16, x16, #0x28
  401ccc:	br	x17

0000000000401cd0 <bfd_scan_vma@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401cd4:	ldr	x17, [x16, #48]
  401cd8:	add	x16, x16, #0x30
  401cdc:	br	x17

0000000000401ce0 <exit@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401ce4:	ldr	x17, [x16, #56]
  401ce8:	add	x16, x16, #0x38
  401cec:	br	x17

0000000000401cf0 <bfd_plugin_set_plugin@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401cf4:	ldr	x17, [x16, #64]
  401cf8:	add	x16, x16, #0x40
  401cfc:	br	x17

0000000000401d00 <bfd_arch_list@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401d04:	ldr	x17, [x16, #72]
  401d08:	add	x16, x16, #0x48
  401d0c:	br	x17

0000000000401d10 <bfd_set_default_target@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401d14:	ldr	x17, [x16, #80]
  401d18:	add	x16, x16, #0x50
  401d1c:	br	x17

0000000000401d20 <bfd_is_undefined_symclass@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401d24:	ldr	x17, [x16, #88]
  401d28:	add	x16, x16, #0x58
  401d2c:	br	x17

0000000000401d30 <ftell@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401d34:	ldr	x17, [x16, #96]
  401d38:	add	x16, x16, #0x60
  401d3c:	br	x17

0000000000401d40 <sprintf@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401d44:	ldr	x17, [x16, #104]
  401d48:	add	x16, x16, #0x68
  401d4c:	br	x17

0000000000401d50 <putc@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401d54:	ldr	x17, [x16, #112]
  401d58:	add	x16, x16, #0x70
  401d5c:	br	x17

0000000000401d60 <fputc@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401d64:	ldr	x17, [x16, #120]
  401d68:	add	x16, x16, #0x78
  401d6c:	br	x17

0000000000401d70 <cplus_demangle_set_style@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401d74:	ldr	x17, [x16, #128]
  401d78:	add	x16, x16, #0x80
  401d7c:	br	x17

0000000000401d80 <qsort@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401d84:	ldr	x17, [x16, #136]
  401d88:	add	x16, x16, #0x88
  401d8c:	br	x17

0000000000401d90 <ctime@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401d94:	ldr	x17, [x16, #144]
  401d98:	add	x16, x16, #0x90
  401d9c:	br	x17

0000000000401da0 <asprintf@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401da4:	ldr	x17, [x16, #152]
  401da8:	add	x16, x16, #0x98
  401dac:	br	x17

0000000000401db0 <bfd_openr@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401db4:	ldr	x17, [x16, #160]
  401db8:	add	x16, x16, #0xa0
  401dbc:	br	x17

0000000000401dc0 <fclose@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401dc4:	ldr	x17, [x16, #168]
  401dc8:	add	x16, x16, #0xa8
  401dcc:	br	x17

0000000000401dd0 <fopen@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401dd4:	ldr	x17, [x16, #176]
  401dd8:	add	x16, x16, #0xb0
  401ddc:	br	x17

0000000000401de0 <xrealloc@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401de4:	ldr	x17, [x16, #184]
  401de8:	add	x16, x16, #0xb8
  401dec:	br	x17

0000000000401df0 <concat@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401df4:	ldr	x17, [x16, #192]
  401df8:	add	x16, x16, #0xc0
  401dfc:	br	x17

0000000000401e00 <bindtextdomain@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401e04:	ldr	x17, [x16, #200]
  401e08:	add	x16, x16, #0xc8
  401e0c:	br	x17

0000000000401e10 <bfd_target_list@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401e14:	ldr	x17, [x16, #208]
  401e18:	add	x16, x16, #0xd0
  401e1c:	br	x17

0000000000401e20 <__libc_start_main@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401e24:	ldr	x17, [x16, #216]
  401e28:	add	x16, x16, #0xd8
  401e2c:	br	x17

0000000000401e30 <bfd_get_error@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401e34:	ldr	x17, [x16, #224]
  401e38:	add	x16, x16, #0xe0
  401e3c:	br	x17

0000000000401e40 <memset@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401e44:	ldr	x17, [x16, #232]
  401e48:	add	x16, x16, #0xe8
  401e4c:	br	x17

0000000000401e50 <xmalloc@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401e54:	ldr	x17, [x16, #240]
  401e58:	add	x16, x16, #0xf0
  401e5c:	br	x17

0000000000401e60 <xmalloc_set_program_name@plt>:
  401e60:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401e64:	ldr	x17, [x16, #248]
  401e68:	add	x16, x16, #0xf8
  401e6c:	br	x17

0000000000401e70 <xstrdup@plt>:
  401e70:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401e74:	ldr	x17, [x16, #256]
  401e78:	add	x16, x16, #0x100
  401e7c:	br	x17

0000000000401e80 <bfd_get_arch_size@plt>:
  401e80:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401e84:	ldr	x17, [x16, #264]
  401e88:	add	x16, x16, #0x108
  401e8c:	br	x17

0000000000401e90 <bfd_init@plt>:
  401e90:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401e94:	ldr	x17, [x16, #272]
  401e98:	add	x16, x16, #0x110
  401e9c:	br	x17

0000000000401ea0 <strerror@plt>:
  401ea0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401ea4:	ldr	x17, [x16, #280]
  401ea8:	add	x16, x16, #0x118
  401eac:	br	x17

0000000000401eb0 <close@plt>:
  401eb0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401eb4:	ldr	x17, [x16, #288]
  401eb8:	add	x16, x16, #0x120
  401ebc:	br	x17

0000000000401ec0 <strrchr@plt>:
  401ec0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401ec4:	ldr	x17, [x16, #296]
  401ec8:	add	x16, x16, #0x128
  401ecc:	br	x17

0000000000401ed0 <__gmon_start__@plt>:
  401ed0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401ed4:	ldr	x17, [x16, #304]
  401ed8:	add	x16, x16, #0x130
  401edc:	br	x17

0000000000401ee0 <bfd_set_format@plt>:
  401ee0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401ee4:	ldr	x17, [x16, #312]
  401ee8:	add	x16, x16, #0x138
  401eec:	br	x17

0000000000401ef0 <mkdtemp@plt>:
  401ef0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401ef4:	ldr	x17, [x16, #320]
  401ef8:	add	x16, x16, #0x140
  401efc:	br	x17

0000000000401f00 <fseek@plt>:
  401f00:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401f04:	ldr	x17, [x16, #328]
  401f08:	add	x16, x16, #0x148
  401f0c:	br	x17

0000000000401f10 <abort@plt>:
  401f10:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401f14:	ldr	x17, [x16, #336]
  401f18:	add	x16, x16, #0x150
  401f1c:	br	x17

0000000000401f20 <access@plt>:
  401f20:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401f24:	ldr	x17, [x16, #344]
  401f28:	add	x16, x16, #0x158
  401f2c:	br	x17

0000000000401f30 <bfd_close_all_done@plt>:
  401f30:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401f34:	ldr	x17, [x16, #352]
  401f38:	add	x16, x16, #0x160
  401f3c:	br	x17

0000000000401f40 <bfd_plugin_set_program_name@plt>:
  401f40:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401f44:	ldr	x17, [x16, #360]
  401f48:	add	x16, x16, #0x168
  401f4c:	br	x17

0000000000401f50 <fread_unlocked@plt>:
  401f50:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401f54:	ldr	x17, [x16, #368]
  401f58:	add	x16, x16, #0x170
  401f5c:	br	x17

0000000000401f60 <textdomain@plt>:
  401f60:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401f64:	ldr	x17, [x16, #376]
  401f68:	add	x16, x16, #0x178
  401f6c:	br	x17

0000000000401f70 <getopt_long@plt>:
  401f70:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401f74:	ldr	x17, [x16, #384]
  401f78:	add	x16, x16, #0x180
  401f7c:	br	x17

0000000000401f80 <strcmp@plt>:
  401f80:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401f84:	ldr	x17, [x16, #392]
  401f88:	add	x16, x16, #0x188
  401f8c:	br	x17

0000000000401f90 <bfd_printable_arch_mach@plt>:
  401f90:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401f94:	ldr	x17, [x16, #400]
  401f98:	add	x16, x16, #0x190
  401f9c:	br	x17

0000000000401fa0 <strtol@plt>:
  401fa0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401fa4:	ldr	x17, [x16, #408]
  401fa8:	add	x16, x16, #0x198
  401fac:	br	x17

0000000000401fb0 <bfd_iterate_over_targets@plt>:
  401fb0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401fb4:	ldr	x17, [x16, #416]
  401fb8:	add	x16, x16, #0x1a0
  401fbc:	br	x17

0000000000401fc0 <free@plt>:
  401fc0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401fc4:	ldr	x17, [x16, #424]
  401fc8:	add	x16, x16, #0x1a8
  401fcc:	br	x17

0000000000401fd0 <bfd_openw@plt>:
  401fd0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401fd4:	ldr	x17, [x16, #432]
  401fd8:	add	x16, x16, #0x1b0
  401fdc:	br	x17

0000000000401fe0 <fwrite@plt>:
  401fe0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401fe4:	ldr	x17, [x16, #440]
  401fe8:	add	x16, x16, #0x1b8
  401fec:	br	x17

0000000000401ff0 <bfd_set_error_program_name@plt>:
  401ff0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  401ff4:	ldr	x17, [x16, #448]
  401ff8:	add	x16, x16, #0x1c0
  401ffc:	br	x17

0000000000402000 <bfd_demangle@plt>:
  402000:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402004:	ldr	x17, [x16, #456]
  402008:	add	x16, x16, #0x1c8
  40200c:	br	x17

0000000000402010 <fflush@plt>:
  402010:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402014:	ldr	x17, [x16, #464]
  402018:	add	x16, x16, #0x1d0
  40201c:	br	x17

0000000000402020 <strcpy@plt>:
  402020:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402024:	ldr	x17, [x16, #472]
  402028:	add	x16, x16, #0x1d8
  40202c:	br	x17

0000000000402030 <xstrerror@plt>:
  402030:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402034:	ldr	x17, [x16, #480]
  402038:	add	x16, x16, #0x1e0
  40203c:	br	x17

0000000000402040 <mkstemp@plt>:
  402040:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402044:	ldr	x17, [x16, #488]
  402048:	add	x16, x16, #0x1e8
  40204c:	br	x17

0000000000402050 <xexit@plt>:
  402050:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402054:	ldr	x17, [x16, #496]
  402058:	add	x16, x16, #0x1f0
  40205c:	br	x17

0000000000402060 <bfd_close@plt>:
  402060:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402064:	ldr	x17, [x16, #504]
  402068:	add	x16, x16, #0x1f8
  40206c:	br	x17

0000000000402070 <bfd_check_format_matches@plt>:
  402070:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402074:	ldr	x17, [x16, #512]
  402078:	add	x16, x16, #0x200
  40207c:	br	x17

0000000000402080 <strstr@plt>:
  402080:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402084:	ldr	x17, [x16, #520]
  402088:	add	x16, x16, #0x208
  40208c:	br	x17

0000000000402090 <bfd_errmsg@plt>:
  402090:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402094:	ldr	x17, [x16, #528]
  402098:	add	x16, x16, #0x210
  40209c:	br	x17

00000000004020a0 <bfd_canonicalize_reloc@plt>:
  4020a0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  4020a4:	ldr	x17, [x16, #536]
  4020a8:	add	x16, x16, #0x218
  4020ac:	br	x17

00000000004020b0 <dcgettext@plt>:
  4020b0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  4020b4:	ldr	x17, [x16, #544]
  4020b8:	add	x16, x16, #0x220
  4020bc:	br	x17

00000000004020c0 <strcoll@plt>:
  4020c0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  4020c4:	ldr	x17, [x16, #552]
  4020c8:	add	x16, x16, #0x228
  4020cc:	br	x17

00000000004020d0 <bfd_check_format@plt>:
  4020d0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  4020d4:	ldr	x17, [x16, #560]
  4020d8:	add	x16, x16, #0x230
  4020dc:	br	x17

00000000004020e0 <bfd_openr_next_archived_file@plt>:
  4020e0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  4020e4:	ldr	x17, [x16, #568]
  4020e8:	add	x16, x16, #0x238
  4020ec:	br	x17

00000000004020f0 <bfd_get_reloc_upper_bound@plt>:
  4020f0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  4020f4:	ldr	x17, [x16, #576]
  4020f8:	add	x16, x16, #0x240
  4020fc:	br	x17

0000000000402100 <vfprintf@plt>:
  402100:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402104:	ldr	x17, [x16, #584]
  402108:	add	x16, x16, #0x248
  40210c:	br	x17

0000000000402110 <printf@plt>:
  402110:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402114:	ldr	x17, [x16, #592]
  402118:	add	x16, x16, #0x250
  40211c:	br	x17

0000000000402120 <bfd_map_over_sections@plt>:
  402120:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402124:	ldr	x17, [x16, #600]
  402128:	add	x16, x16, #0x258
  40212c:	br	x17

0000000000402130 <__assert_fail@plt>:
  402130:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402134:	ldr	x17, [x16, #608]
  402138:	add	x16, x16, #0x260
  40213c:	br	x17

0000000000402140 <__errno_location@plt>:
  402140:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402144:	ldr	x17, [x16, #616]
  402148:	add	x16, x16, #0x268
  40214c:	br	x17

0000000000402150 <getenv@plt>:
  402150:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402154:	ldr	x17, [x16, #624]
  402158:	add	x16, x16, #0x270
  40215c:	br	x17

0000000000402160 <__xstat@plt>:
  402160:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402164:	ldr	x17, [x16, #632]
  402168:	add	x16, x16, #0x278
  40216c:	br	x17

0000000000402170 <unlink@plt>:
  402170:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402174:	ldr	x17, [x16, #640]
  402178:	add	x16, x16, #0x280
  40217c:	br	x17

0000000000402180 <fprintf@plt>:
  402180:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402184:	ldr	x17, [x16, #648]
  402188:	add	x16, x16, #0x288
  40218c:	br	x17

0000000000402190 <bfd_get_next_mapent@plt>:
  402190:	adrp	x16, 418000 <ferror@plt+0x15e50>
  402194:	ldr	x17, [x16, #656]
  402198:	add	x16, x16, #0x290
  40219c:	br	x17

00000000004021a0 <setlocale@plt>:
  4021a0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  4021a4:	ldr	x17, [x16, #664]
  4021a8:	add	x16, x16, #0x298
  4021ac:	br	x17

00000000004021b0 <ferror@plt>:
  4021b0:	adrp	x16, 418000 <ferror@plt+0x15e50>
  4021b4:	ldr	x17, [x16, #672]
  4021b8:	add	x16, x16, #0x2a0
  4021bc:	br	x17

Disassembly of section .text:

00000000004021c0 <.text>:
  4021c0:	mov	x29, #0x0                   	// #0
  4021c4:	mov	x30, #0x0                   	// #0
  4021c8:	mov	x5, x0
  4021cc:	ldr	x1, [sp]
  4021d0:	add	x2, sp, #0x8
  4021d4:	mov	x6, sp
  4021d8:	movz	x0, #0x0, lsl #48
  4021dc:	movk	x0, #0x0, lsl #32
  4021e0:	movk	x0, #0x40, lsl #16
  4021e4:	movk	x0, #0x22cc
  4021e8:	movz	x3, #0x0, lsl #48
  4021ec:	movk	x3, #0x0, lsl #32
  4021f0:	movk	x3, #0x40, lsl #16
  4021f4:	movk	x3, #0x6440
  4021f8:	movz	x4, #0x0, lsl #48
  4021fc:	movk	x4, #0x0, lsl #32
  402200:	movk	x4, #0x40, lsl #16
  402204:	movk	x4, #0x64c0
  402208:	bl	401e20 <__libc_start_main@plt>
  40220c:	bl	401f10 <abort@plt>
  402210:	adrp	x0, 417000 <ferror@plt+0x14e50>
  402214:	ldr	x0, [x0, #4064]
  402218:	cbz	x0, 402220 <ferror@plt+0x70>
  40221c:	b	401ed0 <__gmon_start__@plt>
  402220:	ret
  402224:	nop
  402228:	adrp	x0, 418000 <ferror@plt+0x15e50>
  40222c:	add	x0, x0, #0x738
  402230:	adrp	x1, 418000 <ferror@plt+0x15e50>
  402234:	add	x1, x1, #0x738
  402238:	cmp	x1, x0
  40223c:	b.eq	402254 <ferror@plt+0xa4>  // b.none
  402240:	adrp	x1, 406000 <ferror@plt+0x3e50>
  402244:	ldr	x1, [x1, #1256]
  402248:	cbz	x1, 402254 <ferror@plt+0xa4>
  40224c:	mov	x16, x1
  402250:	br	x16
  402254:	ret
  402258:	adrp	x0, 418000 <ferror@plt+0x15e50>
  40225c:	add	x0, x0, #0x738
  402260:	adrp	x1, 418000 <ferror@plt+0x15e50>
  402264:	add	x1, x1, #0x738
  402268:	sub	x1, x1, x0
  40226c:	lsr	x2, x1, #63
  402270:	add	x1, x2, x1, asr #3
  402274:	cmp	xzr, x1, asr #1
  402278:	asr	x1, x1, #1
  40227c:	b.eq	402294 <ferror@plt+0xe4>  // b.none
  402280:	adrp	x2, 406000 <ferror@plt+0x3e50>
  402284:	ldr	x2, [x2, #1264]
  402288:	cbz	x2, 402294 <ferror@plt+0xe4>
  40228c:	mov	x16, x2
  402290:	br	x16
  402294:	ret
  402298:	stp	x29, x30, [sp, #-32]!
  40229c:	mov	x29, sp
  4022a0:	str	x19, [sp, #16]
  4022a4:	adrp	x19, 418000 <ferror@plt+0x15e50>
  4022a8:	ldrb	w0, [x19, #3000]
  4022ac:	cbnz	w0, 4022bc <ferror@plt+0x10c>
  4022b0:	bl	402228 <ferror@plt+0x78>
  4022b4:	mov	w0, #0x1                   	// #1
  4022b8:	strb	w0, [x19, #3000]
  4022bc:	ldr	x19, [sp, #16]
  4022c0:	ldp	x29, x30, [sp], #32
  4022c4:	ret
  4022c8:	b	402258 <ferror@plt+0xa8>
  4022cc:	sub	sp, sp, #0x40
  4022d0:	stp	x20, x19, [sp, #48]
  4022d4:	adrp	x20, 406000 <ferror@plt+0x3e50>
  4022d8:	stp	x29, x30, [sp, #16]
  4022dc:	add	x29, sp, #0x10
  4022e0:	add	x20, x20, #0x9fc
  4022e4:	mov	x19, x1
  4022e8:	stur	w0, [x29, #-4]
  4022ec:	str	x1, [sp]
  4022f0:	mov	w0, #0x5                   	// #5
  4022f4:	mov	x1, x20
  4022f8:	stp	x22, x21, [sp, #32]
  4022fc:	bl	4021a0 <setlocale@plt>
  402300:	mov	w0, wzr
  402304:	mov	x1, x20
  402308:	bl	4021a0 <setlocale@plt>
  40230c:	mov	w0, #0x3                   	// #3
  402310:	mov	x1, x20
  402314:	bl	4021a0 <setlocale@plt>
  402318:	adrp	x20, 406000 <ferror@plt+0x3e50>
  40231c:	add	x20, x20, #0x650
  402320:	adrp	x1, 406000 <ferror@plt+0x3e50>
  402324:	add	x1, x1, #0x659
  402328:	mov	x0, x20
  40232c:	bl	401e00 <bindtextdomain@plt>
  402330:	mov	x0, x20
  402334:	bl	401f60 <textdomain@plt>
  402338:	ldr	x0, [x19]
  40233c:	adrp	x19, 418000 <ferror@plt+0x15e50>
  402340:	str	x0, [x19, #3240]
  402344:	bl	401e60 <xmalloc_set_program_name@plt>
  402348:	ldr	x0, [x19, #3240]
  40234c:	bl	401ff0 <bfd_set_error_program_name@plt>
  402350:	ldr	x0, [x19, #3240]
  402354:	bl	401f40 <bfd_plugin_set_program_name@plt>
  402358:	sub	x0, x29, #0x4
  40235c:	mov	x1, sp
  402360:	bl	405ea8 <ferror@plt+0x3cf8>
  402364:	bl	401e90 <bfd_init@plt>
  402368:	cmp	w0, #0x118
  40236c:	b.ne	402788 <ferror@plt+0x5d8>  // b.any
  402370:	bl	404e84 <ferror@plt+0x2cd4>
  402374:	adrp	x19, 406000 <ferror@plt+0x3e50>
  402378:	adrp	x20, 418000 <ferror@plt+0x15e50>
  40237c:	adrp	x21, 406000 <ferror@plt+0x3e50>
  402380:	add	x19, x19, #0x68c
  402384:	add	x20, x20, #0x2c0
  402388:	add	x21, x21, #0x4f8
  40238c:	adrp	x22, 418000 <ferror@plt+0x15e50>
  402390:	b	4023a0 <ferror@plt+0x1f0>
  402394:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402398:	mov	w9, #0x1                   	// #1
  40239c:	strb	w9, [x8, #3012]
  4023a0:	ldur	w0, [x29, #-4]
  4023a4:	ldr	x1, [sp]
  4023a8:	mov	x2, x19
  4023ac:	mov	x3, x20
  4023b0:	mov	x4, xzr
  4023b4:	bl	401f70 <getopt_long@plt>
  4023b8:	add	w8, w0, #0x1
  4023bc:	cmp	w8, #0xcd
  4023c0:	b.hi	402708 <ferror@plt+0x558>  // b.pmore
  4023c4:	adr	x9, 402394 <ferror@plt+0x1e4>
  4023c8:	ldrb	w10, [x21, x8]
  4023cc:	add	x9, x9, x10, lsl #2
  4023d0:	br	x9
  4023d4:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4023d8:	adrp	x9, 418000 <ferror@plt+0x15e50>
  4023dc:	mov	w10, #0x1                   	// #1
  4023e0:	adrp	x11, 418000 <ferror@plt+0x15e50>
  4023e4:	strb	wzr, [x8, #3032]
  4023e8:	strb	w10, [x9, #3036]
  4023ec:	strb	wzr, [x11, #3040]
  4023f0:	b	4023a0 <ferror@plt+0x1f0>
  4023f4:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4023f8:	ldr	w9, [x8, #1696]
  4023fc:	orr	w9, w9, #0x40000
  402400:	str	w9, [x8, #1696]
  402404:	b	4023a0 <ferror@plt+0x1f0>
  402408:	adrp	x8, 418000 <ferror@plt+0x15e50>
  40240c:	ldr	w9, [x8, #1696]
  402410:	and	w9, w9, #0xfffbffff
  402414:	str	w9, [x8, #1696]
  402418:	b	4023a0 <ferror@plt+0x1f0>
  40241c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402420:	mov	w9, #0x1                   	// #1
  402424:	str	w9, [x8, #3044]
  402428:	b	4023a0 <ferror@plt+0x1f0>
  40242c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402430:	mov	w9, #0x1                   	// #1
  402434:	str	w9, [x8, #3056]
  402438:	b	4023a0 <ferror@plt+0x1f0>
  40243c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402440:	ldr	x8, [x8, #1856]
  402444:	adrp	x9, 418000 <ferror@plt+0x15e50>
  402448:	str	x8, [x9, #3064]
  40244c:	b	4023a0 <ferror@plt+0x1f0>
  402450:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402454:	mov	w9, #0x1                   	// #1
  402458:	str	w9, [x8, #3048]
  40245c:	b	4023a0 <ferror@plt+0x1f0>
  402460:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402464:	ldr	x0, [x8, #1856]
  402468:	bl	401cf0 <bfd_plugin_set_plugin@plt>
  40246c:	b	4023a0 <ferror@plt+0x1f0>
  402470:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402474:	ldr	x8, [x8, #1856]
  402478:	ldrb	w9, [x8]
  40247c:	sub	w9, w9, #0x42
  402480:	cmp	w9, #0x31
  402484:	b.hi	402768 <ferror@plt+0x5b8>  // b.pmore
  402488:	mov	w10, #0x1                   	// #1
  40248c:	lsl	x10, x10, x9
  402490:	tst	x10, #0x100000001
  402494:	b.ne	4025f8 <ferror@plt+0x448>  // b.any
  402498:	mov	w10, #0x1                   	// #1
  40249c:	lsl	x10, x10, x9
  4024a0:	tst	x10, #0x400000004000
  4024a4:	b.eq	402600 <ferror@plt+0x450>  // b.none
  4024a8:	mov	w8, #0x2                   	// #2
  4024ac:	b	402614 <ferror@plt+0x464>
  4024b0:	adrp	x9, 418000 <ferror@plt+0x15e50>
  4024b4:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4024b8:	add	x9, x9, #0x6a8
  4024bc:	adrp	x10, 418000 <ferror@plt+0x15e50>
  4024c0:	str	x9, [x8, #1824]
  4024c4:	str	wzr, [x10, #3092]
  4024c8:	b	4023a0 <ferror@plt+0x1f0>
  4024cc:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4024d0:	ldr	x9, [x8, #1856]
  4024d4:	ldrb	w8, [x9]
  4024d8:	cmp	w8, #0x78
  4024dc:	b.eq	402640 <ferror@plt+0x490>  // b.none
  4024e0:	cmp	w8, #0x6f
  4024e4:	b.eq	402638 <ferror@plt+0x488>  // b.none
  4024e8:	cmp	w8, #0x64
  4024ec:	b.ne	402728 <ferror@plt+0x578>  // b.any
  4024f0:	mov	w9, #0xa                   	// #10
  4024f4:	b	402644 <ferror@plt+0x494>
  4024f8:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4024fc:	mov	w9, #0x1                   	// #1
  402500:	adrp	x10, 418000 <ferror@plt+0x15e50>
  402504:	adrp	x11, 418000 <ferror@plt+0x15e50>
  402508:	strb	w9, [x8, #3032]
  40250c:	strb	wzr, [x10, #3036]
  402510:	strb	wzr, [x11, #3040]
  402514:	b	4023a0 <ferror@plt+0x1f0>
  402518:	adrp	x8, 418000 <ferror@plt+0x15e50>
  40251c:	mov	w9, #0x1                   	// #1
  402520:	strb	w9, [x8, #3052]
  402524:	b	4023a0 <ferror@plt+0x1f0>
  402528:	adrp	x8, 418000 <ferror@plt+0x15e50>
  40252c:	adrp	x9, 418000 <ferror@plt+0x15e50>
  402530:	adrp	x10, 418000 <ferror@plt+0x15e50>
  402534:	mov	w11, #0x1                   	// #1
  402538:	strb	wzr, [x8, #3032]
  40253c:	strb	wzr, [x9, #3036]
  402540:	strb	w11, [x10, #3040]
  402544:	b	4023a0 <ferror@plt+0x1f0>
  402548:	adrp	x8, 418000 <ferror@plt+0x15e50>
  40254c:	mov	w9, #0x1                   	// #1
  402550:	str	w9, [x8, #3020]
  402554:	b	4023a0 <ferror@plt+0x1f0>
  402558:	ldr	x0, [x22, #1856]
  40255c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402560:	mov	w9, #0x1                   	// #1
  402564:	str	w9, [x8, #3016]
  402568:	cbz	x0, 4023a0 <ferror@plt+0x1f0>
  40256c:	bl	401ca0 <cplus_demangle_name_to_style@plt>
  402570:	cbz	w0, 402740 <ferror@plt+0x590>
  402574:	bl	401d70 <cplus_demangle_set_style@plt>
  402578:	b	4023a0 <ferror@plt+0x1f0>
  40257c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402580:	mov	w9, #0x1                   	// #1
  402584:	str	w9, [x8, #3024]
  402588:	b	4023a0 <ferror@plt+0x1f0>
  40258c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402590:	mov	w9, #0x1                   	// #1
  402594:	str	w9, [x8, #3008]
  402598:	b	4023a0 <ferror@plt+0x1f0>
  40259c:	adrp	x9, 418000 <ferror@plt+0x15e50>
  4025a0:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4025a4:	add	x9, x9, #0x6f8
  4025a8:	adrp	x10, 418000 <ferror@plt+0x15e50>
  4025ac:	mov	w11, #0x2                   	// #2
  4025b0:	str	x9, [x8, #1824]
  4025b4:	str	w11, [x10, #3092]
  4025b8:	b	4023a0 <ferror@plt+0x1f0>
  4025bc:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4025c0:	mov	w9, #0x1                   	// #1
  4025c4:	str	w9, [x8, #3060]
  4025c8:	b	4023a0 <ferror@plt+0x1f0>
  4025cc:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4025d0:	ldr	x0, [x8, #1856]
  4025d4:	adrp	x1, 406000 <ferror@plt+0x3e50>
  4025d8:	add	x1, x1, #0x6c6
  4025dc:	bl	401f80 <strcmp@plt>
  4025e0:	cbz	w0, 4023a0 <ferror@plt+0x1f0>
  4025e4:	b	40275c <ferror@plt+0x5ac>
  4025e8:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4025ec:	mov	w9, #0x1                   	// #1
  4025f0:	strb	w9, [x8, #3028]
  4025f4:	b	4023a0 <ferror@plt+0x1f0>
  4025f8:	mov	w8, wzr
  4025fc:	b	402614 <ferror@plt+0x464>
  402600:	mov	w10, #0x1                   	// #1
  402604:	lsl	x9, x10, x9
  402608:	tst	x9, #0x2000000020000
  40260c:	b.eq	402768 <ferror@plt+0x5b8>  // b.none
  402610:	mov	w8, #0x1                   	// #1
  402614:	adrp	x9, 418000 <ferror@plt+0x15e50>
  402618:	add	x9, x9, #0x6a8
  40261c:	mov	w10, #0x28                  	// #40
  402620:	adrp	x11, 418000 <ferror@plt+0x15e50>
  402624:	adrp	x12, 418000 <ferror@plt+0x15e50>
  402628:	umaddl	x9, w8, w10, x9
  40262c:	str	x9, [x11, #1824]
  402630:	str	w8, [x12, #3092]
  402634:	b	4023a0 <ferror@plt+0x1f0>
  402638:	mov	w9, #0x8                   	// #8
  40263c:	b	402644 <ferror@plt+0x494>
  402640:	mov	w9, #0x10                  	// #16
  402644:	adrp	x10, 418000 <ferror@plt+0x15e50>
  402648:	adrp	x11, 418000 <ferror@plt+0x15e50>
  40264c:	adrp	x12, 418000 <ferror@plt+0x15e50>
  402650:	str	w9, [x10, #1844]
  402654:	strb	w8, [x11, #1840]
  402658:	strb	w8, [x12, #1835]
  40265c:	b	4023a0 <ferror@plt+0x1f0>
  402660:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402664:	ldr	w8, [x8, #3060]
  402668:	cbz	w8, 402678 <ferror@plt+0x4c8>
  40266c:	adrp	x0, 406000 <ferror@plt+0x3e50>
  402670:	add	x0, x0, #0x6e7
  402674:	bl	405994 <ferror@plt+0x37e4>
  402678:	adrp	x8, 418000 <ferror@plt+0x15e50>
  40267c:	ldrb	w8, [x8, #3040]
  402680:	cmp	w8, #0x1
  402684:	b.ne	4026cc <ferror@plt+0x51c>  // b.any
  402688:	adrp	x8, 418000 <ferror@plt+0x15e50>
  40268c:	ldr	w8, [x8, #3056]
  402690:	cbz	w8, 4026cc <ferror@plt+0x51c>
  402694:	adrp	x1, 406000 <ferror@plt+0x3e50>
  402698:	add	x1, x1, #0x6ea
  40269c:	mov	w2, #0x5                   	// #5
  4026a0:	mov	x0, xzr
  4026a4:	bl	4020b0 <dcgettext@plt>
  4026a8:	bl	404dc0 <ferror@plt+0x2c10>
  4026ac:	adrp	x1, 406000 <ferror@plt+0x3e50>
  4026b0:	add	x1, x1, #0x726
  4026b4:	mov	w2, #0x5                   	// #5
  4026b8:	mov	x0, xzr
  4026bc:	bl	4020b0 <dcgettext@plt>
  4026c0:	bl	404dc0 <ferror@plt+0x2c10>
  4026c4:	mov	w0, wzr
  4026c8:	b	4026f4 <ferror@plt+0x544>
  4026cc:	adrp	x20, 418000 <ferror@plt+0x15e50>
  4026d0:	ldr	w8, [x20, #1864]
  4026d4:	ldur	w9, [x29, #-4]
  4026d8:	subs	w10, w9, w8
  4026dc:	b.ne	4027a0 <ferror@plt+0x5f0>  // b.any
  4026e0:	adrp	x0, 406000 <ferror@plt+0x3e50>
  4026e4:	add	x0, x0, #0x764
  4026e8:	bl	4028fc <ferror@plt+0x74c>
  4026ec:	cmp	w0, #0x0
  4026f0:	cset	w0, eq  // eq = none
  4026f4:	ldp	x20, x19, [sp, #48]
  4026f8:	ldp	x22, x21, [sp, #32]
  4026fc:	ldp	x29, x30, [sp, #16]
  402700:	add	sp, sp, #0x40
  402704:	ret
  402708:	adrp	x8, 418000 <ferror@plt+0x15e50>
  40270c:	ldr	x0, [x8, #1848]
  402710:	mov	w1, #0x1                   	// #1
  402714:	bl	4027fc <ferror@plt+0x64c>
  402718:	adrp	x8, 418000 <ferror@plt+0x15e50>
  40271c:	ldr	x0, [x8, #1872]
  402720:	mov	w1, wzr
  402724:	bl	4027fc <ferror@plt+0x64c>
  402728:	adrp	x1, 407000 <ferror@plt+0x4e50>
  40272c:	add	x1, x1, #0x44a
  402730:	mov	w2, #0x5                   	// #5
  402734:	mov	x0, xzr
  402738:	mov	x19, x9
  40273c:	b	40277c <ferror@plt+0x5cc>
  402740:	adrp	x1, 406000 <ferror@plt+0x3e50>
  402744:	add	x1, x1, #0x6a8
  402748:	mov	w2, #0x5                   	// #5
  40274c:	mov	x0, xzr
  402750:	bl	4020b0 <dcgettext@plt>
  402754:	ldr	x1, [x22, #1856]
  402758:	bl	404d54 <ferror@plt+0x2ba4>
  40275c:	adrp	x1, 406000 <ferror@plt+0x3e50>
  402760:	add	x1, x1, #0x6cc
  402764:	b	402790 <ferror@plt+0x5e0>
  402768:	adrp	x1, 406000 <ferror@plt+0x3e50>
  40276c:	add	x1, x1, #0x884
  402770:	mov	w2, #0x5                   	// #5
  402774:	mov	x0, xzr
  402778:	mov	x19, x8
  40277c:	bl	4020b0 <dcgettext@plt>
  402780:	mov	x1, x19
  402784:	bl	404d54 <ferror@plt+0x2ba4>
  402788:	adrp	x1, 406000 <ferror@plt+0x3e50>
  40278c:	add	x1, x1, #0x66b
  402790:	mov	w2, #0x5                   	// #5
  402794:	mov	x0, xzr
  402798:	bl	4020b0 <dcgettext@plt>
  40279c:	bl	404d54 <ferror@plt+0x2ba4>
  4027a0:	cmp	w10, #0x2
  4027a4:	b.lt	4027b4 <ferror@plt+0x604>  // b.tstop
  4027a8:	adrp	x10, 418000 <ferror@plt+0x15e50>
  4027ac:	mov	w11, #0x1                   	// #1
  4027b0:	strb	w11, [x10, #3072]
  4027b4:	cmp	w9, w8
  4027b8:	b.le	4027f4 <ferror@plt+0x644>
  4027bc:	mov	w19, wzr
  4027c0:	ldr	x9, [sp]
  4027c4:	add	w10, w8, #0x1
  4027c8:	str	w10, [x20, #1864]
  4027cc:	ldr	x0, [x9, w8, sxtw #3]
  4027d0:	bl	4028fc <ferror@plt+0x74c>
  4027d4:	ldr	w8, [x20, #1864]
  4027d8:	ldur	w9, [x29, #-4]
  4027dc:	cmp	w0, #0x0
  4027e0:	cinc	w19, w19, eq  // eq = none
  4027e4:	cmp	w8, w9
  4027e8:	b.lt	4027c0 <ferror@plt+0x610>  // b.tstop
  4027ec:	mov	w0, w19
  4027f0:	bl	401ce0 <exit@plt>
  4027f4:	mov	w0, wzr
  4027f8:	bl	401ce0 <exit@plt>
  4027fc:	stp	x29, x30, [sp, #-48]!
  402800:	stp	x20, x19, [sp, #32]
  402804:	mov	w19, w1
  402808:	adrp	x1, 406000 <ferror@plt+0x3e50>
  40280c:	mov	x20, x0
  402810:	add	x1, x1, #0xb0f
  402814:	mov	w2, #0x5                   	// #5
  402818:	mov	x0, xzr
  40281c:	str	x21, [sp, #16]
  402820:	mov	x29, sp
  402824:	bl	4020b0 <dcgettext@plt>
  402828:	adrp	x21, 418000 <ferror@plt+0x15e50>
  40282c:	ldr	x2, [x21, #3240]
  402830:	mov	x1, x0
  402834:	mov	x0, x20
  402838:	bl	402180 <fprintf@plt>
  40283c:	adrp	x1, 406000 <ferror@plt+0x3e50>
  402840:	add	x1, x1, #0xb30
  402844:	mov	w2, #0x5                   	// #5
  402848:	mov	x0, xzr
  40284c:	bl	4020b0 <dcgettext@plt>
  402850:	mov	x1, x0
  402854:	mov	x0, x20
  402858:	bl	402180 <fprintf@plt>
  40285c:	adrp	x1, 406000 <ferror@plt+0x3e50>
  402860:	add	x1, x1, #0xb60
  402864:	mov	w2, #0x5                   	// #5
  402868:	mov	x0, xzr
  40286c:	bl	4020b0 <dcgettext@plt>
  402870:	mov	x1, x0
  402874:	mov	x0, x20
  402878:	bl	402180 <fprintf@plt>
  40287c:	adrp	x1, 407000 <ferror@plt+0x4e50>
  402880:	add	x1, x1, #0xeb
  402884:	mov	w2, #0x5                   	// #5
  402888:	mov	x0, xzr
  40288c:	bl	4020b0 <dcgettext@plt>
  402890:	mov	x1, x0
  402894:	mov	x0, x20
  402898:	bl	402180 <fprintf@plt>
  40289c:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4028a0:	add	x1, x1, #0x11f
  4028a4:	mov	w2, #0x5                   	// #5
  4028a8:	mov	x0, xzr
  4028ac:	bl	4020b0 <dcgettext@plt>
  4028b0:	mov	x1, x0
  4028b4:	mov	x0, x20
  4028b8:	bl	402180 <fprintf@plt>
  4028bc:	ldr	x0, [x21, #3240]
  4028c0:	mov	x1, x20
  4028c4:	bl	404f78 <ferror@plt+0x2dc8>
  4028c8:	cbnz	w19, 4028f4 <ferror@plt+0x744>
  4028cc:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4028d0:	add	x1, x1, #0x410
  4028d4:	mov	w2, #0x5                   	// #5
  4028d8:	mov	x0, xzr
  4028dc:	bl	4020b0 <dcgettext@plt>
  4028e0:	adrp	x2, 407000 <ferror@plt+0x4e50>
  4028e4:	mov	x1, x0
  4028e8:	add	x2, x2, #0x424
  4028ec:	mov	x0, x20
  4028f0:	bl	402180 <fprintf@plt>
  4028f4:	mov	w0, w19
  4028f8:	bl	401ce0 <exit@plt>
  4028fc:	sub	sp, sp, #0x70
  402900:	stp	x29, x30, [sp, #16]
  402904:	stp	x28, x27, [sp, #32]
  402908:	stp	x26, x25, [sp, #48]
  40290c:	stp	x24, x23, [sp, #64]
  402910:	stp	x22, x21, [sp, #80]
  402914:	stp	x20, x19, [sp, #96]
  402918:	add	x29, sp, #0x10
  40291c:	mov	x19, x0
  402920:	bl	405610 <ferror@plt+0x3460>
  402924:	cmp	x0, #0x1
  402928:	b.lt	402aa0 <ferror@plt+0x8f0>  // b.tstop
  40292c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402930:	ldr	x8, [x8, #3064]
  402934:	adrp	x9, 406000 <ferror@plt+0x3e50>
  402938:	add	x9, x9, #0x7e9
  40293c:	mov	x0, x19
  402940:	cmp	x8, #0x0
  402944:	csel	x1, x9, x8, eq  // eq = none
  402948:	bl	401db0 <bfd_openr@plt>
  40294c:	cbz	x0, 402aa8 <ferror@plt+0x8f8>
  402950:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402954:	ldrb	w8, [x8, #3028]
  402958:	mov	x20, x0
  40295c:	cmp	w8, #0x1
  402960:	b.ne	402970 <ferror@plt+0x7c0>  // b.any
  402964:	ldr	w8, [x20, #72]
  402968:	orr	w8, w8, #0x8000
  40296c:	str	w8, [x20, #72]
  402970:	mov	w1, #0x2                   	// #2
  402974:	mov	x0, x20
  402978:	bl	4020d0 <bfd_check_format@plt>
  40297c:	adrp	x23, 418000 <ferror@plt+0x15e50>
  402980:	adrp	x24, 418000 <ferror@plt+0x15e50>
  402984:	cbz	w0, 402b74 <ferror@plt+0x9c4>
  402988:	adrp	x25, 418000 <ferror@plt+0x15e50>
  40298c:	ldr	x8, [x25, #1824]
  402990:	ldr	x0, [x20]
  402994:	ldr	x8, [x8, #8]
  402998:	blr	x8
  40299c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4029a0:	ldr	w8, [x8, #3048]
  4029a4:	cbz	w8, 402ac4 <ferror@plt+0x914>
  4029a8:	add	x2, sp, #0x8
  4029ac:	mov	x1, #0xffffffffffffffff    	// #-1
  4029b0:	mov	x0, x20
  4029b4:	bl	402190 <bfd_get_next_mapent@plt>
  4029b8:	cmn	x0, #0x1
  4029bc:	b.eq	402ab8 <ferror@plt+0x908>  // b.none
  4029c0:	adrp	x23, 407000 <ferror@plt+0x4e50>
  4029c4:	adrp	x24, 407000 <ferror@plt+0x4e50>
  4029c8:	mov	x21, x0
  4029cc:	mov	w28, wzr
  4029d0:	adrp	x22, 418000 <ferror@plt+0x15e50>
  4029d4:	add	x23, x23, #0x571
  4029d8:	add	x24, x24, #0x482
  4029dc:	b	402a14 <ferror@plt+0x864>
  4029e0:	mov	x0, x23
  4029e4:	mov	x1, x26
  4029e8:	bl	402110 <printf@plt>
  4029ec:	ldr	x1, [x25]
  4029f0:	mov	x0, x24
  4029f4:	bl	402110 <printf@plt>
  4029f8:	add	x2, sp, #0x8
  4029fc:	mov	x0, x20
  402a00:	mov	x1, x21
  402a04:	bl	402190 <bfd_get_next_mapent@plt>
  402a08:	mov	x21, x0
  402a0c:	cmn	x0, #0x1
  402a10:	b.eq	402ab8 <ferror@plt+0x908>  // b.none
  402a14:	cbnz	w28, 402a34 <ferror@plt+0x884>
  402a18:	adrp	x1, 407000 <ferror@plt+0x4e50>
  402a1c:	mov	w2, #0x5                   	// #5
  402a20:	mov	x0, xzr
  402a24:	add	x1, x1, #0x45c
  402a28:	bl	4020b0 <dcgettext@plt>
  402a2c:	bl	402110 <printf@plt>
  402a30:	mov	w28, #0x1                   	// #1
  402a34:	ldr	x8, [x20, #8]
  402a38:	mov	x0, x20
  402a3c:	mov	x1, x21
  402a40:	ldr	x8, [x8, #472]
  402a44:	blr	x8
  402a48:	cbz	x0, 402c40 <ferror@plt+0xa90>
  402a4c:	ldr	x8, [sp, #8]
  402a50:	ldr	x26, [x8]
  402a54:	cbz	x26, 4029f8 <ferror@plt+0x848>
  402a58:	ldr	w8, [x22, #3016]
  402a5c:	mov	x25, x0
  402a60:	cbz	w8, 4029e0 <ferror@plt+0x830>
  402a64:	ldrb	w8, [x26]
  402a68:	cbz	w8, 4029e0 <ferror@plt+0x830>
  402a6c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402a70:	ldr	w2, [x8, #1696]
  402a74:	mov	x0, x20
  402a78:	mov	x1, x26
  402a7c:	bl	402000 <bfd_demangle@plt>
  402a80:	cbz	x0, 4029e0 <ferror@plt+0x830>
  402a84:	mov	x27, x0
  402a88:	mov	x0, x23
  402a8c:	mov	x1, x27
  402a90:	bl	402110 <printf@plt>
  402a94:	mov	x0, x27
  402a98:	bl	401fc0 <free@plt>
  402a9c:	b	4029ec <ferror@plt+0x83c>
  402aa0:	mov	w21, wzr
  402aa4:	b	402bf0 <ferror@plt+0xa40>
  402aa8:	mov	x0, x19
  402aac:	bl	4049e0 <ferror@plt+0x2830>
  402ab0:	mov	w21, wzr
  402ab4:	b	402bf0 <ferror@plt+0xa40>
  402ab8:	adrp	x23, 418000 <ferror@plt+0x15e50>
  402abc:	adrp	x24, 418000 <ferror@plt+0x15e50>
  402ac0:	adrp	x25, 418000 <ferror@plt+0x15e50>
  402ac4:	mov	x0, x20
  402ac8:	mov	x1, xzr
  402acc:	bl	4020e0 <bfd_openr_next_archived_file@plt>
  402ad0:	cbz	x0, 402bb4 <ferror@plt+0xa04>
  402ad4:	mov	x22, xzr
  402ad8:	b	402af0 <ferror@plt+0x940>
  402adc:	mov	x0, x20
  402ae0:	mov	x1, x21
  402ae4:	bl	4020e0 <bfd_openr_next_archived_file@plt>
  402ae8:	mov	x22, x21
  402aec:	cbz	x0, 402bb8 <ferror@plt+0xa08>
  402af0:	add	x2, sp, #0x8
  402af4:	mov	w1, #0x1                   	// #1
  402af8:	mov	x21, x0
  402afc:	bl	402070 <bfd_check_format_matches@plt>
  402b00:	cbz	w0, 402b30 <ferror@plt+0x980>
  402b04:	mov	x0, x21
  402b08:	bl	403674 <ferror@plt+0x14c4>
  402b0c:	ldr	x8, [x25, #1824]
  402b10:	ldr	x0, [x20]
  402b14:	ldr	x1, [x21]
  402b18:	ldr	x8, [x8, #16]
  402b1c:	blr	x8
  402b20:	mov	x0, x21
  402b24:	mov	x1, x20
  402b28:	bl	403790 <ferror@plt+0x15e0>
  402b2c:	b	402b54 <ferror@plt+0x9a4>
  402b30:	ldr	x0, [x21]
  402b34:	bl	4049e0 <ferror@plt+0x2830>
  402b38:	bl	401e30 <bfd_get_error@plt>
  402b3c:	cmp	w0, #0xd
  402b40:	b.ne	402b54 <ferror@plt+0x9a4>  // b.any
  402b44:	ldr	x0, [sp, #8]
  402b48:	bl	404ee0 <ferror@plt+0x2d30>
  402b4c:	ldr	x0, [sp, #8]
  402b50:	bl	401fc0 <free@plt>
  402b54:	cbz	x22, 402adc <ferror@plt+0x92c>
  402b58:	mov	x0, x22
  402b5c:	bl	402060 <bfd_close@plt>
  402b60:	cmp	x21, x22
  402b64:	str	xzr, [x23, #3128]
  402b68:	str	xzr, [x24, #3136]
  402b6c:	b.ne	402adc <ferror@plt+0x92c>  // b.any
  402b70:	b	402bd8 <ferror@plt+0xa28>
  402b74:	add	x2, sp, #0x8
  402b78:	mov	w1, #0x1                   	// #1
  402b7c:	mov	x0, x20
  402b80:	bl	402070 <bfd_check_format_matches@plt>
  402b84:	cbz	w0, 402c14 <ferror@plt+0xa64>
  402b88:	mov	x0, x20
  402b8c:	bl	403674 <ferror@plt+0x14c4>
  402b90:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402b94:	ldr	x8, [x8, #1824]
  402b98:	mov	x0, x19
  402b9c:	ldr	x8, [x8]
  402ba0:	blr	x8
  402ba4:	mov	x0, x20
  402ba8:	mov	x1, xzr
  402bac:	bl	403790 <ferror@plt+0x15e0>
  402bb0:	b	402bd8 <ferror@plt+0xa28>
  402bb4:	mov	x21, xzr
  402bb8:	bl	401e30 <bfd_get_error@plt>
  402bbc:	cmp	w0, #0x9
  402bc0:	b.ne	402c54 <ferror@plt+0xaa4>  // b.any
  402bc4:	cbz	x21, 402bd8 <ferror@plt+0xa28>
  402bc8:	mov	x0, x21
  402bcc:	bl	402060 <bfd_close@plt>
  402bd0:	str	xzr, [x23, #3128]
  402bd4:	str	xzr, [x24, #3136]
  402bd8:	mov	w21, #0x1                   	// #1
  402bdc:	mov	x0, x20
  402be0:	bl	402060 <bfd_close@plt>
  402be4:	cbz	w0, 402c4c <ferror@plt+0xa9c>
  402be8:	str	xzr, [x23, #3128]
  402bec:	str	xzr, [x24, #3136]
  402bf0:	mov	w0, w21
  402bf4:	ldp	x20, x19, [sp, #96]
  402bf8:	ldp	x22, x21, [sp, #80]
  402bfc:	ldp	x24, x23, [sp, #64]
  402c00:	ldp	x26, x25, [sp, #48]
  402c04:	ldp	x28, x27, [sp, #32]
  402c08:	ldp	x29, x30, [sp, #16]
  402c0c:	add	sp, sp, #0x70
  402c10:	ret
  402c14:	mov	x0, x19
  402c18:	bl	4049e0 <ferror@plt+0x2830>
  402c1c:	bl	401e30 <bfd_get_error@plt>
  402c20:	cmp	w0, #0xd
  402c24:	b.ne	402c38 <ferror@plt+0xa88>  // b.any
  402c28:	ldr	x0, [sp, #8]
  402c2c:	bl	404ee0 <ferror@plt+0x2d30>
  402c30:	ldr	x0, [sp, #8]
  402c34:	bl	401fc0 <free@plt>
  402c38:	mov	w21, wzr
  402c3c:	b	402bdc <ferror@plt+0xa2c>
  402c40:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402c44:	add	x0, x0, #0x46d
  402c48:	bl	404cc0 <ferror@plt+0x2b10>
  402c4c:	mov	x0, x19
  402c50:	bl	404cc0 <ferror@plt+0x2b10>
  402c54:	ldr	x0, [x20]
  402c58:	bl	404cc0 <ferror@plt+0x2b10>
  402c5c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402c60:	ldrb	w8, [x8, #3012]
  402c64:	tbnz	w8, #0, 402c84 <ferror@plt+0xad4>
  402c68:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402c6c:	ldrb	w8, [x8, #3072]
  402c70:	cbz	w8, 402c84 <ferror@plt+0xad4>
  402c74:	mov	x1, x0
  402c78:	adrp	x0, 406000 <ferror@plt+0x3e50>
  402c7c:	add	x0, x0, #0x89e
  402c80:	b	402110 <printf@plt>
  402c84:	ret
  402c88:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402c8c:	ldrb	w8, [x8, #3072]
  402c90:	cmp	w8, #0x1
  402c94:	b.ne	402ca8 <ferror@plt+0xaf8>  // b.any
  402c98:	mov	x1, x0
  402c9c:	adrp	x0, 406000 <ferror@plt+0x3e50>
  402ca0:	add	x0, x0, #0x89e
  402ca4:	b	402110 <printf@plt>
  402ca8:	ret
  402cac:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402cb0:	ldrb	w8, [x8, #3012]
  402cb4:	tbz	w8, #0, 402cbc <ferror@plt+0xb0c>
  402cb8:	ret
  402cbc:	adrp	x0, 406000 <ferror@plt+0x3e50>
  402cc0:	add	x0, x0, #0x89e
  402cc4:	b	402110 <printf@plt>
  402cc8:	stp	x29, x30, [sp, #-32]!
  402ccc:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402cd0:	ldrb	w8, [x8, #3012]
  402cd4:	str	x19, [sp, #16]
  402cd8:	mov	x29, sp
  402cdc:	cmp	w8, #0x1
  402ce0:	b.ne	402d14 <ferror@plt+0xb64>  // b.any
  402ce4:	mov	x19, x1
  402ce8:	cbz	x0, 402cfc <ferror@plt+0xb4c>
  402cec:	ldr	x1, [x0]
  402cf0:	adrp	x0, 406000 <ferror@plt+0x3e50>
  402cf4:	add	x0, x0, #0x8a4
  402cf8:	bl	402110 <printf@plt>
  402cfc:	ldr	x1, [x19]
  402d00:	ldr	x19, [sp, #16]
  402d04:	adrp	x0, 406000 <ferror@plt+0x3e50>
  402d08:	add	x0, x0, #0x8a4
  402d0c:	ldp	x29, x30, [sp], #32
  402d10:	b	402110 <printf@plt>
  402d14:	ldr	x19, [sp, #16]
  402d18:	ldp	x29, x30, [sp], #32
  402d1c:	ret
  402d20:	stp	x29, x30, [sp, #-48]!
  402d24:	stp	x22, x21, [sp, #16]
  402d28:	stp	x20, x19, [sp, #32]
  402d2c:	ldr	x8, [x0]
  402d30:	mov	x20, x0
  402d34:	mov	x29, sp
  402d38:	mov	x19, x1
  402d3c:	ldrb	w0, [x8, #8]
  402d40:	bl	401d20 <bfd_is_undefined_symclass@plt>
  402d44:	cbz	w0, 402d74 <ferror@plt+0xbc4>
  402d48:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402d4c:	ldr	w8, [x8, #3096]
  402d50:	cmp	w8, #0x40
  402d54:	b.ne	402d64 <ferror@plt+0xbb4>  // b.any
  402d58:	adrp	x0, 406000 <ferror@plt+0x3e50>
  402d5c:	add	x0, x0, #0xa0c
  402d60:	bl	402110 <printf@plt>
  402d64:	adrp	x0, 406000 <ferror@plt+0x3e50>
  402d68:	add	x0, x0, #0xa0c
  402d6c:	bl	402110 <printf@plt>
  402d70:	b	402e48 <ferror@plt+0xc98>
  402d74:	adrp	x21, 418000 <ferror@plt+0x15e50>
  402d78:	ldrb	w8, [x21, #3052]
  402d7c:	tbnz	w8, #0, 402dac <ferror@plt+0xbfc>
  402d80:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402d84:	ldrb	w8, [x8, #3040]
  402d88:	cbz	w8, 402dac <ferror@plt+0xbfc>
  402d8c:	ldr	x8, [x20, #16]
  402d90:	adrp	x22, 418000 <ferror@plt+0x15e50>
  402d94:	add	x9, x20, #0x8
  402d98:	add	x10, x8, #0x38
  402d9c:	cmp	x8, #0x0
  402da0:	ldr	w8, [x22, #3096]
  402da4:	csel	x9, x9, x10, eq  // eq = none
  402da8:	b	402db8 <ferror@plt+0xc08>
  402dac:	adrp	x22, 418000 <ferror@plt+0x15e50>
  402db0:	ldr	x9, [x20]
  402db4:	ldr	w8, [x22, #3096]
  402db8:	ldr	x1, [x9]
  402dbc:	cmp	w8, #0x20
  402dc0:	b.eq	402dcc <ferror@plt+0xc1c>  // b.none
  402dc4:	cmp	w8, #0x40
  402dc8:	b.ne	402f3c <ferror@plt+0xd8c>  // b.any
  402dcc:	adrp	x22, 418000 <ferror@plt+0x15e50>
  402dd0:	ldr	x0, [x22, #3104]
  402dd4:	bl	402110 <printf@plt>
  402dd8:	ldrb	w8, [x21, #3052]
  402ddc:	cmp	w8, #0x1
  402de0:	b.ne	402e48 <ferror@plt+0xc98>  // b.any
  402de4:	ldr	x8, [x20, #16]
  402de8:	cbz	x8, 402df8 <ferror@plt+0xc48>
  402dec:	ldr	x8, [x8, #56]
  402df0:	cbnz	x8, 402e00 <ferror@plt+0xc50>
  402df4:	b	402e48 <ferror@plt+0xc98>
  402df8:	ldr	x8, [x20, #8]
  402dfc:	cbz	x8, 402e48 <ferror@plt+0xc98>
  402e00:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402e04:	ldr	x1, [x8, #1872]
  402e08:	mov	w0, #0x20                  	// #32
  402e0c:	bl	401d50 <putc@plt>
  402e10:	ldr	x8, [x20, #16]
  402e14:	add	x9, x20, #0x8
  402e18:	adrp	x21, 418000 <ferror@plt+0x15e50>
  402e1c:	add	x10, x8, #0x38
  402e20:	cmp	x8, #0x0
  402e24:	ldr	w8, [x21, #3096]
  402e28:	csel	x9, x9, x10, eq  // eq = none
  402e2c:	ldr	x1, [x9]
  402e30:	cmp	w8, #0x40
  402e34:	b.eq	402e40 <ferror@plt+0xc90>  // b.none
  402e38:	cmp	w8, #0x20
  402e3c:	b.ne	402f58 <ferror@plt+0xda8>  // b.any
  402e40:	ldr	x0, [x22, #3104]
  402e44:	bl	402110 <printf@plt>
  402e48:	ldr	x8, [x20]
  402e4c:	adrp	x0, 406000 <ferror@plt+0x3e50>
  402e50:	add	x0, x0, #0x8a8
  402e54:	ldrb	w1, [x8, #8]
  402e58:	bl	402110 <printf@plt>
  402e5c:	ldr	x8, [x20]
  402e60:	ldrb	w9, [x8, #8]
  402e64:	cmp	w9, #0x2d
  402e68:	b.ne	402ec8 <ferror@plt+0xd18>  // b.any
  402e6c:	adrp	x21, 418000 <ferror@plt+0x15e50>
  402e70:	ldr	x1, [x21, #1872]
  402e74:	mov	w0, #0x20                  	// #32
  402e78:	bl	401d50 <putc@plt>
  402e7c:	ldr	x8, [x20]
  402e80:	adrp	x0, 418000 <ferror@plt+0x15e50>
  402e84:	add	x0, x0, #0x728
  402e88:	ldrb	w1, [x8, #25]
  402e8c:	bl	402110 <printf@plt>
  402e90:	ldr	x1, [x21, #1872]
  402e94:	mov	w0, #0x20                  	// #32
  402e98:	bl	401d50 <putc@plt>
  402e9c:	ldr	x8, [x20]
  402ea0:	adrp	x0, 418000 <ferror@plt+0x15e50>
  402ea4:	add	x0, x0, #0x72d
  402ea8:	ldrsh	w1, [x8, #26]
  402eac:	bl	402110 <printf@plt>
  402eb0:	ldr	x8, [x20]
  402eb4:	adrp	x0, 406000 <ferror@plt+0x3e50>
  402eb8:	add	x0, x0, #0x8ac
  402ebc:	ldr	x1, [x8, #32]
  402ec0:	bl	402110 <printf@plt>
  402ec4:	ldr	x8, [x20]
  402ec8:	adrp	x9, 418000 <ferror@plt+0x15e50>
  402ecc:	ldr	w9, [x9, #3016]
  402ed0:	ldr	x20, [x8, #16]
  402ed4:	cbz	w9, 402f20 <ferror@plt+0xd70>
  402ed8:	ldrb	w8, [x20]
  402edc:	cbz	w8, 402f20 <ferror@plt+0xd70>
  402ee0:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402ee4:	ldr	w2, [x8, #1696]
  402ee8:	mov	x0, x19
  402eec:	mov	x1, x20
  402ef0:	bl	402000 <bfd_demangle@plt>
  402ef4:	cbz	x0, 402f20 <ferror@plt+0xd70>
  402ef8:	mov	x19, x0
  402efc:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402f00:	add	x0, x0, #0x570
  402f04:	mov	x1, x19
  402f08:	bl	402110 <printf@plt>
  402f0c:	mov	x0, x19
  402f10:	ldp	x20, x19, [sp, #32]
  402f14:	ldp	x22, x21, [sp, #16]
  402f18:	ldp	x29, x30, [sp], #48
  402f1c:	b	401fc0 <free@plt>
  402f20:	mov	x1, x20
  402f24:	ldp	x20, x19, [sp, #32]
  402f28:	ldp	x22, x21, [sp, #16]
  402f2c:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402f30:	add	x0, x0, #0x570
  402f34:	ldp	x29, x30, [sp], #48
  402f38:	b	402110 <printf@plt>
  402f3c:	adrp	x1, 406000 <ferror@plt+0x3e50>
  402f40:	add	x1, x1, #0x8b1
  402f44:	mov	w2, #0x5                   	// #5
  402f48:	mov	x0, xzr
  402f4c:	bl	4020b0 <dcgettext@plt>
  402f50:	ldr	w1, [x22, #3096]
  402f54:	bl	404d54 <ferror@plt+0x2ba4>
  402f58:	adrp	x1, 406000 <ferror@plt+0x3e50>
  402f5c:	add	x1, x1, #0x8b1
  402f60:	mov	w2, #0x5                   	// #5
  402f64:	mov	x0, xzr
  402f68:	bl	4020b0 <dcgettext@plt>
  402f6c:	ldr	w1, [x21, #3096]
  402f70:	bl	404d54 <ferror@plt+0x2ba4>
  402f74:	stp	x29, x30, [sp, #-32]!
  402f78:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402f7c:	ldr	w8, [x8, #3056]
  402f80:	adrp	x9, 406000 <ferror@plt+0x3e50>
  402f84:	adrp	x10, 406000 <ferror@plt+0x3e50>
  402f88:	add	x9, x9, #0x8db
  402f8c:	add	x10, x10, #0x8fa
  402f90:	cmp	w8, #0x0
  402f94:	str	x19, [sp, #16]
  402f98:	mov	x19, x0
  402f9c:	csel	x1, x10, x9, eq  // eq = none
  402fa0:	mov	w2, #0x5                   	// #5
  402fa4:	mov	x0, xzr
  402fa8:	mov	x29, sp
  402fac:	bl	4020b0 <dcgettext@plt>
  402fb0:	mov	x1, x19
  402fb4:	bl	402110 <printf@plt>
  402fb8:	adrp	x8, 418000 <ferror@plt+0x15e50>
  402fbc:	ldr	w8, [x8, #3096]
  402fc0:	adrp	x9, 406000 <ferror@plt+0x3e50>
  402fc4:	adrp	x10, 406000 <ferror@plt+0x3e50>
  402fc8:	add	x9, x9, #0x960
  402fcc:	add	x10, x10, #0x90f
  402fd0:	cmp	w8, #0x20
  402fd4:	csel	x1, x10, x9, eq  // eq = none
  402fd8:	mov	w2, #0x5                   	// #5
  402fdc:	mov	x0, xzr
  402fe0:	bl	4020b0 <dcgettext@plt>
  402fe4:	ldr	x19, [sp, #16]
  402fe8:	ldp	x29, x30, [sp], #32
  402fec:	b	402110 <printf@plt>
  402ff0:	ret
  402ff4:	stp	x29, x30, [sp, #-32]!
  402ff8:	stp	x20, x19, [sp, #16]
  402ffc:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403000:	ldr	w8, [x8, #3056]
  403004:	adrp	x9, 406000 <ferror@plt+0x3e50>
  403008:	adrp	x10, 406000 <ferror@plt+0x3e50>
  40300c:	add	x9, x9, #0x9c1
  403010:	add	x10, x10, #0x9e4
  403014:	cmp	w8, #0x0
  403018:	mov	x19, x1
  40301c:	mov	x20, x0
  403020:	csel	x1, x10, x9, eq  // eq = none
  403024:	mov	w2, #0x5                   	// #5
  403028:	mov	x0, xzr
  40302c:	mov	x29, sp
  403030:	bl	4020b0 <dcgettext@plt>
  403034:	mov	x1, x20
  403038:	mov	x2, x19
  40303c:	bl	402110 <printf@plt>
  403040:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403044:	ldr	w8, [x8, #3096]
  403048:	adrp	x9, 406000 <ferror@plt+0x3e50>
  40304c:	adrp	x10, 406000 <ferror@plt+0x3e50>
  403050:	add	x9, x9, #0x960
  403054:	add	x10, x10, #0x90f
  403058:	cmp	w8, #0x20
  40305c:	csel	x1, x10, x9, eq  // eq = none
  403060:	mov	w2, #0x5                   	// #5
  403064:	mov	x0, xzr
  403068:	bl	4020b0 <dcgettext@plt>
  40306c:	ldp	x20, x19, [sp, #16]
  403070:	ldp	x29, x30, [sp], #32
  403074:	b	402110 <printf@plt>
  403078:	stp	x29, x30, [sp, #-32]!
  40307c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403080:	ldrb	w8, [x8, #3012]
  403084:	str	x19, [sp, #16]
  403088:	mov	x29, sp
  40308c:	cmp	w8, #0x1
  403090:	b.ne	4030c4 <ferror@plt+0xf14>  // b.any
  403094:	mov	x19, x1
  403098:	cbz	x0, 4030ac <ferror@plt+0xefc>
  40309c:	ldr	x1, [x0]
  4030a0:	adrp	x0, 406000 <ferror@plt+0x3e50>
  4030a4:	add	x0, x0, #0x8a4
  4030a8:	bl	402110 <printf@plt>
  4030ac:	ldr	x1, [x19]
  4030b0:	ldr	x19, [sp, #16]
  4030b4:	adrp	x0, 406000 <ferror@plt+0x3e50>
  4030b8:	add	x0, x0, #0x8a4
  4030bc:	ldp	x29, x30, [sp], #32
  4030c0:	b	402110 <printf@plt>
  4030c4:	ldr	x19, [sp, #16]
  4030c8:	ldp	x29, x30, [sp], #32
  4030cc:	ret
  4030d0:	stp	x29, x30, [sp, #-48]!
  4030d4:	stp	x20, x19, [sp, #32]
  4030d8:	ldr	x8, [x0]
  4030dc:	adrp	x9, 418000 <ferror@plt+0x15e50>
  4030e0:	ldr	w9, [x9, #3016]
  4030e4:	mov	x19, x0
  4030e8:	ldr	x20, [x8, #16]
  4030ec:	str	x21, [sp, #16]
  4030f0:	mov	x29, sp
  4030f4:	cbz	w9, 403138 <ferror@plt+0xf88>
  4030f8:	ldrb	w8, [x20]
  4030fc:	cbz	w8, 403138 <ferror@plt+0xf88>
  403100:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403104:	ldr	w2, [x8, #1696]
  403108:	mov	x0, x1
  40310c:	mov	x1, x20
  403110:	bl	402000 <bfd_demangle@plt>
  403114:	cbz	x0, 403138 <ferror@plt+0xf88>
  403118:	mov	x21, x0
  40311c:	adrp	x0, 406000 <ferror@plt+0x3e50>
  403120:	add	x0, x0, #0x9fd
  403124:	mov	x1, x21
  403128:	bl	402110 <printf@plt>
  40312c:	mov	x0, x21
  403130:	bl	401fc0 <free@plt>
  403134:	b	403148 <ferror@plt+0xf98>
  403138:	adrp	x0, 406000 <ferror@plt+0x3e50>
  40313c:	add	x0, x0, #0x9fd
  403140:	mov	x1, x20
  403144:	bl	402110 <printf@plt>
  403148:	ldr	x8, [x19]
  40314c:	ldrb	w0, [x8, #8]
  403150:	bl	401d20 <bfd_is_undefined_symclass@plt>
  403154:	cbz	w0, 403174 <ferror@plt+0xfc4>
  403158:	adrp	x8, 418000 <ferror@plt+0x15e50>
  40315c:	ldr	w8, [x8, #3096]
  403160:	cmp	w8, #0x20
  403164:	b.ne	4031a4 <ferror@plt+0xff4>  // b.any
  403168:	adrp	x0, 406000 <ferror@plt+0x3e50>
  40316c:	add	x0, x0, #0xa0c
  403170:	b	4031ac <ferror@plt+0xffc>
  403174:	ldr	x9, [x19]
  403178:	adrp	x20, 418000 <ferror@plt+0x15e50>
  40317c:	ldr	w8, [x20, #3096]
  403180:	ldr	x1, [x9]
  403184:	cmp	w8, #0x40
  403188:	b.eq	403194 <ferror@plt+0xfe4>  // b.none
  40318c:	cmp	w8, #0x20
  403190:	b.ne	403438 <ferror@plt+0x1288>  // b.any
  403194:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403198:	ldr	x0, [x8, #3104]
  40319c:	bl	402110 <printf@plt>
  4031a0:	b	4031b0 <ferror@plt+0x1000>
  4031a4:	adrp	x0, 406000 <ferror@plt+0x3e50>
  4031a8:	add	x0, x0, #0xa04
  4031ac:	bl	402110 <printf@plt>
  4031b0:	ldr	x8, [x19]
  4031b4:	adrp	x0, 406000 <ferror@plt+0x3e50>
  4031b8:	add	x0, x0, #0xa15
  4031bc:	ldrb	w1, [x8, #8]
  4031c0:	bl	402110 <printf@plt>
  4031c4:	ldr	x8, [x19]
  4031c8:	ldrb	w9, [x8, #8]
  4031cc:	cmp	w9, #0x2d
  4031d0:	b.ne	403210 <ferror@plt+0x1060>  // b.any
  4031d4:	ldr	x1, [x8, #32]
  4031d8:	adrp	x0, 406000 <ferror@plt+0x3e50>
  4031dc:	add	x0, x0, #0xa1f
  4031e0:	bl	402110 <printf@plt>
  4031e4:	ldr	x8, [x19]
  4031e8:	adrp	x0, 418000 <ferror@plt+0x15e50>
  4031ec:	add	x0, x0, #0x72d
  4031f0:	ldrsh	w1, [x8, #26]
  4031f4:	bl	402110 <printf@plt>
  4031f8:	ldp	x20, x19, [sp, #32]
  4031fc:	ldr	x21, [sp, #16]
  403200:	adrp	x0, 406000 <ferror@plt+0x3e50>
  403204:	add	x0, x0, #0xa27
  403208:	ldp	x29, x30, [sp], #48
  40320c:	b	402110 <printf@plt>
  403210:	ldr	x8, [x19, #16]
  403214:	cbz	x8, 403238 <ferror@plt+0x1088>
  403218:	ldrb	w8, [x8, #72]
  40321c:	and	x21, x8, #0xf
  403220:	cmp	w21, #0x7
  403224:	b.cs	40326c <ferror@plt+0x10bc>  // b.hs, b.nlast
  403228:	adrp	x8, 406000 <ferror@plt+0x3e50>
  40322c:	add	x8, x8, #0x5e8
  403230:	add	x20, x8, x21, lsl #3
  403234:	b	4032cc <ferror@plt+0x111c>
  403238:	ldr	x8, [x19, #24]
  40323c:	cbz	x8, 403330 <ferror@plt+0x1180>
  403240:	ldr	x21, [x8, #48]
  403244:	ldrb	w8, [x21, #40]
  403248:	cmp	w8, #0x64
  40324c:	b.eq	4033b0 <ferror@plt+0x1200>  // b.none
  403250:	cmp	w8, #0x68
  403254:	b.eq	4033a4 <ferror@plt+0x11f4>  // b.none
  403258:	cmp	w8, #0x67
  40325c:	b.ne	4033bc <ferror@plt+0x120c>  // b.any
  403260:	adrp	x1, 406000 <ferror@plt+0x3e50>
  403264:	add	x1, x1, #0xabd
  403268:	b	4032d0 <ferror@plt+0x1120>
  40326c:	adrp	x20, 418000 <ferror@plt+0x15e50>
  403270:	add	x20, x20, #0xc28
  403274:	ldr	x0, [x20]
  403278:	bl	401fc0 <free@plt>
  40327c:	sub	w9, w21, #0xa
  403280:	adrp	x10, 406000 <ferror@plt+0x3e50>
  403284:	adrp	x11, 406000 <ferror@plt+0x3e50>
  403288:	sub	w8, w21, #0xd
  40328c:	add	x10, x10, #0xaa9
  403290:	add	x11, x11, #0xa97
  403294:	adrp	x12, 406000 <ferror@plt+0x3e50>
  403298:	cmp	w9, #0x3
  40329c:	add	x12, x12, #0xa7e
  4032a0:	csel	x9, x11, x10, cc  // cc = lo, ul, last
  4032a4:	cmp	w8, #0x3
  4032a8:	csel	x1, x12, x9, cc  // cc = lo, ul, last
  4032ac:	mov	w2, #0x5                   	// #5
  4032b0:	mov	x0, xzr
  4032b4:	bl	4020b0 <dcgettext@plt>
  4032b8:	mov	x1, x0
  4032bc:	mov	x0, x20
  4032c0:	mov	w2, w21
  4032c4:	bl	401da0 <asprintf@plt>
  4032c8:	tbnz	w0, #31, 403454 <ferror@plt+0x12a4>
  4032cc:	ldr	x1, [x20]
  4032d0:	adrp	x0, 406000 <ferror@plt+0x3e50>
  4032d4:	add	x0, x0, #0xa2f
  4032d8:	bl	402110 <printf@plt>
  4032dc:	ldr	x8, [x19, #16]
  4032e0:	cbz	x8, 403344 <ferror@plt+0x1194>
  4032e4:	ldr	x9, [x8, #56]
  4032e8:	cbz	x9, 40334c <ferror@plt+0x119c>
  4032ec:	add	x9, x8, #0x38
  4032f0:	add	x10, x19, #0x8
  4032f4:	cmp	x8, #0x0
  4032f8:	adrp	x20, 418000 <ferror@plt+0x15e50>
  4032fc:	ldr	w8, [x20, #3096]
  403300:	csel	x9, x10, x9, eq  // eq = none
  403304:	ldr	x1, [x9]
  403308:	cmp	w8, #0x40
  40330c:	b.eq	403318 <ferror@plt+0x1168>  // b.none
  403310:	cmp	w8, #0x20
  403314:	b.ne	403438 <ferror@plt+0x1288>  // b.any
  403318:	adrp	x8, 418000 <ferror@plt+0x15e50>
  40331c:	ldr	x0, [x8, #3104]
  403320:	bl	402110 <printf@plt>
  403324:	ldr	x8, [x19, #16]
  403328:	cbnz	x8, 403384 <ferror@plt+0x11d4>
  40332c:	b	40337c <ferror@plt+0x11cc>
  403330:	adrp	x0, 406000 <ferror@plt+0x3e50>
  403334:	add	x0, x0, #0xa35
  403338:	bl	402110 <printf@plt>
  40333c:	ldr	x8, [x19, #16]
  403340:	cbnz	x8, 4032e4 <ferror@plt+0x1134>
  403344:	ldr	x9, [x19, #8]
  403348:	cbnz	x9, 4032ec <ferror@plt+0x113c>
  40334c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403350:	ldr	w8, [x8, #3096]
  403354:	cmp	w8, #0x20
  403358:	b.ne	403368 <ferror@plt+0x11b8>  // b.any
  40335c:	adrp	x0, 406000 <ferror@plt+0x3e50>
  403360:	add	x0, x0, #0xa0c
  403364:	b	403370 <ferror@plt+0x11c0>
  403368:	adrp	x0, 406000 <ferror@plt+0x3e50>
  40336c:	add	x0, x0, #0xa04
  403370:	bl	402110 <printf@plt>
  403374:	ldr	x8, [x19, #16]
  403378:	cbnz	x8, 403384 <ferror@plt+0x11d4>
  40337c:	ldr	x8, [x19, #24]
  403380:	cbz	x8, 4031f8 <ferror@plt+0x1048>
  403384:	ldr	x8, [x8, #32]
  403388:	ldp	x20, x19, [sp, #32]
  40338c:	ldr	x21, [sp, #16]
  403390:	adrp	x0, 406000 <ferror@plt+0x3e50>
  403394:	ldr	x1, [x8]
  403398:	add	x0, x0, #0xa49
  40339c:	ldp	x29, x30, [sp], #48
  4033a0:	b	402110 <printf@plt>
  4033a4:	adrp	x1, 406000 <ferror@plt+0x3e50>
  4033a8:	add	x1, x1, #0xac2
  4033ac:	b	4032d0 <ferror@plt+0x1120>
  4033b0:	adrp	x1, 406000 <ferror@plt+0x3e50>
  4033b4:	add	x1, x1, #0xab7
  4033b8:	b	4032d0 <ferror@plt+0x1120>
  4033bc:	ldrh	w8, [x21, #38]
  4033c0:	cbz	w8, 4033e4 <ferror@plt+0x1234>
  4033c4:	ubfx	x8, x8, #4, #2
  4033c8:	sub	x8, x8, #0x1
  4033cc:	cmp	w8, #0x3
  4033d0:	b.cs	4033f0 <ferror@plt+0x1240>  // b.hs, b.nlast
  4033d4:	adrp	x9, 406000 <ferror@plt+0x3e50>
  4033d8:	add	x9, x9, #0x620
  4033dc:	ldr	x1, [x9, x8, lsl #3]
  4033e0:	b	4032d0 <ferror@plt+0x1120>
  4033e4:	adrp	x1, 406000 <ferror@plt+0x3e50>
  4033e8:	add	x1, x1, #0xac7
  4033ec:	b	4032d0 <ferror@plt+0x1120>
  4033f0:	adrp	x20, 418000 <ferror@plt+0x15e50>
  4033f4:	add	x20, x20, #0xc30
  4033f8:	ldr	x0, [x20]
  4033fc:	bl	401fc0 <free@plt>
  403400:	adrp	x1, 406000 <ferror@plt+0x3e50>
  403404:	add	x1, x1, #0xae3
  403408:	mov	w2, #0x5                   	// #5
  40340c:	mov	x0, xzr
  403410:	bl	4020b0 <dcgettext@plt>
  403414:	ldrb	w2, [x21, #40]
  403418:	ldrh	w3, [x21, #38]
  40341c:	mov	x1, x0
  403420:	mov	x0, x20
  403424:	bl	401da0 <asprintf@plt>
  403428:	tbnz	w0, #31, 403454 <ferror@plt+0x12a4>
  40342c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403430:	ldr	x1, [x8, #3120]
  403434:	b	4032d0 <ferror@plt+0x1120>
  403438:	adrp	x1, 406000 <ferror@plt+0x3e50>
  40343c:	add	x1, x1, #0x8b1
  403440:	mov	w2, #0x5                   	// #5
  403444:	mov	x0, xzr
  403448:	bl	4020b0 <dcgettext@plt>
  40344c:	ldr	w1, [x20, #3096]
  403450:	bl	404d54 <ferror@plt+0x2ba4>
  403454:	bl	402140 <__errno_location@plt>
  403458:	ldr	w0, [x0]
  40345c:	bl	402030 <xstrerror@plt>
  403460:	mov	x1, x0
  403464:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403468:	add	x0, x0, #0x571
  40346c:	bl	404d54 <ferror@plt+0x2ba4>
  403470:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403474:	ldrb	w8, [x8, #3012]
  403478:	tbnz	w8, #0, 403498 <ferror@plt+0x12e8>
  40347c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403480:	ldrb	w8, [x8, #3072]
  403484:	cbz	w8, 403498 <ferror@plt+0x12e8>
  403488:	mov	x1, x0
  40348c:	adrp	x0, 406000 <ferror@plt+0x3e50>
  403490:	add	x0, x0, #0x89f
  403494:	b	402110 <printf@plt>
  403498:	ret
  40349c:	ret
  4034a0:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4034a4:	ldrb	w8, [x8, #3012]
  4034a8:	tbz	w8, #0, 4034b0 <ferror@plt+0x1300>
  4034ac:	ret
  4034b0:	mov	x2, x1
  4034b4:	mov	x1, x0
  4034b8:	adrp	x0, 406000 <ferror@plt+0x3e50>
  4034bc:	add	x0, x0, #0xaf4
  4034c0:	b	402110 <printf@plt>
  4034c4:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4034c8:	ldrb	w8, [x8, #3012]
  4034cc:	cmp	w8, #0x1
  4034d0:	b.ne	4034f0 <ferror@plt+0x1340>  // b.any
  4034d4:	cbz	x0, 4034f4 <ferror@plt+0x1344>
  4034d8:	ldr	x8, [x0]
  4034dc:	ldr	x2, [x1]
  4034e0:	adrp	x0, 406000 <ferror@plt+0x3e50>
  4034e4:	add	x0, x0, #0xafd
  4034e8:	mov	x1, x8
  4034ec:	b	402110 <printf@plt>
  4034f0:	ret
  4034f4:	ldr	x1, [x1]
  4034f8:	adrp	x0, 406000 <ferror@plt+0x3e50>
  4034fc:	add	x0, x0, #0xb06
  403500:	b	402110 <printf@plt>
  403504:	stp	x29, x30, [sp, #-48]!
  403508:	stp	x20, x19, [sp, #32]
  40350c:	ldr	x8, [x0]
  403510:	adrp	x9, 418000 <ferror@plt+0x15e50>
  403514:	ldr	w9, [x9, #3016]
  403518:	mov	x19, x0
  40351c:	ldr	x20, [x8, #16]
  403520:	str	x21, [sp, #16]
  403524:	mov	x29, sp
  403528:	cbz	w9, 40356c <ferror@plt+0x13bc>
  40352c:	ldrb	w8, [x20]
  403530:	cbz	w8, 40356c <ferror@plt+0x13bc>
  403534:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403538:	ldr	w2, [x8, #1696]
  40353c:	mov	x0, x1
  403540:	mov	x1, x20
  403544:	bl	402000 <bfd_demangle@plt>
  403548:	cbz	x0, 40356c <ferror@plt+0x13bc>
  40354c:	mov	x21, x0
  403550:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403554:	add	x0, x0, #0x649
  403558:	mov	x1, x21
  40355c:	bl	402110 <printf@plt>
  403560:	mov	x0, x21
  403564:	bl	401fc0 <free@plt>
  403568:	b	40357c <ferror@plt+0x13cc>
  40356c:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403570:	add	x0, x0, #0x649
  403574:	mov	x1, x20
  403578:	bl	402110 <printf@plt>
  40357c:	ldr	x8, [x19]
  403580:	adrp	x0, 406000 <ferror@plt+0x3e50>
  403584:	add	x0, x0, #0xb0b
  403588:	ldrb	w1, [x8, #8]
  40358c:	bl	402110 <printf@plt>
  403590:	ldr	x8, [x19]
  403594:	ldrb	w0, [x8, #8]
  403598:	bl	401d20 <bfd_is_undefined_symclass@plt>
  40359c:	cbz	w0, 4035b8 <ferror@plt+0x1408>
  4035a0:	ldp	x20, x19, [sp, #32]
  4035a4:	ldr	x21, [sp, #16]
  4035a8:	adrp	x0, 406000 <ferror@plt+0x3e50>
  4035ac:	add	x0, x0, #0xa0c
  4035b0:	ldp	x29, x30, [sp], #48
  4035b4:	b	402110 <printf@plt>
  4035b8:	adrp	x20, 418000 <ferror@plt+0x15e50>
  4035bc:	ldr	w8, [x20, #3096]
  4035c0:	cmp	w8, #0x20
  4035c4:	b.eq	4035d0 <ferror@plt+0x1420>  // b.none
  4035c8:	cmp	w8, #0x40
  4035cc:	b.ne	403658 <ferror@plt+0x14a8>  // b.any
  4035d0:	ldr	x8, [x19]
  4035d4:	adrp	x21, 418000 <ferror@plt+0x15e50>
  4035d8:	ldr	x0, [x21, #3104]
  4035dc:	ldr	x1, [x8]
  4035e0:	bl	402110 <printf@plt>
  4035e4:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4035e8:	ldr	x1, [x8, #1872]
  4035ec:	mov	w0, #0x20                  	// #32
  4035f0:	bl	401d50 <putc@plt>
  4035f4:	ldr	x8, [x19, #16]
  4035f8:	cbz	x8, 403640 <ferror@plt+0x1490>
  4035fc:	ldr	x9, [x8, #56]
  403600:	cbz	x9, 403648 <ferror@plt+0x1498>
  403604:	add	x9, x8, #0x38
  403608:	add	x10, x19, #0x8
  40360c:	cmp	x8, #0x0
  403610:	ldr	w8, [x20, #3096]
  403614:	csel	x9, x10, x9, eq  // eq = none
  403618:	ldr	x1, [x9]
  40361c:	cmp	w8, #0x40
  403620:	b.eq	40362c <ferror@plt+0x147c>  // b.none
  403624:	cmp	w8, #0x20
  403628:	b.ne	403658 <ferror@plt+0x14a8>  // b.any
  40362c:	ldr	x0, [x21, #3104]
  403630:	ldp	x20, x19, [sp, #32]
  403634:	ldr	x21, [sp, #16]
  403638:	ldp	x29, x30, [sp], #48
  40363c:	b	402110 <printf@plt>
  403640:	ldr	x9, [x19, #8]
  403644:	cbnz	x9, 403604 <ferror@plt+0x1454>
  403648:	ldp	x20, x19, [sp, #32]
  40364c:	ldr	x21, [sp, #16]
  403650:	ldp	x29, x30, [sp], #48
  403654:	ret
  403658:	adrp	x1, 406000 <ferror@plt+0x3e50>
  40365c:	add	x1, x1, #0x8b1
  403660:	mov	w2, #0x5                   	// #5
  403664:	mov	x0, xzr
  403668:	bl	4020b0 <dcgettext@plt>
  40366c:	ldr	w1, [x20, #3096]
  403670:	bl	404d54 <ferror@plt+0x2ba4>
  403674:	stp	x29, x30, [sp, #-48]!
  403678:	str	x21, [sp, #16]
  40367c:	stp	x20, x19, [sp, #32]
  403680:	mov	x29, sp
  403684:	mov	x19, x0
  403688:	bl	401e80 <bfd_get_arch_size@plt>
  40368c:	adrp	x20, 418000 <ferror@plt+0x15e50>
  403690:	cmn	w0, #0x1
  403694:	str	w0, [x20, #3096]
  403698:	b.ne	4036dc <ferror@plt+0x152c>  // b.any
  40369c:	ldr	x8, [x19, #8]
  4036a0:	adrp	x1, 406000 <ferror@plt+0x3e50>
  4036a4:	add	x1, x1, #0x6c9
  4036a8:	ldr	x19, [x8]
  4036ac:	mov	x0, x19
  4036b0:	bl	402080 <strstr@plt>
  4036b4:	mov	w21, #0x40                  	// #64
  4036b8:	cbnz	x0, 4036d8 <ferror@plt+0x1528>
  4036bc:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4036c0:	add	x1, x1, #0x48a
  4036c4:	mov	x0, x19
  4036c8:	bl	401f80 <strcmp@plt>
  4036cc:	cmp	w0, #0x0
  4036d0:	mov	w8, #0x20                  	// #32
  4036d4:	csel	w21, w21, w8, eq  // eq = none
  4036d8:	str	w21, [x20, #3096]
  4036dc:	adrp	x19, 418000 <ferror@plt+0x15e50>
  4036e0:	ldr	x0, [x19, #3104]
  4036e4:	bl	401fc0 <free@plt>
  4036e8:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4036ec:	ldr	w9, [x20, #3096]
  4036f0:	adrp	x13, 418000 <ferror@plt+0x15e50>
  4036f4:	ldr	w14, [x8, #3092]
  4036f8:	ldr	w8, [x13, #1844]
  4036fc:	adrp	x10, 407000 <ferror@plt+0x4e50>
  403700:	adrp	x11, 407000 <ferror@plt+0x4e50>
  403704:	add	x10, x10, #0x491
  403708:	add	x11, x11, #0x48e
  40370c:	adrp	x12, 406000 <ferror@plt+0x3e50>
  403710:	cmp	w9, #0x20
  403714:	add	x12, x12, #0x9fc
  403718:	csel	x9, x11, x10, eq  // eq = none
  40371c:	cmp	w14, #0x2
  403720:	csel	x1, x12, x9, eq  // eq = none
  403724:	cmp	w8, #0x10
  403728:	b.eq	403748 <ferror@plt+0x1598>  // b.none
  40372c:	cmp	w8, #0xa
  403730:	b.eq	403754 <ferror@plt+0x15a4>  // b.none
  403734:	cmp	w8, #0x8
  403738:	b.ne	403760 <ferror@plt+0x15b0>  // b.any
  40373c:	adrp	x3, 407000 <ferror@plt+0x4e50>
  403740:	add	x3, x3, #0x48c
  403744:	b	403764 <ferror@plt+0x15b4>
  403748:	adrp	x3, 407000 <ferror@plt+0x4e50>
  40374c:	add	x3, x3, #0x480
  403750:	b	403764 <ferror@plt+0x15b4>
  403754:	adrp	x3, 406000 <ferror@plt+0x3e50>
  403758:	add	x3, x3, #0xaa7
  40375c:	b	403764 <ferror@plt+0x15b4>
  403760:	mov	x3, xzr
  403764:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403768:	adrp	x2, 407000 <ferror@plt+0x4e50>
  40376c:	add	x0, x0, #0x497
  403770:	add	x2, x2, #0x495
  403774:	mov	x4, xzr
  403778:	bl	401df0 <concat@plt>
  40377c:	str	x0, [x19, #3104]
  403780:	ldp	x20, x19, [sp, #32]
  403784:	ldr	x21, [sp, #16]
  403788:	ldp	x29, x30, [sp], #48
  40378c:	ret
  403790:	sub	sp, sp, #0x90
  403794:	stp	x24, x23, [sp, #96]
  403798:	adrp	x23, 418000 <ferror@plt+0x15e50>
  40379c:	stp	x26, x25, [sp, #80]
  4037a0:	mov	x25, x1
  4037a4:	ldr	w1, [x23, #3020]
  4037a8:	stp	x20, x19, [sp, #128]
  4037ac:	mov	x19, x0
  4037b0:	stp	x29, x30, [sp, #48]
  4037b4:	stp	x28, x27, [sp, #64]
  4037b8:	stp	x22, x21, [sp, #112]
  4037bc:	add	x29, sp, #0x30
  4037c0:	str	xzr, [sp, #24]
  4037c4:	cbnz	w1, 4037d0 <ferror@plt+0x1620>
  4037c8:	ldrb	w8, [x19, #72]
  4037cc:	tbz	w8, #4, 40383c <ferror@plt+0x168c>
  4037d0:	ldr	x8, [x19, #8]
  4037d4:	sub	x2, x29, #0x8
  4037d8:	sub	x3, x29, #0xc
  4037dc:	mov	x0, x19
  4037e0:	ldr	x8, [x8, #600]
  4037e4:	blr	x8
  4037e8:	tbnz	x0, #63, 403828 <ferror@plt+0x1678>
  4037ec:	mov	x24, x0
  4037f0:	cbz	x0, 40383c <ferror@plt+0x168c>
  4037f4:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4037f8:	ldr	w8, [x8, #3080]
  4037fc:	cbz	w8, 403968 <ferror@plt+0x17b8>
  403800:	ldur	w8, [x29, #-12]
  403804:	cmp	w8, #0x8
  403808:	b.ne	403968 <ferror@plt+0x17b8>  // b.any
  40380c:	ldr	w8, [x23, #3020]
  403810:	cbz	w8, 40385c <ferror@plt+0x16ac>
  403814:	ldur	x21, [x29, #-8]
  403818:	mov	x22, xzr
  40381c:	mov	x1, xzr
  403820:	mov	x3, x24
  403824:	b	4038ac <ferror@plt+0x16fc>
  403828:	ldr	w8, [x23, #3020]
  40382c:	cbz	w8, 403f6c <ferror@plt+0x1dbc>
  403830:	bl	401e30 <bfd_get_error@plt>
  403834:	cmp	w0, #0x7
  403838:	b.ne	403f6c <ferror@plt+0x1dbc>  // b.any
  40383c:	adrp	x1, 407000 <ferror@plt+0x4e50>
  403840:	add	x1, x1, #0x499
  403844:	mov	w2, #0x5                   	// #5
  403848:	mov	x0, xzr
  40384c:	bl	4020b0 <dcgettext@plt>
  403850:	ldr	x1, [x19]
  403854:	bl	404dc0 <ferror@plt+0x2c10>
  403858:	b	403ed0 <ferror@plt+0x1d20>
  40385c:	ldr	x8, [x19, #8]
  403860:	mov	x0, x19
  403864:	ldr	x8, [x8, #832]
  403868:	blr	x8
  40386c:	ldur	x22, [x29, #-8]
  403870:	cmp	x0, #0x1
  403874:	b.lt	4038a0 <ferror@plt+0x16f0>  // b.tstop
  403878:	bl	401e50 <xmalloc@plt>
  40387c:	ldr	x8, [x19, #8]
  403880:	mov	x21, x0
  403884:	mov	x0, x19
  403888:	mov	x1, x21
  40388c:	ldr	x8, [x8, #840]
  403890:	blr	x8
  403894:	tbnz	x0, #63, 403f6c <ferror@plt+0x1dbc>
  403898:	mov	x3, x0
  40389c:	b	4038a8 <ferror@plt+0x16f8>
  4038a0:	mov	x21, xzr
  4038a4:	mov	x3, xzr
  4038a8:	mov	x1, x24
  4038ac:	ldr	x8, [x19, #8]
  4038b0:	add	x5, sp, #0x18
  4038b4:	mov	x0, x19
  4038b8:	mov	x2, x22
  4038bc:	ldr	x8, [x8, #848]
  4038c0:	mov	x4, x21
  4038c4:	blr	x8
  4038c8:	cmp	x0, #0x1
  4038cc:	b.lt	403954 <ferror@plt+0x17a4>  // b.tstop
  4038d0:	mov	x22, x0
  4038d4:	ldur	x0, [x29, #-8]
  4038d8:	add	x20, x22, x24
  4038dc:	lsl	x8, x20, #3
  4038e0:	add	x1, x8, #0x8
  4038e4:	bl	401de0 <xrealloc@plt>
  4038e8:	cmp	x22, #0x4
  4038ec:	add	x8, x0, x24, lsl #3
  4038f0:	stur	x0, [x29, #-8]
  4038f4:	b.cc	403924 <ferror@plt+0x1774>  // b.lo, b.ul, b.last
  4038f8:	lsl	x9, x24, #3
  4038fc:	add	x10, sp, #0x18
  403900:	add	x11, x0, x9
  403904:	orr	x12, x10, #0x1
  403908:	cmp	x11, x12
  40390c:	b.cs	403ef0 <ferror@plt+0x1d40>  // b.hs, b.nlast
  403910:	add	x9, x9, x22, lsl #3
  403914:	add	x9, x9, x0
  403918:	sub	x9, x9, #0x8
  40391c:	cmp	x9, x10
  403920:	b.ls	403ef0 <ferror@plt+0x1d40>  // b.plast
  403924:	mov	x9, xzr
  403928:	sub	x10, x22, x9
  40392c:	add	x9, x9, x9, lsl #1
  403930:	lsl	x9, x9, #4
  403934:	ldr	x11, [sp, #24]
  403938:	subs	x10, x10, #0x1
  40393c:	add	x11, x11, x9
  403940:	str	x11, [x8], #8
  403944:	add	x9, x9, #0x30
  403948:	b.ne	403934 <ferror@plt+0x1784>  // b.any
  40394c:	mov	x24, x20
  403950:	str	xzr, [x8]
  403954:	cbz	x21, 403968 <ferror@plt+0x17b8>
  403958:	ldr	w8, [x23, #3020]
  40395c:	cbnz	w8, 403968 <ferror@plt+0x17b8>
  403960:	mov	x0, x21
  403964:	bl	401fc0 <free@plt>
  403968:	ldrsh	w8, [x19, #76]
  40396c:	tbz	w8, #31, 403994 <ferror@plt+0x17e4>
  403970:	adrp	x1, 407000 <ferror@plt+0x4e50>
  403974:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403978:	add	x1, x1, #0x4a8
  40397c:	mov	w2, #0x5                   	// #5
  403980:	mov	x0, xzr
  403984:	str	wzr, [x8, #696]
  403988:	bl	4020b0 <dcgettext@plt>
  40398c:	ldr	x1, [x19]
  403990:	bl	404dc0 <ferror@plt+0x2c10>
  403994:	ldr	x8, [x19, #8]
  403998:	ldr	w22, [x23, #3020]
  40399c:	ldur	x26, [x29, #-8]
  4039a0:	ldur	w21, [x29, #-12]
  4039a4:	ldr	x8, [x8, #512]
  4039a8:	mov	x0, x19
  4039ac:	blr	x8
  4039b0:	cbz	x0, 403f6c <ferror@plt+0x1dbc>
  4039b4:	mul	x8, x24, x21
  4039b8:	cmp	x8, #0x1
  4039bc:	stp	x25, x26, [sp, #8]
  4039c0:	b.lt	403b94 <ferror@plt+0x19e4>  // b.tstop
  4039c4:	adrp	x20, 418000 <ferror@plt+0x15e50>
  4039c8:	mov	x23, x0
  4039cc:	add	x24, x26, x8
  4039d0:	add	x20, x20, #0x870
  4039d4:	adrp	x25, 418000 <ferror@plt+0x15e50>
  4039d8:	mov	x27, x26
  4039dc:	b	4039f0 <ferror@plt+0x1840>
  4039e0:	add	x26, x26, x21
  4039e4:	add	x27, x27, x21
  4039e8:	cmp	x27, x24
  4039ec:	b.cs	403b94 <ferror@plt+0x19e4>  // b.hs, b.nlast
  4039f0:	ldr	x8, [x19, #8]
  4039f4:	mov	x0, x19
  4039f8:	mov	w1, w22
  4039fc:	mov	x2, x27
  403a00:	ldr	x8, [x8, #608]
  403a04:	mov	x3, x23
  403a08:	blr	x8
  403a0c:	cbz	x0, 403f6c <ferror@plt+0x1dbc>
  403a10:	ldr	x8, [x0, #8]
  403a14:	mov	x28, x0
  403a18:	ldrb	w9, [x8]
  403a1c:	cmp	w9, #0x5f
  403a20:	b.ne	403a7c <ferror@plt+0x18cc>  // b.any
  403a24:	ldrb	w9, [x8, #1]
  403a28:	cmp	w9, #0x5f
  403a2c:	b.ne	403a7c <ferror@plt+0x18cc>  // b.any
  403a30:	ldrb	w9, [x8, #2]
  403a34:	adrp	x1, 407000 <ferror@plt+0x4e50>
  403a38:	add	x1, x1, #0x4cf
  403a3c:	cmp	w9, #0x5f
  403a40:	cinc	x0, x8, eq  // eq = none
  403a44:	bl	401f80 <strcmp@plt>
  403a48:	cbnz	w0, 403a7c <ferror@plt+0x18cc>
  403a4c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403a50:	ldr	w8, [x8, #696]
  403a54:	cbz	w8, 403a7c <ferror@plt+0x18cc>
  403a58:	adrp	x1, 407000 <ferror@plt+0x4e50>
  403a5c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403a60:	mov	w2, #0x5                   	// #5
  403a64:	mov	x0, xzr
  403a68:	add	x1, x1, #0x4a8
  403a6c:	str	wzr, [x8, #696]
  403a70:	bl	4020b0 <dcgettext@plt>
  403a74:	ldr	x1, [x19]
  403a78:	bl	404dc0 <ferror@plt+0x2c10>
  403a7c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403a80:	ldr	w8, [x8, #3056]
  403a84:	cbz	w8, 403aa0 <ferror@plt+0x18f0>
  403a88:	ldr	x8, [x28, #32]
  403a8c:	cmp	x8, x20
  403a90:	cset	w8, eq  // eq = none
  403a94:	ldr	w9, [x25, #3008]
  403a98:	cbz	w9, 403acc <ferror@plt+0x191c>
  403a9c:	b	403ae0 <ferror@plt+0x1930>
  403aa0:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403aa4:	ldr	w8, [x8, #3024]
  403aa8:	cbz	w8, 403ac0 <ferror@plt+0x1910>
  403aac:	ldr	w8, [x28, #24]
  403ab0:	mov	w9, #0x82                  	// #130
  403ab4:	movk	w9, #0x80, lsl #16
  403ab8:	tst	w8, w9
  403abc:	b.eq	403b74 <ferror@plt+0x19c4>  // b.none
  403ac0:	mov	w8, #0x1                   	// #1
  403ac4:	ldr	w9, [x25, #3008]
  403ac8:	cbnz	w9, 403ae0 <ferror@plt+0x1930>
  403acc:	cbz	w8, 403ae0 <ferror@plt+0x1930>
  403ad0:	ldrb	w9, [x28, #24]
  403ad4:	tst	w9, #0x4
  403ad8:	cset	w9, eq  // eq = none
  403adc:	and	w8, w8, w9
  403ae0:	cbz	w8, 403b10 <ferror@plt+0x1960>
  403ae4:	adrp	x9, 418000 <ferror@plt+0x15e50>
  403ae8:	ldrb	w9, [x9, #3040]
  403aec:	cbz	w9, 403b10 <ferror@plt+0x1960>
  403af0:	ldr	x8, [x28, #32]
  403af4:	adrp	x9, 418000 <ferror@plt+0x15e50>
  403af8:	add	x9, x9, #0x988
  403afc:	cmp	x8, x9
  403b00:	b.eq	4039e4 <ferror@plt+0x1834>  // b.none
  403b04:	cmp	x8, x20
  403b08:	b.eq	4039e4 <ferror@plt+0x1834>  // b.none
  403b0c:	mov	w8, #0x1                   	// #1
  403b10:	cbz	w8, 403b30 <ferror@plt+0x1980>
  403b14:	adrp	x9, 418000 <ferror@plt+0x15e50>
  403b18:	ldr	w9, [x9, #3084]
  403b1c:	cbz	w9, 403b30 <ferror@plt+0x1980>
  403b20:	ldr	x8, [x28, #32]
  403b24:	cmp	x8, x20
  403b28:	b.ne	403b34 <ferror@plt+0x1984>  // b.any
  403b2c:	b	4039e4 <ferror@plt+0x1834>
  403b30:	cbz	w8, 4039e4 <ferror@plt+0x1834>
  403b34:	ldr	x8, [x19, #8]
  403b38:	mov	x0, x19
  403b3c:	mov	x1, x28
  403b40:	ldr	x8, [x8, #552]
  403b44:	blr	x8
  403b48:	cbz	w0, 403b58 <ferror@plt+0x19a8>
  403b4c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403b50:	ldr	w8, [x8, #3076]
  403b54:	cbz	w8, 4039e4 <ferror@plt+0x1834>
  403b58:	cmp	x27, x26
  403b5c:	b.eq	4039e0 <ferror@plt+0x1830>  // b.none
  403b60:	mov	x0, x26
  403b64:	mov	x1, x27
  403b68:	mov	x2, x21
  403b6c:	bl	401c70 <memcpy@plt>
  403b70:	b	4039e0 <ferror@plt+0x1830>
  403b74:	ldr	x8, [x28, #32]
  403b78:	cmp	x8, x20
  403b7c:	b.eq	403ac0 <ferror@plt+0x1910>  // b.none
  403b80:	ldrb	w8, [x8, #33]
  403b84:	ubfx	w8, w8, #4, #1
  403b88:	ldr	w9, [x25, #3008]
  403b8c:	cbz	w9, 403acc <ferror@plt+0x191c>
  403b90:	b	403ae0 <ferror@plt+0x1930>
  403b94:	ldr	x9, [sp, #16]
  403b98:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403b9c:	ldrb	w8, [x8, #3032]
  403ba0:	sub	x9, x26, x9
  403ba4:	sdiv	x25, x9, x21
  403ba8:	tbz	w8, #0, 403bb4 <ferror@plt+0x1a04>
  403bac:	mov	x27, xzr
  403bb0:	b	403dc0 <ferror@plt+0x1c10>
  403bb4:	adrp	x22, 418000 <ferror@plt+0x15e50>
  403bb8:	ldr	w8, [x22, #3020]
  403bbc:	adrp	x9, 418000 <ferror@plt+0x15e50>
  403bc0:	str	x19, [x9, #3144]
  403bc4:	adrp	x9, 418000 <ferror@plt+0x15e50>
  403bc8:	str	w8, [x9, #3152]
  403bcc:	ldr	x8, [x19, #8]
  403bd0:	mov	x0, x19
  403bd4:	ldr	x8, [x8, #512]
  403bd8:	blr	x8
  403bdc:	adrp	x20, 418000 <ferror@plt+0x15e50>
  403be0:	str	x0, [x20, #3160]
  403be4:	ldr	x8, [x19, #8]
  403be8:	mov	x0, x19
  403bec:	ldr	x8, [x8, #512]
  403bf0:	blr	x8
  403bf4:	ldr	x26, [sp, #8]
  403bf8:	adrp	x21, 418000 <ferror@plt+0x15e50>
  403bfc:	str	x0, [x21, #3168]
  403c00:	cbz	x0, 403f6c <ferror@plt+0x1dbc>
  403c04:	ldr	x8, [x20, #3160]
  403c08:	cbz	x8, 403f6c <ferror@plt+0x1dbc>
  403c0c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403c10:	ldrb	w8, [x8, #3040]
  403c14:	tbz	w8, #0, 403d60 <ferror@plt+0x1bb0>
  403c18:	ldur	x24, [x29, #-8]
  403c1c:	ldur	w23, [x29, #-12]
  403c20:	ldr	w26, [x22, #3020]
  403c24:	adrp	x3, 404000 <ferror@plt+0x1e50>
  403c28:	add	x3, x3, #0x180
  403c2c:	mov	x0, x24
  403c30:	mov	x1, x25
  403c34:	mov	x2, x23
  403c38:	bl	401d80 <qsort@plt>
  403c3c:	lsl	x0, x25, #4
  403c40:	bl	401e50 <xmalloc@plt>
  403c44:	mul	x22, x25, x23
  403c48:	cmp	x22, #0x1
  403c4c:	str	x0, [sp]
  403c50:	b.lt	403d98 <ferror@plt+0x1be8>  // b.tstop
  403c54:	ldr	x8, [x19, #8]
  403c58:	ldr	x27, [x20, #3160]
  403c5c:	ldr	x25, [x21, #3168]
  403c60:	mov	x0, x19
  403c64:	ldr	x8, [x8, #608]
  403c68:	mov	w1, w26
  403c6c:	mov	x2, x24
  403c70:	mov	x3, x27
  403c74:	str	w26, [sp, #16]
  403c78:	blr	x8
  403c7c:	cbz	x0, 403f6c <ferror@plt+0x1dbc>
  403c80:	ldr	x20, [sp]
  403c84:	mov	w10, #0x100                 	// #256
  403c88:	mov	x28, x0
  403c8c:	add	x21, x24, x22
  403c90:	movk	w10, #0x20, lsl #16
  403c94:	b	403cbc <ferror@plt+0x1b0c>
  403c98:	ldr	x8, [x28, #56]
  403c9c:	cbz	x8, 403ca4 <ferror@plt+0x1af4>
  403ca0:	stp	x24, x8, [x20], #16
  403ca4:	cmp	x26, x21
  403ca8:	mov	x25, x27
  403cac:	mov	x27, x22
  403cb0:	mov	x28, x0
  403cb4:	mov	x24, x26
  403cb8:	b.cs	403d9c <ferror@plt+0x1bec>  // b.hs, b.nlast
  403cbc:	add	x26, x24, x23
  403cc0:	cmp	x26, x21
  403cc4:	mov	x22, x25
  403cc8:	b.cs	403cf8 <ferror@plt+0x1b48>  // b.hs, b.nlast
  403ccc:	ldr	x8, [x19, #8]
  403cd0:	ldr	w1, [sp, #16]
  403cd4:	mov	x0, x19
  403cd8:	mov	x2, x26
  403cdc:	ldr	x8, [x8, #608]
  403ce0:	mov	x3, x22
  403ce4:	blr	x8
  403ce8:	mov	w10, #0x100                 	// #256
  403cec:	movk	w10, #0x20, lsl #16
  403cf0:	cbnz	x0, 403cfc <ferror@plt+0x1b4c>
  403cf4:	b	403f6c <ferror@plt+0x1dbc>
  403cf8:	mov	x0, xzr
  403cfc:	ldr	w9, [x28, #24]
  403d00:	ldr	x8, [x28, #32]
  403d04:	tst	w9, w10
  403d08:	b.eq	403d34 <ferror@plt+0x1b84>  // b.none
  403d0c:	cmp	x26, x21
  403d10:	b.cs	403d20 <ferror@plt+0x1b70>  // b.hs, b.nlast
  403d14:	ldr	x9, [x0, #32]
  403d18:	cmp	x8, x9
  403d1c:	b.eq	403d58 <ferror@plt+0x1ba8>  // b.none
  403d20:	ldr	x8, [x8, #56]
  403d24:	ldr	x9, [x28, #16]
  403d28:	sub	x8, x8, x9
  403d2c:	cbnz	x8, 403ca0 <ferror@plt+0x1af0>
  403d30:	b	403ca4 <ferror@plt+0x1af4>
  403d34:	ldr	x9, [x19, #8]
  403d38:	ldr	w9, [x9, #8]
  403d3c:	cmp	w9, #0x5
  403d40:	b.eq	403c98 <ferror@plt+0x1ae8>  // b.none
  403d44:	ldrb	w9, [x8, #33]
  403d48:	tbz	w9, #4, 403d0c <ferror@plt+0x1b5c>
  403d4c:	ldr	x8, [x28, #16]
  403d50:	cbnz	x8, 403ca0 <ferror@plt+0x1af0>
  403d54:	b	403ca4 <ferror@plt+0x1af4>
  403d58:	ldr	x8, [x0, #16]
  403d5c:	b	403d24 <ferror@plt+0x1b74>
  403d60:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403d64:	ldrb	w8, [x8, #3036]
  403d68:	adrp	x9, 418000 <ferror@plt+0x15e50>
  403d6c:	ldrsw	x9, [x9, #3044]
  403d70:	adrp	x10, 406000 <ferror@plt+0x3e50>
  403d74:	add	x10, x10, #0x5c8
  403d78:	add	x8, x10, x8, lsl #4
  403d7c:	ldur	x0, [x29, #-8]
  403d80:	ldur	w2, [x29, #-12]
  403d84:	ldr	x3, [x8, x9, lsl #3]
  403d88:	mov	x1, x25
  403d8c:	bl	401d80 <qsort@plt>
  403d90:	mov	x27, xzr
  403d94:	b	403dc8 <ferror@plt+0x1c18>
  403d98:	mov	x20, x0
  403d9c:	ldr	x27, [sp]
  403da0:	adrp	x3, 404000 <ferror@plt+0x1e50>
  403da4:	add	x3, x3, #0x410
  403da8:	mov	w2, #0x10                  	// #16
  403dac:	sub	x8, x20, x27
  403db0:	asr	x25, x8, #4
  403db4:	mov	x0, x27
  403db8:	mov	x1, x25
  403dbc:	bl	401d80 <qsort@plt>
  403dc0:	ldr	x26, [sp, #8]
  403dc4:	adrp	x22, 418000 <ferror@plt+0x15e50>
  403dc8:	adrp	x8, 418000 <ferror@plt+0x15e50>
  403dcc:	ldrb	w8, [x8, #3040]
  403dd0:	ldr	w22, [x22, #3020]
  403dd4:	tbz	w8, #0, 403e44 <ferror@plt+0x1c94>
  403dd8:	ldr	x8, [x19, #8]
  403ddc:	mov	x0, x19
  403de0:	ldr	x8, [x8, #512]
  403de4:	blr	x8
  403de8:	cbz	x0, 403f6c <ferror@plt+0x1dbc>
  403dec:	cmp	x25, #0x1
  403df0:	b.lt	403eb4 <ferror@plt+0x1d04>  // b.tstop
  403df4:	mov	x23, x0
  403df8:	add	x20, x27, x25, lsl #4
  403dfc:	mov	x21, x27
  403e00:	ldr	x8, [x19, #8]
  403e04:	ldr	x2, [x21]
  403e08:	mov	x0, x19
  403e0c:	mov	w1, w22
  403e10:	ldr	x8, [x8, #608]
  403e14:	mov	x3, x23
  403e18:	blr	x8
  403e1c:	cbz	x0, 403f6c <ferror@plt+0x1dbc>
  403e20:	ldr	x2, [x21, #8]
  403e24:	mov	x1, x0
  403e28:	mov	x0, x19
  403e2c:	mov	x3, x26
  403e30:	bl	40446c <ferror@plt+0x22bc>
  403e34:	add	x21, x21, #0x10
  403e38:	cmp	x21, x20
  403e3c:	b.cc	403e00 <ferror@plt+0x1c50>  // b.lo, b.ul, b.last
  403e40:	b	403eb4 <ferror@plt+0x1d04>
  403e44:	ldr	x8, [x19, #8]
  403e48:	ldur	x23, [x29, #-8]
  403e4c:	ldur	w20, [x29, #-12]
  403e50:	mov	x0, x19
  403e54:	ldr	x8, [x8, #512]
  403e58:	blr	x8
  403e5c:	cbz	x0, 403f6c <ferror@plt+0x1dbc>
  403e60:	mul	x8, x25, x20
  403e64:	cmp	x8, #0x1
  403e68:	b.lt	403eb4 <ferror@plt+0x1d04>  // b.tstop
  403e6c:	mov	x24, x0
  403e70:	add	x21, x23, x8
  403e74:	ldr	x8, [x19, #8]
  403e78:	mov	x0, x19
  403e7c:	mov	w1, w22
  403e80:	mov	x2, x23
  403e84:	ldr	x8, [x8, #608]
  403e88:	mov	x3, x24
  403e8c:	blr	x8
  403e90:	cbz	x0, 403f6c <ferror@plt+0x1dbc>
  403e94:	mov	x1, x0
  403e98:	mov	x0, x19
  403e9c:	mov	x2, xzr
  403ea0:	mov	x3, x26
  403ea4:	bl	40446c <ferror@plt+0x22bc>
  403ea8:	add	x23, x23, x20
  403eac:	cmp	x23, x21
  403eb0:	b.cc	403e74 <ferror@plt+0x1cc4>  // b.lo, b.ul, b.last
  403eb4:	ldr	x0, [sp, #24]
  403eb8:	cbz	x0, 403ec0 <ferror@plt+0x1d10>
  403ebc:	bl	401fc0 <free@plt>
  403ec0:	ldur	x0, [x29, #-8]
  403ec4:	bl	401fc0 <free@plt>
  403ec8:	mov	x0, x27
  403ecc:	bl	401fc0 <free@plt>
  403ed0:	ldp	x20, x19, [sp, #128]
  403ed4:	ldp	x22, x21, [sp, #112]
  403ed8:	ldp	x24, x23, [sp, #96]
  403edc:	ldp	x26, x25, [sp, #80]
  403ee0:	ldp	x28, x27, [sp, #64]
  403ee4:	ldp	x29, x30, [sp, #48]
  403ee8:	add	sp, sp, #0x90
  403eec:	ret
  403ef0:	adrp	x11, 406000 <ferror@plt+0x3e50>
  403ef4:	ld1r	{v0.2d}, [x10]
  403ef8:	ldr	q1, [x11, #1600]
  403efc:	mov	w11, #0x60                  	// #96
  403f00:	and	x9, x22, #0xfffffffffffffffc
  403f04:	add	x10, x0, x24, lsl #3
  403f08:	dup	v2.2d, x11
  403f0c:	mov	w11, #0x4                   	// #4
  403f10:	add	x8, x8, x9, lsl #3
  403f14:	add	x10, x10, #0x10
  403f18:	dup	v3.2d, x11
  403f1c:	mov	x11, x9
  403f20:	fmov	x12, d1
  403f24:	add	x12, x12, x12, lsl #1
  403f28:	lsl	x12, x12, #4
  403f2c:	fmov	d4, x12
  403f30:	mov	x12, v1.d[1]
  403f34:	add	x12, x12, x12, lsl #1
  403f38:	lsl	x12, x12, #4
  403f3c:	mov	v4.d[1], x12
  403f40:	add	v5.2d, v0.2d, v4.2d
  403f44:	add	v4.2d, v4.2d, v0.2d
  403f48:	add	v4.2d, v4.2d, v2.2d
  403f4c:	add	v1.2d, v1.2d, v3.2d
  403f50:	subs	x11, x11, #0x4
  403f54:	stp	q5, q4, [x10, #-16]
  403f58:	add	x10, x10, #0x20
  403f5c:	b.ne	403f20 <ferror@plt+0x1d70>  // b.any
  403f60:	cmp	x22, x9
  403f64:	b.eq	40394c <ferror@plt+0x179c>  // b.none
  403f68:	b	403928 <ferror@plt+0x1778>
  403f6c:	ldr	x0, [x19]
  403f70:	bl	404cc0 <ferror@plt+0x2b10>
  403f74:	stp	x29, x30, [sp, #-48]!
  403f78:	str	x21, [sp, #16]
  403f7c:	stp	x20, x19, [sp, #32]
  403f80:	adrp	x21, 418000 <ferror@plt+0x15e50>
  403f84:	ldr	x8, [x21, #3144]
  403f88:	adrp	x19, 418000 <ferror@plt+0x15e50>
  403f8c:	adrp	x10, 418000 <ferror@plt+0x15e50>
  403f90:	mov	x20, x1
  403f94:	ldr	x9, [x8, #8]
  403f98:	ldr	w1, [x19, #3152]
  403f9c:	ldr	x3, [x10, #3160]
  403fa0:	mov	x2, x0
  403fa4:	ldr	x9, [x9, #608]
  403fa8:	mov	x0, x8
  403fac:	mov	x29, sp
  403fb0:	blr	x9
  403fb4:	ldr	x8, [x21, #3144]
  403fb8:	adrp	x10, 418000 <ferror@plt+0x15e50>
  403fbc:	ldr	w1, [x19, #3152]
  403fc0:	ldr	x3, [x10, #3168]
  403fc4:	ldr	x9, [x8, #8]
  403fc8:	mov	x19, x0
  403fcc:	mov	x0, x8
  403fd0:	mov	x2, x20
  403fd4:	ldr	x9, [x9, #608]
  403fd8:	blr	x9
  403fdc:	cbz	x19, 40403c <ferror@plt+0x1e8c>
  403fe0:	cbz	x0, 40403c <ferror@plt+0x1e8c>
  403fe4:	ldr	x1, [x0, #8]
  403fe8:	ldr	x0, [x19, #8]
  403fec:	cbz	x1, 404014 <ferror@plt+0x1e64>
  403ff0:	cbz	x0, 40401c <ferror@plt+0x1e6c>
  403ff4:	ldrb	w9, [x1]
  403ff8:	ldrb	w8, [x0]
  403ffc:	cbz	w9, 404024 <ferror@plt+0x1e74>
  404000:	cbz	w8, 40401c <ferror@plt+0x1e6c>
  404004:	ldp	x20, x19, [sp, #32]
  404008:	ldr	x21, [sp, #16]
  40400c:	ldp	x29, x30, [sp], #48
  404010:	b	4020c0 <strcoll@plt>
  404014:	cmp	x0, #0x0
  404018:	b	404028 <ferror@plt+0x1e78>
  40401c:	mov	w0, #0xffffffff            	// #-1
  404020:	b	40402c <ferror@plt+0x1e7c>
  404024:	cmp	w8, #0x0
  404028:	cset	w0, ne  // ne = any
  40402c:	ldp	x20, x19, [sp, #32]
  404030:	ldr	x21, [sp, #16]
  404034:	ldp	x29, x30, [sp], #48
  404038:	ret
  40403c:	ldr	x8, [x21, #3144]
  404040:	ldr	x0, [x8]
  404044:	bl	404cc0 <ferror@plt+0x2b10>
  404048:	stp	x29, x30, [sp, #-16]!
  40404c:	mov	x29, sp
  404050:	bl	403f74 <ferror@plt+0x1dc4>
  404054:	neg	w0, w0
  404058:	ldp	x29, x30, [sp], #16
  40405c:	ret
  404060:	stp	x29, x30, [sp, #-48]!
  404064:	stp	x22, x21, [sp, #16]
  404068:	stp	x20, x19, [sp, #32]
  40406c:	adrp	x22, 418000 <ferror@plt+0x15e50>
  404070:	ldr	x8, [x22, #3144]
  404074:	adrp	x21, 418000 <ferror@plt+0x15e50>
  404078:	adrp	x10, 418000 <ferror@plt+0x15e50>
  40407c:	mov	x19, x1
  404080:	ldr	x9, [x8, #8]
  404084:	ldr	w1, [x21, #3152]
  404088:	ldr	x3, [x10, #3160]
  40408c:	mov	x20, x0
  404090:	ldr	x9, [x9, #608]
  404094:	mov	x0, x8
  404098:	mov	x2, x20
  40409c:	mov	x29, sp
  4040a0:	blr	x9
  4040a4:	ldr	x8, [x22, #3144]
  4040a8:	adrp	x10, 418000 <ferror@plt+0x15e50>
  4040ac:	ldr	w1, [x21, #3152]
  4040b0:	ldr	x3, [x10, #3168]
  4040b4:	ldr	x9, [x8, #8]
  4040b8:	mov	x21, x0
  4040bc:	mov	x0, x8
  4040c0:	mov	x2, x19
  4040c4:	ldr	x9, [x9, #608]
  4040c8:	blr	x9
  4040cc:	cbz	x21, 40415c <ferror@plt+0x1fac>
  4040d0:	cbz	x0, 40415c <ferror@plt+0x1fac>
  4040d4:	ldr	x9, [x21, #32]
  4040d8:	ldr	x8, [x0, #32]
  4040dc:	adrp	x10, 418000 <ferror@plt+0x15e50>
  4040e0:	add	x10, x10, #0x870
  4040e4:	cmp	x9, x10
  4040e8:	b.eq	404120 <ferror@plt+0x1f70>  // b.none
  4040ec:	cmp	x8, x10
  4040f0:	b.eq	404148 <ferror@plt+0x1f98>  // b.none
  4040f4:	ldr	x9, [x9, #40]
  4040f8:	ldr	x10, [x21, #16]
  4040fc:	ldr	x8, [x8, #40]
  404100:	ldr	x11, [x0, #16]
  404104:	add	x9, x10, x9
  404108:	add	x8, x11, x8
  40410c:	cmp	x9, x8
  404110:	b.eq	404130 <ferror@plt+0x1f80>  // b.none
  404114:	mov	w8, #0xffffffff            	// #-1
  404118:	cneg	w0, w8, cs  // cs = hs, nlast
  40411c:	b	40414c <ferror@plt+0x1f9c>
  404120:	cmp	x8, x10
  404124:	b.eq	404130 <ferror@plt+0x1f80>  // b.none
  404128:	mov	w0, #0xffffffff            	// #-1
  40412c:	b	40414c <ferror@plt+0x1f9c>
  404130:	mov	x0, x20
  404134:	mov	x1, x19
  404138:	ldp	x20, x19, [sp, #32]
  40413c:	ldp	x22, x21, [sp, #16]
  404140:	ldp	x29, x30, [sp], #48
  404144:	b	403f74 <ferror@plt+0x1dc4>
  404148:	mov	w0, #0x1                   	// #1
  40414c:	ldp	x20, x19, [sp, #32]
  404150:	ldp	x22, x21, [sp, #16]
  404154:	ldp	x29, x30, [sp], #48
  404158:	ret
  40415c:	ldr	x8, [x22, #3144]
  404160:	ldr	x0, [x8]
  404164:	bl	404cc0 <ferror@plt+0x2b10>
  404168:	stp	x29, x30, [sp, #-16]!
  40416c:	mov	x29, sp
  404170:	bl	404060 <ferror@plt+0x1eb0>
  404174:	neg	w0, w0
  404178:	ldp	x29, x30, [sp], #16
  40417c:	ret
  404180:	stp	x29, x30, [sp, #-96]!
  404184:	stp	x26, x25, [sp, #32]
  404188:	stp	x24, x23, [sp, #48]
  40418c:	stp	x22, x21, [sp, #64]
  404190:	stp	x20, x19, [sp, #80]
  404194:	adrp	x22, 418000 <ferror@plt+0x15e50>
  404198:	ldr	x8, [x22, #3144]
  40419c:	adrp	x21, 418000 <ferror@plt+0x15e50>
  4041a0:	adrp	x10, 418000 <ferror@plt+0x15e50>
  4041a4:	mov	x19, x1
  4041a8:	ldr	x9, [x8, #8]
  4041ac:	ldr	w1, [x21, #3152]
  4041b0:	ldr	x3, [x10, #3160]
  4041b4:	mov	x20, x0
  4041b8:	ldr	x9, [x9, #608]
  4041bc:	mov	x0, x8
  4041c0:	mov	x2, x20
  4041c4:	str	x27, [sp, #16]
  4041c8:	mov	x29, sp
  4041cc:	blr	x9
  4041d0:	ldr	x8, [x22, #3144]
  4041d4:	adrp	x10, 418000 <ferror@plt+0x15e50>
  4041d8:	ldr	w1, [x21, #3152]
  4041dc:	ldr	x3, [x10, #3168]
  4041e0:	ldr	x9, [x8, #8]
  4041e4:	mov	x23, x0
  4041e8:	mov	x0, x8
  4041ec:	mov	x2, x19
  4041f0:	ldr	x9, [x9, #608]
  4041f4:	blr	x9
  4041f8:	cbz	x23, 404400 <ferror@plt+0x2250>
  4041fc:	mov	x21, x0
  404200:	cbz	x0, 404400 <ferror@plt+0x2250>
  404204:	ldr	x8, [x23, #32]
  404208:	adrp	x10, 418000 <ferror@plt+0x15e50>
  40420c:	add	x10, x10, #0x870
  404210:	cmp	x8, x10
  404214:	b.eq	40440c <ferror@plt+0x225c>  // b.none
  404218:	ldr	x9, [x21, #32]
  40421c:	cmp	x9, x10
  404220:	b.eq	40440c <ferror@plt+0x225c>  // b.none
  404224:	ldr	x8, [x8, #40]
  404228:	ldr	x10, [x23, #16]
  40422c:	ldr	x9, [x9, #40]
  404230:	ldr	x11, [x21, #16]
  404234:	add	x10, x10, x8
  404238:	add	x11, x11, x9
  40423c:	cmp	x10, x11
  404240:	b.ne	404288 <ferror@plt+0x20d8>  // b.any
  404244:	cmp	x8, x9
  404248:	b.ne	404288 <ferror@plt+0x20d8>  // b.any
  40424c:	ldr	x25, [x23, #8]
  404250:	ldr	x22, [x21, #8]
  404254:	mov	x0, x25
  404258:	bl	401cb0 <strlen@plt>
  40425c:	mov	x26, x0
  404260:	mov	x0, x22
  404264:	bl	401cb0 <strlen@plt>
  404268:	adrp	x1, 407000 <ferror@plt+0x4e50>
  40426c:	mov	x24, x0
  404270:	add	x1, x1, #0x4de
  404274:	mov	x0, x25
  404278:	bl	402080 <strstr@plt>
  40427c:	cbz	x0, 4042ac <ferror@plt+0x20fc>
  404280:	mov	w27, #0x1                   	// #1
  404284:	b	4042c4 <ferror@plt+0x2114>
  404288:	mov	w8, #0xffffffff            	// #-1
  40428c:	cneg	w0, w8, cs  // cs = hs, nlast
  404290:	ldp	x20, x19, [sp, #80]
  404294:	ldp	x22, x21, [sp, #64]
  404298:	ldp	x24, x23, [sp, #48]
  40429c:	ldp	x26, x25, [sp, #32]
  4042a0:	ldr	x27, [sp, #16]
  4042a4:	ldp	x29, x30, [sp], #96
  4042a8:	ret
  4042ac:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4042b0:	add	x1, x1, #0x4eb
  4042b4:	mov	x0, x25
  4042b8:	bl	402080 <strstr@plt>
  4042bc:	cmp	x0, #0x0
  4042c0:	cset	w27, ne  // ne = any
  4042c4:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4042c8:	add	x1, x1, #0x4de
  4042cc:	mov	x0, x22
  4042d0:	bl	402080 <strstr@plt>
  4042d4:	cbz	x0, 404328 <ferror@plt+0x2178>
  4042d8:	cmp	w27, #0x0
  4042dc:	cset	w9, eq  // eq = none
  4042e0:	mov	w8, #0x1                   	// #1
  4042e4:	cbz	w9, 4042ec <ferror@plt+0x213c>
  4042e8:	tbnz	w8, #0, 4043d4 <ferror@plt+0x2224>
  4042ec:	ldrb	w8, [x23, #25]
  4042f0:	tbnz	w8, #6, 404318 <ferror@plt+0x2168>
  4042f4:	cmp	x26, #0x3
  4042f8:	b.cc	404354 <ferror@plt+0x21a4>  // b.lo, b.ul, b.last
  4042fc:	add	x8, x26, x25
  404300:	ldurb	w9, [x8, #-2]
  404304:	cmp	w9, #0x2e
  404308:	b.ne	404354 <ferror@plt+0x21a4>  // b.any
  40430c:	ldurb	w8, [x8, #-1]
  404310:	cmp	w8, #0x6f
  404314:	b.ne	4043b0 <ferror@plt+0x2200>  // b.any
  404318:	mov	w8, #0x1                   	// #1
  40431c:	ldrb	w9, [x21, #25]
  404320:	tbnz	w9, #6, 4043c0 <ferror@plt+0x2210>
  404324:	b	404360 <ferror@plt+0x21b0>
  404328:	adrp	x1, 407000 <ferror@plt+0x4e50>
  40432c:	add	x1, x1, #0x4eb
  404330:	mov	x0, x22
  404334:	bl	402080 <strstr@plt>
  404338:	cmp	x0, #0x0
  40433c:	cset	w8, ne  // ne = any
  404340:	cmp	w27, #0x0
  404344:	cset	w9, eq  // eq = none
  404348:	cbz	w27, 4042e4 <ferror@plt+0x2134>
  40434c:	cbz	x0, 4043a8 <ferror@plt+0x21f8>
  404350:	b	4042e4 <ferror@plt+0x2134>
  404354:	mov	w8, wzr
  404358:	ldrb	w9, [x21, #25]
  40435c:	tbnz	w9, #6, 4043c0 <ferror@plt+0x2210>
  404360:	cmp	x24, #0x3
  404364:	b.cc	404394 <ferror@plt+0x21e4>  // b.lo, b.ul, b.last
  404368:	add	x9, x24, x22
  40436c:	ldurb	w10, [x9, #-2]
  404370:	cmp	w10, #0x2e
  404374:	b.ne	404394 <ferror@plt+0x21e4>  // b.any
  404378:	ldurb	w9, [x9, #-1]
  40437c:	cmp	w9, #0x6f
  404380:	cset	w10, eq  // eq = none
  404384:	cmp	w9, #0x61
  404388:	cset	w9, eq  // eq = none
  40438c:	orr	w9, w10, w9
  404390:	b	404398 <ferror@plt+0x21e8>
  404394:	mov	w9, wzr
  404398:	cmp	w8, #0x0
  40439c:	cset	w10, eq  // eq = none
  4043a0:	cbz	w8, 4043cc <ferror@plt+0x221c>
  4043a4:	cbnz	w9, 4043cc <ferror@plt+0x221c>
  4043a8:	mov	w0, #0xffffffff            	// #-1
  4043ac:	b	404290 <ferror@plt+0x20e0>
  4043b0:	cmp	w8, #0x61
  4043b4:	cset	w8, eq  // eq = none
  4043b8:	ldrb	w9, [x21, #25]
  4043bc:	tbz	w9, #6, 404360 <ferror@plt+0x21b0>
  4043c0:	cmp	w8, #0x0
  4043c4:	cset	w10, eq  // eq = none
  4043c8:	mov	w9, #0x1                   	// #1
  4043cc:	cbz	w10, 4043dc <ferror@plt+0x222c>
  4043d0:	tbz	w9, #0, 4043dc <ferror@plt+0x222c>
  4043d4:	mov	w0, #0x1                   	// #1
  4043d8:	b	404290 <ferror@plt+0x20e0>
  4043dc:	mov	x0, x20
  4043e0:	mov	x1, x19
  4043e4:	ldp	x20, x19, [sp, #80]
  4043e8:	ldp	x22, x21, [sp, #64]
  4043ec:	ldp	x24, x23, [sp, #48]
  4043f0:	ldp	x26, x25, [sp, #32]
  4043f4:	ldr	x27, [sp, #16]
  4043f8:	ldp	x29, x30, [sp], #96
  4043fc:	b	403f74 <ferror@plt+0x1dc4>
  404400:	ldr	x8, [x22, #3144]
  404404:	ldr	x0, [x8]
  404408:	bl	404cc0 <ferror@plt+0x2b10>
  40440c:	bl	401f10 <abort@plt>
  404410:	ldr	x9, [x0, #8]
  404414:	ldr	x10, [x1, #8]
  404418:	adrp	x8, 418000 <ferror@plt+0x15e50>
  40441c:	cmp	x9, x10
  404420:	b.cs	404438 <ferror@plt+0x2288>  // b.hs, b.nlast
  404424:	ldr	w8, [x8, #3044]
  404428:	cmp	w8, #0x0
  40442c:	mov	w8, #0xffffffff            	// #-1
  404430:	cneg	w0, w8, ne  // ne = any
  404434:	ret
  404438:	ldrsw	x8, [x8, #3044]
  40443c:	cmp	x9, x10
  404440:	b.ls	404454 <ferror@plt+0x22a4>  // b.plast
  404444:	cmp	w8, #0x0
  404448:	mov	w8, #0x1                   	// #1
  40444c:	cneg	w0, w8, ne  // ne = any
  404450:	ret
  404454:	adrp	x9, 406000 <ferror@plt+0x3e50>
  404458:	add	x9, x9, #0x5c8
  40445c:	ldr	x0, [x0]
  404460:	ldr	x2, [x9, x8, lsl #3]
  404464:	ldr	x1, [x1]
  404468:	br	x2
  40446c:	sub	sp, sp, #0xe0
  404470:	stp	x24, x23, [sp, #176]
  404474:	adrp	x23, 418000 <ferror@plt+0x15e50>
  404478:	ldr	x8, [x23, #1824]
  40447c:	stp	x29, x30, [sp, #128]
  404480:	stp	x28, x27, [sp, #144]
  404484:	stp	x26, x25, [sp, #160]
  404488:	stp	x22, x21, [sp, #192]
  40448c:	stp	x20, x19, [sp, #208]
  404490:	ldr	x8, [x8, #24]
  404494:	mov	x19, x0
  404498:	mov	x20, x1
  40449c:	mov	w22, #0x100                 	// #256
  4044a0:	mov	x0, x3
  4044a4:	mov	x1, x19
  4044a8:	add	x29, sp, #0x80
  4044ac:	mov	x21, x2
  4044b0:	movk	w22, #0x20, lsl #16
  4044b4:	blr	x8
  4044b8:	ldr	x8, [x19, #8]
  4044bc:	sub	x2, x29, #0x28
  4044c0:	mov	x0, x19
  4044c4:	mov	x1, x20
  4044c8:	ldr	x8, [x8, #528]
  4044cc:	sub	x24, x29, #0x28
  4044d0:	blr	x8
  4044d4:	stp	x24, x21, [sp, #56]
  4044d8:	ldr	w8, [x20, #24]
  4044dc:	tst	w8, w22
  4044e0:	b.eq	4044ec <ferror@plt+0x233c>  // b.none
  4044e4:	stp	xzr, xzr, [sp, #72]
  4044e8:	b	404550 <ferror@plt+0x23a0>
  4044ec:	ldr	x8, [x20]
  4044f0:	cbz	x8, 40451c <ferror@plt+0x236c>
  4044f4:	ldr	x9, [x8, #8]
  4044f8:	ldr	w9, [x9, #8]
  4044fc:	cmp	w9, #0x5
  404500:	b.ne	404528 <ferror@plt+0x2378>  // b.any
  404504:	ldr	x8, [x8, #248]
  404508:	mov	x9, xzr
  40450c:	cmp	x8, #0x0
  404510:	csel	x8, xzr, x20, eq  // eq = none
  404514:	str	x8, [sp, #72]
  404518:	b	40454c <ferror@plt+0x239c>
  40451c:	mov	w9, #0x8                   	// #8
  404520:	ldr	x9, [x9]
  404524:	ldr	w9, [x9, #8]
  404528:	cmp	w9, #0x4
  40452c:	str	xzr, [sp, #72]
  404530:	b.eq	404540 <ferror@plt+0x2390>  // b.none
  404534:	cmp	w9, #0x2
  404538:	mov	x9, xzr
  40453c:	b.ne	40454c <ferror@plt+0x239c>  // b.any
  404540:	ldr	x8, [x8, #248]
  404544:	cmp	x8, #0x0
  404548:	csel	x9, xzr, x20, eq  // eq = none
  40454c:	str	x9, [sp, #80]
  404550:	ldr	x8, [x23, #1824]
  404554:	add	x0, sp, #0x38
  404558:	mov	x1, x19
  40455c:	ldr	x8, [x8, #32]
  404560:	blr	x8
  404564:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404568:	ldr	w8, [x8, #3088]
  40456c:	adrp	x21, 418000 <ferror@plt+0x15e50>
  404570:	add	x21, x21, #0x870
  404574:	cbz	w8, 4045ec <ferror@plt+0x243c>
  404578:	str	wzr, [sp, #8]
  40457c:	ldr	w8, [x20, #24]
  404580:	tst	w8, w22
  404584:	b.eq	404590 <ferror@plt+0x23e0>  // b.none
  404588:	mov	x1, xzr
  40458c:	b	4045ac <ferror@plt+0x23fc>
  404590:	ldr	x8, [x19, #8]
  404594:	add	x2, sp, #0x8
  404598:	mov	x0, x19
  40459c:	mov	x1, x20
  4045a0:	ldr	x8, [x8, #536]
  4045a4:	blr	x8
  4045a8:	mov	x1, x0
  4045ac:	ldr	x8, [x20, #32]
  4045b0:	cmp	x8, x21
  4045b4:	b.ne	4045c0 <ferror@plt+0x2410>  // b.any
  4045b8:	mov	w8, #0x1                   	// #1
  4045bc:	str	w8, [sp, #8]
  4045c0:	cbz	x1, 4045ec <ferror@plt+0x243c>
  4045c4:	ldrb	w8, [x1]
  4045c8:	cbz	w8, 4045ec <ferror@plt+0x243c>
  4045cc:	ldr	w8, [sp, #8]
  4045d0:	adrp	x9, 407000 <ferror@plt+0x4e50>
  4045d4:	adrp	x10, 407000 <ferror@plt+0x4e50>
  4045d8:	add	x9, x9, #0x4fa
  4045dc:	add	x10, x10, #0x4f9
  4045e0:	cmp	w8, #0x0
  4045e4:	csel	x0, x10, x9, eq  // eq = none
  4045e8:	bl	402110 <printf@plt>
  4045ec:	adrp	x8, 418000 <ferror@plt+0x15e50>
  4045f0:	ldrb	w8, [x8, #3028]
  4045f4:	cmp	w8, #0x1
  4045f8:	b.ne	404900 <ferror@plt+0x2750>  // b.any
  4045fc:	adrp	x22, 418000 <ferror@plt+0x15e50>
  404600:	ldr	x8, [x22, #3128]
  404604:	adrp	x9, 418000 <ferror@plt+0x15e50>
  404608:	ldr	x0, [x9, #3176]
  40460c:	cmp	x8, x19
  404610:	b.eq	404628 <ferror@plt+0x2478>  // b.none
  404614:	cbz	x0, 404628 <ferror@plt+0x2478>
  404618:	bl	401fc0 <free@plt>
  40461c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404620:	str	xzr, [x8, #3176]
  404624:	b	40462c <ferror@plt+0x247c>
  404628:	cbnz	x0, 404668 <ferror@plt+0x24b8>
  40462c:	ldr	x8, [x19, #8]
  404630:	mov	x0, x19
  404634:	ldr	x8, [x8, #496]
  404638:	blr	x8
  40463c:	tbnz	x0, #63, 404930 <ferror@plt+0x2780>
  404640:	bl	401e50 <xmalloc@plt>
  404644:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404648:	str	x0, [x8, #3176]
  40464c:	ldr	x8, [x19, #8]
  404650:	mov	x1, x0
  404654:	mov	x0, x19
  404658:	ldr	x8, [x8, #504]
  40465c:	blr	x8
  404660:	tbnz	x0, #63, 404930 <ferror@plt+0x2780>
  404664:	str	x19, [x22, #3128]
  404668:	ldr	x8, [x20, #32]
  40466c:	cmp	x8, x21
  404670:	b.eq	4046fc <ferror@plt+0x254c>  // b.none
  404674:	ldr	x8, [x8, #240]
  404678:	cmp	x8, x19
  40467c:	b.ne	404900 <ferror@plt+0x2750>  // b.any
  404680:	ldr	x8, [x19, #8]
  404684:	adrp	x9, 418000 <ferror@plt+0x15e50>
  404688:	ldr	x1, [x9, #3176]
  40468c:	add	x3, sp, #0x8
  404690:	ldr	x8, [x8, #576]
  404694:	add	x4, sp, #0x2c
  404698:	mov	x0, x19
  40469c:	mov	x2, x20
  4046a0:	blr	x8
  4046a4:	cbnz	w0, 4046dc <ferror@plt+0x252c>
  4046a8:	ldr	x8, [x19, #8]
  4046ac:	adrp	x9, 418000 <ferror@plt+0x15e50>
  4046b0:	ldr	x1, [x9, #3176]
  4046b4:	ldr	x2, [x20, #32]
  4046b8:	ldr	x8, [x8, #568]
  4046bc:	ldr	x3, [x20, #16]
  4046c0:	add	x4, sp, #0x8
  4046c4:	add	x5, sp, #0x30
  4046c8:	add	x6, sp, #0x2c
  4046cc:	mov	x0, x19
  4046d0:	mov	x7, xzr
  4046d4:	blr	x8
  4046d8:	cbz	w0, 404900 <ferror@plt+0x2750>
  4046dc:	ldr	x1, [sp, #8]
  4046e0:	cbz	x1, 404900 <ferror@plt+0x2750>
  4046e4:	ldr	w2, [sp, #44]
  4046e8:	cbz	w2, 404900 <ferror@plt+0x2750>
  4046ec:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4046f0:	add	x0, x0, #0x4fe
  4046f4:	bl	402110 <printf@plt>
  4046f8:	b	404900 <ferror@plt+0x2750>
  4046fc:	adrp	x21, 418000 <ferror@plt+0x15e50>
  404700:	ldr	x8, [x21, #3136]
  404704:	adrp	x24, 418000 <ferror@plt+0x15e50>
  404708:	ldr	x9, [x24, #3192]
  40470c:	adrp	x27, 418000 <ferror@plt+0x15e50>
  404710:	cmp	x8, x19
  404714:	b.eq	404754 <ferror@plt+0x25a4>  // b.none
  404718:	cbz	x9, 404754 <ferror@plt+0x25a4>
  40471c:	ldr	w8, [x27, #3208]
  404720:	cbz	w8, 404764 <ferror@plt+0x25b4>
  404724:	mov	x22, xzr
  404728:	ldr	x0, [x9, x22, lsl #3]
  40472c:	cbz	x0, 404738 <ferror@plt+0x2588>
  404730:	bl	401fc0 <free@plt>
  404734:	ldr	w8, [x27, #3208]
  404738:	add	x22, x22, #0x1
  40473c:	cmp	x22, w8, uxtw
  404740:	b.cs	404764 <ferror@plt+0x25b4>  // b.hs, b.nlast
  404744:	ldr	x9, [x24, #3192]
  404748:	ldr	x0, [x9, x22, lsl #3]
  40474c:	cbnz	x0, 404730 <ferror@plt+0x2580>
  404750:	b	404738 <ferror@plt+0x2588>
  404754:	cbz	x9, 404790 <ferror@plt+0x25e0>
  404758:	ldr	w8, [x27, #3208]
  40475c:	cbnz	w8, 404804 <ferror@plt+0x2654>
  404760:	b	404900 <ferror@plt+0x2750>
  404764:	adrp	x22, 418000 <ferror@plt+0x15e50>
  404768:	ldr	x0, [x22, #3184]
  40476c:	bl	401fc0 <free@plt>
  404770:	ldr	x0, [x24, #3192]
  404774:	bl	401fc0 <free@plt>
  404778:	adrp	x23, 418000 <ferror@plt+0x15e50>
  40477c:	ldr	x0, [x23, #3200]
  404780:	bl	401fc0 <free@plt>
  404784:	str	xzr, [x22, #3184]
  404788:	str	xzr, [x24, #3192]
  40478c:	str	xzr, [x23, #3200]
  404790:	ldr	w8, [x19, #160]
  404794:	lsl	x0, x8, #3
  404798:	str	w8, [x27, #3208]
  40479c:	bl	401e50 <xmalloc@plt>
  4047a0:	ldr	w8, [x27, #3208]
  4047a4:	adrp	x22, 418000 <ferror@plt+0x15e50>
  4047a8:	str	x0, [x22, #3184]
  4047ac:	lsl	x0, x8, #3
  4047b0:	bl	401e50 <xmalloc@plt>
  4047b4:	ldr	w8, [x27, #3208]
  4047b8:	str	x0, [x24, #3192]
  4047bc:	lsl	x0, x8, #3
  4047c0:	bl	401e50 <xmalloc@plt>
  4047c4:	adrp	x10, 418000 <ferror@plt+0x15e50>
  4047c8:	str	x0, [x10, #3200]
  4047cc:	adrp	x10, 418000 <ferror@plt+0x15e50>
  4047d0:	ldr	x10, [x10, #3176]
  4047d4:	ldr	x8, [x22, #3184]
  4047d8:	ldr	x9, [x24, #3192]
  4047dc:	adrp	x1, 404000 <ferror@plt+0x1e50>
  4047e0:	stp	x0, x10, [sp, #24]
  4047e4:	add	x1, x1, #0x938
  4047e8:	add	x2, sp, #0x8
  4047ec:	mov	x0, x19
  4047f0:	stp	x8, x9, [sp, #8]
  4047f4:	bl	402120 <bfd_map_over_sections@plt>
  4047f8:	str	x19, [x21, #3136]
  4047fc:	ldr	w8, [x27, #3208]
  404800:	cbz	w8, 404900 <ferror@plt+0x2750>
  404804:	ldr	x21, [x20, #8]
  404808:	mov	w28, wzr
  40480c:	b	404820 <ferror@plt+0x2670>
  404810:	ldr	w8, [x27, #3208]
  404814:	add	w28, w28, #0x1
  404818:	cmp	w28, w8
  40481c:	b.cs	404900 <ferror@plt+0x2750>  // b.hs, b.nlast
  404820:	adrp	x9, 418000 <ferror@plt+0x15e50>
  404824:	ldr	x23, [x9, #3200]
  404828:	ldr	x9, [x23, w28, uxtw #3]
  40482c:	cmp	x9, #0x1
  404830:	b.lt	404814 <ferror@plt+0x2664>  // b.tstop
  404834:	mov	x22, xzr
  404838:	mov	w26, w28
  40483c:	b	404858 <ferror@plt+0x26a8>
  404840:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404844:	ldr	x23, [x8, #3200]
  404848:	ldr	x8, [x23, x26, lsl #3]
  40484c:	add	x22, x22, #0x1
  404850:	cmp	x22, x8
  404854:	b.ge	404810 <ferror@plt+0x2660>  // b.tcont
  404858:	ldr	x8, [x24, #3192]
  40485c:	ldr	x8, [x8, x26, lsl #3]
  404860:	ldr	x25, [x8, x22, lsl #3]
  404864:	ldr	x8, [x25]
  404868:	cbz	x8, 404848 <ferror@plt+0x2698>
  40486c:	ldr	x8, [x8]
  404870:	ldr	x10, [x20, #32]
  404874:	ldr	x9, [x8, #32]
  404878:	cmp	x9, x10
  40487c:	b.ne	404848 <ferror@plt+0x2698>  // b.any
  404880:	ldr	x9, [x8, #16]
  404884:	ldr	x10, [x20, #16]
  404888:	cmp	x9, x10
  40488c:	b.ne	404848 <ferror@plt+0x2698>  // b.any
  404890:	ldr	x1, [x8, #8]
  404894:	mov	x0, x21
  404898:	bl	401f80 <strcmp@plt>
  40489c:	cbnz	w0, 404848 <ferror@plt+0x2698>
  4048a0:	adrp	x9, 418000 <ferror@plt+0x15e50>
  4048a4:	ldr	x8, [x19, #8]
  4048a8:	ldr	x9, [x9, #3184]
  4048ac:	adrp	x10, 418000 <ferror@plt+0x15e50>
  4048b0:	ldr	x1, [x10, #3176]
  4048b4:	ldr	x8, [x8, #568]
  4048b8:	ldr	x2, [x9, x26, lsl #3]
  4048bc:	ldr	x3, [x25, #8]
  4048c0:	add	x4, sp, #0x8
  4048c4:	add	x5, sp, #0x30
  4048c8:	add	x6, sp, #0x2c
  4048cc:	mov	x0, x19
  4048d0:	mov	x7, xzr
  4048d4:	blr	x8
  4048d8:	cbz	w0, 404840 <ferror@plt+0x2690>
  4048dc:	ldr	x1, [sp, #8]
  4048e0:	cbz	x1, 404840 <ferror@plt+0x2690>
  4048e4:	ldr	w2, [sp, #44]
  4048e8:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4048ec:	add	x0, x0, #0x4fe
  4048f0:	bl	402110 <printf@plt>
  4048f4:	ldr	w8, [x27, #3208]
  4048f8:	mov	w28, w8
  4048fc:	b	404814 <ferror@plt+0x2664>
  404900:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404904:	ldr	x1, [x8, #1872]
  404908:	mov	w0, #0xa                   	// #10
  40490c:	bl	401d50 <putc@plt>
  404910:	ldp	x20, x19, [sp, #208]
  404914:	ldp	x22, x21, [sp, #192]
  404918:	ldp	x24, x23, [sp, #176]
  40491c:	ldp	x26, x25, [sp, #160]
  404920:	ldp	x28, x27, [sp, #144]
  404924:	ldp	x29, x30, [sp, #128]
  404928:	add	sp, sp, #0xe0
  40492c:	ret
  404930:	ldr	x0, [x19]
  404934:	bl	404cc0 <ferror@plt+0x2b10>
  404938:	stp	x29, x30, [sp, #-48]!
  40493c:	stp	x20, x19, [sp, #32]
  404940:	ldr	x8, [x2]
  404944:	mov	x19, x2
  404948:	str	x21, [sp, #16]
  40494c:	mov	x29, sp
  404950:	str	x1, [x8]
  404954:	ldrb	w8, [x1, #32]
  404958:	tbnz	w8, #2, 404970 <ferror@plt+0x27c0>
  40495c:	ldr	x8, [x19, #8]
  404960:	str	xzr, [x8]
  404964:	ldr	x8, [x19, #16]
  404968:	str	xzr, [x8]
  40496c:	b	4049b0 <ferror@plt+0x2800>
  404970:	mov	x21, x1
  404974:	mov	x20, x0
  404978:	bl	4020f0 <bfd_get_reloc_upper_bound@plt>
  40497c:	tbnz	x0, #63, 4049d8 <ferror@plt+0x2828>
  404980:	bl	401e50 <xmalloc@plt>
  404984:	ldr	x8, [x19, #8]
  404988:	mov	x1, x21
  40498c:	str	x0, [x8]
  404990:	ldr	x8, [x19, #8]
  404994:	ldr	x3, [x19, #24]
  404998:	mov	x0, x20
  40499c:	ldr	x2, [x8]
  4049a0:	bl	4020a0 <bfd_canonicalize_reloc@plt>
  4049a4:	ldr	x8, [x19, #16]
  4049a8:	str	x0, [x8]
  4049ac:	tbnz	x0, #63, 4049d8 <ferror@plt+0x2828>
  4049b0:	ldp	x9, x10, [x19]
  4049b4:	add	x8, x8, #0x8
  4049b8:	str	x8, [x19, #16]
  4049bc:	add	x9, x9, #0x8
  4049c0:	add	x10, x10, #0x8
  4049c4:	stp	x9, x10, [x19]
  4049c8:	ldp	x20, x19, [sp, #32]
  4049cc:	ldr	x21, [sp, #16]
  4049d0:	ldp	x29, x30, [sp], #48
  4049d4:	ret
  4049d8:	ldr	x0, [x20]
  4049dc:	bl	404cc0 <ferror@plt+0x2b10>
  4049e0:	stp	x29, x30, [sp, #-32]!
  4049e4:	stp	x20, x19, [sp, #16]
  4049e8:	mov	x29, sp
  4049ec:	mov	x19, x0
  4049f0:	bl	401e30 <bfd_get_error@plt>
  4049f4:	cbnz	w0, 404a10 <ferror@plt+0x2860>
  4049f8:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4049fc:	add	x1, x1, #0x505
  404a00:	mov	w2, #0x5                   	// #5
  404a04:	mov	x0, xzr
  404a08:	bl	4020b0 <dcgettext@plt>
  404a0c:	b	404a14 <ferror@plt+0x2864>
  404a10:	bl	402090 <bfd_errmsg@plt>
  404a14:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404a18:	mov	x20, x0
  404a1c:	ldr	x0, [x8, #1872]
  404a20:	bl	402010 <fflush@plt>
  404a24:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404a28:	adrp	x9, 418000 <ferror@plt+0x15e50>
  404a2c:	ldr	x0, [x8, #1848]
  404a30:	ldr	x2, [x9, #3240]
  404a34:	cbnz	x19, 404a50 <ferror@plt+0x28a0>
  404a38:	mov	x3, x20
  404a3c:	ldp	x20, x19, [sp, #16]
  404a40:	adrp	x1, 407000 <ferror@plt+0x4e50>
  404a44:	add	x1, x1, #0x520
  404a48:	ldp	x29, x30, [sp], #32
  404a4c:	b	402180 <fprintf@plt>
  404a50:	mov	x3, x19
  404a54:	mov	x4, x20
  404a58:	ldp	x20, x19, [sp, #16]
  404a5c:	adrp	x1, 407000 <ferror@plt+0x4e50>
  404a60:	add	x1, x1, #0x51c
  404a64:	ldp	x29, x30, [sp], #32
  404a68:	b	402180 <fprintf@plt>
  404a6c:	sub	sp, sp, #0x130
  404a70:	stp	x29, x30, [sp, #224]
  404a74:	add	x29, sp, #0xe0
  404a78:	str	x28, [sp, #240]
  404a7c:	stp	x24, x23, [sp, #256]
  404a80:	stp	x22, x21, [sp, #272]
  404a84:	stp	x20, x19, [sp, #288]
  404a88:	mov	x19, x3
  404a8c:	mov	x22, x2
  404a90:	mov	x23, x1
  404a94:	mov	x21, x0
  404a98:	stp	x4, x5, [x29, #-96]
  404a9c:	stp	x6, x7, [x29, #-80]
  404aa0:	stp	q0, q1, [sp]
  404aa4:	stp	q2, q3, [sp, #32]
  404aa8:	stp	q4, q5, [sp, #64]
  404aac:	stp	q6, q7, [sp, #96]
  404ab0:	bl	401e30 <bfd_get_error@plt>
  404ab4:	cbnz	w0, 404ad0 <ferror@plt+0x2920>
  404ab8:	adrp	x1, 407000 <ferror@plt+0x4e50>
  404abc:	add	x1, x1, #0x505
  404ac0:	mov	w2, #0x5                   	// #5
  404ac4:	mov	x0, xzr
  404ac8:	bl	4020b0 <dcgettext@plt>
  404acc:	b	404ad4 <ferror@plt+0x2924>
  404ad0:	bl	402090 <bfd_errmsg@plt>
  404ad4:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404ad8:	mov	x20, x0
  404adc:	ldr	x0, [x8, #1872]
  404ae0:	bl	402010 <fflush@plt>
  404ae4:	adrp	x24, 418000 <ferror@plt+0x15e50>
  404ae8:	adrp	x11, 418000 <ferror@plt+0x15e50>
  404aec:	sub	x9, x29, #0x60
  404af0:	ldr	x1, [x24, #1848]
  404af4:	ldr	x0, [x11, #3240]
  404af8:	add	x8, x29, #0x50
  404afc:	add	x9, x9, #0x20
  404b00:	mov	x10, sp
  404b04:	stp	x8, x9, [x29, #-32]
  404b08:	mov	x8, #0xffffffffffffffe0    	// #-32
  404b0c:	add	x10, x10, #0x80
  404b10:	movk	x8, #0xff80, lsl #32
  404b14:	stp	x10, x8, [x29, #-16]
  404b18:	bl	401cc0 <fputs@plt>
  404b1c:	cbz	x23, 404b34 <ferror@plt+0x2984>
  404b20:	cbnz	x21, 404b30 <ferror@plt+0x2980>
  404b24:	mov	x0, x23
  404b28:	bl	404bd0 <ferror@plt+0x2a20>
  404b2c:	mov	x21, x0
  404b30:	cbnz	x22, 404bac <ferror@plt+0x29fc>
  404b34:	ldr	x0, [x24, #1848]
  404b38:	adrp	x1, 407000 <ferror@plt+0x4e50>
  404b3c:	add	x1, x1, #0x56f
  404b40:	mov	x2, x21
  404b44:	bl	402180 <fprintf@plt>
  404b48:	cbz	x19, 404b7c <ferror@plt+0x29cc>
  404b4c:	ldr	x3, [x24, #1848]
  404b50:	adrp	x0, 406000 <ferror@plt+0x3e50>
  404b54:	add	x0, x0, #0xb03
  404b58:	mov	w1, #0x2                   	// #2
  404b5c:	mov	w2, #0x1                   	// #1
  404b60:	bl	401fe0 <fwrite@plt>
  404b64:	ldp	q0, q1, [x29, #-32]
  404b68:	ldr	x0, [x24, #1848]
  404b6c:	sub	x2, x29, #0x40
  404b70:	mov	x1, x19
  404b74:	stp	q0, q1, [x29, #-64]
  404b78:	bl	402100 <vfprintf@plt>
  404b7c:	ldr	x0, [x24, #1848]
  404b80:	adrp	x1, 407000 <ferror@plt+0x4e50>
  404b84:	add	x1, x1, #0x522
  404b88:	mov	x2, x20
  404b8c:	bl	402180 <fprintf@plt>
  404b90:	ldp	x20, x19, [sp, #288]
  404b94:	ldp	x22, x21, [sp, #272]
  404b98:	ldp	x24, x23, [sp, #256]
  404b9c:	ldr	x28, [sp, #240]
  404ba0:	ldp	x29, x30, [sp, #224]
  404ba4:	add	sp, sp, #0x130
  404ba8:	ret
  404bac:	ldr	x3, [x22]
  404bb0:	ldr	x0, [x24, #1848]
  404bb4:	cbz	x3, 404b38 <ferror@plt+0x2988>
  404bb8:	adrp	x1, 407000 <ferror@plt+0x4e50>
  404bbc:	add	x1, x1, #0x528
  404bc0:	mov	x2, x21
  404bc4:	bl	402180 <fprintf@plt>
  404bc8:	cbnz	x19, 404b4c <ferror@plt+0x299c>
  404bcc:	b	404b7c <ferror@plt+0x29cc>
  404bd0:	stp	x29, x30, [sp, #-64]!
  404bd4:	str	x23, [sp, #16]
  404bd8:	stp	x22, x21, [sp, #32]
  404bdc:	stp	x20, x19, [sp, #48]
  404be0:	mov	x29, sp
  404be4:	cbz	x0, 404ca0 <ferror@plt+0x2af0>
  404be8:	ldr	x8, [x0, #208]
  404bec:	mov	x19, x0
  404bf0:	cbz	x8, 404c88 <ferror@plt+0x2ad8>
  404bf4:	ldrb	w9, [x8, #76]
  404bf8:	tbnz	w9, #7, 404c88 <ferror@plt+0x2ad8>
  404bfc:	ldr	x20, [x8]
  404c00:	mov	x0, x20
  404c04:	bl	401cb0 <strlen@plt>
  404c08:	ldr	x21, [x19]
  404c0c:	mov	x22, x0
  404c10:	mov	x0, x21
  404c14:	bl	401cb0 <strlen@plt>
  404c18:	adrp	x23, 418000 <ferror@plt+0x15e50>
  404c1c:	ldr	x8, [x23, #3216]
  404c20:	add	x9, x22, x0
  404c24:	add	x22, x9, #0x3
  404c28:	cmp	x22, x8
  404c2c:	b.ls	404c64 <ferror@plt+0x2ab4>  // b.plast
  404c30:	cbz	x8, 404c40 <ferror@plt+0x2a90>
  404c34:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404c38:	ldr	x0, [x8, #3224]
  404c3c:	bl	401fc0 <free@plt>
  404c40:	add	x0, x22, x22, lsr #1
  404c44:	str	x0, [x23, #3216]
  404c48:	bl	401e50 <xmalloc@plt>
  404c4c:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404c50:	str	x0, [x8, #3224]
  404c54:	ldr	x8, [x19, #208]
  404c58:	ldr	x21, [x19]
  404c5c:	ldr	x20, [x8]
  404c60:	b	404c6c <ferror@plt+0x2abc>
  404c64:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404c68:	ldr	x0, [x8, #3224]
  404c6c:	adrp	x1, 407000 <ferror@plt+0x4e50>
  404c70:	add	x1, x1, #0x77a
  404c74:	mov	x2, x20
  404c78:	mov	x3, x21
  404c7c:	bl	401d40 <sprintf@plt>
  404c80:	adrp	x19, 418000 <ferror@plt+0x15e50>
  404c84:	add	x19, x19, #0xc98
  404c88:	ldr	x0, [x19]
  404c8c:	ldp	x20, x19, [sp, #48]
  404c90:	ldp	x22, x21, [sp, #32]
  404c94:	ldr	x23, [sp, #16]
  404c98:	ldp	x29, x30, [sp], #64
  404c9c:	ret
  404ca0:	adrp	x0, 407000 <ferror@plt+0x4e50>
  404ca4:	adrp	x1, 407000 <ferror@plt+0x4e50>
  404ca8:	adrp	x3, 407000 <ferror@plt+0x4e50>
  404cac:	add	x0, x0, #0x723
  404cb0:	add	x1, x1, #0x730
  404cb4:	add	x3, x3, #0x748
  404cb8:	mov	w2, #0x281                 	// #641
  404cbc:	bl	402130 <__assert_fail@plt>
  404cc0:	stp	x29, x30, [sp, #-16]!
  404cc4:	mov	x29, sp
  404cc8:	bl	4049e0 <ferror@plt+0x2830>
  404ccc:	mov	w0, #0x1                   	// #1
  404cd0:	bl	402050 <xexit@plt>
  404cd4:	sub	sp, sp, #0x50
  404cd8:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404cdc:	ldr	x8, [x8, #1872]
  404ce0:	stp	x20, x19, [sp, #64]
  404ce4:	mov	x20, x0
  404ce8:	stp	x29, x30, [sp, #32]
  404cec:	mov	x0, x8
  404cf0:	str	x21, [sp, #48]
  404cf4:	add	x29, sp, #0x20
  404cf8:	mov	x19, x1
  404cfc:	bl	402010 <fflush@plt>
  404d00:	adrp	x21, 418000 <ferror@plt+0x15e50>
  404d04:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404d08:	ldr	x0, [x21, #1848]
  404d0c:	ldr	x2, [x8, #3240]
  404d10:	adrp	x1, 406000 <ferror@plt+0x3e50>
  404d14:	add	x1, x1, #0xb06
  404d18:	bl	402180 <fprintf@plt>
  404d1c:	ldp	q1, q0, [x19]
  404d20:	ldr	x0, [x21, #1848]
  404d24:	mov	x2, sp
  404d28:	mov	x1, x20
  404d2c:	stp	q1, q0, [sp]
  404d30:	bl	402100 <vfprintf@plt>
  404d34:	ldr	x1, [x21, #1848]
  404d38:	mov	w0, #0xa                   	// #10
  404d3c:	bl	401d50 <putc@plt>
  404d40:	ldp	x20, x19, [sp, #64]
  404d44:	ldr	x21, [sp, #48]
  404d48:	ldp	x29, x30, [sp, #32]
  404d4c:	add	sp, sp, #0x50
  404d50:	ret
  404d54:	sub	sp, sp, #0x120
  404d58:	stp	x29, x30, [sp, #256]
  404d5c:	add	x29, sp, #0x100
  404d60:	mov	x8, #0xffffffffffffffc8    	// #-56
  404d64:	mov	x9, sp
  404d68:	sub	x10, x29, #0x78
  404d6c:	movk	x8, #0xff80, lsl #32
  404d70:	add	x11, x29, #0x20
  404d74:	add	x9, x9, #0x80
  404d78:	add	x10, x10, #0x38
  404d7c:	stp	x9, x8, [x29, #-16]
  404d80:	stp	x11, x10, [x29, #-32]
  404d84:	stp	x1, x2, [x29, #-120]
  404d88:	stp	x3, x4, [x29, #-104]
  404d8c:	stp	x5, x6, [x29, #-88]
  404d90:	stur	x7, [x29, #-72]
  404d94:	stp	q0, q1, [sp]
  404d98:	ldp	q0, q1, [x29, #-32]
  404d9c:	sub	x1, x29, #0x40
  404da0:	str	x28, [sp, #272]
  404da4:	stp	q2, q3, [sp, #32]
  404da8:	stp	q4, q5, [sp, #64]
  404dac:	stp	q6, q7, [sp, #96]
  404db0:	stp	q0, q1, [x29, #-64]
  404db4:	bl	404cd4 <ferror@plt+0x2b24>
  404db8:	mov	w0, #0x1                   	// #1
  404dbc:	bl	402050 <xexit@plt>
  404dc0:	sub	sp, sp, #0x150
  404dc4:	stp	x29, x30, [sp, #288]
  404dc8:	add	x29, sp, #0x120
  404dcc:	mov	x8, #0xffffffffffffffc8    	// #-56
  404dd0:	mov	x9, sp
  404dd4:	add	x10, sp, #0x88
  404dd8:	movk	x8, #0xff80, lsl #32
  404ddc:	add	x11, x29, #0x30
  404de0:	add	x9, x9, #0x80
  404de4:	add	x10, x10, #0x38
  404de8:	adrp	x12, 418000 <ferror@plt+0x15e50>
  404dec:	stp	x9, x8, [x29, #-48]
  404df0:	stp	x11, x10, [x29, #-64]
  404df4:	stp	x20, x19, [sp, #320]
  404df8:	mov	x19, x0
  404dfc:	stp	q0, q1, [sp]
  404e00:	ldr	x0, [x12, #1872]
  404e04:	ldp	q0, q1, [x29, #-64]
  404e08:	str	x28, [sp, #304]
  404e0c:	stp	x1, x2, [sp, #136]
  404e10:	stp	x3, x4, [sp, #152]
  404e14:	stp	x5, x6, [sp, #168]
  404e18:	str	x7, [sp, #184]
  404e1c:	stp	q2, q3, [sp, #32]
  404e20:	stp	q4, q5, [sp, #64]
  404e24:	stp	q6, q7, [sp, #96]
  404e28:	stp	q0, q1, [x29, #-96]
  404e2c:	bl	402010 <fflush@plt>
  404e30:	adrp	x20, 418000 <ferror@plt+0x15e50>
  404e34:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404e38:	ldr	x0, [x20, #1848]
  404e3c:	ldr	x2, [x8, #3240]
  404e40:	adrp	x1, 406000 <ferror@plt+0x3e50>
  404e44:	add	x1, x1, #0xb06
  404e48:	bl	402180 <fprintf@plt>
  404e4c:	ldp	q0, q1, [x29, #-96]
  404e50:	ldr	x0, [x20, #1848]
  404e54:	sub	x2, x29, #0x20
  404e58:	mov	x1, x19
  404e5c:	stp	q0, q1, [x29, #-32]
  404e60:	bl	402100 <vfprintf@plt>
  404e64:	ldr	x1, [x20, #1848]
  404e68:	mov	w0, #0xa                   	// #10
  404e6c:	bl	401d50 <putc@plt>
  404e70:	ldp	x20, x19, [sp, #320]
  404e74:	ldr	x28, [sp, #304]
  404e78:	ldp	x29, x30, [sp, #288]
  404e7c:	add	sp, sp, #0x150
  404e80:	ret
  404e84:	stp	x29, x30, [sp, #-32]!
  404e88:	adrp	x0, 407000 <ferror@plt+0x4e50>
  404e8c:	add	x0, x0, #0x531
  404e90:	str	x19, [sp, #16]
  404e94:	mov	x29, sp
  404e98:	bl	401d10 <bfd_set_default_target@plt>
  404e9c:	cbz	w0, 404eac <ferror@plt+0x2cfc>
  404ea0:	ldr	x19, [sp, #16]
  404ea4:	ldp	x29, x30, [sp], #32
  404ea8:	ret
  404eac:	adrp	x1, 407000 <ferror@plt+0x4e50>
  404eb0:	add	x1, x1, #0x54b
  404eb4:	mov	w2, #0x5                   	// #5
  404eb8:	mov	x0, xzr
  404ebc:	bl	4020b0 <dcgettext@plt>
  404ec0:	mov	x19, x0
  404ec4:	bl	401e30 <bfd_get_error@plt>
  404ec8:	bl	402090 <bfd_errmsg@plt>
  404ecc:	adrp	x1, 407000 <ferror@plt+0x4e50>
  404ed0:	mov	x2, x0
  404ed4:	add	x1, x1, #0x531
  404ed8:	mov	x0, x19
  404edc:	bl	404d54 <ferror@plt+0x2ba4>
  404ee0:	stp	x29, x30, [sp, #-48]!
  404ee4:	stp	x20, x19, [sp, #32]
  404ee8:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404eec:	ldr	x8, [x8, #1872]
  404ef0:	mov	x19, x0
  404ef4:	str	x21, [sp, #16]
  404ef8:	mov	x29, sp
  404efc:	mov	x0, x8
  404f00:	bl	402010 <fflush@plt>
  404f04:	adrp	x21, 418000 <ferror@plt+0x15e50>
  404f08:	ldr	x20, [x21, #1848]
  404f0c:	adrp	x1, 407000 <ferror@plt+0x4e50>
  404f10:	add	x1, x1, #0x574
  404f14:	mov	w2, #0x5                   	// #5
  404f18:	mov	x0, xzr
  404f1c:	bl	4020b0 <dcgettext@plt>
  404f20:	adrp	x8, 418000 <ferror@plt+0x15e50>
  404f24:	ldr	x2, [x8, #3240]
  404f28:	mov	x1, x0
  404f2c:	mov	x0, x20
  404f30:	bl	402180 <fprintf@plt>
  404f34:	ldr	x2, [x19]
  404f38:	ldr	x1, [x21, #1848]
  404f3c:	cbz	x2, 404f64 <ferror@plt+0x2db4>
  404f40:	add	x20, x19, #0x8
  404f44:	adrp	x19, 407000 <ferror@plt+0x4e50>
  404f48:	add	x19, x19, #0x570
  404f4c:	mov	x0, x1
  404f50:	mov	x1, x19
  404f54:	bl	402180 <fprintf@plt>
  404f58:	ldr	x2, [x20], #8
  404f5c:	ldr	x1, [x21, #1848]
  404f60:	cbnz	x2, 404f4c <ferror@plt+0x2d9c>
  404f64:	ldp	x20, x19, [sp, #32]
  404f68:	ldr	x21, [sp, #16]
  404f6c:	mov	w0, #0xa                   	// #10
  404f70:	ldp	x29, x30, [sp], #48
  404f74:	b	401d60 <fputc@plt>
  404f78:	stp	x29, x30, [sp, #-48]!
  404f7c:	stp	x20, x19, [sp, #32]
  404f80:	mov	x19, x1
  404f84:	stp	x22, x21, [sp, #16]
  404f88:	mov	x29, sp
  404f8c:	cbz	x0, 404fbc <ferror@plt+0x2e0c>
  404f90:	adrp	x1, 407000 <ferror@plt+0x4e50>
  404f94:	mov	x20, x0
  404f98:	add	x1, x1, #0x59d
  404f9c:	mov	w2, #0x5                   	// #5
  404fa0:	mov	x0, xzr
  404fa4:	bl	4020b0 <dcgettext@plt>
  404fa8:	mov	x1, x0
  404fac:	mov	x0, x19
  404fb0:	mov	x2, x20
  404fb4:	bl	402180 <fprintf@plt>
  404fb8:	b	404fd8 <ferror@plt+0x2e28>
  404fbc:	adrp	x1, 407000 <ferror@plt+0x4e50>
  404fc0:	add	x1, x1, #0x58a
  404fc4:	mov	w2, #0x5                   	// #5
  404fc8:	bl	4020b0 <dcgettext@plt>
  404fcc:	mov	x1, x0
  404fd0:	mov	x0, x19
  404fd4:	bl	402180 <fprintf@plt>
  404fd8:	bl	401e10 <bfd_target_list@plt>
  404fdc:	ldr	x2, [x0]
  404fe0:	mov	x20, x0
  404fe4:	cbz	x2, 405008 <ferror@plt+0x2e58>
  404fe8:	adrp	x21, 407000 <ferror@plt+0x4e50>
  404fec:	add	x22, x20, #0x8
  404ff0:	add	x21, x21, #0x570
  404ff4:	mov	x0, x19
  404ff8:	mov	x1, x21
  404ffc:	bl	402180 <fprintf@plt>
  405000:	ldr	x2, [x22], #8
  405004:	cbnz	x2, 404ff4 <ferror@plt+0x2e44>
  405008:	mov	w0, #0xa                   	// #10
  40500c:	mov	x1, x19
  405010:	bl	401d60 <fputc@plt>
  405014:	mov	x0, x20
  405018:	ldp	x20, x19, [sp, #32]
  40501c:	ldp	x22, x21, [sp, #16]
  405020:	ldp	x29, x30, [sp], #48
  405024:	b	401fc0 <free@plt>
  405028:	stp	x29, x30, [sp, #-48]!
  40502c:	stp	x20, x19, [sp, #32]
  405030:	mov	x19, x1
  405034:	stp	x22, x21, [sp, #16]
  405038:	mov	x29, sp
  40503c:	cbz	x0, 40506c <ferror@plt+0x2ebc>
  405040:	adrp	x1, 407000 <ferror@plt+0x4e50>
  405044:	mov	x20, x0
  405048:	add	x1, x1, #0x5cd
  40504c:	mov	w2, #0x5                   	// #5
  405050:	mov	x0, xzr
  405054:	bl	4020b0 <dcgettext@plt>
  405058:	mov	x1, x0
  40505c:	mov	x0, x19
  405060:	mov	x2, x20
  405064:	bl	402180 <fprintf@plt>
  405068:	b	405088 <ferror@plt+0x2ed8>
  40506c:	adrp	x1, 407000 <ferror@plt+0x4e50>
  405070:	add	x1, x1, #0x5b4
  405074:	mov	w2, #0x5                   	// #5
  405078:	bl	4020b0 <dcgettext@plt>
  40507c:	mov	x1, x0
  405080:	mov	x0, x19
  405084:	bl	402180 <fprintf@plt>
  405088:	bl	401d00 <bfd_arch_list@plt>
  40508c:	ldr	x2, [x0]
  405090:	mov	x20, x0
  405094:	cbz	x2, 4050b8 <ferror@plt+0x2f08>
  405098:	adrp	x21, 407000 <ferror@plt+0x4e50>
  40509c:	add	x22, x20, #0x8
  4050a0:	add	x21, x21, #0x570
  4050a4:	mov	x0, x19
  4050a8:	mov	x1, x21
  4050ac:	bl	402180 <fprintf@plt>
  4050b0:	ldr	x2, [x22], #8
  4050b4:	cbnz	x2, 4050a4 <ferror@plt+0x2ef4>
  4050b8:	mov	w0, #0xa                   	// #10
  4050bc:	mov	x1, x19
  4050c0:	bl	401d60 <fputc@plt>
  4050c4:	mov	x0, x20
  4050c8:	ldp	x20, x19, [sp, #32]
  4050cc:	ldp	x22, x21, [sp, #16]
  4050d0:	ldp	x29, x30, [sp], #48
  4050d4:	b	401fc0 <free@plt>
  4050d8:	sub	sp, sp, #0x90
  4050dc:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4050e0:	add	x1, x1, #0x5ea
  4050e4:	mov	w2, #0x5                   	// #5
  4050e8:	mov	x0, xzr
  4050ec:	stp	x29, x30, [sp, #48]
  4050f0:	stp	x28, x27, [sp, #64]
  4050f4:	stp	x26, x25, [sp, #80]
  4050f8:	stp	x24, x23, [sp, #96]
  4050fc:	stp	x22, x21, [sp, #112]
  405100:	stp	x20, x19, [sp, #128]
  405104:	add	x29, sp, #0x30
  405108:	bl	4020b0 <dcgettext@plt>
  40510c:	adrp	x1, 407000 <ferror@plt+0x4e50>
  405110:	add	x1, x1, #0x606
  405114:	bl	402110 <printf@plt>
  405118:	mov	x0, xzr
  40511c:	bl	406430 <ferror@plt+0x4280>
  405120:	stp	x0, xzr, [sp, #16]
  405124:	adrp	x0, 405000 <ferror@plt+0x2e50>
  405128:	add	x0, x0, #0x790
  40512c:	add	x1, sp, #0x10
  405130:	stp	xzr, xzr, [sp, #32]
  405134:	bl	401fb0 <bfd_iterate_over_targets@plt>
  405138:	ldr	x0, [sp, #16]
  40513c:	bl	402170 <unlink@plt>
  405140:	ldr	x0, [sp, #16]
  405144:	bl	401fc0 <free@plt>
  405148:	ldr	w8, [sp, #24]
  40514c:	cbz	w8, 405174 <ferror@plt+0x2fc4>
  405150:	ldr	w0, [sp, #24]
  405154:	ldp	x20, x19, [sp, #128]
  405158:	ldp	x22, x21, [sp, #112]
  40515c:	ldp	x24, x23, [sp, #96]
  405160:	ldp	x26, x25, [sp, #80]
  405164:	ldp	x28, x27, [sp, #64]
  405168:	ldp	x29, x30, [sp, #48]
  40516c:	add	sp, sp, #0x90
  405170:	ret
  405174:	mov	w19, wzr
  405178:	mov	w20, #0x2                   	// #2
  40517c:	mov	w0, w20
  405180:	mov	x1, xzr
  405184:	bl	401f90 <bfd_printable_arch_mach@plt>
  405188:	bl	401cb0 <strlen@plt>
  40518c:	cmp	w19, w0
  405190:	add	w20, w20, #0x1
  405194:	csel	w19, w0, w19, lt  // lt = tstop
  405198:	cmp	w20, #0x59
  40519c:	b.ne	40517c <ferror@plt+0x2fcc>  // b.any
  4051a0:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4051a4:	add	x0, x0, #0x7cd
  4051a8:	bl	402150 <getenv@plt>
  4051ac:	cbz	x0, 4051c0 <ferror@plt+0x3010>
  4051b0:	mov	w2, #0xa                   	// #10
  4051b4:	mov	x1, xzr
  4051b8:	bl	401fa0 <strtol@plt>
  4051bc:	cbnz	w0, 4051c4 <ferror@plt+0x3014>
  4051c0:	mov	w0, #0x50                  	// #80
  4051c4:	ldr	w8, [sp, #28]
  4051c8:	cmp	w8, #0x1
  4051cc:	b.lt	405150 <ferror@plt+0x2fa0>  // b.tstop
  4051d0:	mvn	w9, w19
  4051d4:	add	w10, w19, #0x1
  4051d8:	adrp	x23, 407000 <ferror@plt+0x4e50>
  4051dc:	add	w9, w0, w9
  4051e0:	mov	w28, wzr
  4051e4:	mov	w21, #0x60                  	// #96
  4051e8:	adrp	x22, 418000 <ferror@plt+0x15e50>
  4051ec:	add	x23, x23, #0x7da
  4051f0:	stp	w9, w10, [sp, #8]
  4051f4:	b	405204 <ferror@plt+0x3054>
  4051f8:	ldr	w8, [sp, #28]
  4051fc:	cmp	w28, w8
  405200:	b.ge	405150 <ferror@plt+0x2fa0>  // b.tcont
  405204:	ldr	x9, [sp, #40]
  405208:	ldr	w26, [sp, #8]
  40520c:	sxtw	x24, w28
  405210:	sxtw	x20, w8
  405214:	smaddl	x25, w28, w21, x9
  405218:	mov	x28, x24
  40521c:	ldr	x0, [x25]
  405220:	bl	401cb0 <strlen@plt>
  405224:	mvn	w8, w0
  405228:	adds	w26, w26, w8
  40522c:	b.mi	405240 <ferror@plt+0x3090>  // b.first
  405230:	add	x28, x28, #0x1
  405234:	cmp	x28, x20
  405238:	add	x25, x25, #0x60
  40523c:	b.lt	40521c <ferror@plt+0x306c>  // b.tstop
  405240:	ldr	w1, [sp, #12]
  405244:	adrp	x0, 407000 <ferror@plt+0x4e50>
  405248:	adrp	x2, 406000 <ferror@plt+0x3e50>
  40524c:	add	x0, x0, #0x7d5
  405250:	add	x2, x2, #0xa13
  405254:	bl	402110 <printf@plt>
  405258:	adrp	x26, 407000 <ferror@plt+0x4e50>
  40525c:	cmp	w24, w28
  405260:	add	x26, x26, #0x649
  405264:	b.eq	405290 <ferror@plt+0x30e0>  // b.none
  405268:	add	x8, x24, x24, lsl #1
  40526c:	lsl	x20, x8, #5
  405270:	sub	w25, w28, w24
  405274:	ldr	x8, [sp, #40]
  405278:	mov	x0, x26
  40527c:	ldr	x1, [x8, x20]
  405280:	bl	402110 <printf@plt>
  405284:	subs	w25, w25, #0x1
  405288:	add	x20, x20, #0x60
  40528c:	b.ne	405274 <ferror@plt+0x30c4>  // b.any
  405290:	ldr	x1, [x22, #1872]
  405294:	mov	w0, #0xa                   	// #10
  405298:	bl	401d50 <putc@plt>
  40529c:	mov	w26, #0x2                   	// #2
  4052a0:	b	4052bc <ferror@plt+0x310c>
  4052a4:	ldr	x1, [x22, #1872]
  4052a8:	mov	w0, #0xa                   	// #10
  4052ac:	bl	401d50 <putc@plt>
  4052b0:	add	x26, x26, #0x1
  4052b4:	cmp	x26, #0x59
  4052b8:	b.eq	4051f8 <ferror@plt+0x3048>  // b.none
  4052bc:	mov	w0, w26
  4052c0:	mov	x1, xzr
  4052c4:	bl	401f90 <bfd_printable_arch_mach@plt>
  4052c8:	mov	x1, x23
  4052cc:	bl	401f80 <strcmp@plt>
  4052d0:	cbz	w0, 4052b0 <ferror@plt+0x3100>
  4052d4:	mov	w0, w26
  4052d8:	mov	x1, xzr
  4052dc:	bl	401f90 <bfd_printable_arch_mach@plt>
  4052e0:	mov	x2, x0
  4052e4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4052e8:	add	x0, x0, #0x7e3
  4052ec:	mov	w1, w19
  4052f0:	bl	402110 <printf@plt>
  4052f4:	cmp	w24, w28
  4052f8:	b.eq	4052a4 <ferror@plt+0x30f4>  // b.none
  4052fc:	sub	x25, x26, #0x2
  405300:	mov	x20, x24
  405304:	ldr	x8, [sp, #40]
  405308:	madd	x8, x20, x21, x8
  40530c:	add	x9, x8, x25
  405310:	ldrb	w9, [x9, #8]
  405314:	ldr	x0, [x8]
  405318:	cbz	w9, 405328 <ferror@plt+0x3178>
  40531c:	ldr	x1, [x22, #1872]
  405320:	bl	401cc0 <fputs@plt>
  405324:	b	405348 <ferror@plt+0x3198>
  405328:	bl	401cb0 <strlen@plt>
  40532c:	mov	x27, x0
  405330:	cbz	w27, 405348 <ferror@plt+0x3198>
  405334:	ldr	x1, [x22, #1872]
  405338:	mov	w0, #0x2d                  	// #45
  40533c:	sub	w27, w27, #0x1
  405340:	bl	401d50 <putc@plt>
  405344:	cbnz	w27, 405334 <ferror@plt+0x3184>
  405348:	add	x20, x20, #0x1
  40534c:	cmp	w28, w20
  405350:	b.eq	4052a4 <ferror@plt+0x30f4>  // b.none
  405354:	ldr	x1, [x22, #1872]
  405358:	mov	w0, #0x20                  	// #32
  40535c:	bl	401d50 <putc@plt>
  405360:	b	405304 <ferror@plt+0x3154>
  405364:	sub	sp, sp, #0xf0
  405368:	stp	x22, x21, [sp, #208]
  40536c:	stp	x20, x19, [sp, #224]
  405370:	mov	w21, w3
  405374:	mov	x20, x1
  405378:	mov	x19, x0
  40537c:	stp	x29, x30, [sp, #192]
  405380:	add	x29, sp, #0xc0
  405384:	cbz	w2, 405420 <ferror@plt+0x3270>
  405388:	ldr	x8, [x20, #8]
  40538c:	add	x1, sp, #0x40
  405390:	mov	x0, x20
  405394:	ldr	x8, [x8, #480]
  405398:	blr	x8
  40539c:	cbnz	w0, 405420 <ferror@plt+0x3270>
  4053a0:	ldr	x8, [sp, #152]
  4053a4:	mov	x0, sp
  4053a8:	str	x8, [sp]
  4053ac:	bl	401d90 <ctime@plt>
  4053b0:	cbz	x0, 4053d0 <ferror@plt+0x3220>
  4053b4:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4053b8:	add	x2, x0, #0x4
  4053bc:	add	x3, x0, #0x14
  4053c0:	add	x1, x1, #0x62e
  4053c4:	add	x0, sp, #0xc
  4053c8:	bl	401d40 <sprintf@plt>
  4053cc:	b	4053ec <ferror@plt+0x323c>
  4053d0:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4053d4:	add	x1, x1, #0x61a
  4053d8:	mov	w2, #0x5                   	// #5
  4053dc:	bl	4020b0 <dcgettext@plt>
  4053e0:	mov	x1, x0
  4053e4:	add	x0, sp, #0xc
  4053e8:	bl	401d40 <sprintf@plt>
  4053ec:	ldr	w0, [sp, #80]
  4053f0:	add	x1, sp, #0x34
  4053f4:	add	x22, sp, #0x34
  4053f8:	bl	4059ec <ferror@plt+0x383c>
  4053fc:	ldr	x5, [sp, #112]
  405400:	ldp	w3, w4, [sp, #88]
  405404:	adrp	x1, 407000 <ferror@plt+0x4e50>
  405408:	orr	x2, x22, #0x1
  40540c:	add	x1, x1, #0x639
  405410:	add	x6, sp, #0xc
  405414:	mov	x0, x19
  405418:	strb	wzr, [sp, #62]
  40541c:	bl	402180 <fprintf@plt>
  405420:	ldr	x0, [x20]
  405424:	mov	x1, x19
  405428:	bl	401cc0 <fputs@plt>
  40542c:	cbz	w21, 405450 <ferror@plt+0x32a0>
  405430:	ldrb	w8, [x20, #76]
  405434:	tbnz	w8, #7, 405470 <ferror@plt+0x32c0>
  405438:	ldr	x2, [x20, #88]
  40543c:	cbz	x2, 405450 <ferror@plt+0x32a0>
  405440:	adrp	x1, 407000 <ferror@plt+0x4e50>
  405444:	add	x1, x1, #0x64d
  405448:	mov	x0, x19
  40544c:	bl	402180 <fprintf@plt>
  405450:	mov	w0, #0xa                   	// #10
  405454:	mov	x1, x19
  405458:	bl	401d60 <fputc@plt>
  40545c:	ldp	x20, x19, [sp, #224]
  405460:	ldp	x22, x21, [sp, #208]
  405464:	ldp	x29, x30, [sp, #192]
  405468:	add	sp, sp, #0xf0
  40546c:	ret
  405470:	ldr	x2, [x20, #96]
  405474:	cbnz	x2, 405440 <ferror@plt+0x3290>
  405478:	b	405450 <ferror@plt+0x32a0>
  40547c:	stp	x29, x30, [sp, #-48]!
  405480:	mov	w1, #0x2f                  	// #47
  405484:	stp	x22, x21, [sp, #16]
  405488:	stp	x20, x19, [sp, #32]
  40548c:	mov	x29, sp
  405490:	mov	x20, x0
  405494:	mov	w22, #0x2f                  	// #47
  405498:	bl	401ec0 <strrchr@plt>
  40549c:	cbz	x0, 4054c8 <ferror@plt+0x3318>
  4054a0:	sub	x21, x0, x20
  4054a4:	add	x0, x21, #0xb
  4054a8:	bl	401e50 <xmalloc@plt>
  4054ac:	mov	x1, x20
  4054b0:	mov	x2, x21
  4054b4:	mov	x19, x0
  4054b8:	bl	401c70 <memcpy@plt>
  4054bc:	add	x8, x21, #0x1
  4054c0:	strb	w22, [x19, x21]
  4054c4:	b	4054d8 <ferror@plt+0x3328>
  4054c8:	mov	w0, #0x9                   	// #9
  4054cc:	bl	401e50 <xmalloc@plt>
  4054d0:	mov	x19, x0
  4054d4:	mov	x8, xzr
  4054d8:	adrp	x9, 407000 <ferror@plt+0x4e50>
  4054dc:	add	x9, x9, #0x7e8
  4054e0:	ldr	x9, [x9]
  4054e4:	add	x8, x19, x8
  4054e8:	mov	x0, x19
  4054ec:	strb	wzr, [x8, #8]
  4054f0:	str	x9, [x8]
  4054f4:	bl	402040 <mkstemp@plt>
  4054f8:	cmn	w0, #0x1
  4054fc:	b.eq	405508 <ferror@plt+0x3358>  // b.none
  405500:	bl	401eb0 <close@plt>
  405504:	b	405514 <ferror@plt+0x3364>
  405508:	mov	x0, x19
  40550c:	bl	401fc0 <free@plt>
  405510:	mov	x19, xzr
  405514:	mov	x0, x19
  405518:	ldp	x20, x19, [sp, #32]
  40551c:	ldp	x22, x21, [sp, #16]
  405520:	ldp	x29, x30, [sp], #48
  405524:	ret
  405528:	stp	x29, x30, [sp, #-48]!
  40552c:	mov	w1, #0x2f                  	// #47
  405530:	stp	x22, x21, [sp, #16]
  405534:	stp	x20, x19, [sp, #32]
  405538:	mov	x29, sp
  40553c:	mov	x20, x0
  405540:	mov	w22, #0x2f                  	// #47
  405544:	bl	401ec0 <strrchr@plt>
  405548:	cbz	x0, 405574 <ferror@plt+0x33c4>
  40554c:	sub	x21, x0, x20
  405550:	add	x0, x21, #0xb
  405554:	bl	401e50 <xmalloc@plt>
  405558:	mov	x1, x20
  40555c:	mov	x2, x21
  405560:	mov	x19, x0
  405564:	bl	401c70 <memcpy@plt>
  405568:	add	x8, x21, #0x1
  40556c:	strb	w22, [x19, x21]
  405570:	b	405584 <ferror@plt+0x33d4>
  405574:	mov	w0, #0x9                   	// #9
  405578:	bl	401e50 <xmalloc@plt>
  40557c:	mov	x19, x0
  405580:	mov	x8, xzr
  405584:	adrp	x9, 407000 <ferror@plt+0x4e50>
  405588:	add	x9, x9, #0x7e8
  40558c:	ldr	x9, [x9]
  405590:	add	x8, x19, x8
  405594:	strb	wzr, [x8, #8]
  405598:	mov	x0, x19
  40559c:	str	x9, [x8]
  4055a0:	ldp	x20, x19, [sp, #32]
  4055a4:	ldp	x22, x21, [sp, #16]
  4055a8:	ldp	x29, x30, [sp], #48
  4055ac:	b	401ef0 <mkdtemp@plt>
  4055b0:	sub	sp, sp, #0x30
  4055b4:	stp	x20, x19, [sp, #32]
  4055b8:	mov	x20, x1
  4055bc:	add	x1, sp, #0x8
  4055c0:	mov	w2, wzr
  4055c4:	stp	x29, x30, [sp, #16]
  4055c8:	add	x29, sp, #0x10
  4055cc:	mov	x19, x0
  4055d0:	bl	401cd0 <bfd_scan_vma@plt>
  4055d4:	ldr	x8, [sp, #8]
  4055d8:	ldrb	w8, [x8]
  4055dc:	cbnz	w8, 4055f0 <ferror@plt+0x3440>
  4055e0:	ldp	x20, x19, [sp, #32]
  4055e4:	ldp	x29, x30, [sp, #16]
  4055e8:	add	sp, sp, #0x30
  4055ec:	ret
  4055f0:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4055f4:	add	x1, x1, #0x654
  4055f8:	mov	w2, #0x5                   	// #5
  4055fc:	mov	x0, xzr
  405600:	bl	4020b0 <dcgettext@plt>
  405604:	mov	x1, x20
  405608:	mov	x2, x19
  40560c:	bl	404d54 <ferror@plt+0x2ba4>
  405610:	sub	sp, sp, #0xa0
  405614:	stp	x29, x30, [sp, #128]
  405618:	stp	x20, x19, [sp, #144]
  40561c:	add	x29, sp, #0x80
  405620:	cbz	x0, 4056e8 <ferror@plt+0x3538>
  405624:	mov	x19, x0
  405628:	mov	x2, sp
  40562c:	mov	w0, wzr
  405630:	mov	x1, x19
  405634:	bl	402160 <__xstat@plt>
  405638:	tbnz	w0, #31, 405660 <ferror@plt+0x34b0>
  40563c:	ldr	w8, [sp, #16]
  405640:	and	w8, w8, #0xf000
  405644:	cmp	w8, #0x8, lsl #12
  405648:	b.eq	40567c <ferror@plt+0x34cc>  // b.none
  40564c:	cmp	w8, #0x4, lsl #12
  405650:	b.ne	405690 <ferror@plt+0x34e0>  // b.any
  405654:	adrp	x1, 407000 <ferror@plt+0x4e50>
  405658:	add	x1, x1, #0x6a6
  40565c:	b	405698 <ferror@plt+0x34e8>
  405660:	bl	402140 <__errno_location@plt>
  405664:	ldr	w8, [x0]
  405668:	cmp	w8, #0x2
  40566c:	b.ne	4056b0 <ferror@plt+0x3500>  // b.any
  405670:	adrp	x1, 407000 <ferror@plt+0x4e50>
  405674:	add	x1, x1, #0x667
  405678:	b	405698 <ferror@plt+0x34e8>
  40567c:	ldr	x0, [sp, #48]
  405680:	tbz	x0, #63, 4056ec <ferror@plt+0x353c>
  405684:	adrp	x1, 407000 <ferror@plt+0x4e50>
  405688:	add	x1, x1, #0x6e9
  40568c:	b	405698 <ferror@plt+0x34e8>
  405690:	adrp	x1, 407000 <ferror@plt+0x4e50>
  405694:	add	x1, x1, #0x6c3
  405698:	mov	w2, #0x5                   	// #5
  40569c:	mov	x0, xzr
  4056a0:	bl	4020b0 <dcgettext@plt>
  4056a4:	mov	x1, x19
  4056a8:	bl	404dc0 <ferror@plt+0x2c10>
  4056ac:	b	4056e8 <ferror@plt+0x3538>
  4056b0:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4056b4:	mov	x20, x0
  4056b8:	add	x1, x1, #0x67a
  4056bc:	mov	w2, #0x5                   	// #5
  4056c0:	mov	x0, xzr
  4056c4:	bl	4020b0 <dcgettext@plt>
  4056c8:	ldr	w8, [x20]
  4056cc:	mov	x20, x0
  4056d0:	mov	w0, w8
  4056d4:	bl	401ea0 <strerror@plt>
  4056d8:	mov	x2, x0
  4056dc:	mov	x0, x20
  4056e0:	mov	x1, x19
  4056e4:	bl	404dc0 <ferror@plt+0x2c10>
  4056e8:	mov	x0, #0xffffffffffffffff    	// #-1
  4056ec:	ldp	x20, x19, [sp, #144]
  4056f0:	ldp	x29, x30, [sp, #128]
  4056f4:	add	sp, sp, #0xa0
  4056f8:	ret
  4056fc:	ldrb	w9, [x0]
  405700:	cmp	w9, #0x2f
  405704:	b.ne	405714 <ferror@plt+0x3564>  // b.any
  405708:	mov	w8, wzr
  40570c:	mov	w0, w8
  405710:	ret
  405714:	and	w8, w9, #0xff
  405718:	cmp	w8, #0x2e
  40571c:	b.eq	405728 <ferror@plt+0x3578>  // b.none
  405720:	cbnz	w8, 405754 <ferror@plt+0x35a4>
  405724:	b	405788 <ferror@plt+0x35d8>
  405728:	mov	x8, x0
  40572c:	ldrb	w9, [x8, #1]!
  405730:	cmp	w9, #0x2e
  405734:	b.ne	405750 <ferror@plt+0x35a0>  // b.any
  405738:	ldrb	w9, [x0, #2]!
  40573c:	mov	w8, wzr
  405740:	cbz	w9, 40570c <ferror@plt+0x355c>
  405744:	cmp	w9, #0x2f
  405748:	b.ne	405754 <ferror@plt+0x35a4>  // b.any
  40574c:	b	40570c <ferror@plt+0x355c>
  405750:	mov	x0, x8
  405754:	mov	x8, x0
  405758:	sub	x0, x0, #0x1
  40575c:	and	w9, w9, #0xff
  405760:	cmp	w9, #0x2f
  405764:	b.eq	405778 <ferror@plt+0x35c8>  // b.none
  405768:	cbz	w9, 405778 <ferror@plt+0x35c8>
  40576c:	ldrb	w9, [x8, #1]!
  405770:	add	x0, x0, #0x1
  405774:	b	40575c <ferror@plt+0x35ac>
  405778:	ldrb	w9, [x0, #1]!
  40577c:	cmp	w9, #0x2f
  405780:	b.eq	405778 <ferror@plt+0x35c8>  // b.none
  405784:	b	405714 <ferror@plt+0x3564>
  405788:	mov	w0, #0x1                   	// #1
  40578c:	ret
  405790:	stp	x29, x30, [sp, #-80]!
  405794:	stp	x26, x25, [sp, #16]
  405798:	stp	x24, x23, [sp, #32]
  40579c:	stp	x22, x21, [sp, #48]
  4057a0:	stp	x20, x19, [sp, #64]
  4057a4:	ldrsw	x8, [x1, #12]
  4057a8:	ldr	x11, [x1, #16]
  4057ac:	mov	x19, x1
  4057b0:	mov	x20, x0
  4057b4:	add	x9, x8, #0x1
  4057b8:	add	x10, x9, x9, lsl #1
  4057bc:	cmp	x11, x10, lsl #5
  4057c0:	mov	x29, sp
  4057c4:	str	w9, [x1, #12]
  4057c8:	b.cs	405808 <ferror@plt+0x3658>  // b.hs, b.nlast
  4057cc:	ldr	x0, [x19, #24]
  4057d0:	lsl	x9, x10, #6
  4057d4:	cmp	w8, #0x3f
  4057d8:	mov	w8, #0x3000                	// #12288
  4057dc:	csel	x21, x8, x9, lt  // lt = tstop
  4057e0:	mov	x1, x21
  4057e4:	bl	401de0 <xrealloc@plt>
  4057e8:	ldr	x8, [x19, #16]
  4057ec:	str	x0, [x19, #24]
  4057f0:	mov	w1, wzr
  4057f4:	add	x0, x0, x8
  4057f8:	sub	x2, x21, x8
  4057fc:	bl	401e40 <memset@plt>
  405800:	ldr	w9, [x19, #12]
  405804:	str	x21, [x19, #16]
  405808:	ldr	x8, [x20]
  40580c:	ldr	x10, [x19, #24]
  405810:	sub	w9, w9, #0x1
  405814:	mov	w11, #0x60                  	// #96
  405818:	adrp	x1, 407000 <ferror@plt+0x4e50>
  40581c:	smull	x9, w9, w11
  405820:	add	x1, x1, #0x781
  405824:	mov	w2, #0x5                   	// #5
  405828:	mov	x0, xzr
  40582c:	str	x8, [x10, x9]
  405830:	bl	4020b0 <dcgettext@plt>
  405834:	ldr	w8, [x20, #16]
  405838:	adrp	x24, 407000 <ferror@plt+0x4e50>
  40583c:	adrp	x25, 407000 <ferror@plt+0x4e50>
  405840:	ldr	x22, [x20]
  405844:	add	x24, x24, #0x7ba
  405848:	add	x25, x25, #0x7ac
  40584c:	adrp	x26, 407000 <ferror@plt+0x4e50>
  405850:	cmp	w8, #0x1
  405854:	add	x26, x26, #0x7a1
  405858:	csel	x9, x25, x24, eq  // eq = none
  40585c:	cmp	w8, #0x0
  405860:	mov	x21, x0
  405864:	csel	x1, x26, x9, eq  // eq = none
  405868:	mov	w2, #0x5                   	// #5
  40586c:	mov	x0, xzr
  405870:	bl	4020b0 <dcgettext@plt>
  405874:	ldr	w8, [x20, #12]
  405878:	mov	x23, x0
  40587c:	mov	w2, #0x5                   	// #5
  405880:	mov	x0, xzr
  405884:	cmp	w8, #0x1
  405888:	csel	x9, x25, x24, eq  // eq = none
  40588c:	cmp	w8, #0x0
  405890:	csel	x1, x26, x9, eq  // eq = none
  405894:	bl	4020b0 <dcgettext@plt>
  405898:	mov	x3, x0
  40589c:	mov	x0, x21
  4058a0:	mov	x1, x22
  4058a4:	mov	x2, x23
  4058a8:	bl	402110 <printf@plt>
  4058ac:	ldr	x0, [x19]
  4058b0:	ldr	x1, [x20]
  4058b4:	bl	401fd0 <bfd_openw@plt>
  4058b8:	cbz	x0, 405940 <ferror@plt+0x3790>
  4058bc:	mov	w1, #0x1                   	// #1
  4058c0:	mov	x21, x0
  4058c4:	mov	w23, #0x1                   	// #1
  4058c8:	bl	401ee0 <bfd_set_format@plt>
  4058cc:	cbz	w0, 405954 <ferror@plt+0x37a4>
  4058d0:	adrp	x20, 407000 <ferror@plt+0x4e50>
  4058d4:	mov	w24, #0x8                   	// #8
  4058d8:	add	x20, x20, #0x79b
  4058dc:	mov	w25, #0x60                  	// #96
  4058e0:	b	4058f0 <ferror@plt+0x3740>
  4058e4:	add	x24, x24, #0x1
  4058e8:	cmp	x24, #0x5f
  4058ec:	b.eq	405970 <ferror@plt+0x37c0>  // b.none
  4058f0:	ldr	x8, [x21, #8]
  4058f4:	sub	x22, x24, #0x6
  4058f8:	mov	x0, x21
  4058fc:	mov	w1, w22
  405900:	ldr	x8, [x8, #656]
  405904:	mov	x2, xzr
  405908:	blr	x8
  40590c:	cbz	w0, 4058e4 <ferror@plt+0x3734>
  405910:	mov	w0, w22
  405914:	mov	x1, xzr
  405918:	bl	401f90 <bfd_printable_arch_mach@plt>
  40591c:	mov	x1, x0
  405920:	mov	x0, x20
  405924:	bl	402110 <printf@plt>
  405928:	ldr	x8, [x19, #24]
  40592c:	ldrsw	x9, [x19, #12]
  405930:	madd	x8, x9, x25, x8
  405934:	add	x8, x8, x24
  405938:	sturb	w23, [x8, #-96]
  40593c:	b	4058e4 <ferror@plt+0x3734>
  405940:	ldr	x0, [x19]
  405944:	bl	4049e0 <ferror@plt+0x2830>
  405948:	mov	w0, #0x1                   	// #1
  40594c:	str	w0, [x19, #8]
  405950:	b	40597c <ferror@plt+0x37cc>
  405954:	bl	401e30 <bfd_get_error@plt>
  405958:	cmp	w0, #0x5
  40595c:	b.eq	405970 <ferror@plt+0x37c0>  // b.none
  405960:	ldr	x0, [x20]
  405964:	bl	4049e0 <ferror@plt+0x2830>
  405968:	mov	w8, #0x1                   	// #1
  40596c:	str	w8, [x19, #8]
  405970:	mov	x0, x21
  405974:	bl	401f30 <bfd_close_all_done@plt>
  405978:	ldr	w0, [x19, #8]
  40597c:	ldp	x20, x19, [sp, #64]
  405980:	ldp	x22, x21, [sp, #48]
  405984:	ldp	x24, x23, [sp, #32]
  405988:	ldp	x26, x25, [sp, #16]
  40598c:	ldp	x29, x30, [sp], #80
  405990:	ret
  405994:	stp	x29, x30, [sp, #-16]!
  405998:	mov	x1, x0
  40599c:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4059a0:	adrp	x2, 407000 <ferror@plt+0x4e50>
  4059a4:	add	x0, x0, #0x7f1
  4059a8:	add	x2, x2, #0x606
  4059ac:	mov	x29, sp
  4059b0:	bl	402110 <printf@plt>
  4059b4:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4059b8:	add	x1, x1, #0x7fc
  4059bc:	mov	w2, #0x5                   	// #5
  4059c0:	mov	x0, xzr
  4059c4:	bl	4020b0 <dcgettext@plt>
  4059c8:	bl	402110 <printf@plt>
  4059cc:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4059d0:	add	x1, x1, #0x82f
  4059d4:	mov	w2, #0x5                   	// #5
  4059d8:	mov	x0, xzr
  4059dc:	bl	4020b0 <dcgettext@plt>
  4059e0:	bl	402110 <printf@plt>
  4059e4:	mov	w0, wzr
  4059e8:	bl	401ce0 <exit@plt>
  4059ec:	and	x8, x0, #0xf000
  4059f0:	sub	x8, x8, #0x1, lsl #12
  4059f4:	lsr	x8, x8, #12
  4059f8:	cmp	x8, #0xb
  4059fc:	b.hi	405a2c <ferror@plt+0x387c>  // b.pmore
  405a00:	adrp	x9, 407000 <ferror@plt+0x4e50>
  405a04:	add	x9, x9, #0x8f3
  405a08:	adr	x10, 405a1c <ferror@plt+0x386c>
  405a0c:	ldrb	w11, [x9, x8]
  405a10:	add	x10, x10, x11, lsl #2
  405a14:	mov	w8, #0x64                  	// #100
  405a18:	br	x10
  405a1c:	mov	w8, #0x70                  	// #112
  405a20:	b	405a48 <ferror@plt+0x3898>
  405a24:	mov	w8, #0x63                  	// #99
  405a28:	b	405a48 <ferror@plt+0x3898>
  405a2c:	mov	w8, #0x2d                  	// #45
  405a30:	b	405a48 <ferror@plt+0x3898>
  405a34:	mov	w8, #0x62                  	// #98
  405a38:	b	405a48 <ferror@plt+0x3898>
  405a3c:	mov	w8, #0x6c                  	// #108
  405a40:	b	405a48 <ferror@plt+0x3898>
  405a44:	mov	w8, #0x73                  	// #115
  405a48:	strb	w8, [x1]
  405a4c:	tst	x0, #0x100
  405a50:	mov	w8, #0x72                  	// #114
  405a54:	mov	w9, #0x2d                  	// #45
  405a58:	mov	w10, #0x77                  	// #119
  405a5c:	csel	w12, w9, w8, eq  // eq = none
  405a60:	tst	x0, #0x80
  405a64:	mov	w11, #0x78                  	// #120
  405a68:	strb	w12, [x1, #1]
  405a6c:	csel	w12, w9, w10, eq  // eq = none
  405a70:	tst	x0, #0x40
  405a74:	strb	w12, [x1, #2]
  405a78:	csel	w12, w9, w11, eq  // eq = none
  405a7c:	tst	x0, #0x20
  405a80:	strb	w12, [x1, #3]
  405a84:	csel	w12, w9, w8, eq  // eq = none
  405a88:	tst	x0, #0x10
  405a8c:	strb	w12, [x1, #4]
  405a90:	csel	w12, w9, w10, eq  // eq = none
  405a94:	tst	x0, #0x8
  405a98:	strb	w12, [x1, #5]
  405a9c:	csel	w12, w9, w11, eq  // eq = none
  405aa0:	tst	x0, #0x4
  405aa4:	csel	w8, w9, w8, eq  // eq = none
  405aa8:	tst	x0, #0x2
  405aac:	strb	w8, [x1, #7]
  405ab0:	csel	w8, w9, w10, eq  // eq = none
  405ab4:	tst	x0, #0x1
  405ab8:	strb	w8, [x1, #8]
  405abc:	csel	w8, w9, w11, eq  // eq = none
  405ac0:	strb	w12, [x1, #6]
  405ac4:	strb	w8, [x1, #9]
  405ac8:	tbnz	w0, #11, 405ad8 <ferror@plt+0x3928>
  405acc:	tbnz	w0, #10, 405af0 <ferror@plt+0x3940>
  405ad0:	tbnz	w0, #9, 405b08 <ferror@plt+0x3958>
  405ad4:	ret
  405ad8:	tst	x0, #0x40
  405adc:	mov	w8, #0x73                  	// #115
  405ae0:	mov	w9, #0x53                  	// #83
  405ae4:	csel	w8, w9, w8, eq  // eq = none
  405ae8:	strb	w8, [x1, #3]
  405aec:	tbz	w0, #10, 405ad0 <ferror@plt+0x3920>
  405af0:	tst	x0, #0x8
  405af4:	mov	w8, #0x73                  	// #115
  405af8:	mov	w9, #0x53                  	// #83
  405afc:	csel	w8, w9, w8, eq  // eq = none
  405b00:	strb	w8, [x1, #6]
  405b04:	tbz	w0, #9, 405ad4 <ferror@plt+0x3924>
  405b08:	tst	x0, #0x1
  405b0c:	mov	w8, #0x74                  	// #116
  405b10:	mov	w9, #0x54                  	// #84
  405b14:	csel	w8, w9, w8, eq  // eq = none
  405b18:	strb	w8, [x1, #9]
  405b1c:	ret
  405b20:	stp	x29, x30, [sp, #-48]!
  405b24:	str	x21, [sp, #16]
  405b28:	stp	x20, x19, [sp, #32]
  405b2c:	mov	x29, sp
  405b30:	cbz	x0, 405b8c <ferror@plt+0x39dc>
  405b34:	mov	x20, x0
  405b38:	mov	x8, xzr
  405b3c:	ldr	x9, [x20, x8]
  405b40:	add	x8, x8, #0x8
  405b44:	cbnz	x9, 405b3c <ferror@plt+0x398c>
  405b48:	and	x0, x8, #0x7fffffff8
  405b4c:	bl	401e50 <xmalloc@plt>
  405b50:	ldr	x8, [x20]
  405b54:	mov	x19, x0
  405b58:	cbz	x8, 405b84 <ferror@plt+0x39d4>
  405b5c:	mov	x21, xzr
  405b60:	add	x20, x20, #0x8
  405b64:	mov	x0, x8
  405b68:	bl	401e70 <xstrdup@plt>
  405b6c:	lsl	x8, x21, #3
  405b70:	str	x0, [x19, x8]
  405b74:	ldr	x8, [x20, x8]
  405b78:	add	x21, x21, #0x1
  405b7c:	cbnz	x8, 405b64 <ferror@plt+0x39b4>
  405b80:	and	x8, x21, #0xffffffff
  405b84:	str	xzr, [x19, x8, lsl #3]
  405b88:	b	405b90 <ferror@plt+0x39e0>
  405b8c:	mov	x19, xzr
  405b90:	mov	x0, x19
  405b94:	ldp	x20, x19, [sp, #32]
  405b98:	ldr	x21, [sp, #16]
  405b9c:	ldp	x29, x30, [sp], #48
  405ba0:	ret
  405ba4:	cbz	x0, 405be0 <ferror@plt+0x3a30>
  405ba8:	stp	x29, x30, [sp, #-32]!
  405bac:	stp	x20, x19, [sp, #16]
  405bb0:	mov	x19, x0
  405bb4:	ldr	x0, [x0]
  405bb8:	mov	x29, sp
  405bbc:	cbz	x0, 405bd0 <ferror@plt+0x3a20>
  405bc0:	add	x20, x19, #0x8
  405bc4:	bl	401fc0 <free@plt>
  405bc8:	ldr	x0, [x20], #8
  405bcc:	cbnz	x0, 405bc4 <ferror@plt+0x3a14>
  405bd0:	mov	x0, x19
  405bd4:	ldp	x20, x19, [sp, #16]
  405bd8:	ldp	x29, x30, [sp], #32
  405bdc:	b	401fc0 <free@plt>
  405be0:	ret
  405be4:	stp	x29, x30, [sp, #-96]!
  405be8:	str	x27, [sp, #16]
  405bec:	stp	x26, x25, [sp, #32]
  405bf0:	stp	x24, x23, [sp, #48]
  405bf4:	stp	x22, x21, [sp, #64]
  405bf8:	stp	x20, x19, [sp, #80]
  405bfc:	mov	x29, sp
  405c00:	cbz	x0, 405da8 <ferror@plt+0x3bf8>
  405c04:	mov	x19, x0
  405c08:	bl	401cb0 <strlen@plt>
  405c0c:	add	x0, x0, #0x1
  405c10:	bl	401e50 <xmalloc@plt>
  405c14:	adrp	x23, 417000 <ferror@plt+0x14e50>
  405c18:	ldrb	w8, [x19]
  405c1c:	ldr	x23, [x23, #4056]
  405c20:	mov	x20, x0
  405c24:	mov	x22, xzr
  405c28:	mov	w26, wzr
  405c2c:	mov	w25, wzr
  405c30:	mov	w27, wzr
  405c34:	mov	w24, wzr
  405c38:	mov	x21, xzr
  405c3c:	b	405c44 <ferror@plt+0x3a94>
  405c40:	cbz	w8, 405d9c <ferror@plt+0x3bec>
  405c44:	and	x9, x8, #0xff
  405c48:	ldrh	w9, [x23, x9, lsl #1]
  405c4c:	tbz	w9, #6, 405c5c <ferror@plt+0x3aac>
  405c50:	ldrb	w8, [x19, #1]!
  405c54:	ldrh	w9, [x23, x8, lsl #1]
  405c58:	tbnz	w9, #6, 405c50 <ferror@plt+0x3aa0>
  405c5c:	subs	w9, w24, #0x1
  405c60:	b.cc	405c70 <ferror@plt+0x3ac0>  // b.lo, b.ul, b.last
  405c64:	sxtw	x9, w9
  405c68:	cmp	x22, x9
  405c6c:	b.lt	405ca4 <ferror@plt+0x3af4>  // b.tstop
  405c70:	cbz	x21, 405c8c <ferror@plt+0x3adc>
  405c74:	lsl	w24, w24, #1
  405c78:	sbfiz	x1, x24, #3, #32
  405c7c:	mov	x0, x21
  405c80:	bl	401de0 <xrealloc@plt>
  405c84:	mov	x21, x0
  405c88:	b	405c9c <ferror@plt+0x3aec>
  405c8c:	mov	w0, #0x40                  	// #64
  405c90:	bl	401e50 <xmalloc@plt>
  405c94:	mov	x21, x0
  405c98:	mov	w24, #0x8                   	// #8
  405c9c:	str	xzr, [x21, x22, lsl #3]
  405ca0:	ldrb	w8, [x19]
  405ca4:	mov	x9, x20
  405ca8:	tst	w8, #0xff
  405cac:	b.ne	405cfc <ferror@plt+0x3b4c>  // b.any
  405cb0:	mov	x0, x20
  405cb4:	strb	wzr, [x9]
  405cb8:	bl	401e70 <xstrdup@plt>
  405cbc:	str	x0, [x21, x22, lsl #3]
  405cc0:	add	x22, x22, #0x1
  405cc4:	str	xzr, [x21, x22, lsl #3]
  405cc8:	ldrb	w8, [x19]
  405ccc:	ldrh	w9, [x23, x8, lsl #1]
  405cd0:	tbz	w9, #6, 405c40 <ferror@plt+0x3a90>
  405cd4:	ldrb	w8, [x19, #1]!
  405cd8:	ldrh	w9, [x23, x8, lsl #1]
  405cdc:	tbnz	w9, #6, 405cd4 <ferror@plt+0x3b24>
  405ce0:	b	405c40 <ferror@plt+0x3a90>
  405ce4:	mov	w26, wzr
  405ce8:	mov	w25, wzr
  405cec:	mov	w27, wzr
  405cf0:	strb	w8, [x9], #1
  405cf4:	ldrb	w8, [x19, #1]!
  405cf8:	cbz	w8, 405cb0 <ferror@plt+0x3b00>
  405cfc:	orr	w10, w25, w26
  405d00:	orr	w10, w10, w27
  405d04:	cbnz	w10, 405d14 <ferror@plt+0x3b64>
  405d08:	and	x10, x8, #0xff
  405d0c:	ldrh	w10, [x23, x10, lsl #1]
  405d10:	tbnz	w10, #6, 405cb0 <ferror@plt+0x3b00>
  405d14:	cbnz	w27, 405cec <ferror@plt+0x3b3c>
  405d18:	and	w10, w8, #0xff
  405d1c:	cmp	w10, #0x5c
  405d20:	b.ne	405d2c <ferror@plt+0x3b7c>  // b.any
  405d24:	mov	w27, #0x1                   	// #1
  405d28:	b	405cf4 <ferror@plt+0x3b44>
  405d2c:	and	w10, w8, #0xff
  405d30:	cbnz	w26, 405d58 <ferror@plt+0x3ba8>
  405d34:	cbnz	w25, 405d6c <ferror@plt+0x3bbc>
  405d38:	cmp	w10, #0x27
  405d3c:	b.eq	405d84 <ferror@plt+0x3bd4>  // b.none
  405d40:	cmp	w10, #0x22
  405d44:	b.ne	405ce4 <ferror@plt+0x3b34>  // b.any
  405d48:	mov	w26, wzr
  405d4c:	mov	w27, wzr
  405d50:	mov	w25, #0x1                   	// #1
  405d54:	b	405cf4 <ferror@plt+0x3b44>
  405d58:	cmp	w10, #0x27
  405d5c:	b.ne	405cec <ferror@plt+0x3b3c>  // b.any
  405d60:	mov	w26, wzr
  405d64:	mov	w27, wzr
  405d68:	b	405cf4 <ferror@plt+0x3b44>
  405d6c:	cmp	w10, #0x22
  405d70:	b.ne	405d94 <ferror@plt+0x3be4>  // b.any
  405d74:	mov	w26, wzr
  405d78:	mov	w25, wzr
  405d7c:	mov	w27, wzr
  405d80:	b	405cf4 <ferror@plt+0x3b44>
  405d84:	mov	w25, wzr
  405d88:	mov	w27, wzr
  405d8c:	mov	w26, #0x1                   	// #1
  405d90:	b	405cf4 <ferror@plt+0x3b44>
  405d94:	mov	w26, wzr
  405d98:	b	405cec <ferror@plt+0x3b3c>
  405d9c:	mov	x0, x20
  405da0:	bl	401fc0 <free@plt>
  405da4:	b	405dac <ferror@plt+0x3bfc>
  405da8:	mov	x21, xzr
  405dac:	mov	x0, x21
  405db0:	ldp	x20, x19, [sp, #80]
  405db4:	ldp	x22, x21, [sp, #64]
  405db8:	ldp	x24, x23, [sp, #48]
  405dbc:	ldp	x26, x25, [sp, #32]
  405dc0:	ldr	x27, [sp, #16]
  405dc4:	ldp	x29, x30, [sp], #96
  405dc8:	ret
  405dcc:	stp	x29, x30, [sp, #-80]!
  405dd0:	str	x25, [sp, #16]
  405dd4:	stp	x24, x23, [sp, #32]
  405dd8:	stp	x22, x21, [sp, #48]
  405ddc:	stp	x20, x19, [sp, #64]
  405de0:	mov	x29, sp
  405de4:	cbz	x1, 405e84 <ferror@plt+0x3cd4>
  405de8:	adrp	x22, 417000 <ferror@plt+0x14e50>
  405dec:	ldr	x22, [x22, #4056]
  405df0:	mov	x24, #0x21                  	// #33
  405df4:	mov	x19, x1
  405df8:	mov	x20, x0
  405dfc:	mov	w23, #0x1                   	// #1
  405e00:	movk	x24, #0x400, lsl #48
  405e04:	ldr	x25, [x20]
  405e08:	cbz	x25, 405ea0 <ferror@plt+0x3cf0>
  405e0c:	ldrb	w21, [x25]
  405e10:	cbz	w21, 405e64 <ferror@plt+0x3cb4>
  405e14:	ldrh	w8, [x22, x21, lsl #1]
  405e18:	tbnz	w8, #6, 405e34 <ferror@plt+0x3c84>
  405e1c:	sub	w8, w21, #0x22
  405e20:	cmp	w8, #0x3a
  405e24:	b.hi	405e48 <ferror@plt+0x3c98>  // b.pmore
  405e28:	lsl	x8, x23, x8
  405e2c:	tst	x8, x24
  405e30:	b.eq	405e48 <ferror@plt+0x3c98>  // b.none
  405e34:	mov	w0, #0x5c                  	// #92
  405e38:	mov	x1, x19
  405e3c:	bl	401d60 <fputc@plt>
  405e40:	cmn	w0, #0x1
  405e44:	b.eq	405e84 <ferror@plt+0x3cd4>  // b.none
  405e48:	mov	w0, w21
  405e4c:	mov	x1, x19
  405e50:	bl	401d60 <fputc@plt>
  405e54:	cmn	w0, #0x1
  405e58:	add	x25, x25, #0x1
  405e5c:	b.ne	405e0c <ferror@plt+0x3c5c>  // b.any
  405e60:	b	405e84 <ferror@plt+0x3cd4>
  405e64:	mov	w0, #0xa                   	// #10
  405e68:	mov	x1, x19
  405e6c:	bl	401d60 <fputc@plt>
  405e70:	add	x20, x20, #0x8
  405e74:	cmn	w0, #0x1
  405e78:	mov	w0, #0x1                   	// #1
  405e7c:	b.ne	405e04 <ferror@plt+0x3c54>  // b.any
  405e80:	b	405e88 <ferror@plt+0x3cd8>
  405e84:	mov	w0, #0x1                   	// #1
  405e88:	ldp	x20, x19, [sp, #64]
  405e8c:	ldp	x22, x21, [sp, #48]
  405e90:	ldp	x24, x23, [sp, #32]
  405e94:	ldr	x25, [sp, #16]
  405e98:	ldp	x29, x30, [sp], #80
  405e9c:	ret
  405ea0:	mov	w0, wzr
  405ea4:	b	405e88 <ferror@plt+0x3cd8>
  405ea8:	sub	sp, sp, #0x100
  405eac:	stp	x29, x30, [sp, #160]
  405eb0:	stp	x28, x27, [sp, #176]
  405eb4:	stp	x26, x25, [sp, #192]
  405eb8:	stp	x24, x23, [sp, #208]
  405ebc:	stp	x22, x21, [sp, #224]
  405ec0:	stp	x20, x19, [sp, #240]
  405ec4:	ldr	w8, [x0]
  405ec8:	add	x29, sp, #0xa0
  405ecc:	cmp	w8, #0x2
  405ed0:	b.lt	406158 <ferror@plt+0x3fa8>  // b.tstop
  405ed4:	ldr	x8, [x1]
  405ed8:	adrp	x23, 417000 <ferror@plt+0x14e50>
  405edc:	ldr	x23, [x23, #4056]
  405ee0:	adrp	x26, 406000 <ferror@plt+0x3e50>
  405ee4:	mov	x20, x0
  405ee8:	mov	x19, x1
  405eec:	mov	w28, wzr
  405ef0:	mov	w27, #0x7d0                 	// #2000
  405ef4:	mov	w21, #0x1                   	// #1
  405ef8:	add	x26, x26, #0x724
  405efc:	add	x25, x8, #0x8
  405f00:	stp	x25, x8, [sp, #8]
  405f04:	ldr	x9, [x8, w21, sxtw #3]
  405f08:	ldrb	w10, [x9]
  405f0c:	cmp	w10, #0x40
  405f10:	b.ne	405fdc <ferror@plt+0x3e2c>  // b.any
  405f14:	subs	w27, w27, #0x1
  405f18:	b.eq	406178 <ferror@plt+0x3fc8>  // b.none
  405f1c:	add	x22, x9, #0x1
  405f20:	add	x2, sp, #0x20
  405f24:	mov	w0, wzr
  405f28:	mov	x1, x22
  405f2c:	bl	402160 <__xstat@plt>
  405f30:	tbnz	w0, #31, 405fdc <ferror@plt+0x3e2c>
  405f34:	ldr	w8, [sp, #48]
  405f38:	and	w8, w8, #0xf000
  405f3c:	cmp	w8, #0x4, lsl #12
  405f40:	b.eq	406190 <ferror@plt+0x3fe0>  // b.none
  405f44:	mov	x0, x22
  405f48:	mov	x1, x26
  405f4c:	bl	401dd0 <fopen@plt>
  405f50:	cbz	x0, 405fdc <ferror@plt+0x3e2c>
  405f54:	mov	w2, #0x2                   	// #2
  405f58:	mov	x1, xzr
  405f5c:	mov	x22, x0
  405f60:	bl	401f00 <fseek@plt>
  405f64:	cmn	w0, #0x1
  405f68:	b.eq	405fcc <ferror@plt+0x3e1c>  // b.none
  405f6c:	mov	x0, x22
  405f70:	bl	401d30 <ftell@plt>
  405f74:	cmn	x0, #0x1
  405f78:	b.eq	405fcc <ferror@plt+0x3e1c>  // b.none
  405f7c:	mov	x24, x0
  405f80:	mov	x0, x22
  405f84:	mov	x1, xzr
  405f88:	mov	w2, wzr
  405f8c:	bl	401f00 <fseek@plt>
  405f90:	cmn	w0, #0x1
  405f94:	b.eq	405fcc <ferror@plt+0x3e1c>  // b.none
  405f98:	add	x0, x24, #0x1
  405f9c:	bl	401e50 <xmalloc@plt>
  405fa0:	mov	w1, #0x1                   	// #1
  405fa4:	mov	x2, x24
  405fa8:	mov	x3, x22
  405fac:	str	x0, [sp, #24]
  405fb0:	bl	401f50 <fread_unlocked@plt>
  405fb4:	mov	x25, x0
  405fb8:	cmp	x0, x24
  405fbc:	b.eq	405ff8 <ferror@plt+0x3e48>  // b.none
  405fc0:	mov	x0, x22
  405fc4:	bl	4021b0 <ferror@plt>
  405fc8:	cbz	w0, 405ff8 <ferror@plt+0x3e48>
  405fcc:	mov	w28, w21
  405fd0:	mov	x0, x22
  405fd4:	bl	401dc0 <fclose@plt>
  405fd8:	b	405fe0 <ferror@plt+0x3e30>
  405fdc:	mov	w28, w21
  405fe0:	ldr	w8, [x20]
  405fe4:	add	w21, w28, #0x1
  405fe8:	cmp	w21, w8
  405fec:	b.ge	406158 <ferror@plt+0x3fa8>  // b.tcont
  405ff0:	ldr	x8, [x19]
  405ff4:	b	405f04 <ferror@plt+0x3d54>
  405ff8:	ldr	x0, [sp, #24]
  405ffc:	strb	wzr, [x0, x25]
  406000:	ldrb	w8, [x0]
  406004:	cbz	w8, 406024 <ferror@plt+0x3e74>
  406008:	mov	w9, #0x1                   	// #1
  40600c:	and	x8, x8, #0xff
  406010:	ldrh	w8, [x23, x8, lsl #1]
  406014:	tbz	w8, #6, 406038 <ferror@plt+0x3e88>
  406018:	ldrb	w8, [x0, x9]
  40601c:	add	x9, x9, #0x1
  406020:	cbnz	w8, 40600c <ferror@plt+0x3e5c>
  406024:	mov	w0, #0x8                   	// #8
  406028:	bl	401e50 <xmalloc@plt>
  40602c:	mov	x24, x0
  406030:	str	xzr, [x0]
  406034:	b	406040 <ferror@plt+0x3e90>
  406038:	bl	405be4 <ferror@plt+0x3a34>
  40603c:	mov	x24, x0
  406040:	ldr	x25, [x19]
  406044:	ldr	x23, [sp, #16]
  406048:	cmp	x25, x23
  40604c:	b.ne	4060b0 <ferror@plt+0x3f00>  // b.any
  406050:	cbz	x23, 4060a8 <ferror@plt+0x3ef8>
  406054:	mov	x8, xzr
  406058:	ldr	x9, [x23, x8]
  40605c:	add	x8, x8, #0x8
  406060:	cbnz	x9, 406058 <ferror@plt+0x3ea8>
  406064:	and	x0, x8, #0x7fffffff8
  406068:	bl	401e50 <xmalloc@plt>
  40606c:	ldr	x8, [x23]
  406070:	mov	x25, x0
  406074:	cbz	x8, 4060a0 <ferror@plt+0x3ef0>
  406078:	ldr	x23, [sp, #8]
  40607c:	mov	x26, xzr
  406080:	mov	x0, x8
  406084:	bl	401e70 <xstrdup@plt>
  406088:	lsl	x8, x26, #3
  40608c:	str	x0, [x25, x8]
  406090:	ldr	x8, [x23, x8]
  406094:	add	x26, x26, #0x1
  406098:	cbnz	x8, 406080 <ferror@plt+0x3ed0>
  40609c:	and	x8, x26, #0xffffffff
  4060a0:	str	xzr, [x25, x8, lsl #3]
  4060a4:	b	4060ac <ferror@plt+0x3efc>
  4060a8:	mov	x25, xzr
  4060ac:	str	x25, [x19]
  4060b0:	mov	x9, xzr
  4060b4:	sxtw	x8, w21
  4060b8:	ldr	x10, [x24, x9, lsl #3]
  4060bc:	mov	x26, x9
  4060c0:	add	x9, x9, #0x1
  4060c4:	cbnz	x10, 4060b8 <ferror@plt+0x3f08>
  4060c8:	lsl	x23, x8, #3
  4060cc:	ldr	x0, [x25, x23]
  4060d0:	bl	401fc0 <free@plt>
  4060d4:	ldrsw	x8, [x20]
  4060d8:	ldr	x0, [x19]
  4060dc:	add	x8, x26, x8
  4060e0:	lsl	x8, x8, #3
  4060e4:	add	x1, x8, #0x8
  4060e8:	bl	401de0 <xrealloc@plt>
  4060ec:	str	x0, [x19]
  4060f0:	ldr	w9, [x20]
  4060f4:	add	x8, x0, x23
  4060f8:	lsl	x25, x26, #3
  4060fc:	add	x0, x8, x25
  406100:	add	x1, x8, #0x8
  406104:	sub	w8, w9, w21
  406108:	sbfiz	x2, x8, #3, #32
  40610c:	bl	401c80 <memmove@plt>
  406110:	ldr	x8, [x19]
  406114:	mov	x1, x24
  406118:	mov	x2, x25
  40611c:	add	x0, x8, x23
  406120:	bl	401c70 <memcpy@plt>
  406124:	ldr	w8, [x20]
  406128:	mov	x0, x24
  40612c:	add	w8, w26, w8
  406130:	sub	w8, w8, #0x1
  406134:	str	w8, [x20]
  406138:	bl	401fc0 <free@plt>
  40613c:	ldr	x0, [sp, #24]
  406140:	bl	401fc0 <free@plt>
  406144:	adrp	x23, 417000 <ferror@plt+0x14e50>
  406148:	ldr	x23, [x23, #4056]
  40614c:	adrp	x26, 406000 <ferror@plt+0x3e50>
  406150:	add	x26, x26, #0x724
  406154:	b	405fd0 <ferror@plt+0x3e20>
  406158:	ldp	x20, x19, [sp, #240]
  40615c:	ldp	x22, x21, [sp, #224]
  406160:	ldp	x24, x23, [sp, #208]
  406164:	ldp	x26, x25, [sp, #192]
  406168:	ldp	x28, x27, [sp, #176]
  40616c:	ldp	x29, x30, [sp, #160]
  406170:	add	sp, sp, #0x100
  406174:	ret
  406178:	adrp	x9, 417000 <ferror@plt+0x14e50>
  40617c:	ldr	x9, [x9, #4048]
  406180:	ldr	x2, [x8]
  406184:	adrp	x1, 407000 <ferror@plt+0x4e50>
  406188:	add	x1, x1, #0x8ff
  40618c:	b	4061a8 <ferror@plt+0x3ff8>
  406190:	adrp	x9, 417000 <ferror@plt+0x14e50>
  406194:	ldr	x8, [x19]
  406198:	ldr	x9, [x9, #4048]
  40619c:	adrp	x1, 407000 <ferror@plt+0x4e50>
  4061a0:	add	x1, x1, #0x928
  4061a4:	ldr	x2, [x8]
  4061a8:	ldr	x0, [x9]
  4061ac:	bl	402180 <fprintf@plt>
  4061b0:	mov	w0, #0x1                   	// #1
  4061b4:	bl	402050 <xexit@plt>
  4061b8:	cbz	x0, 4061d0 <ferror@plt+0x4020>
  4061bc:	mov	x8, x0
  4061c0:	mov	w0, #0xffffffff            	// #-1
  4061c4:	ldr	x9, [x8], #8
  4061c8:	add	w0, w0, #0x1
  4061cc:	cbnz	x9, 4061c4 <ferror@plt+0x4014>
  4061d0:	ret
  4061d4:	stp	x29, x30, [sp, #-48]!
  4061d8:	str	x21, [sp, #16]
  4061dc:	adrp	x21, 418000 <ferror@plt+0x15e50>
  4061e0:	ldr	x0, [x21, #3232]
  4061e4:	stp	x20, x19, [sp, #32]
  4061e8:	mov	x29, sp
  4061ec:	cbnz	x0, 4062f4 <ferror@plt+0x4144>
  4061f0:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4061f4:	add	x0, x0, #0x951
  4061f8:	bl	402150 <getenv@plt>
  4061fc:	cbz	x0, 406210 <ferror@plt+0x4060>
  406200:	mov	w1, #0x7                   	// #7
  406204:	mov	x19, x0
  406208:	bl	401f20 <access@plt>
  40620c:	cbz	w0, 4062b4 <ferror@plt+0x4104>
  406210:	adrp	x0, 407000 <ferror@plt+0x4e50>
  406214:	add	x0, x0, #0x958
  406218:	bl	402150 <getenv@plt>
  40621c:	cbz	x0, 406230 <ferror@plt+0x4080>
  406220:	mov	w1, #0x7                   	// #7
  406224:	mov	x19, x0
  406228:	bl	401f20 <access@plt>
  40622c:	cbz	w0, 4062b4 <ferror@plt+0x4104>
  406230:	adrp	x0, 407000 <ferror@plt+0x4e50>
  406234:	add	x0, x0, #0x95c
  406238:	bl	402150 <getenv@plt>
  40623c:	cbz	x0, 406250 <ferror@plt+0x40a0>
  406240:	mov	w1, #0x7                   	// #7
  406244:	mov	x19, x0
  406248:	bl	401f20 <access@plt>
  40624c:	cbz	w0, 4062b4 <ferror@plt+0x4104>
  406250:	adrp	x19, 407000 <ferror@plt+0x4e50>
  406254:	add	x19, x19, #0x98c
  406258:	mov	w1, #0x7                   	// #7
  40625c:	mov	x0, x19
  406260:	bl	401f20 <access@plt>
  406264:	cbz	w0, 4062b4 <ferror@plt+0x4104>
  406268:	adrp	x20, 407000 <ferror@plt+0x4e50>
  40626c:	add	x20, x20, #0x991
  406270:	mov	w1, #0x7                   	// #7
  406274:	mov	x0, x20
  406278:	bl	401f20 <access@plt>
  40627c:	cbz	w0, 4062b0 <ferror@plt+0x4100>
  406280:	adrp	x20, 407000 <ferror@plt+0x4e50>
  406284:	add	x20, x20, #0x99a
  406288:	mov	w1, #0x7                   	// #7
  40628c:	mov	x0, x20
  406290:	bl	401f20 <access@plt>
  406294:	cbz	w0, 4062b0 <ferror@plt+0x4100>
  406298:	mov	w1, #0x7                   	// #7
  40629c:	mov	x0, x19
  4062a0:	bl	401f20 <access@plt>
  4062a4:	cmp	w0, #0x0
  4062a8:	csel	x19, x19, xzr, eq  // eq = none
  4062ac:	b	4062b4 <ferror@plt+0x4104>
  4062b0:	mov	x19, x20
  4062b4:	adrp	x8, 406000 <ferror@plt+0x3e50>
  4062b8:	add	x8, x8, #0x762
  4062bc:	cmp	x19, #0x0
  4062c0:	csel	x19, x8, x19, eq  // eq = none
  4062c4:	mov	x0, x19
  4062c8:	bl	401cb0 <strlen@plt>
  4062cc:	mov	x20, x0
  4062d0:	add	w0, w20, #0x2
  4062d4:	bl	401e50 <xmalloc@plt>
  4062d8:	mov	x1, x19
  4062dc:	bl	402020 <strcpy@plt>
  4062e0:	mov	w8, #0x2f                  	// #47
  4062e4:	add	w9, w20, #0x1
  4062e8:	strb	w8, [x0, w20, uxtw]
  4062ec:	strb	wzr, [x0, w9, uxtw]
  4062f0:	str	x0, [x21, #3232]
  4062f4:	ldp	x20, x19, [sp, #32]
  4062f8:	ldr	x21, [sp, #16]
  4062fc:	ldp	x29, x30, [sp], #48
  406300:	ret
  406304:	stp	x29, x30, [sp, #-80]!
  406308:	str	x25, [sp, #16]
  40630c:	stp	x24, x23, [sp, #32]
  406310:	stp	x22, x21, [sp, #48]
  406314:	stp	x20, x19, [sp, #64]
  406318:	mov	x29, sp
  40631c:	mov	x20, x1
  406320:	mov	x21, x0
  406324:	bl	4061d4 <ferror@plt+0x4024>
  406328:	adrp	x8, 407000 <ferror@plt+0x4e50>
  40632c:	add	x8, x8, #0x961
  406330:	cmp	x21, #0x0
  406334:	adrp	x9, 406000 <ferror@plt+0x3e50>
  406338:	add	x9, x9, #0x9fc
  40633c:	csel	x21, x8, x21, eq  // eq = none
  406340:	cmp	x20, #0x0
  406344:	mov	x19, x0
  406348:	csel	x22, x9, x20, eq  // eq = none
  40634c:	bl	401cb0 <strlen@plt>
  406350:	mov	x20, x0
  406354:	mov	x0, x21
  406358:	bl	401cb0 <strlen@plt>
  40635c:	mov	x23, x0
  406360:	mov	x0, x22
  406364:	bl	401cb0 <strlen@plt>
  406368:	sxtw	x25, w20
  40636c:	sxtw	x23, w23
  406370:	mov	x24, x0
  406374:	add	x8, x25, x23
  406378:	add	x8, x8, w24, sxtw
  40637c:	add	x0, x8, #0x7
  406380:	bl	401e50 <xmalloc@plt>
  406384:	mov	x1, x19
  406388:	mov	x20, x0
  40638c:	bl	402020 <strcpy@plt>
  406390:	add	x0, x20, x25
  406394:	mov	x1, x21
  406398:	bl	402020 <strcpy@plt>
  40639c:	add	x8, x0, x23
  4063a0:	mov	w9, #0x5858                	// #22616
  4063a4:	mov	w10, #0x5858                	// #22616
  4063a8:	movk	w9, #0x58, lsl #16
  4063ac:	movk	w10, #0x5858, lsl #16
  4063b0:	add	x0, x8, #0x6
  4063b4:	mov	x1, x22
  4063b8:	stur	w9, [x8, #3]
  4063bc:	str	w10, [x8]
  4063c0:	bl	402020 <strcpy@plt>
  4063c4:	mov	x0, x20
  4063c8:	mov	w1, w24
  4063cc:	bl	401c90 <mkstemps@plt>
  4063d0:	cmn	w0, #0x1
  4063d4:	b.eq	4063fc <ferror@plt+0x424c>  // b.none
  4063d8:	bl	401eb0 <close@plt>
  4063dc:	cbnz	w0, 40642c <ferror@plt+0x427c>
  4063e0:	mov	x0, x20
  4063e4:	ldp	x20, x19, [sp, #64]
  4063e8:	ldp	x22, x21, [sp, #48]
  4063ec:	ldp	x24, x23, [sp, #32]
  4063f0:	ldr	x25, [sp, #16]
  4063f4:	ldp	x29, x30, [sp], #80
  4063f8:	ret
  4063fc:	adrp	x8, 417000 <ferror@plt+0x14e50>
  406400:	ldr	x8, [x8, #4048]
  406404:	ldr	x20, [x8]
  406408:	bl	402140 <__errno_location@plt>
  40640c:	ldr	w0, [x0]
  406410:	bl	401ea0 <strerror@plt>
  406414:	adrp	x1, 407000 <ferror@plt+0x4e50>
  406418:	mov	x3, x0
  40641c:	add	x1, x1, #0x964
  406420:	mov	x0, x20
  406424:	mov	x2, x19
  406428:	bl	402180 <fprintf@plt>
  40642c:	bl	401f10 <abort@plt>
  406430:	mov	x1, x0
  406434:	mov	x0, xzr
  406438:	b	406304 <ferror@plt+0x4154>
  40643c:	nop
  406440:	stp	x29, x30, [sp, #-64]!
  406444:	mov	x29, sp
  406448:	stp	x19, x20, [sp, #16]
  40644c:	adrp	x20, 417000 <ferror@plt+0x14e50>
  406450:	add	x20, x20, #0xdb0
  406454:	stp	x21, x22, [sp, #32]
  406458:	adrp	x21, 417000 <ferror@plt+0x14e50>
  40645c:	add	x21, x21, #0xda8
  406460:	sub	x20, x20, x21
  406464:	mov	w22, w0
  406468:	stp	x23, x24, [sp, #48]
  40646c:	mov	x23, x1
  406470:	mov	x24, x2
  406474:	bl	401c30 <memcpy@plt-0x40>
  406478:	cmp	xzr, x20, asr #3
  40647c:	b.eq	4064a8 <ferror@plt+0x42f8>  // b.none
  406480:	asr	x20, x20, #3
  406484:	mov	x19, #0x0                   	// #0
  406488:	ldr	x3, [x21, x19, lsl #3]
  40648c:	mov	x2, x24
  406490:	add	x19, x19, #0x1
  406494:	mov	x1, x23
  406498:	mov	w0, w22
  40649c:	blr	x3
  4064a0:	cmp	x20, x19
  4064a4:	b.ne	406488 <ferror@plt+0x42d8>  // b.any
  4064a8:	ldp	x19, x20, [sp, #16]
  4064ac:	ldp	x21, x22, [sp, #32]
  4064b0:	ldp	x23, x24, [sp, #48]
  4064b4:	ldp	x29, x30, [sp], #64
  4064b8:	ret
  4064bc:	nop
  4064c0:	ret

Disassembly of section .fini:

00000000004064c4 <.fini>:
  4064c4:	stp	x29, x30, [sp, #-16]!
  4064c8:	mov	x29, sp
  4064cc:	ldp	x29, x30, [sp], #16
  4064d0:	ret
