==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'PartB/gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartB/partb.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.066 ; gain = 45.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.066 ; gain = 45.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.582 ; gain = 47.359
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-31] PartB/partb.cpp:7: dynamic memory allocation/deallocation is not supported: variable 'A_i'.
ERROR: [SYNCHK 200-61] PartB/partb.cpp:15: unsupported memory access on variable 'A_i' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartB/gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartB/partb.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.922 ; gain = 45.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.922 ; gain = 45.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.641 ; gain = 47.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 104.895 ; gain = 47.688
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 126.645 ; gain = 69.438
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 126.645 ; gain = 69.438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'partb' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'partb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.109 seconds; current allocated memory: 76.655 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 11 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 77.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'partb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'partb' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'partb'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 77.955 MB.
INFO: [RTMG 210-278] Implementing memory 'partb_A_i_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 130.480 ; gain = 73.273
INFO: [SYSC 207-301] Generating SystemC RTL for partb.
INFO: [VHDL 208-304] Generating VHDL RTL for partb.
INFO: [VLOG 209-307] Generating Verilog RTL for partb.
INFO: [HLS 200-112] Total elapsed time: 21.742 seconds; peak allocated memory: 77.955 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'PartB/gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartB/partb.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.074 ; gain = 45.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.074 ; gain = 45.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.754 ; gain = 47.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 105.008 ; gain = 47.871
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (PartB/partb.cpp:19) in function 'partb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (PartB/partb.cpp:28) in function 'partb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (PartB/partb.cpp:51) in function 'partb' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (PartB/partb.cpp:22) in function 'partb': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3.1' (PartB/partb.cpp:31) in function 'partb': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-5.1' (PartB/partb.cpp:54) in function 'partb': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 125.824 ; gain = 68.688
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (PartB/partb.cpp:19:15) in function 'partb'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (PartB/partb.cpp:28:15) in function 'partb'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (PartB/partb.cpp:51:15) in function 'partb'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 125.824 ; gain = 68.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'partb' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'partb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_7', PartB/partb.cpp:24) (3.36 ns)
	'add' operation ('tmp_9', PartB/partb.cpp:24) (3.02 ns)
	'getelementptr' operation ('B_addr', PartB/partb.cpp:24) (0 ns)
	'load' operation ('B_load', PartB/partb.cpp:24) on array 'B' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.384 seconds; current allocated memory: 76.878 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 77.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'partb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'partb' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'partb_mac_muladd_8ns_15s_15ns_15_1_1' to 'partb_mac_muladd_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'partb_mac_muladd_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'partb'.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 78.595 MB.
INFO: [RTMG 210-278] Implementing memory 'partb_A_i_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 131.141 ; gain = 74.004
INFO: [SYSC 207-301] Generating SystemC RTL for partb.
INFO: [VHDL 208-304] Generating VHDL RTL for partb.
INFO: [VLOG 209-307] Generating Verilog RTL for partb.
INFO: [HLS 200-112] Total elapsed time: 18.612 seconds; peak allocated memory: 78.595 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'PartB/gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartB/partb.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.996 ; gain = 45.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.996 ; gain = 45.930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.688 ; gain = 47.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.941 ; gain = 47.875
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (PartB/partb.cpp:19) in function 'partb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (PartB/partb.cpp:28) in function 'partb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartB/partb.cpp:41) in function 'partb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (PartB/partb.cpp:52) in function 'partb' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (PartB/partb.cpp:22) in function 'partb': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3.1' (PartB/partb.cpp:31) in function 'partb': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.1.1' (PartB/partb.cpp:44) in function 'partb': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-5.1' (PartB/partb.cpp:55) in function 'partb': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.930 ; gain = 67.863
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (PartB/partb.cpp:19:15) in function 'partb'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (PartB/partb.cpp:28:15) in function 'partb'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_col' (PartB/partb.cpp:41:5) in function 'partb' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_row' (PartB/partb.cpp:39:4) in function 'partb'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (PartB/partb.cpp:52:15) in function 'partb'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 125.559 ; gain = 68.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'partb' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'partb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_7', PartB/partb.cpp:24) (3.36 ns)
	'add' operation ('tmp_9', PartB/partb.cpp:24) (3.02 ns)
	'getelementptr' operation ('B_addr', PartB/partb.cpp:24) (0 ns)
	'load' operation ('B_load', PartB/partb.cpp:24) on array 'B' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.467 seconds; current allocated memory: 76.881 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 77.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'partb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'partb' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'partb_mac_muladd_8ns_15s_15ns_15_1_1' to 'partb_mac_muladd_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'partb_mul_mul_8ns_15s_15_1_1' to 'partb_mul_mul_8nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'partb_mac_muladd_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partb_mul_mul_8nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'partb'.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 78.669 MB.
INFO: [RTMG 210-278] Implementing memory 'partb_A_i_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 131.488 ; gain = 74.422
INFO: [SYSC 207-301] Generating SystemC RTL for partb.
INFO: [VHDL 208-304] Generating VHDL RTL for partb.
INFO: [VLOG 209-307] Generating Verilog RTL for partb.
INFO: [HLS 200-112] Total elapsed time: 19.419 seconds; peak allocated memory: 78.669 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartB/gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartB/partb.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.102 ; gain = 45.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.102 ; gain = 45.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.664 ; gain = 47.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.918 ; gain = 47.449
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (PartB/partb.cpp:19) in function 'partb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (PartB/partb.cpp:28) in function 'partb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' (PartB/partb.cpp:40) in function 'partb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (PartB/partb.cpp:52) in function 'partb' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (PartB/partb.cpp:22) in function 'partb': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3.1' (PartB/partb.cpp:31) in function 'partb': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.1.1' (PartB/partb.cpp:44) in function 'partb': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-5.1' (PartB/partb.cpp:55) in function 'partb': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 125.395 ; gain = 67.926
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (PartB/partb.cpp:19:15) in function 'partb'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (PartB/partb.cpp:28:15) in function 'partb'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4.1' (PartB/partb.cpp:40:16) in function 'partb' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (PartB/partb.cpp:38:15) in function 'partb'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (PartB/partb.cpp:52:15) in function 'partb'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 125.402 ; gain = 67.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'partb' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'partb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_7', PartB/partb.cpp:24) (3.36 ns)
	'add' operation ('tmp_9', PartB/partb.cpp:24) (3.02 ns)
	'getelementptr' operation ('B_addr', PartB/partb.cpp:24) (0 ns)
	'load' operation ('B_load', PartB/partb.cpp:24) on array 'B' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.572 seconds; current allocated memory: 76.866 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 77.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'partb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'partb' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'partb_mac_muladd_8ns_15s_15ns_15_1_1' to 'partb_mac_muladd_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'partb_mul_mul_8ns_15s_15_1_1' to 'partb_mul_mul_8nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'partb_mac_muladd_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partb_mul_mul_8nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'partb'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 78.651 MB.
INFO: [RTMG 210-278] Implementing memory 'partb_A_i_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 131.086 ; gain = 73.617
INFO: [SYSC 207-301] Generating SystemC RTL for partb.
INFO: [VHDL 208-304] Generating VHDL RTL for partb.
INFO: [VLOG 209-307] Generating Verilog RTL for partb.
INFO: [HLS 200-112] Total elapsed time: 18.266 seconds; peak allocated memory: 78.651 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartB/gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartB/partb.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 103.180 ; gain = 45.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 103.180 ; gain = 45.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 104.621 ; gain = 47.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.875 ; gain = 47.594
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (PartB/partb.cpp:19) in function 'partb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (PartB/partb.cpp:28) in function 'partb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (PartB/partb.cpp:52) in function 'partb' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (PartB/partb.cpp:22) in function 'partb': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3.1' (PartB/partb.cpp:31) in function 'partb': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-5.1' (PartB/partb.cpp:55) in function 'partb': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 125.750 ; gain = 68.469
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (PartB/partb.cpp:19:15) in function 'partb'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (PartB/partb.cpp:28:15) in function 'partb'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4.1' (PartB/partb.cpp:40:16) in function 'partb' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (PartB/partb.cpp:38:15) in function 'partb'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (PartB/partb.cpp:52:15) in function 'partb'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 125.891 ; gain = 68.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'partb' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'partb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_7', PartB/partb.cpp:24) (3.36 ns)
	'add' operation ('tmp_9', PartB/partb.cpp:24) (3.02 ns)
	'getelementptr' operation ('B_addr', PartB/partb.cpp:24) (0 ns)
	'load' operation ('B_load', PartB/partb.cpp:24) on array 'B' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.017 seconds; current allocated memory: 76.873 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 77.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'partb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'partb' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'partb_mac_muladd_8ns_15s_15ns_15_1_1' to 'partb_mac_muladd_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'partb_mul_mul_8ns_15s_15_1_1' to 'partb_mul_mul_8nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'partb_mac_muladd_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partb_mul_mul_8nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'partb'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 78.692 MB.
INFO: [RTMG 210-278] Implementing memory 'partb_A_i_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 131.559 ; gain = 74.277
INFO: [SYSC 207-301] Generating SystemC RTL for partb.
INFO: [VHDL 208-304] Generating VHDL RTL for partb.
INFO: [VLOG 209-307] Generating Verilog RTL for partb.
INFO: [HLS 200-112] Total elapsed time: 17.658 seconds; peak allocated memory: 78.692 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
