// Seed: 915619464
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output tri1 id_2;
  output wire id_1;
  assign id_2 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    output uwire id_2,
    output supply0 id_3,
    input wand id_4,
    input wire id_5,
    input tri1 id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9
);
  parameter id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  assign id_1 = -1;
  wire id_12;
  ;
  always @(posedge id_12) begin : LABEL_0
    if (id_11) id_1 <= (-1) && id_5;
  end
endmodule
