#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul  7 20:41:01 2023
# Process ID: 11112
# Current directory: E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36680 E:\LONGXIN\nscscc2023_mips_v2.0\fpga_template_mips_utf8_v1.0\thinpad_top.xpr
# Log file: E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/vivado.log
# Journal file: E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'e:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'e:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'e:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'e:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'e:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'e:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.veo'. Please regenerate to continue.
update_compile_order -fileset sources_1
add_files {E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/XZMIPS.v E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/regfile.v E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/ex.v E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/mem.v E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/stall_ctrl.v E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/id_ex.v E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/pc_reg.v E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/RAM_Serial_ctrl.v E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/if_id.v E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/mem_wb.v E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/ex_mem.v E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/defines.v E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/id.v}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/RAM_Serial_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Serial_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/XZMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XZMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/stall_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.sim/sim_1/behav/xsim'
"xelab -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <fifo_generator_0> not found while processing module instance <RXD_FIFO> [E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sources_1/XZMIPS/RAM_Serial_ctrl.v:111]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 837.129 ; gain = 14.363
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  7 20:47:54 2023...
