Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 14:48:44 2018
| Host         : DESKTOP-1GJPS2Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.443        0.000                      0                   46        0.298        0.000                      0                   46        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.443        0.000                      0                   46        0.298        0.000                      0                   46        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 2.608ns (41.828%)  route 3.627ns (58.172%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  y_reg[1]/Q
                         net (fo=16, routed)          1.232     6.909    y_reg_n_0_[1]
    SLICE_X61Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.033 r  out[1]_i_2/O
                         net (fo=2, routed)           0.426     7.459    out[1]_i_2_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  out[1]_i_4/O
                         net (fo=1, routed)           0.000     7.583    out[1]_i_4_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.959 r  out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    out_reg[1]_i_1_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.178 r  out_reg[9]_i_11/O[0]
                         net (fo=2, routed)           0.659     8.837    out_reg[9]_i_11_n_7
    SLICE_X61Y42         LUT2 (Prop_lut2_I1_O)        0.325     9.162 r  out[5]_i_2/O
                         net (fo=2, routed)           0.777     9.940    out[5]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    10.528 r  out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.528    out_reg[5]_i_1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.862 r  out_reg[9]_i_1/O[1]
                         net (fo=2, routed)           0.533    11.394    out[7]
    SLICE_X59Y42         FDRE                                         r  out_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    clock_IBUF_BUFG
    SLICE_X59Y42         FDRE                                         r  out_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)       -0.246    14.837    out_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 2.850ns (45.937%)  route 3.354ns (54.063%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  y_reg[2]/Q
                         net (fo=16, routed)          1.021     6.699    y_reg_n_0_[2]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.849 r  out[9]_i_36/O
                         net (fo=1, routed)           0.581     7.429    p_5_in[5]
    SLICE_X63Y42         LUT6 (Prop_lut6_I1_O)        0.326     7.755 r  out[9]_i_31/O
                         net (fo=1, routed)           0.000     7.755    out[9]_i_31_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.156 r  out_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.156    out_reg[9]_i_12_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.378 r  out_reg[13]_i_13/O[0]
                         net (fo=2, routed)           0.808     9.187    out_reg[13]_i_13_n_7
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.327     9.514 r  out[9]_i_4/O
                         net (fo=2, routed)           0.469     9.982    out[9]_i_4_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I3_O)        0.326    10.308 r  out[9]_i_8/O
                         net (fo=1, routed)           0.000    10.308    out[9]_i_8_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.888 r  out_reg[9]_i_1/O[2]
                         net (fo=2, routed)           0.475    11.363    out[8]
    SLICE_X59Y42         FDRE                                         r  out_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    clock_IBUF_BUFG
    SLICE_X59Y42         FDRE                                         r  out_reg[8]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)       -0.259    14.824    out_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.873ns (44.096%)  route 3.642ns (55.904%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    clock_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  x_reg[3]/Q
                         net (fo=18, routed)          1.476     7.087    x[3]
    SLICE_X62Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.211 r  out[13]_i_31/O
                         net (fo=2, routed)           0.698     7.909    out[13]_i_31_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.033 r  out[13]_i_35/O
                         net (fo=1, routed)           0.000     8.033    out[13]_i_35_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.673 r  out_reg[13]_i_13/O[3]
                         net (fo=2, routed)           0.823     9.496    out_reg[13]_i_13_n_4
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.331     9.827 r  out[13]_i_5/O
                         net (fo=2, routed)           0.645    10.473    out[13]_i_5_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I3_O)        0.332    10.805 r  out[13]_i_9/O
                         net (fo=1, routed)           0.000    10.805    out[13]_i_9_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.337 r  out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.337    out_reg[13]_i_1_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.671 r  out_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.671    out[15]
    SLICE_X61Y45         FDRE                                         r  out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  out_reg[15]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y45         FDRE (Setup_fdre_C_D)        0.062    15.160    out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 2.850ns (46.039%)  route 3.340ns (53.961%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  y_reg[2]/Q
                         net (fo=16, routed)          1.021     6.699    y_reg_n_0_[2]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.849 r  out[9]_i_36/O
                         net (fo=1, routed)           0.581     7.429    p_5_in[5]
    SLICE_X63Y42         LUT6 (Prop_lut6_I1_O)        0.326     7.755 r  out[9]_i_31/O
                         net (fo=1, routed)           0.000     7.755    out[9]_i_31_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.156 r  out_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.156    out_reg[9]_i_12_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.378 r  out_reg[13]_i_13/O[0]
                         net (fo=2, routed)           0.808     9.187    out_reg[13]_i_13_n_7
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.327     9.514 r  out[9]_i_4/O
                         net (fo=2, routed)           0.469     9.982    out[9]_i_4_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I3_O)        0.326    10.308 r  out[9]_i_8/O
                         net (fo=1, routed)           0.000    10.308    out[9]_i_8_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.888 r  out_reg[9]_i_1/O[2]
                         net (fo=2, routed)           0.461    11.350    out[8]
    SLICE_X60Y43         FDRE                                         r  out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  out_reg[8]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y43         FDRE (Setup_fdre_C_D)       -0.241    14.843    out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 2.608ns (42.312%)  route 3.556ns (57.688%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  y_reg[1]/Q
                         net (fo=16, routed)          1.232     6.909    y_reg_n_0_[1]
    SLICE_X61Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.033 r  out[1]_i_2/O
                         net (fo=2, routed)           0.426     7.459    out[1]_i_2_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  out[1]_i_4/O
                         net (fo=1, routed)           0.000     7.583    out[1]_i_4_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.959 r  out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    out_reg[1]_i_1_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.178 r  out_reg[9]_i_11/O[0]
                         net (fo=2, routed)           0.659     8.837    out_reg[9]_i_11_n_7
    SLICE_X61Y42         LUT2 (Prop_lut2_I1_O)        0.325     9.162 r  out[5]_i_2/O
                         net (fo=2, routed)           0.777     9.940    out[5]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    10.528 r  out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.528    out_reg[5]_i_1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.862 r  out_reg[9]_i_1/O[1]
                         net (fo=2, routed)           0.461    11.323    out[7]
    SLICE_X60Y43         FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  out_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y43         FDRE (Setup_fdre_C_D)       -0.238    14.846    out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -11.323    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 2.762ns (43.127%)  route 3.642ns (56.873%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    clock_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  x_reg[3]/Q
                         net (fo=18, routed)          1.476     7.087    x[3]
    SLICE_X62Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.211 r  out[13]_i_31/O
                         net (fo=2, routed)           0.698     7.909    out[13]_i_31_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.033 r  out[13]_i_35/O
                         net (fo=1, routed)           0.000     8.033    out[13]_i_35_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.673 r  out_reg[13]_i_13/O[3]
                         net (fo=2, routed)           0.823     9.496    out_reg[13]_i_13_n_4
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.331     9.827 r  out[13]_i_5/O
                         net (fo=2, routed)           0.645    10.473    out[13]_i_5_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I3_O)        0.332    10.805 r  out[13]_i_9/O
                         net (fo=1, routed)           0.000    10.805    out[13]_i_9_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.337 r  out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.337    out_reg[13]_i_1_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.560 r  out_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.560    out[14]
    SLICE_X61Y45         FDRE                                         r  out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  out_reg[14]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y45         FDRE (Setup_fdre_C_D)        0.062    15.160    out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 2.497ns (41.050%)  route 3.586ns (58.950%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  y_reg[1]/Q
                         net (fo=16, routed)          1.232     6.909    y_reg_n_0_[1]
    SLICE_X61Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.033 r  out[1]_i_2/O
                         net (fo=2, routed)           0.426     7.459    out[1]_i_2_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  out[1]_i_4/O
                         net (fo=1, routed)           0.000     7.583    out[1]_i_4_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.959 r  out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    out_reg[1]_i_1_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.178 r  out_reg[9]_i_11/O[0]
                         net (fo=2, routed)           0.659     8.837    out_reg[9]_i_11_n_7
    SLICE_X61Y42         LUT2 (Prop_lut2_I1_O)        0.325     9.162 r  out[5]_i_2/O
                         net (fo=2, routed)           0.777     9.940    out[5]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    10.528 r  out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.528    out_reg[5]_i_1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.751 r  out_reg[9]_i_1/O[0]
                         net (fo=2, routed)           0.491    11.242    out[6]
    SLICE_X59Y41         FDRE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    clock_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  out_reg[6]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y41         FDRE (Setup_fdre_C_D)       -0.236    14.847    out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 2.497ns (41.146%)  route 3.572ns (58.854%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  y_reg[1]/Q
                         net (fo=16, routed)          1.232     6.909    y_reg_n_0_[1]
    SLICE_X61Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.033 r  out[1]_i_2/O
                         net (fo=2, routed)           0.426     7.459    out[1]_i_2_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  out[1]_i_4/O
                         net (fo=1, routed)           0.000     7.583    out[1]_i_4_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.959 r  out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    out_reg[1]_i_1_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.178 r  out_reg[9]_i_11/O[0]
                         net (fo=2, routed)           0.659     8.837    out_reg[9]_i_11_n_7
    SLICE_X61Y42         LUT2 (Prop_lut2_I1_O)        0.325     9.162 r  out[5]_i_2/O
                         net (fo=2, routed)           0.777     9.940    out[5]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    10.528 r  out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.528    out_reg[5]_i_1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.751 r  out_reg[9]_i_1/O[0]
                         net (fo=2, routed)           0.477    11.228    out[6]
    SLICE_X59Y41         FDRE                                         r  out_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    clock_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  out_reg[6]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y41         FDRE (Setup_fdre_C_D)       -0.233    14.850    out_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 2.910ns (47.899%)  route 3.165ns (52.101%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  y_reg[2]/Q
                         net (fo=16, routed)          1.021     6.699    y_reg_n_0_[2]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.849 r  out[9]_i_36/O
                         net (fo=1, routed)           0.581     7.429    p_5_in[5]
    SLICE_X63Y42         LUT6 (Prop_lut6_I1_O)        0.326     7.755 r  out[9]_i_31/O
                         net (fo=1, routed)           0.000     7.755    out[9]_i_31_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.156 r  out_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.156    out_reg[9]_i_12_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.378 r  out_reg[13]_i_13/O[0]
                         net (fo=2, routed)           0.808     9.187    out_reg[13]_i_13_n_7
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.327     9.514 r  out[9]_i_4/O
                         net (fo=2, routed)           0.469     9.982    out[9]_i_4_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I3_O)        0.326    10.308 r  out[9]_i_8/O
                         net (fo=1, routed)           0.000    10.308    out[9]_i_8_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.948 r  out_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.286    11.235    out[9]
    SLICE_X60Y43         FDRE                                         r  out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  out_reg[9]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y43         FDRE (Setup_fdre_C_D)       -0.216    14.868    out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 2.613ns (41.773%)  route 3.642ns (58.227%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    clock_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  x_reg[3]/Q
                         net (fo=18, routed)          1.476     7.087    x[3]
    SLICE_X62Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.211 r  out[13]_i_31/O
                         net (fo=2, routed)           0.698     7.909    out[13]_i_31_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.033 r  out[13]_i_35/O
                         net (fo=1, routed)           0.000     8.033    out[13]_i_35_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.673 r  out_reg[13]_i_13/O[3]
                         net (fo=2, routed)           0.823     9.496    out_reg[13]_i_13_n_4
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.331     9.827 r  out[13]_i_5/O
                         net (fo=2, routed)           0.645    10.473    out[13]_i_5_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I3_O)        0.332    10.805 r  out[13]_i_9/O
                         net (fo=1, routed)           0.000    10.805    out[13]_i_9_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.411 r  out_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.411    out[13]
    SLICE_X61Y44         FDRE                                         r  out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  out_reg[13]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y44         FDRE (Setup_fdre_C_D)        0.062    15.160    out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                  3.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.021%)  route 0.134ns (44.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  state_reg/Q
                         net (fo=23, routed)          0.134     1.775    state
    SLICE_X60Y43         FDRE                                         r  out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.991    clock_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  out_reg[7]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y43         FDRE (Hold_fdre_C_CE)       -0.016     1.477    out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.021%)  route 0.134ns (44.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  state_reg/Q
                         net (fo=23, routed)          0.134     1.775    state
    SLICE_X60Y43         FDRE                                         r  out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.991    clock_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  out_reg[8]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y43         FDRE (Hold_fdre_C_CE)       -0.016     1.477    out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.021%)  route 0.134ns (44.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  state_reg/Q
                         net (fo=23, routed)          0.134     1.775    state
    SLICE_X60Y43         FDRE                                         r  out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.991    clock_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  out_reg[9]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y43         FDRE (Hold_fdre_C_CE)       -0.016     1.477    out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.279ns (61.121%)  route 0.177ns (38.879%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    clock_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  out_reg[0]/Q
                         net (fo=3, routed)           0.177     1.818    led_OBUF[0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.863 r  out[1]_i_7/O
                         net (fo=1, routed)           0.000     1.863    out[1]_i_7_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.933 r  out_reg[1]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    out[0]
    SLICE_X60Y41         FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  out_reg[0]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y41         FDRE (Hold_fdre_C_D)         0.134     1.610    out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.302ns (62.986%)  route 0.177ns (37.014%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    clock_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  out_reg[0]/Q
                         net (fo=3, routed)           0.177     1.818    led_OBUF[0]
    SLICE_X60Y41         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.138     1.956 r  out_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.956    out[1]
    SLICE_X60Y41         FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  out_reg[1]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y41         FDRE (Hold_fdre_C_D)         0.134     1.610    out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.233%)  route 0.176ns (51.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  state_reg/Q
                         net (fo=23, routed)          0.176     1.817    state
    SLICE_X61Y45         FDRE                                         r  out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.991    clock_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  out_reg[14]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X61Y45         FDRE (Hold_fdre_C_CE)       -0.039     1.454    out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.233%)  route 0.176ns (51.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  state_reg/Q
                         net (fo=23, routed)          0.176     1.817    state
    SLICE_X61Y45         FDRE                                         r  out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.991    clock_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  out_reg[15]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X61Y45         FDRE (Hold_fdre_C_CE)       -0.039     1.454    out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.584%)  route 0.212ns (56.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  state_reg/Q
                         net (fo=23, routed)          0.212     1.853    state
    SLICE_X60Y41         FDRE                                         r  out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  out_reg[0]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y41         FDRE (Hold_fdre_C_CE)       -0.016     1.476    out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.584%)  route 0.212ns (56.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  state_reg/Q
                         net (fo=23, routed)          0.212     1.853    state
    SLICE_X60Y41         FDRE                                         r  out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  out_reg[1]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y41         FDRE (Hold_fdre_C_CE)       -0.016     1.476    out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.584%)  route 0.212ns (56.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  state_reg/Q
                         net (fo=23, routed)          0.212     1.853    state
    SLICE_X60Y41         FDRE                                         r  out_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  out_reg[2]_lopt_replica/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y41         FDRE (Hold_fdre_C_CE)       -0.016     1.476    out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.377    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y41   out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y41   out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y41   out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y41   out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y41   out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y41   out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y41   out_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y41   out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y41   out_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y42   out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y41   out_reg[4]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y41   out_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y41   out_reg[5]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   out_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   out_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   out_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   out_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   out_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   state_reg/C



