Analysis & Synthesis report for MIPS
Mon Oct 29 15:22:58 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated
 16. Source assignments for fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_1|altsyncram_esg1:auto_generated
 17. Source assignments for fluxo_de_dados:FD|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_76f1:auto_generated
 18. Parameter Settings for User Entity Instance: fluxo_de_dados:FD|registrador:PC
 19. Parameter Settings for User Entity Instance: fluxo_de_dados:FD|rom:MEM_INST
 20. Parameter Settings for User Entity Instance: fluxo_de_dados:FD|mux2:MUX_JUMP
 21. Parameter Settings for User Entity Instance: fluxo_de_dados:FD|mux2:MUX_RT_RD
 22. Parameter Settings for User Entity Instance: fluxo_de_dados:FD|sig_ext:SIG_EXT
 23. Parameter Settings for User Entity Instance: fluxo_de_dados:FD|banco_reg:BANCO_REG
 24. Parameter Settings for User Entity Instance: fluxo_de_dados:FD|mux2:MUX_RT_IMM
 25. Parameter Settings for User Entity Instance: fluxo_de_dados:FD|ULA:ULA|mux2:INVERTE_A
 26. Parameter Settings for User Entity Instance: fluxo_de_dados:FD|ULA:ULA|mux2:INVERTE_B
 27. Parameter Settings for User Entity Instance: fluxo_de_dados:FD|mux2:MUX_ULA_MEM
 28. Parameter Settings for User Entity Instance: fluxo_de_dados:FD|ram:RAM
 29. Parameter Settings for User Entity Instance: fluxo_de_dados:FD|mux2:MUX_BEQ
 30. Parameter Settings for Inferred Entity Instance: fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0
 31. Parameter Settings for Inferred Entity Instance: fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_1
 32. Parameter Settings for Inferred Entity Instance: fluxo_de_dados:FD|ram:RAM|altsyncram:ram_block_rtl_0
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "fluxo_de_dados:FD|soma:SOMA_PC_IMM"
 35. Port Connectivity Checks: "fluxo_de_dados:FD|ULA:ULA|mux:MUX"
 36. Port Connectivity Checks: "fluxo_de_dados:FD|ULA:ULA|soma:SOMA"
 37. Port Connectivity Checks: "fluxo_de_dados:FD|ULA:ULA"
 38. Port Connectivity Checks: "fluxo_de_dados:FD|mux2:MUX_JUMP"
 39. Port Connectivity Checks: "fluxo_de_dados:FD|soma:SOMA_PC"
 40. Port Connectivity Checks: "fluxo_de_dados:FD|registrador:PC"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 29 15:22:58 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; MIPS                                        ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 219                                         ;
;     Total combinational functions  ; 152                                         ;
;     Dedicated logic registers      ; 136                                         ;
; Total registers                    ; 136                                         ;
; Total pins                         ; 209                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,512                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_level          ; MIPS               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------+---------+
; ram_t.mif                        ; yes             ; User Memory Initialization File  ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/ram_t.mif                               ;         ;
; mux2.vhd                         ; yes             ; User VHDL File                   ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux2.vhd                                ;         ;
; ULA.vhd                          ; yes             ; User VHDL File                   ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/ULA.vhd                                 ;         ;
; soma.vhd                         ; yes             ; User VHDL File                   ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/soma.vhd                                ;         ;
; mux.vhd                          ; yes             ; User VHDL File                   ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd                                 ;         ;
; UC.vhd                           ; yes             ; User VHDL File                   ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/UC.vhd                                  ;         ;
; UCFD.vhd                         ; yes             ; User VHDL File                   ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/UCFD.vhd                                ;         ;
; registrador.vhd                  ; yes             ; User VHDL File                   ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/registrador.vhd                         ;         ;
; ram.vhd                          ; yes             ; User VHDL File                   ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/ram.vhd                                 ;         ;
; rom.vhd                          ; yes             ; User VHDL File                   ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/rom.vhd                                 ;         ;
; sig_ext.vhd                      ; yes             ; User VHDL File                   ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/sig_ext.vhd                             ;         ;
; fluxo_de_dados.vhd               ; yes             ; User VHDL File                   ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd                      ;         ;
; banco_reg.vhd                    ; yes             ; User VHDL File                   ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/banco_reg.vhd                           ;         ;
; top_level.vhd                    ; yes             ; User VHDL File                   ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; /home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; /home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; /home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; /home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                     ; /home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; /home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; /home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; /home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; /home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_shg1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf                  ;         ;
; db/altsyncram_esg1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_esg1.tdf                  ;         ;
; db/altsyncram_76f1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_76f1.tdf                  ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 219       ;
;                                             ;           ;
; Total combinational functions               ; 152       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 87        ;
;     -- 3 input functions                    ; 49        ;
;     -- <=2 input functions                  ; 16        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 152       ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 136       ;
;     -- Dedicated logic registers            ; 136       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 209       ;
; Total memory bits                           ; 16512     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 200       ;
; Total fan-out                               ; 1821      ;
; Average fan-out                             ; 2.36      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top_level                                   ; 152 (0)             ; 136 (0)                   ; 16512       ; 0            ; 0       ; 0         ; 209  ; 0            ; |top_level                                                                                                   ; top_level       ; work         ;
;    |fluxo_de_dados:FD|                       ; 152 (0)             ; 136 (0)                   ; 16512       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|fluxo_de_dados:FD                                                                                 ; fluxo_de_dados  ; work         ;
;       |ULA:ULA|                              ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|fluxo_de_dados:FD|ULA:ULA                                                                         ; ULA             ; work         ;
;          |mux:MUX|                           ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|fluxo_de_dados:FD|ULA:ULA|mux:MUX                                                                 ; mux             ; work         ;
;       |banco_reg:BANCO_REG|                  ; 39 (39)             ; 101 (101)                 ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG                                                             ; banco_reg       ; work         ;
;          |altsyncram:registrador_rtl_1|      ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_1                                ; altsyncram      ; work         ;
;             |altsyncram_esg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_1|altsyncram_esg1:auto_generated ; altsyncram_esg1 ; work         ;
;       |mux2:MUX_ULA_MEM|                     ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|fluxo_de_dados:FD|mux2:MUX_ULA_MEM                                                                ; mux2            ; work         ;
;       |ram:RAM|                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|fluxo_de_dados:FD|ram:RAM                                                                         ; ram             ; work         ;
;          |altsyncram:ram_block_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|fluxo_de_dados:FD|ram:RAM|altsyncram:ram_block_rtl_0                                              ; altsyncram      ; work         ;
;             |altsyncram_76f1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|fluxo_de_dados:FD|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_76f1:auto_generated               ; altsyncram_76f1 ; work         ;
;       |registrador:PC|                       ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|fluxo_de_dados:FD|registrador:PC                                                                  ; registrador     ; work         ;
;       |rom:MEM_INST|                         ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|fluxo_de_dados:FD|rom:MEM_INST                                                                    ; rom             ; work         ;
;       |soma:SOMA_PC|                         ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|fluxo_de_dados:FD|soma:SOMA_PC                                                                    ; soma            ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_1|altsyncram_esg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None      ;
; fluxo_de_dados:FD|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_76f1:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; ram_t.mif ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+-----------------------------------------------------------------------+--------------------------------------------------+
; Register name                                                         ; Reason for Removal                               ;
+-----------------------------------------------------------------------+--------------------------------------------------+
; fluxo_de_dados:FD|rom:MEM_INST|q[1,3..15,18..25,28..30]               ; Stuck at GND due to stuck port data_in           ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[0..42] ; Lost fanout                                      ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[5..10] ; Stuck at GND due to stuck port data_in           ;
; fluxo_de_dados:FD|rom:MEM_INST|q[27,31]                               ; Merged with fluxo_de_dados:FD|rom:MEM_INST|q[26] ;
; fluxo_de_dados:FD|rom:MEM_INST|q[17]                                  ; Merged with fluxo_de_dados:FD|rom:MEM_INST|q[0]  ;
; fluxo_de_dados:FD|rom:MEM_INST|q[16]                                  ; Merged with fluxo_de_dados:FD|rom:MEM_INST|q[2]  ;
; Total Number of Removed Registers = 78                                ;                                                  ;
+-----------------------------------------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                            ;
+--------------------------------------+---------------------------+---------------------------------------------------------------------+
; Register name                        ; Reason for Removal        ; Registers Removed due to This Register                              ;
+--------------------------------------+---------------------------+---------------------------------------------------------------------+
; fluxo_de_dados:FD|rom:MEM_INST|q[28] ; Stuck at GND              ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[11], ;
;                                      ; due to stuck port data_in ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[13], ;
;                                      ;                           ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[0],  ;
;                                      ;                           ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[9]   ;
; fluxo_de_dados:FD|rom:MEM_INST|q[29] ; Stuck at GND              ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[15], ;
;                                      ; due to stuck port data_in ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[14], ;
;                                      ;                           ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[1]   ;
; fluxo_de_dados:FD|rom:MEM_INST|q[11] ; Stuck at GND              ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[16], ;
;                                      ; due to stuck port data_in ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[2],  ;
;                                      ;                           ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[3]   ;
; fluxo_de_dados:FD|rom:MEM_INST|q[1]  ; Stuck at GND              ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[12]  ;
;                                      ; due to stuck port data_in ;                                                                     ;
; fluxo_de_dados:FD|rom:MEM_INST|q[13] ; Stuck at GND              ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[5]   ;
;                                      ; due to stuck port data_in ;                                                                     ;
; fluxo_de_dados:FD|rom:MEM_INST|q[14] ; Stuck at GND              ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[7]   ;
;                                      ; due to stuck port data_in ;                                                                     ;
+--------------------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 136   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                   ;
+--------------------------------------------------------------------+---------------------------------------------------------+
; Register Name                                                      ; RAM Name                                                ;
+--------------------------------------------------------------------+---------------------------------------------------------+
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[0]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[1]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[2]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[3]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[4]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[5]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[6]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[7]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[8]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[9]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[10] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[11] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[12] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[13] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[14] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[15] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[16] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[17] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[18] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[19] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[20] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[21] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[22] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[23] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[24] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[25] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[26] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[27] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[28] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[29] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[30] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[31] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[32] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[33] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[34] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[35] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[36] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[37] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[38] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[39] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[40] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[41] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0_bypass[42] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[0]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[1]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[2]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[3]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[4]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[5]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[6]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[7]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[8]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[9]  ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[10] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[11] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[12] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[13] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[14] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[15] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[16] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[17] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[18] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[19] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[20] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[21] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[22] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[23] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[24] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[25] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[26] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[27] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[28] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[29] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[30] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[31] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[32] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[33] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[34] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[35] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[36] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[37] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[38] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[39] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[40] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[41] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1_bypass[42] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ;
+--------------------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                       ;
+-------------------------------------------------------------------+---------------------------------------------------------+------+
; Register Name                                                     ; Megafunction                                            ; Type ;
+-------------------------------------------------------------------+---------------------------------------------------------+------+
; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador[0,3..31][0..31] ; fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1 ; RAM  ;
; fluxo_de_dados:FD|ram:RAM|q[0..31]                                ; fluxo_de_dados:FD|ram:RAM|ram_block_rtl_0               ; RAM  ;
+-------------------------------------------------------------------+---------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|saidaB[14] ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |top_level|fluxo_de_dados:FD|ULA:ULA|mux:MUX|Mux16          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level|fluxo_de_dados:FD|ULA:ULA|mux:MUX|Mux29          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_1|altsyncram_esg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for fluxo_de_dados:FD|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_76f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_de_dados:FD|registrador:PC ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_de_dados:FD|rom:MEM_INST ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                     ;
; ADDR_WIDTH     ; 512   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_de_dados:FD|mux2:MUX_JUMP ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_de_dados:FD|mux2:MUX_RT_RD ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; larguradados   ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_de_dados:FD|sig_ext:SIG_EXT ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_de_dados:FD|banco_reg:BANCO_REG ;
+---------------------+-------+------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                 ;
+---------------------+-------+------------------------------------------------------+
; larguradados        ; 32    ; Signed Integer                                       ;
; larguraendbancoregs ; 5     ; Signed Integer                                       ;
+---------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_de_dados:FD|mux2:MUX_RT_IMM ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_de_dados:FD|ULA:ULA|mux2:INVERTE_A ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_de_dados:FD|ULA:ULA|mux2:INVERTE_B ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_de_dados:FD|mux2:MUX_ULA_MEM ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_de_dados:FD|ram:RAM ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; address_width  ; 512   ; Signed Integer                                ;
; data_width     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_de_dados:FD|mux2:MUX_BEQ ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_shg1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_1 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_esg1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fluxo_de_dados:FD|ram:RAM|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                   ;
; WIDTHAD_A                          ; 9                    ; Untyped                                   ;
; NUMWORDS_A                         ; 512                  ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                   ;
; WIDTHAD_B                          ; 9                    ; Untyped                                   ;
; NUMWORDS_B                         ; 512                  ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ram_t.mif            ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_76f1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                  ;
; Entity Instance                           ; fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 32                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 32                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; fluxo_de_dados:FD|ram:RAM|altsyncram:ram_block_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 32                                                                 ;
;     -- NUMWORDS_B                         ; 512                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_de_dados:FD|soma:SOMA_PC_IMM"                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_de_dados:FD|ULA:ULA|mux:MUX" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_de_dados:FD|ULA:ULA|soma:SOMA" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; carryin ; Input ; Info     ; Stuck at GND                       ;
+---------+-------+----------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_de_dados:FD|ULA:ULA"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_de_dados:FD|mux2:MUX_JUMP" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_de_dados:FD|soma:SOMA_PC"                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_de_dados:FD|registrador:PC" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                     ;
; rst    ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 209                         ;
; cycloneiii_ff         ; 136                         ;
;     ENA               ; 64                          ;
;     plain             ; 72                          ;
; cycloneiii_lcell_comb ; 155                         ;
;     normal            ; 155                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 87                          ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 2.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Oct 29 15:22:39 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-arch_mux2 File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux2.vhd Line: 22
    Info (12023): Found entity 1: mux2 File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ULA.vhd
    Info (12022): Found design unit 1: ULA-arch_ula File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/ULA.vhd Line: 33
    Info (12023): Found entity 1: ULA File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/ULA.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file soma.vhd
    Info (12022): Found design unit 1: soma-arch_soma File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/soma.vhd Line: 20
    Info (12023): Found entity 1: soma File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/soma.vhd Line: 5
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-rtl File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd Line: 21
    Info (12023): Found entity 1: mux File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file UC.vhd
    Info (12022): Found design unit 1: UC-arch_UC File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/UC.vhd Line: 16
    Info (12023): Found entity 1: UC File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/UC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file UCFD.vhd
    Info (12022): Found design unit 1: UCFD-arch_UC File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/UCFD.vhd Line: 23
    Info (12023): Found entity 1: UCFD File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/UCFD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registrador.vhd
    Info (12022): Found design unit 1: registrador-comportamento File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/registrador.vhd Line: 14
    Info (12023): Found entity 1: registrador File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/registrador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-rtl File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/ram.vhd Line: 25
    Info (12023): Found entity 1: ram File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/ram.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-rtl File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/rom.vhd Line: 27
    Info (12023): Found entity 1: rom File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/rom.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file sig_ext.vhd
    Info (12022): Found design unit 1: sig_ext-arch_mux2 File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/sig_ext.vhd Line: 20
    Info (12023): Found entity 1: sig_ext File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/sig_ext.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fluxo_de_dados.vhd
    Info (12022): Found design unit 1: fluxo_de_dados-arch_UC File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 30
    Info (12023): Found entity 1: fluxo_de_dados File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file banco_reg.vhd
    Info (12022): Found design unit 1: banco_reg-comportamento File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/banco_reg.vhd Line: 33
    Info (12023): Found entity 1: banco_reg File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/banco_reg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-arch_UC File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 28
    Info (12023): Found entity 1: top_level File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 5
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "UCFD" for hierarchy "UCFD:UCFD" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 44
Info (12128): Elaborating entity "fluxo_de_dados" for hierarchy "fluxo_de_dados:FD" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at fluxo_de_dados.vhd(36): object "saida_CARRYOUT_SOMA_PC" assigned a value but never read File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at fluxo_de_dados.vhd(46): object "saida_COUT_ULA" assigned a value but never read File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at fluxo_de_dados.vhd(47): object "saida_OVERFLOW_ULA" assigned a value but never read File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at fluxo_de_dados.vhd(51): object "saida_CARRYOUT_SOMA_PC_IMM" assigned a value but never read File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 51
Info (12128): Elaborating entity "registrador" for hierarchy "fluxo_de_dados:FD|registrador:PC" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 55
Info (12128): Elaborating entity "rom" for hierarchy "fluxo_de_dados:FD|rom:MEM_INST" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 58
Warning (10541): VHDL Signal Declaration warning at rom.vhd(30): used implicit default value for signal "content" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/rom.vhd Line: 30
Info (12128): Elaborating entity "soma" for hierarchy "fluxo_de_dados:FD|soma:SOMA_PC" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 61
Info (12128): Elaborating entity "mux2" for hierarchy "fluxo_de_dados:FD|mux2:MUX_JUMP" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 65
Warning (10492): VHDL Process Statement warning at mux2.vhd(27): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux2.vhd Line: 27
Warning (10492): VHDL Process Statement warning at mux2.vhd(28): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux2.vhd Line: 28
Info (12128): Elaborating entity "mux2" for hierarchy "fluxo_de_dados:FD|mux2:MUX_RT_RD" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 69
Warning (10492): VHDL Process Statement warning at mux2.vhd(27): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux2.vhd Line: 27
Warning (10492): VHDL Process Statement warning at mux2.vhd(28): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux2.vhd Line: 28
Info (12128): Elaborating entity "sig_ext" for hierarchy "fluxo_de_dados:FD|sig_ext:SIG_EXT" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 76
Info (12128): Elaborating entity "banco_reg" for hierarchy "fluxo_de_dados:FD|banco_reg:BANCO_REG" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 81
Info (12128): Elaborating entity "UC" for hierarchy "fluxo_de_dados:FD|UC:UC_ULA" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 90
Info (12128): Elaborating entity "ULA" for hierarchy "fluxo_de_dados:FD|ULA:ULA" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 93
Warning (10540): VHDL Signal Declaration warning at ULA.vhd(35): used explicit default value for signal "CIn_Aux" because signal was never assigned a value File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/ULA.vhd Line: 35
Warning (10540): VHDL Signal Declaration warning at ULA.vhd(35): used explicit default value for signal "zero" because signal was never assigned a value File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/ULA.vhd Line: 35
Info (12128): Elaborating entity "mux" for hierarchy "fluxo_de_dados:FD|ULA:ULA|mux:MUX" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/ULA.vhd Line: 63
Warning (10492): VHDL Process Statement warning at mux.vhd(26): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd Line: 26
Warning (10492): VHDL Process Statement warning at mux.vhd(27): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd Line: 27
Warning (10492): VHDL Process Statement warning at mux.vhd(28): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd Line: 28
Warning (10492): VHDL Process Statement warning at mux.vhd(29): signal "D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd Line: 29
Info (12128): Elaborating entity "ram" for hierarchy "fluxo_de_dados:FD|ram:RAM" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd Line: 101
Warning (276020): Inferred RAM node "fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "fluxo_de_dados:FD|ram:RAM|ram_block_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "fluxo_de_dados:FD|rom:MEM_INST|content" is uninferred due to asynchronous read logic File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/rom.vhd Line: 30
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fluxo_de_dados:FD|banco_reg:BANCO_REG|registrador_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fluxo_de_dados:FD|ram:RAM|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ram_t.mif
Info (12130): Elaborated megafunction instantiation "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0"
Info (12133): Instantiated megafunction "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_shg1.tdf
    Info (12023): Found entity 1: altsyncram_shg1 File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_1"
Info (12133): Instantiated megafunction "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf
    Info (12023): Found entity 1: altsyncram_esg1 File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_esg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "fluxo_de_dados:FD|ram:RAM|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "fluxo_de_dados:FD|ram:RAM|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "ram_t.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_76f1.tdf
    Info (12023): Found entity 1: altsyncram_76f1 File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_76f1.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a0" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 37
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a1" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 65
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a2" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 93
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a3" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 121
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a4" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 149
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a5" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 177
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a6" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 205
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a7" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 233
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a8" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 261
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a9" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 289
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a10" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 317
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a11" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 345
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a12" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 373
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a13" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 401
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a14" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 429
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a15" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 457
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a16" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 485
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a17" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 513
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a18" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 541
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a19" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 569
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a20" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 597
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a21" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 625
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a22" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 653
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a23" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 681
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a24" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 709
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a25" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 737
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a26" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 765
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a27" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 793
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a28" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 821
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a29" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 849
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a30" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 877
        Warning (14320): Synthesized away node "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a31" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf Line: 905
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "op[2]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 9
    Warning (13410): Pin "op[3]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 9
    Warning (13410): Pin "op[4]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 9
    Warning (13410): Pin "ula_op[0]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 10
    Warning (13410): Pin "hab_esc_mem" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 11
    Warning (13410): Pin "beq" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 13
    Warning (13410): Pin "sel_mux_jump" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 17
    Warning (13410): Pin "hab_esc_reg" is stuck at VCC File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 18
    Warning (13410): Pin "saidaROM[1]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[3]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[4]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[5]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[6]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[7]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[8]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[9]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[10]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[11]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[12]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[13]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[14]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[15]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[18]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[19]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[20]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[21]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[22]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[23]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[24]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[25]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[28]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[29]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
    Warning (13410): Pin "saidaROM[30]" is stuck at GND File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (17049): 43 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_1|altsyncram_esg1:auto_generated|ALTSYNCRAM" File: /home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_esg1.tdf Line: 37
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 528 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 208 output pins
    Info (21061): Implemented 255 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 1022 megabytes
    Info: Processing ended: Mon Oct 29 15:22:58 2018
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:27


