LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

entity cpu_tb is
end entity cpu_tb;

architecture behav of cpu_tb is
	component cpu is
		port (
			C,Z:out std_logic;
			
			clock:in std_logic;
			reset:in std_logic
		);
	end component cpu;
begin

end behav;