--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-04-23)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.559ns (Levels of Logic = 1)
  Clock Path Skew:      -0.304ns (0.658 - 0.962)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y16.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y16.G2      net (fanout=1)        0.362   ftop/clkN210/locked_d
    SLICE_X55Y16.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (1.197ns logic, 0.362ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y16.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y16.BX      net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X55Y16.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.695ns logic, 0.645ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y16.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y16.BX      net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X55Y16.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.481ns logic, 0.516ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.821 - 0.771)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y16.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y16.G2      net (fanout=1)        0.290   ftop/clkN210/locked_d
    SLICE_X55Y16.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.883ns logic, 0.290ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X52Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X52Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X52Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X68Y94.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X68Y94.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X68Y94.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 162444 paths analyzed, 3379 endpoints analyzed, 817 failing endpoints
 817 timing errors detected. (807 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  12.110ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.966ns (Levels of Logic = 8)
  Clock Path Skew:      -0.144ns (0.291 - 0.435)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X98Y141.G2     net (fanout=33)       1.018   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X93Y144.F2     net (fanout=68)       1.172   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X93Y144.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF/N30
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<66>_SW0
    SLICE_X93Y145.SR     net (fanout=1)        0.965   ftop/gbe0/dcp_dcpReqF/N30
    SLICE_X93Y145.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_66
    -------------------------------------------------  ---------------------------
    Total                                     11.966ns (5.624ns logic, 6.342ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.952ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (0.291 - 0.401)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y143.XQ     Tcko                  0.521   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X98Y141.G1     net (fanout=35)       0.978   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X93Y144.F2     net (fanout=68)       1.172   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X93Y144.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF/N30
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<66>_SW0
    SLICE_X93Y145.SR     net (fanout=1)        0.965   ftop/gbe0/dcp_dcpReqF/N30
    SLICE_X93Y145.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_66
    -------------------------------------------------  ---------------------------
    Total                                     11.952ns (5.650ns logic, 6.302ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.785ns (Levels of Logic = 8)
  Clock Path Skew:      -0.219ns (0.511 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X98Y141.G2     net (fanout=33)       1.018   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X88Y135.G4     net (fanout=68)       0.942   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X88Y135.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N90
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<44>_SW0
    SLICE_X91Y129.SR     net (fanout=1)        0.960   ftop/gbe0/dcp_dcpReqF/N78
    SLICE_X91Y129.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     11.785ns (5.678ns logic, 6.107ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_48 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.798ns (Levels of Logic = 8)
  Clock Path Skew:      -0.173ns (0.557 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X98Y141.G2     net (fanout=33)       1.018   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X93Y130.F4     net (fanout=68)       1.251   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X93Y130.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF/N70
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<48>_SW0
    SLICE_X93Y135.SR     net (fanout=1)        0.718   ftop/gbe0/dcp_dcpReqF/N70
    SLICE_X93Y135.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<48>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_48
    -------------------------------------------------  ---------------------------
    Total                                     11.798ns (5.624ns logic, 6.174ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_3 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.694ns (Levels of Logic = 8)
  Clock Path Skew:      -0.274ns (0.482 - 0.756)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_3 to ftop/gbe0/dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y171.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<3>
                                                       ftop/gbe0/rxHdr_sV_3
    SLICE_X98Y172.G1     net (fanout=3)        1.054   ftop/gbe0/rxHdr_sV<3>
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/gmac_tx_put<2>78
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000051
    SLICE_X99Y173.F1     net (fanout=1)        0.125   ftop/gbe0/rxHdr_mCnt_cmp_eq000051
    SLICE_X99Y173.X      Tilo                  0.562   ftop/gbe0/rxHdr_mCnt_cmp_eq0000
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000065
    SLICE_X97Y176.G3     net (fanout=15)       0.713   ftop/gbe0/rxHdr_mCnt_cmp_eq0000
    SLICE_X97Y176.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_tx_dcp76
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp2
    SLICE_X97Y176.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_tx_dcp2/O
    SLICE_X97Y176.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_tx_dcp76
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp76
    SLICE_X96Y176.F4     net (fanout=1)        0.293   ftop/gbe0/WILL_FIRE_RL_tx_dcp76
    SLICE_X96Y176.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_tx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp111
    SLICE_X91Y181.F1     net (fanout=7)        0.890   ftop/gbe0/WILL_FIRE_RL_tx_dcp
    SLICE_X91Y181.X      Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X85Y182.G4     net (fanout=7)        0.787   ftop/gbe0/dcpRespF_DEQ
    SLICE_X85Y182.Y      Tilo                  0.561   ftop/gbe0/dcpRespF/N01
                                                       ftop/gbe0/dcpRespF/d0h1
    SLICE_X85Y185.F4     net (fanout=42)       1.091   ftop/gbe0/dcpRespF/d0h
    SLICE_X85Y185.X      Tilo                  0.562   ftop/gbe0/dcpRespF/N76
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X83Y187.SR     net (fanout=1)        1.179   ftop/gbe0/dcpRespF/N76
    SLICE_X83Y187.CLK    Tsrck                 0.433   ftop/gbe0/dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     11.694ns (5.541ns logic, 6.153ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.813ns (Levels of Logic = 8)
  Clock Path Skew:      -0.154ns (0.281 - 0.435)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X98Y141.G2     net (fanout=33)       1.018   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X89Y139.G3     net (fanout=68)       0.815   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X89Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N66
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<70>_SW0
    SLICE_X88Y138.SR     net (fanout=1)        1.170   ftop/gbe0/dcp_dcpReqF/N20
    SLICE_X88Y138.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_70
    -------------------------------------------------  ---------------------------
    Total                                     11.813ns (5.623ns logic, 6.190ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.771ns (Levels of Logic = 8)
  Clock Path Skew:      -0.185ns (0.511 - 0.696)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y143.XQ     Tcko                  0.521   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X98Y141.G1     net (fanout=35)       0.978   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X88Y135.G4     net (fanout=68)       0.942   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X88Y135.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N90
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<44>_SW0
    SLICE_X91Y129.SR     net (fanout=1)        0.960   ftop/gbe0/dcp_dcpReqF/N78
    SLICE_X91Y129.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     11.771ns (5.704ns logic, 6.067ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.756ns (Levels of Logic = 8)
  Clock Path Skew:      -0.173ns (0.557 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X98Y141.G2     net (fanout=33)       1.018   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y130.F1     net (fanout=68)       1.344   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y130.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N50
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<57>_SW0
    SLICE_X93Y134.SR     net (fanout=1)        0.544   ftop/gbe0/dcp_dcpReqF/N50
    SLICE_X93Y134.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<57>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_57
    -------------------------------------------------  ---------------------------
    Total                                     11.756ns (5.663ns logic, 6.093ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_48 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.784ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (0.557 - 0.696)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y143.XQ     Tcko                  0.521   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X98Y141.G1     net (fanout=35)       0.978   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X93Y130.F4     net (fanout=68)       1.251   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X93Y130.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF/N70
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<48>_SW0
    SLICE_X93Y135.SR     net (fanout=1)        0.718   ftop/gbe0/dcp_dcpReqF/N70
    SLICE_X93Y135.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<48>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_48
    -------------------------------------------------  ---------------------------
    Total                                     11.784ns (5.650ns logic, 6.134ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.799ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (0.281 - 0.401)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y143.XQ     Tcko                  0.521   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X98Y141.G1     net (fanout=35)       0.978   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X89Y139.G3     net (fanout=68)       0.815   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X89Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N66
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<70>_SW0
    SLICE_X88Y138.SR     net (fanout=1)        1.170   ftop/gbe0/dcp_dcpReqF/N20
    SLICE_X88Y138.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_70
    -------------------------------------------------  ---------------------------
    Total                                     11.799ns (5.649ns logic, 6.150ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.721ns (Levels of Logic = 8)
  Clock Path Skew:      -0.192ns (0.538 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X98Y141.G2     net (fanout=33)       1.018   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X89Y135.G2     net (fanout=68)       1.184   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X89Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N46
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<64>_SW0
    SLICE_X90Y132.SR     net (fanout=1)        0.709   ftop/gbe0/dcp_dcpReqF/N34
    SLICE_X90Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_64
    -------------------------------------------------  ---------------------------
    Total                                     11.721ns (5.623ns logic, 6.098ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.724ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (0.265 - 0.435)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X98Y141.G2     net (fanout=33)       1.018   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X89Y138.G4     net (fanout=68)       1.201   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X89Y138.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N94
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<43>_SW0
    SLICE_X87Y137.SR     net (fanout=1)        0.695   ftop/gbe0/dcp_dcpReqF/N80
    SLICE_X87Y137.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     11.724ns (5.623ns logic, 6.101ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_72 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.655ns (Levels of Logic = 8)
  Clock Path Skew:      -0.239ns (0.491 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X98Y141.G2     net (fanout=33)       1.018   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X97Y137.G4     net (fanout=68)       0.825   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X97Y137.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N44
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<72>_SW0
    SLICE_X89Y134.SR     net (fanout=1)        1.002   ftop/gbe0/dcp_dcpReqF/N16
    SLICE_X89Y134.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<72>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_72
    -------------------------------------------------  ---------------------------
    Total                                     11.655ns (5.623ns logic, 6.032ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.742ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (0.557 - 0.696)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y143.XQ     Tcko                  0.521   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X98Y141.G1     net (fanout=35)       0.978   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y130.F1     net (fanout=68)       1.344   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y130.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N50
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<57>_SW0
    SLICE_X93Y134.SR     net (fanout=1)        0.544   ftop/gbe0/dcp_dcpReqF/N50
    SLICE_X93Y134.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<57>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_57
    -------------------------------------------------  ---------------------------
    Total                                     11.742ns (5.689ns logic, 6.053ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.735ns (Levels of Logic = 8)
  Clock Path Skew:      -0.144ns (0.291 - 0.435)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X98Y141.G2     net (fanout=33)       1.018   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X101Y141.F3    net (fanout=14)       0.934   ftop/gbe0/N531
    SLICE_X101Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X101Y140.G1    net (fanout=2)        0.151   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X101Y140.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>81
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>81_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>81
    SLICE_X94Y141.G2     net (fanout=1)        0.587   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>81
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X93Y144.F2     net (fanout=68)       1.172   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X93Y144.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF/N30
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<66>_SW0
    SLICE_X93Y145.SR     net (fanout=1)        0.965   ftop/gbe0/dcp_dcpReqF/N30
    SLICE_X93Y145.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_66
    -------------------------------------------------  ---------------------------
    Total                                     11.735ns (5.814ns logic, 5.921ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.766ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (0.291 - 0.401)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y143.XQ     Tcko                  0.521   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y144.G1    net (fanout=35)       1.216   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y144.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615_or000011
    SLICE_X102Y144.F1    net (fanout=11)       0.451   ftop/gbe0/N36
    SLICE_X102Y144.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>205
    SLICE_X103Y142.F1    net (fanout=1)        0.368   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>205
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X93Y144.F2     net (fanout=68)       1.172   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X93Y144.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF/N30
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<66>_SW0
    SLICE_X93Y145.SR     net (fanout=1)        0.965   ftop/gbe0/dcp_dcpReqF/N30
    SLICE_X93Y145.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_66
    -------------------------------------------------  ---------------------------
    Total                                     11.766ns (5.650ns logic, 6.116ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.731ns (Levels of Logic = 8)
  Clock Path Skew:      -0.144ns (0.291 - 0.435)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X98Y141.G2     net (fanout=33)       1.018   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X101Y141.F3    net (fanout=14)       0.934   ftop/gbe0/N531
    SLICE_X101Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X101Y140.F1    net (fanout=2)        0.147   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X101Y140.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>81
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>81_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>81
    SLICE_X94Y141.G2     net (fanout=1)        0.587   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>81
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X93Y144.F2     net (fanout=68)       1.172   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X93Y144.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF/N30
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<66>_SW0
    SLICE_X93Y145.SR     net (fanout=1)        0.965   ftop/gbe0/dcp_dcpReqF/N30
    SLICE_X93Y145.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_66
    -------------------------------------------------  ---------------------------
    Total                                     11.731ns (5.814ns logic, 5.917ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_5 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.595ns (Levels of Logic = 8)
  Clock Path Skew:      -0.274ns (0.482 - 0.756)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_5 to ftop/gbe0/dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y170.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<5>
                                                       ftop/gbe0/rxHdr_sV_5
    SLICE_X99Y172.G1     net (fanout=3)        1.114   ftop/gbe0/rxHdr_sV<5>
    SLICE_X99Y172.Y      Tilo                  0.561   ftop/gbe0/gmac_tx_put<7>47
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X99Y173.F3     net (fanout=1)        0.021   ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X99Y173.X      Tilo                  0.562   ftop/gbe0/rxHdr_mCnt_cmp_eq0000
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000065
    SLICE_X97Y176.G3     net (fanout=15)       0.713   ftop/gbe0/rxHdr_mCnt_cmp_eq0000
    SLICE_X97Y176.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_tx_dcp76
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp2
    SLICE_X97Y176.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_tx_dcp2/O
    SLICE_X97Y176.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_tx_dcp76
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp76
    SLICE_X96Y176.F4     net (fanout=1)        0.293   ftop/gbe0/WILL_FIRE_RL_tx_dcp76
    SLICE_X96Y176.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_tx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp111
    SLICE_X91Y181.F1     net (fanout=7)        0.890   ftop/gbe0/WILL_FIRE_RL_tx_dcp
    SLICE_X91Y181.X      Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X85Y182.G4     net (fanout=7)        0.787   ftop/gbe0/dcpRespF_DEQ
    SLICE_X85Y182.Y      Tilo                  0.561   ftop/gbe0/dcpRespF/N01
                                                       ftop/gbe0/dcpRespF/d0h1
    SLICE_X85Y185.F4     net (fanout=42)       1.091   ftop/gbe0/dcpRespF/d0h
    SLICE_X85Y185.X      Tilo                  0.562   ftop/gbe0/dcpRespF/N76
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X83Y187.SR     net (fanout=1)        1.179   ftop/gbe0/dcpRespF/N76
    SLICE_X83Y187.CLK    Tsrck                 0.433   ftop/gbe0/dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     11.595ns (5.486ns logic, 6.109ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.707ns (Levels of Logic = 8)
  Clock Path Skew:      -0.158ns (0.538 - 0.696)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y143.XQ     Tcko                  0.521   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X98Y141.G1     net (fanout=35)       0.978   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X89Y135.G2     net (fanout=68)       1.184   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X89Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N46
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<64>_SW0
    SLICE_X90Y132.SR     net (fanout=1)        0.709   ftop/gbe0/dcp_dcpReqF/N34
    SLICE_X90Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_64
    -------------------------------------------------  ---------------------------
    Total                                     11.707ns (5.649ns logic, 6.058ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_65 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.681ns (Levels of Logic = 8)
  Clock Path Skew:      -0.165ns (0.270 - 0.435)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X98Y141.G2     net (fanout=33)       1.018   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X98Y141.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X100Y143.F1    net (fanout=14)       0.885   ftop/gbe0/N531
    SLICE_X100Y143.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.F2    net (fanout=1)        0.358   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
    SLICE_X103Y142.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.G1     net (fanout=1)        0.850   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>212
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>225
    SLICE_X95Y140.G3     net (fanout=6)        0.428   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X95Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y140.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y140.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.G1     net (fanout=7)        0.645   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X92Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X93Y144.G2     net (fanout=68)       1.159   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X93Y144.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N30
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<65>_SW0
    SLICE_X90Y147.SR     net (fanout=1)        0.694   ftop/gbe0/dcp_dcpReqF/N32
    SLICE_X90Y147.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_65
    -------------------------------------------------  ---------------------------
    Total                                     11.681ns (5.623ns logic, 6.058ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 0)
  Clock Path Skew:      6.300ns (6.992 - 0.692)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y187.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X104Y189.BX    net (fanout=1)        0.842   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X104Y189.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (1.252ns logic, 0.842ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.439ns (Levels of Logic = 0)
  Clock Path Skew:      6.285ns (6.992 - 0.707)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y185.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X104Y189.BY    net (fanout=1)        4.152   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X104Y189.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.439ns (1.287ns logic, 4.152ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.410ns (Levels of Logic = 0)
  Clock Path Skew:      6.232ns (6.939 - 0.707)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X101Y187.BX    net (fanout=1)        4.198   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X101Y187.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.410ns (1.212ns logic, 4.198ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.514ns (Levels of Logic = 0)
  Clock Path Skew:      6.273ns (6.939 - 0.666)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y186.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X100Y187.BX    net (fanout=1)        4.262   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X100Y187.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.514ns (1.252ns logic, 4.262ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.541ns (Levels of Logic = 0)
  Clock Path Skew:      6.275ns (6.939 - 0.664)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y184.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X100Y187.BY    net (fanout=1)        4.254   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X100Y187.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.541ns (1.287ns logic, 4.254ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.535ns (Levels of Logic = 0)
  Clock Path Skew:      6.263ns (6.939 - 0.676)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y185.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X101Y186.BY    net (fanout=1)        4.263   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X101Y186.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (1.272ns logic, 4.263ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.535ns (Levels of Logic = 0)
  Clock Path Skew:      6.263ns (6.939 - 0.676)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y184.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X101Y186.BX    net (fanout=1)        4.323   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X101Y186.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (1.212ns logic, 4.323ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 0)
  Clock Path Skew:      6.250ns (6.939 - 0.689)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y185.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X101Y187.BY    net (fanout=1)        4.285   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X101Y187.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (1.272ns logic, 4.285ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.717ns (Levels of Logic = 0)
  Clock Path Skew:      6.276ns (6.954 - 0.678)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y186.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X102Y187.BY    net (fanout=1)        4.430   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X102Y187.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.717ns (1.287ns logic, 4.430ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.726ns (Levels of Logic = 0)
  Clock Path Skew:      6.245ns (6.954 - 0.709)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X102Y187.BX    net (fanout=1)        4.474   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X102Y187.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.726ns (1.252ns logic, 4.474ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_101 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_109 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.403 - 0.319)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_101 to ftop/gbe0/rxDCPMesg_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y146.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<101>
                                                       ftop/gbe0/rxDCPMesg_101
    SLICE_X101Y146.BX    net (fanout=3)        0.314   ftop/gbe0/rxDCPMesg<101>
    SLICE_X101Y146.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<109>
                                                       ftop/gbe0/rxDCPMesg_109
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.458ns logic, 0.314ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.729ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_37 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.455 - 0.352)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_37 to ftop/gbe0/rxDCPMesg_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y138.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<37>
                                                       ftop/gbe0/rxDCPMesg_37
    SLICE_X101Y139.BX    net (fanout=4)        0.374   ftop/gbe0/rxDCPMesg<37>
    SLICE_X101Y139.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<45>
                                                       ftop/gbe0/rxDCPMesg_45
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.458ns logic, 0.374ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.083 - 0.070)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/sSyncReg1_1 to ftop/gbe0/dcp_cpReqF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y129.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqF/sSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqF/sSyncReg1_1
    SLICE_X85Y128.BX     net (fanout=1)        0.287   ftop/gbe0/dcp_cpReqF/sSyncReg1<1>
    SLICE_X85Y128.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpReqF/sDeqPtr<1>
                                                       ftop/gbe0/dcp_cpReqF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_59 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_67 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.457 - 0.391)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_59 to ftop/gbe0/rxDCPMesg_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y137.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<59>
                                                       ftop/gbe0/rxDCPMesg_59
    SLICE_X103Y137.BX    net (fanout=3)        0.344   ftop/gbe0/rxDCPMesg<59>
    SLICE_X103Y137.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<67>
                                                       ftop/gbe0/rxDCPMesg_67
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.458ns logic, 0.344ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_61 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_69 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.374 - 0.331)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_61 to ftop/gbe0/rxDCPMesg_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y144.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<61>
                                                       ftop/gbe0/rxDCPMesg_61
    SLICE_X97Y145.BX     net (fanout=3)        0.329   ftop/gbe0/rxDCPMesg<61>
    SLICE_X97Y145.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<69>
                                                       ftop/gbe0/rxDCPMesg_69
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.458ns logic, 0.329ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y186.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_3
    SLICE_X97Y184.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X97Y184.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcpRespF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/dcpRespF/data1_reg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.327 - 0.263)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcpRespF/data0_reg_25 to ftop/gbe0/dcpRespF/data1_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y178.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcpRespF_D_OUT<25>
                                                       ftop/gbe0/dcp_dcpRespF/data0_reg_25
    SLICE_X76Y179.BX     net (fanout=3)        0.301   ftop/gbe0/dcp_dcpRespF_D_OUT<25>
    SLICE_X76Y179.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/dcpRespF/data1_reg<25>
                                                       ftop/gbe0/dcpRespF/data1_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.521ns logic, 0.301ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_63 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_71 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.446 - 0.378)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_63 to ftop/gbe0/rxDCPMesg_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y140.XQ    Tcko                  0.417   ftop/gbe0/rxDCPMesg<63>
                                                       ftop/gbe0/rxDCPMesg_63
    SLICE_X103Y140.BX    net (fanout=3)        0.348   ftop/gbe0/rxDCPMesg<63>
    SLICE_X103Y140.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<71>
                                                       ftop/gbe0/rxDCPMesg_71
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.479ns logic, 0.348ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.006 - 0.004)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y187.XQ     Tcko                  0.417   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_1
    SLICE_X95Y187.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X95Y187.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_29 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.415 - 0.339)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_29 to ftop/gbe0/rxDCPMesg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y141.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<29>
                                                       ftop/gbe0/rxDCPMesg_29
    SLICE_X99Y138.BX     net (fanout=5)        0.384   ftop/gbe0/rxDCPMesg<29>
    SLICE_X99Y138.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<37>
                                                       ftop/gbe0/rxDCPMesg_37
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.458ns logic, 0.384ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr_2/SR
  Location pin: SLICE_X84Y126.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr_2/SR
  Location pin: SLICE_X84Y126.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr_1/SR
  Location pin: SLICE_X74Y187.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr_1/SR
  Location pin: SLICE_X74Y187.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr_0/SR
  Location pin: SLICE_X74Y187.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr_0/SR
  Location pin: SLICE_X74Y187.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr_3/SR
  Location pin: SLICE_X76Y188.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr_3/SR
  Location pin: SLICE_X76Y188.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr_2/SR
  Location pin: SLICE_X76Y188.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr_2/SR
  Location pin: SLICE_X76Y188.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X106Y152.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X106Y152.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X106Y152.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X106Y152.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X106Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X106Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X96Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X96Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X96Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X96Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2234 paths analyzed, 476 endpoints analyzed, 10 failing endpoints
 10 timing errors detected. (10 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.396ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.296ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.698 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y132.F1    net (fanout=2)        0.854   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y142.CE    net (fanout=17)       2.128   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y142.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.296ns (3.074ns logic, 5.222ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.296ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.698 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y132.F1    net (fanout=2)        0.854   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y143.CE    net (fanout=17)       2.128   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y143.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      8.296ns (3.074ns logic, 5.222ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.296ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.698 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y132.F1    net (fanout=2)        0.854   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y142.CE    net (fanout=17)       2.128   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y142.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.296ns (3.074ns logic, 5.222ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.198ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.603 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y132.F1    net (fanout=2)        0.854   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y152.SR    net (fanout=17)       1.893   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y152.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.198ns (3.211ns logic, 4.987ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.198ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.603 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y132.F1    net (fanout=2)        0.854   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y153.SR    net (fanout=17)       1.893   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y153.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.198ns (3.211ns logic, 4.987ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.159ns (Levels of Logic = 5)
  Clock Path Skew:      -0.169ns (0.629 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y132.F1    net (fanout=2)        0.854   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X109Y142.BX    net (fanout=17)       1.479   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X109Y142.CLK   Tdick                 0.667   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      8.159ns (3.586ns logic, 4.573ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.951ns (Levels of Logic = 4)
  Clock Path Skew:      -0.176ns (0.622 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y132.F1    net (fanout=2)        0.854   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y146.SR    net (fanout=17)       1.646   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y146.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.951ns (3.211ns logic, 4.740ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.951ns (Levels of Logic = 4)
  Clock Path Skew:      -0.176ns (0.622 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y132.F1    net (fanout=2)        0.854   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y147.SR    net (fanout=17)       1.646   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y147.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.951ns (3.211ns logic, 4.740ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.998ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.698 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y132.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y132.F3    net (fanout=2)        0.556   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y142.CE    net (fanout=17)       2.128   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y142.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.998ns (3.074ns logic, 4.924ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.998ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.698 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y132.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y132.F3    net (fanout=2)        0.556   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y143.CE    net (fanout=17)       2.128   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y143.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      7.998ns (3.074ns logic, 4.924ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.998ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.698 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y132.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y132.F3    net (fanout=2)        0.556   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y142.CE    net (fanout=17)       2.128   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y142.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      7.998ns (3.074ns logic, 4.924ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.957ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.659 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y132.F1    net (fanout=2)        0.854   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y146.SR    net (fanout=17)       1.652   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y146.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.957ns (3.211ns logic, 4.746ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.957ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.659 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y132.F1    net (fanout=2)        0.854   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y147.SR    net (fanout=17)       1.652   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y147.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.957ns (3.211ns logic, 4.746ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.900ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.603 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y132.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y132.F3    net (fanout=2)        0.556   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y153.SR    net (fanout=17)       1.893   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y153.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.900ns (3.211ns logic, 4.689ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.900ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.603 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y132.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y132.F3    net (fanout=2)        0.556   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y152.SR    net (fanout=17)       1.893   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y152.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.900ns (3.211ns logic, 4.689ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.861ns (Levels of Logic = 5)
  Clock Path Skew:      -0.169ns (0.629 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y132.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y132.F3    net (fanout=2)        0.556   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X109Y142.BX    net (fanout=17)       1.479   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X109Y142.CLK   Tdick                 0.667   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.861ns (3.586ns logic, 4.275ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.840ns (Levels of Logic = 4)
  Clock Path Skew:      -0.103ns (0.698 - 0.801)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y134.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X112Y132.F2    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y142.CE    net (fanout=17)       2.128   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y142.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.840ns (3.146ns logic, 4.694ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.840ns (Levels of Logic = 4)
  Clock Path Skew:      -0.103ns (0.698 - 0.801)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y134.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X112Y132.F2    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y143.CE    net (fanout=17)       2.128   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y143.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      7.840ns (3.146ns logic, 4.694ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.840ns (Levels of Logic = 4)
  Clock Path Skew:      -0.103ns (0.698 - 0.801)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y134.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X112Y132.F2    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y142.CE    net (fanout=17)       2.128   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y142.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      7.840ns (3.146ns logic, 4.694ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.742ns (Levels of Logic = 4)
  Clock Path Skew:      -0.198ns (0.603 - 0.801)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y134.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X112Y132.F2    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X112Y132.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.F1    net (fanout=1)        0.368   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y130.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y139.G1    net (fanout=3)        1.195   ftop/gbe0/gmac/N29
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y135.G3    net (fanout=11)       0.677   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y152.SR    net (fanout=17)       1.893   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y152.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.742ns (3.283ns logic, 4.459ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.111 - 0.094)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y141.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X111Y141.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X111Y141.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.119 - 0.104)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y136.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X111Y138.BX    net (fanout=2)        0.315   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X111Y138.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.458ns logic, 0.315ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.770ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.111 - 0.101)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y139.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X111Y140.BX    net (fanout=2)        0.312   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X111Y140.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.458ns logic, 0.312ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.050 - 0.065)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y144.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y147.G3    net (fanout=13)       0.345   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y147.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.418ns logic, 0.345ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.050 - 0.065)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y144.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y147.G3    net (fanout=13)       0.345   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y147.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.418ns logic, 0.345ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.050 - 0.065)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y144.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y146.G3    net (fanout=13)       0.345   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y146.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.418ns logic, 0.345ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.050 - 0.065)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y144.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y146.G3    net (fanout=13)       0.345   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y146.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.418ns logic, 0.345ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.091 - 0.077)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y132.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X115Y133.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X115Y133.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.091 - 0.077)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y133.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X114Y133.BX    net (fanout=2)        0.302   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X114Y133.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.498ns logic, 0.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.077 - 0.065)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y145.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X110Y145.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X110Y145.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.060 - 0.051)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y127.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X114Y126.BX    net (fanout=2)        0.301   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X114Y126.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.519ns logic, 0.301ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.052 - 0.055)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X112Y126.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X112Y126.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.073 - 0.071)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y130.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X114Y128.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X114Y128.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.037 - 0.044)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y126.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X112Y124.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X112Y124.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.443 - 0.341)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y150.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X109Y145.BX    net (fanout=1)        0.465   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X109Y145.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.458ns logic, 0.465ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.819ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.077 - 0.082)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y143.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X111Y144.BX    net (fanout=4)        0.340   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X111Y144.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.479ns logic, 0.340ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.119 - 0.104)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y136.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X111Y138.BY    net (fanout=2)        0.312   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X111Y138.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.541ns logic, 0.312ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.040 - 0.034)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y134.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X111Y135.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X111Y135.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.052 - 0.055)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X112Y126.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X112Y126.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.556ns logic, 0.310ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.091 - 0.077)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y133.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X114Y133.BY    net (fanout=2)        0.328   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X114Y133.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.556ns logic, 0.328ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X110Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X110Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X110Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X110Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y143.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y143.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y143.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y143.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y146.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y146.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X111Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X111Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X111Y135.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X111Y135.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X107Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X107Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1992452 paths analyzed, 10884 endpoints analyzed, 1338 failing endpoints
 1338 timing errors detected. (1338 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.330ns.
--------------------------------------------------------------------------------
Slack (setup path):     -6.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_5/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.258ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (0.384 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_5/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y119.G4     net (fanout=14)       0.978   ftop/cp/cpReq<61>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X64Y118.F3     net (fanout=23)       1.733   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/_theResult_____1__h55588<1>1
    SLICE_X67Y119.G2     net (fanout=15)       0.474   ftop/cp/_theResult_____1__h55588<1>
    SLICE_X67Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X65Y123.G1     net (fanout=10)       1.125   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X65Y123.Y      Tilo                  0.561   ftop/cp/N2341
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T1
    SLICE_X56Y120.F1     net (fanout=8)        1.181   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T
    SLICE_X56Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite632
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite632
    SLICE_X69Y122.F4     net (fanout=1)        1.268   ftop/cp/WILL_FIRE_RL_completeWorkerWrite632
    SLICE_X69Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite648
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite648
    SLICE_X55Y122.F2     net (fanout=1)        0.878   ftop/cp/WILL_FIRE_RL_completeWorkerWrite648
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X66Y114.G2     net (fanout=4)        1.194   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X66Y114.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_5_DEQ1
    SLICE_X66Y115.CE     net (fanout=1)        0.514   ftop/cp/wci_respF_5_DEQ
    SLICE_X66Y115.CLK    Tceck                 0.155   ftop/cp/wci_respF_5_EMPTY_N
                                                       ftop/cp/wci_respF_5/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.258ns (5.992ns logic, 10.266ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_6/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.270ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.436 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_6/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y119.G4     net (fanout=14)       0.978   ftop/cp/cpReq<61>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X64Y118.F3     net (fanout=23)       1.733   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/_theResult_____1__h55588<1>1
    SLICE_X67Y119.G2     net (fanout=15)       0.474   ftop/cp/_theResult_____1__h55588<1>
    SLICE_X67Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X65Y123.G1     net (fanout=10)       1.125   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X65Y123.Y      Tilo                  0.561   ftop/cp/N2341
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T1
    SLICE_X56Y120.F1     net (fanout=8)        1.181   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T
    SLICE_X56Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite632
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite632
    SLICE_X69Y122.F4     net (fanout=1)        1.268   ftop/cp/WILL_FIRE_RL_completeWorkerWrite632
    SLICE_X69Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite648
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite648
    SLICE_X55Y122.F2     net (fanout=1)        0.878   ftop/cp/WILL_FIRE_RL_completeWorkerWrite648
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X66Y114.F2     net (fanout=4)        1.158   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X66Y114.X      Tilo                  0.601   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_6_DEQ1
    SLICE_X64Y110.CE     net (fanout=1)        0.577   ftop/cp/wci_respF_6_DEQ
    SLICE_X64Y110.CLK    Tceck                 0.155   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.270ns (5.977ns logic, 10.293ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_5/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.124ns (Levels of Logic = 10)
  Clock Path Skew:      -0.072ns (0.384 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_5/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y119.G4     net (fanout=14)       0.978   ftop/cp/cpReq<61>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X64Y118.F3     net (fanout=23)       1.733   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/_theResult_____1__h55588<1>1
    SLICE_X50Y117.G4     net (fanout=15)       1.495   ftop/cp/_theResult_____1__h55588<1>
    SLICE_X50Y117.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X52Y116.F3     net (fanout=10)       0.383   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X52Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X50Y114.F1     net (fanout=2)        0.603   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X50Y114.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
    SLICE_X55Y111.F2     net (fanout=1)        0.824   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
    SLICE_X55Y111.X      Tilo                  0.562   ftop/cp/N801
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite749_SW0
    SLICE_X54Y112.F3     net (fanout=1)        0.265   ftop/cp/N801
    SLICE_X54Y112.X      Tilo                  0.601   ftop/cp/N873
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite851_SW0
    SLICE_X55Y122.F4     net (fanout=1)        0.526   ftop/cp/N873
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X66Y114.G2     net (fanout=4)        1.194   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X66Y114.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_5_DEQ1
    SLICE_X66Y115.CE     net (fanout=1)        0.514   ftop/cp/wci_respF_5_DEQ
    SLICE_X66Y115.CLK    Tceck                 0.155   ftop/cp/wci_respF_5_EMPTY_N
                                                       ftop/cp/wci_respF_5/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.124ns (6.688ns logic, 9.436ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_5/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.093ns (Levels of Logic = 10)
  Clock Path Skew:      -0.072ns (0.384 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_5/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y119.G4     net (fanout=14)       0.978   ftop/cp/cpReq<61>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X64Y118.F3     net (fanout=23)       1.733   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/_theResult_____1__h55588<1>1
    SLICE_X50Y117.G4     net (fanout=15)       1.495   ftop/cp/_theResult_____1__h55588<1>
    SLICE_X50Y117.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X50Y115.F1     net (fanout=10)       0.875   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X50Y115.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X50Y114.F2     net (fanout=4)        0.080   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X50Y114.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
    SLICE_X55Y111.F2     net (fanout=1)        0.824   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
    SLICE_X55Y111.X      Tilo                  0.562   ftop/cp/N801
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite749_SW0
    SLICE_X54Y112.F3     net (fanout=1)        0.265   ftop/cp/N801
    SLICE_X54Y112.X      Tilo                  0.601   ftop/cp/N873
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite851_SW0
    SLICE_X55Y122.F4     net (fanout=1)        0.526   ftop/cp/N873
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X66Y114.G2     net (fanout=4)        1.194   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X66Y114.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_5_DEQ1
    SLICE_X66Y115.CE     net (fanout=1)        0.514   ftop/cp/wci_respF_5_DEQ
    SLICE_X66Y115.CLK    Tceck                 0.155   ftop/cp/wci_respF_5_EMPTY_N
                                                       ftop/cp/wci_respF_5/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.093ns (6.688ns logic, 9.405ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_6/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.136ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.436 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_6/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y119.G4     net (fanout=14)       0.978   ftop/cp/cpReq<61>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X64Y118.F3     net (fanout=23)       1.733   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/_theResult_____1__h55588<1>1
    SLICE_X50Y117.G4     net (fanout=15)       1.495   ftop/cp/_theResult_____1__h55588<1>
    SLICE_X50Y117.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X52Y116.F3     net (fanout=10)       0.383   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X52Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X50Y114.F1     net (fanout=2)        0.603   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X50Y114.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
    SLICE_X55Y111.F2     net (fanout=1)        0.824   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
    SLICE_X55Y111.X      Tilo                  0.562   ftop/cp/N801
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite749_SW0
    SLICE_X54Y112.F3     net (fanout=1)        0.265   ftop/cp/N801
    SLICE_X54Y112.X      Tilo                  0.601   ftop/cp/N873
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite851_SW0
    SLICE_X55Y122.F4     net (fanout=1)        0.526   ftop/cp/N873
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X66Y114.F2     net (fanout=4)        1.158   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X66Y114.X      Tilo                  0.601   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_6_DEQ1
    SLICE_X64Y110.CE     net (fanout=1)        0.577   ftop/cp/wci_respF_6_DEQ
    SLICE_X64Y110.CLK    Tceck                 0.155   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.136ns (6.673ns logic, 9.463ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_5/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.078ns (Levels of Logic = 10)
  Clock Path Skew:      -0.072ns (0.384 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_5/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y119.G4     net (fanout=14)       0.978   ftop/cp/cpReq<61>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X64Y118.F3     net (fanout=23)       1.733   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/_theResult_____1__h55588<1>1
    SLICE_X50Y117.G4     net (fanout=15)       1.495   ftop/cp/_theResult_____1__h55588<1>
    SLICE_X50Y117.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X50Y114.G1     net (fanout=10)       0.880   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X50Y114.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_T1
    SLICE_X50Y114.F4     net (fanout=8)        0.045   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_T
    SLICE_X50Y114.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
    SLICE_X55Y111.F2     net (fanout=1)        0.824   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
    SLICE_X55Y111.X      Tilo                  0.562   ftop/cp/N801
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite749_SW0
    SLICE_X54Y112.F3     net (fanout=1)        0.265   ftop/cp/N801
    SLICE_X54Y112.X      Tilo                  0.601   ftop/cp/N873
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite851_SW0
    SLICE_X55Y122.F4     net (fanout=1)        0.526   ftop/cp/N873
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X66Y114.G2     net (fanout=4)        1.194   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X66Y114.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_5_DEQ1
    SLICE_X66Y115.CE     net (fanout=1)        0.514   ftop/cp/wci_respF_5_DEQ
    SLICE_X66Y115.CLK    Tceck                 0.155   ftop/cp/wci_respF_5_EMPTY_N
                                                       ftop/cp/wci_respF_5/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.078ns (6.703ns logic, 9.375ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_6/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.105ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.436 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_6/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y119.G4     net (fanout=14)       0.978   ftop/cp/cpReq<61>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X64Y118.F3     net (fanout=23)       1.733   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/_theResult_____1__h55588<1>1
    SLICE_X50Y117.G4     net (fanout=15)       1.495   ftop/cp/_theResult_____1__h55588<1>
    SLICE_X50Y117.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X50Y115.F1     net (fanout=10)       0.875   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X50Y115.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X50Y114.F2     net (fanout=4)        0.080   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X50Y114.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
    SLICE_X55Y111.F2     net (fanout=1)        0.824   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
    SLICE_X55Y111.X      Tilo                  0.562   ftop/cp/N801
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite749_SW0
    SLICE_X54Y112.F3     net (fanout=1)        0.265   ftop/cp/N801
    SLICE_X54Y112.X      Tilo                  0.601   ftop/cp/N873
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite851_SW0
    SLICE_X55Y122.F4     net (fanout=1)        0.526   ftop/cp/N873
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X66Y114.F2     net (fanout=4)        1.158   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X66Y114.X      Tilo                  0.601   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_6_DEQ1
    SLICE_X64Y110.CE     net (fanout=1)        0.577   ftop/cp/wci_respF_6_DEQ
    SLICE_X64Y110.CLK    Tceck                 0.155   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.105ns (6.673ns logic, 9.432ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_6/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.090ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.436 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_6/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y119.G4     net (fanout=14)       0.978   ftop/cp/cpReq<61>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X64Y118.F3     net (fanout=23)       1.733   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/_theResult_____1__h55588<1>1
    SLICE_X50Y117.G4     net (fanout=15)       1.495   ftop/cp/_theResult_____1__h55588<1>
    SLICE_X50Y117.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X50Y114.G1     net (fanout=10)       0.880   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X50Y114.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_T1
    SLICE_X50Y114.F4     net (fanout=8)        0.045   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_T
    SLICE_X50Y114.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
    SLICE_X55Y111.F2     net (fanout=1)        0.824   ftop/cp/WILL_FIRE_RL_completeWorkerWrite685
    SLICE_X55Y111.X      Tilo                  0.562   ftop/cp/N801
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite749_SW0
    SLICE_X54Y112.F3     net (fanout=1)        0.265   ftop/cp/N801
    SLICE_X54Y112.X      Tilo                  0.601   ftop/cp/N873
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite851_SW0
    SLICE_X55Y122.F4     net (fanout=1)        0.526   ftop/cp/N873
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X66Y114.F2     net (fanout=4)        1.158   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X66Y114.X      Tilo                  0.601   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_6_DEQ1
    SLICE_X64Y110.CE     net (fanout=1)        0.577   ftop/cp/wci_respF_6_DEQ
    SLICE_X64Y110.CLK    Tceck                 0.155   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.090ns (6.688ns logic, 9.402ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_5/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.991ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (0.384 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_5/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y119.G4     net (fanout=14)       0.978   ftop/cp/cpReq<61>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X68Y92.F1      net (fanout=23)       2.956   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X68Y92.X       Tilo                  0.601   ftop/cp/N260
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_SW0
    SLICE_X67Y119.F1     net (fanout=1)        0.963   ftop/cp/N260
    SLICE_X67Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
    SLICE_X52Y123.F2     net (fanout=5)        1.354   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
    SLICE_X52Y123.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite971
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite971
    SLICE_X55Y116.F4     net (fanout=1)        0.483   ftop/cp/WILL_FIRE_RL_completeWorkerWrite971
    SLICE_X55Y116.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1002
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1002
    SLICE_X55Y122.G1     net (fanout=1)        0.614   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1002
    SLICE_X55Y122.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1156
    SLICE_X55Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1156/O
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X66Y114.G2     net (fanout=4)        1.194   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X66Y114.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_5_DEQ1
    SLICE_X66Y115.CE     net (fanout=1)        0.514   ftop/cp/wci_respF_5_DEQ
    SLICE_X66Y115.CLK    Tceck                 0.155   ftop/cp/wci_respF_5_EMPTY_N
                                                       ftop/cp/wci_respF_5/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.991ns (5.993ns logic, 9.998ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.024ns (Levels of Logic = 20)
  Clock Path Skew:      -0.035ns (0.668 - 0.703)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_20
    SLICE_X64Y118.G3     net (fanout=18)       0.739   ftop/cp/cpReq<20>
    SLICE_X64Y118.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/Msub_wn__h55587_xor<1>11
    SLICE_X63Y119.F3     net (fanout=2)        0.534   ftop/cp/wn__h55587<1>
    SLICE_X63Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h55606<1>
                                                       ftop/cp/_theResult_____1__h55606<1>1
    SLICE_X60Y112.G2     net (fanout=19)       0.869   ftop/cp/_theResult_____1__h55606<1>
    SLICE_X60Y112.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y105.G2     net (fanout=11)       1.376   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y105.Y      Tilo                  0.561   ftop/cp/wci_respF_8_ENQ
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X59Y113.G2     net (fanout=5)        1.087   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X59Y113.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y124.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y124.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y139.G3     net (fanout=14)       1.622   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y139.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y154.G3     net (fanout=7)        0.848   ftop/cp/cpRespF_ENQ
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y158.G1     net (fanout=40)       1.075   ftop/cp/cpRespF/d0h
    SLICE_X66Y158.Y      Tilo                  0.616   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X66Y158.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<31>_SW0/O
    SLICE_X66Y158.CLK    Tfck                  0.656   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31_rstpot
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     16.024ns (7.839ns logic, 8.185ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.020ns (Levels of Logic = 20)
  Clock Path Skew:      -0.019ns (0.684 - 0.703)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_20
    SLICE_X64Y118.G3     net (fanout=18)       0.739   ftop/cp/cpReq<20>
    SLICE_X64Y118.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/Msub_wn__h55587_xor<1>11
    SLICE_X63Y119.F3     net (fanout=2)        0.534   ftop/cp/wn__h55587<1>
    SLICE_X63Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h55606<1>
                                                       ftop/cp/_theResult_____1__h55606<1>1
    SLICE_X60Y112.G2     net (fanout=19)       0.869   ftop/cp/_theResult_____1__h55606<1>
    SLICE_X60Y112.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y105.G2     net (fanout=11)       1.376   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y105.Y      Tilo                  0.561   ftop/cp/wci_respF_8_ENQ
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X59Y113.G2     net (fanout=5)        1.087   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X59Y113.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y124.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y124.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y139.G3     net (fanout=14)       1.622   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y139.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y154.G3     net (fanout=7)        0.848   ftop/cp/cpRespF_ENQ
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y161.G1     net (fanout=40)       1.085   ftop/cp/cpRespF/d0h
    SLICE_X68Y161.Y      Tilo                  0.616   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X68Y161.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<18>_SW0/O
    SLICE_X68Y161.CLK    Tfck                  0.656   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     16.020ns (7.839ns logic, 8.181ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_10/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.934ns (Levels of Logic = 9)
  Clock Path Skew:      -0.100ns (0.356 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_10/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y119.G4     net (fanout=14)       0.978   ftop/cp/cpReq<61>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X64Y118.F3     net (fanout=23)       1.733   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/_theResult_____1__h55588<1>1
    SLICE_X67Y119.G2     net (fanout=15)       0.474   ftop/cp/_theResult_____1__h55588<1>
    SLICE_X67Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X65Y123.G1     net (fanout=10)       1.125   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X65Y123.Y      Tilo                  0.561   ftop/cp/N2341
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T1
    SLICE_X56Y120.F1     net (fanout=8)        1.181   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T
    SLICE_X56Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite632
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite632
    SLICE_X69Y122.F4     net (fanout=1)        1.268   ftop/cp/WILL_FIRE_RL_completeWorkerWrite632
    SLICE_X69Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite648
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite648
    SLICE_X55Y122.F2     net (fanout=1)        0.878   ftop/cp/WILL_FIRE_RL_completeWorkerWrite648
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X71Y119.F1     net (fanout=4)        0.657   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X71Y119.X      Tilo                  0.562   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_10_DEQ
    SLICE_X68Y122.CE     net (fanout=1)        0.781   ftop/cp/wci_respF_10_DEQ
    SLICE_X68Y122.CLK    Tceck                 0.155   ftop/cp/wci_respF_10_EMPTY_N
                                                       ftop/cp/wci_respF_10/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.934ns (5.938ns logic, 9.996ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_6/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.003ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.436 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_6/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y119.G4     net (fanout=14)       0.978   ftop/cp/cpReq<61>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X68Y92.F1      net (fanout=23)       2.956   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X68Y92.X       Tilo                  0.601   ftop/cp/N260
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_SW0
    SLICE_X67Y119.F1     net (fanout=1)        0.963   ftop/cp/N260
    SLICE_X67Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
    SLICE_X52Y123.F2     net (fanout=5)        1.354   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
    SLICE_X52Y123.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite971
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite971
    SLICE_X55Y116.F4     net (fanout=1)        0.483   ftop/cp/WILL_FIRE_RL_completeWorkerWrite971
    SLICE_X55Y116.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1002
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1002
    SLICE_X55Y122.G1     net (fanout=1)        0.614   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1002
    SLICE_X55Y122.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1156
    SLICE_X55Y122.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1156/O
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X66Y114.F2     net (fanout=4)        1.158   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X66Y114.X      Tilo                  0.601   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_6_DEQ1
    SLICE_X64Y110.CE     net (fanout=1)        0.577   ftop/cp/wci_respF_6_DEQ
    SLICE_X64Y110.CLK    Tceck                 0.155   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.003ns (5.978ns logic, 10.025ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.985ns (Levels of Logic = 20)
  Clock Path Skew:      -0.022ns (0.668 - 0.690)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y120.XQ     Tcko                  0.495   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X64Y118.G4     net (fanout=16)       0.801   ftop/cp/cpReq<21>
    SLICE_X64Y118.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/Msub_wn__h55587_xor<1>11
    SLICE_X63Y119.F3     net (fanout=2)        0.534   ftop/cp/wn__h55587<1>
    SLICE_X63Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h55606<1>
                                                       ftop/cp/_theResult_____1__h55606<1>1
    SLICE_X60Y112.G2     net (fanout=19)       0.869   ftop/cp/_theResult_____1__h55606<1>
    SLICE_X60Y112.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y105.G2     net (fanout=11)       1.376   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y105.Y      Tilo                  0.561   ftop/cp/wci_respF_8_ENQ
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X59Y113.G2     net (fanout=5)        1.087   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X59Y113.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y124.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y124.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y139.G3     net (fanout=14)       1.622   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y139.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y154.G3     net (fanout=7)        0.848   ftop/cp/cpRespF_ENQ
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y158.G1     net (fanout=40)       1.075   ftop/cp/cpRespF/d0h
    SLICE_X66Y158.Y      Tilo                  0.616   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X66Y158.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<31>_SW0/O
    SLICE_X66Y158.CLK    Tfck                  0.656   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31_rstpot
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     15.985ns (7.738ns logic, 8.247ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_5/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.920ns (Levels of Logic = 9)
  Clock Path Skew:      -0.072ns (0.384 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_5/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y119.G4     net (fanout=14)       0.978   ftop/cp/cpReq<61>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X64Y118.F3     net (fanout=23)       1.733   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/_theResult_____1__h55588<1>1
    SLICE_X52Y115.G3     net (fanout=15)       1.592   ftop/cp/_theResult_____1__h55588<1>
    SLICE_X52Y115.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_T_cmp_eq00001
    SLICE_X65Y119.F2     net (fanout=12)       0.948   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_T_cmp_eq0000
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X56Y110.F3     net (fanout=2)        1.026   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X56Y110.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite774
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite774
    SLICE_X55Y123.F2     net (fanout=1)        0.841   ftop/cp/WILL_FIRE_RL_completeWorkerWrite774
    SLICE_X55Y123.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
    SLICE_X55Y122.F1     net (fanout=1)        0.125   ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X66Y114.G2     net (fanout=4)        1.194   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X66Y114.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_5_DEQ1
    SLICE_X66Y115.CE     net (fanout=1)        0.514   ftop/cp/wci_respF_5_DEQ
    SLICE_X66Y115.CLK    Tceck                 0.155   ftop/cp/wci_respF_5_EMPTY_N
                                                       ftop/cp/wci_respF_5/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.920ns (6.048ns logic, 9.872ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.981ns (Levels of Logic = 20)
  Clock Path Skew:      -0.006ns (0.684 - 0.690)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y120.XQ     Tcko                  0.495   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X64Y118.G4     net (fanout=16)       0.801   ftop/cp/cpReq<21>
    SLICE_X64Y118.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/Msub_wn__h55587_xor<1>11
    SLICE_X63Y119.F3     net (fanout=2)        0.534   ftop/cp/wn__h55587<1>
    SLICE_X63Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h55606<1>
                                                       ftop/cp/_theResult_____1__h55606<1>1
    SLICE_X60Y112.G2     net (fanout=19)       0.869   ftop/cp/_theResult_____1__h55606<1>
    SLICE_X60Y112.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y105.G2     net (fanout=11)       1.376   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y105.Y      Tilo                  0.561   ftop/cp/wci_respF_8_ENQ
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X59Y113.G2     net (fanout=5)        1.087   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X59Y113.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y124.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y124.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y139.G3     net (fanout=14)       1.622   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y139.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y154.G3     net (fanout=7)        0.848   ftop/cp/cpRespF_ENQ
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y161.G1     net (fanout=40)       1.085   ftop/cp/cpRespF/d0h
    SLICE_X68Y161.Y      Tilo                  0.616   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X68Y161.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<18>_SW0/O
    SLICE_X68Y161.CLK    Tfck                  0.656   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     15.981ns (7.738ns logic, 8.243ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_6/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.932ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.436 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_6/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y121.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y119.G4     net (fanout=14)       0.978   ftop/cp/cpReq<61>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X64Y118.F3     net (fanout=23)       1.733   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/_theResult_____1__h55588<1>1
    SLICE_X52Y115.G3     net (fanout=15)       1.592   ftop/cp/_theResult_____1__h55588<1>
    SLICE_X52Y115.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_T_cmp_eq00001
    SLICE_X65Y119.F2     net (fanout=12)       0.948   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_T_cmp_eq0000
    SLICE_X65Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X56Y110.F3     net (fanout=2)        1.026   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X56Y110.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite774
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite774
    SLICE_X55Y123.F2     net (fanout=1)        0.841   ftop/cp/WILL_FIRE_RL_completeWorkerWrite774
    SLICE_X55Y123.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
    SLICE_X55Y122.F1     net (fanout=1)        0.125   ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X66Y114.F2     net (fanout=4)        1.158   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X66Y114.X      Tilo                  0.601   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_6_DEQ1
    SLICE_X64Y110.CE     net (fanout=1)        0.577   ftop/cp/wci_respF_6_DEQ
    SLICE_X64Y110.CLK    Tceck                 0.155   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.932ns (6.033ns logic, 9.899ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_5/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.864ns (Levels of Logic = 9)
  Clock Path Skew:      -0.073ns (0.384 - 0.457)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_5/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y120.XQ     Tcko                  0.495   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_60
    SLICE_X52Y119.G1     net (fanout=14)       0.685   ftop/cp/cpReq<60>
    SLICE_X52Y119.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X64Y118.F3     net (fanout=23)       1.733   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X64Y118.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/_theResult_____1__h55588<1>1
    SLICE_X67Y119.G2     net (fanout=15)       0.474   ftop/cp/_theResult_____1__h55588<1>
    SLICE_X67Y119.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X65Y123.G1     net (fanout=10)       1.125   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X65Y123.Y      Tilo                  0.561   ftop/cp/N2341
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T1
    SLICE_X56Y120.F1     net (fanout=8)        1.181   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T
    SLICE_X56Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite632
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite632
    SLICE_X69Y122.F4     net (fanout=1)        1.268   ftop/cp/WILL_FIRE_RL_completeWorkerWrite632
    SLICE_X69Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite648
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite648
    SLICE_X55Y122.F2     net (fanout=1)        0.878   ftop/cp/WILL_FIRE_RL_completeWorkerWrite648
    SLICE_X55Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X71Y119.G3     net (fanout=13)       0.921   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y119.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X66Y114.G2     net (fanout=4)        1.194   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X66Y114.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_5_DEQ1
    SLICE_X66Y115.CE     net (fanout=1)        0.514   ftop/cp/wci_respF_5_DEQ
    SLICE_X66Y115.CLK    Tceck                 0.155   ftop/cp/wci_respF_5_EMPTY_N
                                                       ftop/cp/wci_respF_5/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.864ns (5.891ns logic, 9.973ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.877ns (Levels of Logic = 20)
  Clock Path Skew:      -0.047ns (0.656 - 0.703)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_20
    SLICE_X64Y118.G3     net (fanout=18)       0.739   ftop/cp/cpReq<20>
    SLICE_X64Y118.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/Msub_wn__h55587_xor<1>11
    SLICE_X63Y119.F3     net (fanout=2)        0.534   ftop/cp/wn__h55587<1>
    SLICE_X63Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h55606<1>
                                                       ftop/cp/_theResult_____1__h55606<1>1
    SLICE_X60Y112.G2     net (fanout=19)       0.869   ftop/cp/_theResult_____1__h55606<1>
    SLICE_X60Y112.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y105.G2     net (fanout=11)       1.376   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y105.Y      Tilo                  0.561   ftop/cp/wci_respF_8_ENQ
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X59Y113.G2     net (fanout=5)        1.087   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X59Y113.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y124.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y124.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y139.G3     net (fanout=14)       1.622   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y139.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y154.G3     net (fanout=7)        0.848   ftop/cp/cpRespF_ENQ
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X69Y156.G4     net (fanout=40)       1.051   ftop/cp/cpRespF/d0h
    SLICE_X69Y156.Y      Tilo                  0.561   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X69Y156.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<37>_SW0/O
    SLICE_X69Y156.CLK    Tfck                  0.602   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37_rstpot
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     15.877ns (7.730ns logic, 8.147ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.885ns (Levels of Logic = 19)
  Clock Path Skew:      -0.019ns (0.684 - 0.703)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_20
    SLICE_X64Y118.G3     net (fanout=18)       0.739   ftop/cp/cpReq<20>
    SLICE_X64Y118.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<1>
                                                       ftop/cp/Msub_wn__h55587_xor<1>11
    SLICE_X63Y119.F3     net (fanout=2)        0.534   ftop/cp/wn__h55587<1>
    SLICE_X63Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h55606<1>
                                                       ftop/cp/_theResult_____1__h55606<1>1
    SLICE_X60Y112.G2     net (fanout=19)       0.869   ftop/cp/_theResult_____1__h55606<1>
    SLICE_X60Y112.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y105.G2     net (fanout=11)       1.376   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y105.Y      Tilo                  0.561   ftop/cp/wci_respF_8_ENQ
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X59Y113.G2     net (fanout=5)        1.087   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X59Y113.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y124.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y124.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y139.G3     net (fanout=14)       1.622   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y139.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X65Y156.G4     net (fanout=7)        1.052   ftop/cp/cpRespF_ENQ
    SLICE_X65Y156.Y      Tilo                  0.561   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X68Y160.F2     net (fanout=40)       1.438   ftop/cp/cpRespF/d0di
    SLICE_X68Y160.CLK    Tfck                  0.656   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.885ns (7.168ns logic, 8.717ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_11 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.528 - 0.499)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_11 to ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y174.XQ     Tcko                  0.417   ftop/cp/td<11>
                                                       ftop/cp/td_11
    SLICE_X44Y176.BY     net (fanout=2)        0.318   ftop/cp/td<11>
    SLICE_X44Y176.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<43>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.287ns logic, 0.318ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_11 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.528 - 0.499)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_11 to ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y174.XQ     Tcko                  0.417   ftop/cp/td<11>
                                                       ftop/cp/td_11
    SLICE_X44Y176.BY     net (fanout=2)        0.318   ftop/cp/td<11>
    SLICE_X44Y176.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<43>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.288ns logic, 0.318ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqTO_9_1 (FF)
  Destination:          ftop/cp/wci_wStatus_9_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (1.007 - 0.814)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqTO_9_1 to ftop/cp/wci_wStatus_9_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y107.XQ     Tcko                  0.396   ftop/cp/wci_reqTO_9<1>
                                                       ftop/cp/wci_reqTO_9_1
    SLICE_X51Y106.BX     net (fanout=2)        0.333   ftop/cp/wci_reqTO_9<1>
    SLICE_X51Y106.CLK    Tckdi       (-Th)    -0.062   ftop/cp/wci_wStatus_9<7>
                                                       ftop/cp/wci_wStatus_9_7
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.458ns logic, 0.333ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_6 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.142 - 0.120)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_6 to ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y166.YQ     Tcko                  0.419   ftop/cp/td<7>
                                                       ftop/cp/td_6
    SLICE_X46Y167.BY     net (fanout=2)        0.341   ftop/cp/td<6>
    SLICE_X46Y167.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<38>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_6 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.142 - 0.120)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_6 to ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y166.YQ     Tcko                  0.419   ftop/cp/td<7>
                                                       ftop/cp/td_6
    SLICE_X46Y167.BY     net (fanout=2)        0.341   ftop/cp/td<6>
    SLICE_X46Y167.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<38>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_63 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.756ns (Levels of Logic = 0)
  Clock Path Skew:      0.120ns (0.536 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_63 to ftop/cp/timeServ_nowInCC/dD_OUT_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y181.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<63>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_63
    SLICE_X43Y178.BX     net (fanout=1)        0.298   ftop/cp/timeServ_nowInCC/sDataSyncIn<63>
    SLICE_X43Y178.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<63>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_63
    -------------------------------------------------  ---------------------------
    Total                                      0.756ns (0.458ns logic, 0.298ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/icap/wci_wslv_nState_3 (FF)
  Destination:          ftop/icap/wci_wslv_cState_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.709 - 0.555)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/icap/wci_wslv_nState_3 to ftop/icap/wci_wslv_cState_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y40.XQ      Tcko                  0.417   ftop/icap/wci_wslv_nState<3>
                                                       ftop/icap/wci_wslv_nState_3
    SLICE_X72Y38.BX      net (fanout=1)        0.282   ftop/icap/wci_wslv_nState<3>
    SLICE_X72Y38.CLK     Tckdi       (-Th)    -0.102   ftop/icap/wci_wslv_cState<3>
                                                       ftop/icap/wci_wslv_cState_3
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.519ns logic, 0.282ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_51 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_51 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.756ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.504 - 0.399)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_51 to ftop/cp/timeServ_nowInCC/dD_OUT_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y183.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<51>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_51
    SLICE_X43Y181.BX     net (fanout=1)        0.298   ftop/cp/timeServ_nowInCC/sDataSyncIn<51>
    SLICE_X43Y181.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<51>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_51
    -------------------------------------------------  ---------------------------
    Total                                      0.756ns (0.458ns logic, 0.298ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_0 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.112 - 0.109)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_0 to ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y163.YQ     Tcko                  0.477   ftop/cp/td<1>
                                                       ftop/cp/td_0
    SLICE_X38Y160.BY     net (fanout=2)        0.310   ftop/cp/td<0>
    SLICE_X38Y160.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<32>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.347ns logic, 0.310ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.655ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_0 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.112 - 0.109)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_0 to ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y163.YQ     Tcko                  0.477   ftop/cp/td<1>
                                                       ftop/cp/td_0
    SLICE_X38Y160.BY     net (fanout=2)        0.310   ftop/cp/td<0>
    SLICE_X38Y160.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<32>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.348ns logic, 0.310ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqTO_5_1 (FF)
  Destination:          ftop/cp/wci_wStatus_5_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.539 - 0.437)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqTO_5_1 to ftop/cp/wci_wStatus_5_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y109.XQ     Tcko                  0.417   ftop/cp/wci_reqTO_5<1>
                                                       ftop/cp/wci_reqTO_5_1
    SLICE_X71Y109.BX     net (fanout=2)        0.318   ftop/cp/wci_reqTO_5<1>
    SLICE_X71Y109.CLK    Tckdi       (-Th)    -0.062   ftop/cp/wci_wStatus_5<7>
                                                       ftop/cp/wci_wStatus_5_7
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqTO_6_1 (FF)
  Destination:          ftop/cp/wci_wStatus_6_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.965 - 0.781)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqTO_6_1 to ftop/cp/wci_wStatus_6_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y102.XQ     Tcko                  0.417   ftop/cp/wci_reqTO_6<1>
                                                       ftop/cp/wci_reqTO_6_1
    SLICE_X52Y104.BX     net (fanout=2)        0.367   ftop/cp/wci_reqTO_6<1>
    SLICE_X52Y104.CLK    Tckdi       (-Th)    -0.102   ftop/cp/wci_wStatus_6<7>
                                                       ftop/cp/wci_wStatus_6_7
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.519ns logic, 0.367ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.549 - 0.446)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y163.XQ     Tcko                  0.417   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X34Y165.BY     net (fanout=2)        0.518   ftop/cp/td<1>
    SLICE_X34Y165.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.287ns logic, 0.518ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.549 - 0.446)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y163.XQ     Tcko                  0.417   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X34Y165.BY     net (fanout=2)        0.518   ftop/cp/td<1>
    SLICE_X34Y165.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.288ns logic, 0.518ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqTO_9_0 (FF)
  Destination:          ftop/cp/wci_wStatus_9_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.899ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (1.007 - 0.814)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqTO_9_0 to ftop/cp/wci_wStatus_9_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y107.YQ     Tcko                  0.419   ftop/cp/wci_reqTO_9<1>
                                                       ftop/cp/wci_reqTO_9_0
    SLICE_X51Y106.BY     net (fanout=2)        0.358   ftop/cp/wci_reqTO_9<0>
    SLICE_X51Y106.CLK    Tckdi       (-Th)    -0.122   ftop/cp/wci_wStatus_9<7>
                                                       ftop/cp/wci_wStatus_9_6
    -------------------------------------------------  ---------------------------
    Total                                      0.899ns (0.541ns logic, 0.358ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_25 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.780 - 0.724)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_25 to ftop/cp/timeServ_nowInCC/dD_OUT_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y166.XQ     Tcko                  0.417   ftop/cp/timeServ_nowInCC/sDataSyncIn<25>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_25
    SLICE_X35Y169.BX     net (fanout=1)        0.284   ftop/cp/timeServ_nowInCC/sDataSyncIn<25>
    SLICE_X35Y169.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<25>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_25
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.479ns logic, 0.284ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqTO_2_1 (FF)
  Destination:          ftop/cp/wci_wStatus_2_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.531 - 0.447)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqTO_2_1 to ftop/cp/wci_wStatus_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y124.XQ     Tcko                  0.417   ftop/cp/wci_reqTO_2<1>
                                                       ftop/cp/wci_reqTO_2_1
    SLICE_X51Y124.BX     net (fanout=2)        0.314   ftop/cp/wci_reqTO_2<1>
    SLICE_X51Y124.CLK    Tckdi       (-Th)    -0.062   ftop/cp/wci_wStatus_2<7>
                                                       ftop/cp/wci_wStatus_2_7
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/dDoutReg_13 (FF)
  Destination:          ftop/cp/cpReqF/data1_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.114ns (0.425 - 0.311)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/dDoutReg_13 to ftop/cp/cpReqF/data1_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y132.XQ     Tcko                  0.396   ftop/gbe0_cpClient_request_get<13>
                                                       ftop/gbe0/dcp_cpReqF/dDoutReg_13
    SLICE_X78Y132.BX     net (fanout=2)        0.325   ftop/gbe0_cpClient_request_get<13>
    SLICE_X78Y132.CLK    Tckdi       (-Th)    -0.102   ftop/cp/cpReqF/data1_reg<13>
                                                       ftop/cp/cpReqF/data1_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.498ns logic, 0.325ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.710ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_lastControlOp_7_3 (FF)
  Destination:          ftop/cp/wci_wStatus_7_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (1.007 - 0.820)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_lastControlOp_7_3 to ftop/cp/wci_wStatus_7_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.XQ     Tcko                  0.396   ftop/cp/wci_lastControlOp_7<3>
                                                       ftop/cp/wci_lastControlOp_7_3
    SLICE_X50Y107.BY     net (fanout=4)        0.364   ftop/cp/wci_lastControlOp_7<3>
    SLICE_X50Y107.CLK    Tckdi       (-Th)    -0.137   ftop/cp/wci_wStatus_7<26>
                                                       ftop/cp/wci_wStatus_7_26
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.533ns logic, 0.364ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_7 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.577 - 0.524)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_7 to ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y166.XQ     Tcko                  0.396   ftop/cp/td<7>
                                                       ftop/cp/td_7
    SLICE_X44Y166.BY     net (fanout=2)        0.501   ftop/cp/td<7>
    SLICE_X44Y166.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<39>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.767ns (0.266ns logic, 0.501ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0_RDY_cpClient_request_get/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dNotEmptyReg/SR
  Location pin: SLICE_X82Y128.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0_RDY_cpClient_request_get/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dNotEmptyReg/SR
  Location pin: SLICE_X82Y128.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<1>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X112Y191.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<1>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X112Y191.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<1>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X112Y191.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<1>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X112Y191.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_5/SR
  Location pin: SLICE_X114Y190.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_5/SR
  Location pin: SLICE_X114Y190.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_4/SR
  Location pin: SLICE_X114Y190.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_4/SR
  Location pin: SLICE_X114Y190.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<7>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_7/SR
  Location pin: SLICE_X114Y189.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<7>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_7/SR
  Location pin: SLICE_X114Y189.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<7>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_6/SR
  Location pin: SLICE_X114Y189.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<7>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_6/SR
  Location pin: SLICE_X114Y189.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sGEnqPtr1_3/SR
  Location pin: SLICE_X74Y195.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sGEnqPtr1_3/SR
  Location pin: SLICE_X74Y195.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sGEnqPtr1_2/SR
  Location pin: SLICE_X74Y195.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sGEnqPtr1_2/SR
  Location pin: SLICE_X74Y195.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/icap/coutF_rRdPtr_rsCounter<5>/SR
  Logical resource: ftop/icap/coutF_rRdPtr_rsCounter_5/SR
  Location pin: SLICE_X58Y23.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/icap/coutF_rRdPtr_rsCounter<5>/SR
  Logical resource: ftop/icap/coutF_rRdPtr_rsCounter_5/SR
  Location pin: SLICE_X58Y23.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|     16.330ns|            0|         1338|            2|      1992452|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|     16.330ns|          N/A|         1338|            0|      1992452|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    8.396|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   12.110|         |    3.445|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.330|         |         |         |
sys0_clkp      |   16.330|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.330|         |         |         |
sys0_clkp      |   16.330|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2165  Score: 3921149  (Setup/Max: 3910555, Hold: 10594)

Constraints cover 2157132 paths, 0 nets, and 28921 connections

Design statistics:
   Minimum period:  16.330ns{1}   (Maximum frequency:  61.237MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun  6 12:22:55 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 584 MB



