// Seed: 3034146633
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output tri id_3,
    input wor id_4,
    output supply1 id_5,
    input tri0 id_6,
    output tri id_7,
    output logic id_8,
    input wand id_9,
    output logic id_10
);
  always @(posedge -1)
    if (1) begin : LABEL_0
      id_10 <= -1;
    end else id_8 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  wire id_4;
  wire [-1 : 1] id_5;
endmodule
