<profile>
    <ReportVersion>
        <Version>2023.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-i</Part>
        <TopModelName>k2mm</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1119515</Best-caseLatency>
            <Average-caseLatency>1119515</Average-caseLatency>
            <Worst-caseLatency>1119515</Worst-caseLatency>
            <Best-caseRealTimeLatency>11.195 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>11.195 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>11.195 ms</Worst-caseRealTimeLatency>
            <Interval-min>1119516</Interval-min>
            <Interval-max>1119516</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <lp1_lp2>
                <Slack>7.30</Slack>
                <TripCount>4096</TripCount>
                <Latency>1105920</Latency>
                <AbsoluteTimeLatency>11059200</AbsoluteTimeLatency>
                <IterationLatency>270</IterationLatency>
                <InstanceList/>
            </lp1_lp2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/k2mm.c:6</SourceLocation>
            <SummaryOfLoopViolations>
                <lp1_lp2>
                    <Name>lp1_lp2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k2mm.c:27</SourceLocation>
                </lp1_lp2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>168</BRAM_18K>
            <DSP>320</DSP>
            <FF>33859</FF>
            <LUT>32308</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>k2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>k2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>k2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>k2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>k2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>k2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>alpha</name>
            <Object>alpha</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
        <RtlPorts>
            <name>beta</name>
            <Object>beta</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_q0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_address0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_ce0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_q0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_out_din</name>
            <Object>E_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_out_full_n</name>
            <Object>E_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_out_write</name>
            <Object>E_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>k2mm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_k2mm_Pipeline_lprd_1_lprd_2_fu_1554</InstName>
                    <ModuleName>k2mm_Pipeline_lprd_1_lprd_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1554</ID>
                    <BindInstances>add_ln15_1_fu_2404_p2 add_ln15_fu_2416_p2 add_ln17_fu_2546_p2 add_ln18_fu_2692_p2 add_ln16_fu_2594_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_k2mm_Pipeline_lp4_lp5_fu_1842</InstName>
                    <ModuleName>k2mm_Pipeline_lp4_lp5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1842</ID>
                    <BindInstances>add_ln35_1_fu_2544_p2 add_ln35_fu_2556_p2 fmul_32ns_32ns_32_3_max_dsp_1_U223 fadd_32ns_32ns_32_4_full_dsp_1_U159 fmul_32ns_32ns_32_3_max_dsp_1_U224 fadd_32ns_32ns_32_4_full_dsp_1_U160 fmul_32ns_32ns_32_3_max_dsp_1_U225 fadd_32ns_32ns_32_4_full_dsp_1_U161 fmul_32ns_32ns_32_3_max_dsp_1_U226 fadd_32ns_32ns_32_4_full_dsp_1_U162 fmul_32ns_32ns_32_3_max_dsp_1_U227 fadd_32ns_32ns_32_4_full_dsp_1_U163 fmul_32ns_32ns_32_3_max_dsp_1_U228 fadd_32ns_32ns_32_4_full_dsp_1_U164 fmul_32ns_32ns_32_3_max_dsp_1_U229 fadd_32ns_32ns_32_4_full_dsp_1_U165 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U166 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U167 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U168 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U169 fmul_32ns_32ns_32_3_max_dsp_1_U234 fadd_32ns_32ns_32_4_full_dsp_1_U170 fmul_32ns_32ns_32_3_max_dsp_1_U235 fadd_32ns_32ns_32_4_full_dsp_1_U171 fmul_32ns_32ns_32_3_max_dsp_1_U236 fadd_32ns_32ns_32_4_full_dsp_1_U172 fmul_32ns_32ns_32_3_max_dsp_1_U237 fadd_32ns_32ns_32_4_full_dsp_1_U173 fmul_32ns_32ns_32_3_max_dsp_1_U238 fadd_32ns_32ns_32_4_full_dsp_1_U174 fmul_32ns_32ns_32_3_max_dsp_1_U239 fadd_32ns_32ns_32_4_full_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U240 fadd_32ns_32ns_32_4_full_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U241 fadd_32ns_32ns_32_4_full_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U242 fadd_32ns_32ns_32_4_full_dsp_1_U178 fmul_32ns_32ns_32_3_max_dsp_1_U243 fadd_32ns_32ns_32_4_full_dsp_1_U179 fmul_32ns_32ns_32_3_max_dsp_1_U244 fadd_32ns_32ns_32_4_full_dsp_1_U180 fmul_32ns_32ns_32_3_max_dsp_1_U245 fadd_32ns_32ns_32_4_full_dsp_1_U181 fmul_32ns_32ns_32_3_max_dsp_1_U246 fadd_32ns_32ns_32_4_full_dsp_1_U182 fmul_32ns_32ns_32_3_max_dsp_1_U247 fadd_32ns_32ns_32_4_full_dsp_1_U183 fmul_32ns_32ns_32_3_max_dsp_1_U248 fadd_32ns_32ns_32_4_full_dsp_1_U184 fmul_32ns_32ns_32_3_max_dsp_1_U249 fadd_32ns_32ns_32_4_full_dsp_1_U185 fmul_32ns_32ns_32_3_max_dsp_1_U250 fadd_32ns_32ns_32_4_full_dsp_1_U186 fmul_32ns_32ns_32_3_max_dsp_1_U251 fadd_32ns_32ns_32_4_full_dsp_1_U187 fmul_32ns_32ns_32_3_max_dsp_1_U252 fadd_32ns_32ns_32_4_full_dsp_1_U188 fmul_32ns_32ns_32_3_max_dsp_1_U253 fadd_32ns_32ns_32_4_full_dsp_1_U189 fmul_32ns_32ns_32_3_max_dsp_1_U254 fadd_32ns_32ns_32_4_full_dsp_1_U190 fmul_32ns_32ns_32_3_max_dsp_1_U255 fadd_32ns_32ns_32_4_full_dsp_1_U191 fmul_32ns_32ns_32_3_max_dsp_1_U256 fadd_32ns_32ns_32_4_full_dsp_1_U192 fmul_32ns_32ns_32_3_max_dsp_1_U257 fadd_32ns_32ns_32_4_full_dsp_1_U193 fmul_32ns_32ns_32_3_max_dsp_1_U258 fadd_32ns_32ns_32_4_full_dsp_1_U194 fmul_32ns_32ns_32_3_max_dsp_1_U259 fadd_32ns_32ns_32_4_full_dsp_1_U195 fmul_32ns_32ns_32_3_max_dsp_1_U260 fadd_32ns_32ns_32_4_full_dsp_1_U196 fmul_32ns_32ns_32_3_max_dsp_1_U261 fadd_32ns_32ns_32_4_full_dsp_1_U197 fmul_32ns_32ns_32_3_max_dsp_1_U262 fadd_32ns_32ns_32_4_full_dsp_1_U198 fmul_32ns_32ns_32_3_max_dsp_1_U263 fadd_32ns_32ns_32_4_full_dsp_1_U199 fmul_32ns_32ns_32_3_max_dsp_1_U264 fadd_32ns_32ns_32_4_full_dsp_1_U200 fmul_32ns_32ns_32_3_max_dsp_1_U265 fadd_32ns_32ns_32_4_full_dsp_1_U201 fmul_32ns_32ns_32_3_max_dsp_1_U266 fadd_32ns_32ns_32_4_full_dsp_1_U202 fmul_32ns_32ns_32_3_max_dsp_1_U267 fadd_32ns_32ns_32_4_full_dsp_1_U203 fmul_32ns_32ns_32_3_max_dsp_1_U268 fadd_32ns_32ns_32_4_full_dsp_1_U204 fmul_32ns_32ns_32_3_max_dsp_1_U269 fadd_32ns_32ns_32_4_full_dsp_1_U205 fmul_32ns_32ns_32_3_max_dsp_1_U270 fadd_32ns_32ns_32_4_full_dsp_1_U206 fmul_32ns_32ns_32_3_max_dsp_1_U271 fadd_32ns_32ns_32_4_full_dsp_1_U207 fmul_32ns_32ns_32_3_max_dsp_1_U272 fadd_32ns_32ns_32_4_full_dsp_1_U208 fmul_32ns_32ns_32_3_max_dsp_1_U273 fadd_32ns_32ns_32_4_full_dsp_1_U209 fmul_32ns_32ns_32_3_max_dsp_1_U274 fadd_32ns_32ns_32_4_full_dsp_1_U210 fmul_32ns_32ns_32_3_max_dsp_1_U275 fadd_32ns_32ns_32_4_full_dsp_1_U211 fmul_32ns_32ns_32_3_max_dsp_1_U276 fadd_32ns_32ns_32_4_full_dsp_1_U212 fmul_32ns_32ns_32_3_max_dsp_1_U277 fadd_32ns_32ns_32_4_full_dsp_1_U213 fmul_32ns_32ns_32_3_max_dsp_1_U278 fadd_32ns_32ns_32_4_full_dsp_1_U214 fmul_32ns_32ns_32_3_max_dsp_1_U279 fadd_32ns_32ns_32_4_full_dsp_1_U215 fmul_32ns_32ns_32_3_max_dsp_1_U280 fadd_32ns_32ns_32_4_full_dsp_1_U216 fmul_32ns_32ns_32_3_max_dsp_1_U281 fadd_32ns_32ns_32_4_full_dsp_1_U217 fmul_32ns_32ns_32_3_max_dsp_1_U282 fadd_32ns_32ns_32_4_full_dsp_1_U218 add_ln36_fu_2612_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_k2mm_Pipeline_lp3_fu_1976</InstName>
                    <ModuleName>k2mm_Pipeline_lp3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1976</ID>
                    <BindInstances>add_ln30_fu_381_p2 add_ln29_fu_393_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_k2mm_Pipeline_lp7_lp8_fu_1990</InstName>
                    <ModuleName>k2mm_Pipeline_lp7_lp8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1990</ID>
                    <BindInstances>add_ln43_1_fu_284_p2 add_ln43_fu_296_p2 add_ln44_fu_374_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_2001</InstName>
                    <ModuleName>k2mm_Pipeline_lpwr_1_lpwr_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2001</ID>
                    <BindInstances>add_ln50_1_fu_119_p2 add_ln50_fu_131_p2 add_ln51_fu_191_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>buff_A_U buff_A_1_U buff_B_U buff_B_1_U buff_C_U buff_C_1_U buff_C_2_U buff_C_3_U buff_C_4_U buff_C_5_U buff_C_6_U buff_C_7_U buff_C_8_U buff_C_9_U fmul_32ns_32ns_32_3_max_dsp_1_U433 fadd_32ns_32ns_32_4_full_dsp_1_U432 fmul_32ns_32ns_32_3_max_dsp_1_U433 buff_C_13_U fmul_32ns_32ns_32_3_max_dsp_1_U433 fadd_32ns_32ns_32_4_full_dsp_1_U432 buff_C_16_U fmul_32ns_32ns_32_3_max_dsp_1_U433 buff_C_18_U fmul_32ns_32ns_32_3_max_dsp_1_U433 fadd_32ns_32ns_32_4_full_dsp_1_U432 buff_C_21_U buff_C_22_U buff_C_23_U buff_C_24_U fmul_32ns_32ns_32_3_max_dsp_1_U437 fadd_32ns_32ns_32_4_full_dsp_1_U434 buff_C_27_U fmul_32ns_32ns_32_3_max_dsp_1_U438 fadd_32ns_32ns_32_4_full_dsp_1_U435 buff_C_30_U fmul_32ns_32ns_32_3_max_dsp_1_U439 fadd_32ns_32ns_32_4_full_dsp_1_U436 buff_C_33_U fmul_32ns_32ns_32_3_max_dsp_1_U433 fadd_32ns_32ns_32_4_full_dsp_1_U432 buff_C_36_U fmul_32ns_32ns_32_3_max_dsp_1_U433 buff_C_38_U fmul_32ns_32ns_32_3_max_dsp_1_U433 fadd_32ns_32ns_32_4_full_dsp_1_U432 buff_C_41_U buff_C_42_U buff_C_43_U buff_C_44_U buff_C_45_U buff_C_46_U buff_C_47_U buff_C_48_U buff_C_49_U buff_C_50_U buff_C_51_U buff_C_52_U buff_C_53_U buff_C_54_U buff_C_55_U buff_C_56_U buff_C_57_U buff_C_58_U buff_C_59_U buff_C_60_U buff_C_61_U buff_C_62_U buff_C_63_U buff_D_U buff_D_1_U buff_E_out_U buff_E_out_1_U tmp1_U tmp1_1_U tmp1_2_U tmp1_3_U tmp1_4_U tmp1_5_U tmp1_6_U tmp1_7_U tmp1_8_U tmp1_9_U tmp1_10_U tmp1_11_U tmp1_12_U tmp1_13_U tmp1_14_U tmp1_15_U tmp1_16_U tmp1_17_U tmp1_18_U tmp1_19_U tmp1_20_U tmp1_21_U tmp1_22_U tmp1_23_U tmp1_24_U tmp1_25_U tmp1_26_U tmp1_27_U tmp1_28_U tmp1_29_U tmp1_30_U tmp1_31_U tmp1_32_U tmp1_33_U tmp1_34_U tmp1_35_U tmp1_36_U tmp1_37_U tmp1_38_U tmp1_39_U tmp1_40_U tmp1_41_U tmp1_42_U tmp1_43_U tmp1_44_U tmp1_45_U tmp1_46_U tmp1_47_U tmp1_48_U tmp1_49_U tmp1_50_U tmp1_51_U tmp1_52_U tmp1_53_U tmp1_54_U tmp1_55_U tmp1_56_U tmp1_57_U tmp1_58_U tmp1_59_U tmp1_60_U tmp1_61_U tmp1_62_U tmp1_63_U tmp2_U tmp2_1_U add_ln27_1_fu_2033_p2 add_ln27_fu_2045_p2 add_ln28_fu_2481_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>k2mm_Pipeline_lprd_1_lprd_2</Name>
            <Loops>
                <lprd_1_lprd_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.606</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4098</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lprd_1_lprd_2>
                        <Name>lprd_1_lprd_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lprd_1_lprd_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k2mm.c:6</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lprd_1_lprd_2>
                            <Name>lprd_1_lprd_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/k2mm.c:15</SourceLocation>
                        </lprd_1_lprd_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>94</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>209</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1_lprd_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_2404_p2" SOURCE="src/k2mm.c:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1_lprd_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_2416_p2" SOURCE="src/k2mm.c:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1_lprd_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_2546_p2" SOURCE="src/k2mm.c:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1_lprd_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_2692_p2" SOURCE="src/k2mm.c:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1_lprd_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_2594_p2" SOURCE="src/k2mm.c:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>k2mm_Pipeline_lp3</Name>
            <Loops>
                <lp3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp3>
                        <Name>lp3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>263</Latency>
                        <AbsoluteTimeLatency>2.630 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k2mm.c:6</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lp3>
                            <Name>lp3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/k2mm.c:29</SourceLocation>
                        </lp3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>475</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>310</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_381_p2" SOURCE="src/k2mm.c:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_393_p2" SOURCE="src/k2mm.c:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>k2mm_Pipeline_lp4_lp5</Name>
            <Loops>
                <lp4_lp5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4358</Best-caseLatency>
                    <Average-caseLatency>4358</Average-caseLatency>
                    <Worst-caseLatency>4358</Worst-caseLatency>
                    <Best-caseRealTimeLatency>43.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>43.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>43.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4358</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp4_lp5>
                        <Name>lp4_lp5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4356</Latency>
                        <AbsoluteTimeLatency>43.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>262</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp4_lp5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k2mm.c:6</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lp4_lp5>
                            <Name>lp4_lp5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/k2mm.c:35</SourceLocation>
                        </lp4_lp5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>300</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>30570</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>21368</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_2544_p2" SOURCE="src/k2mm.c:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_2556_p2" SOURCE="src/k2mm.c:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U223" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U159" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U224" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U160" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U225" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U161" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U226" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U162" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U227" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U163" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U228" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U164" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U229" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U165" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U166" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U167" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U168" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U169" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U234" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U170" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U235" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U171" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U236" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U172" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U237" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U173" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U238" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U174" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U239" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U175" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U240" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U176" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U241" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U177" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U242" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U178" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U243" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U179" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U244" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U180" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U245" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U181" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U246" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U182" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U247" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U248" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U249" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U185" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U250" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U186" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U251" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U187" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U252" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U188" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U253" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U189" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U254" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U190" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U255" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U191" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U256" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U192" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U257" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U193" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U258" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U194" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U259" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U195" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U260" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U196" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U261" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U197" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U262" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U198" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U263" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U199" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U264" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U200" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U265" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U201" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U266" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U202" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U267" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U203" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U268" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U204" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U269" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U205" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U270" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U206" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U271" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U207" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U272" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U208" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U273" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U209" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U274" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U210" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U275" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U211" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U276" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U212" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U277" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U213" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U278" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U214" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U279" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U215" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U280" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U216" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U281" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U217" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U282" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul97_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U218" SOURCE="src/k2mm.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add102_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_2612_p2" SOURCE="src/k2mm.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>k2mm_Pipeline_lp7_lp8</Name>
            <Loops>
                <lp7_lp8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1034</Best-caseLatency>
                    <Average-caseLatency>1034</Average-caseLatency>
                    <Worst-caseLatency>1034</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1034</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp7_lp8>
                        <Name>lp7_lp8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1032</Latency>
                        <AbsoluteTimeLatency>10.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp7_lp8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k2mm.c:6</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lp7_lp8>
                            <Name>lp7_lp8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/k2mm.c:43</SourceLocation>
                        </lp7_lp8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>705</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>222</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_284_p2" SOURCE="src/k2mm.c:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_296_p2" SOURCE="src/k2mm.c:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_374_p2" SOURCE="src/k2mm.c:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>k2mm_Pipeline_lpwr_1_lpwr_2</Name>
            <Loops>
                <lpwr_1_lpwr_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.322</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4098</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lpwr_1_lpwr_2>
                        <Name>lpwr_1_lpwr_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lpwr_1_lpwr_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k2mm.c:6</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lpwr_1_lpwr_2>
                            <Name>lpwr_1_lpwr_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/k2mm.c:50</SourceLocation>
                        </lpwr_1_lpwr_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>215</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lpwr_1_lpwr_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_119_p2" SOURCE="src/k2mm.c:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lpwr_1_lpwr_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_131_p2" SOURCE="src/k2mm.c:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lpwr_1_lpwr_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_191_p2" SOURCE="src/k2mm.c:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>k2mm</Name>
            <Loops>
                <lp1_lp2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1119515</Best-caseLatency>
                    <Average-caseLatency>1119515</Average-caseLatency>
                    <Worst-caseLatency>1119515</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.195 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.195 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.195 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1119516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp1_lp2>
                        <Name>lp1_lp2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>1105920</Latency>
                        <AbsoluteTimeLatency>11.059 ms</AbsoluteTimeLatency>
                        <IterationLatency>270</IterationLatency>
                        <PipelineDepth>270</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_k2mm_Pipeline_lp3_fu_1976</Instance>
                        </InstanceList>
                    </lp1_lp2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k2mm.c:6</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lp1_lp2>
                            <Name>lp1_lp2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/k2mm.c:27</SourceLocation>
                        </lp1_lp2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>168</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>9</UTIL_BRAM>
                    <DSP>320</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>33859</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>32308</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_A_U" SOURCE="src/k2mm.c:7" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_A"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_A_1_U" SOURCE="src/k2mm.c:7" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_A_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_B_U" SOURCE="src/k2mm.c:8" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_B"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_B_1_U" SOURCE="src/k2mm.c:8" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_B_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_1_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_2_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_3_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_4_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_5_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_6_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_7_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_8_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_9_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U433" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U432" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U433" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_13_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U433" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U432" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_16_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U433" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_18_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U433" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U432" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_21_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_22_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_23_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_24_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U437" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U434" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_27_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U438" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U435" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_30_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U439" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U436" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_32"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_33_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_33"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U433" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_34"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U432" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_35"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_36_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_36"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U433" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_37"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_38_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_38"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U433" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_39"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U432" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_40"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_41_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_41"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_42_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_42"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_43_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_43"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_44_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_44"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_45_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_45"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_46_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_46"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_47_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_47"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_48_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_48"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_49_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_49"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_50_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_50"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_51_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_51"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_52_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_52"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_53_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_53"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_54_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_54"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_55_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_55"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_56_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_56"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_57_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_57"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_58_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_58"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_59_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_59"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_60_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_60"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_61_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_61"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_62_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_62"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_C_63_U" SOURCE="src/k2mm.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_C_63"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_D_U" SOURCE="src/k2mm.c:10" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_D"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_D_1_U" SOURCE="src/k2mm.c:10" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_D_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buff_E_out_U" SOURCE="src/k2mm.c:11" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="buff_E_out"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buff_E_out_1_U" SOURCE="src/k2mm.c:11" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="buff_E_out_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_1_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_2_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_3_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_4_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_5_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_6_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_7_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_8_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_9_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_10_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_11_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_12_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_13_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_14_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_15_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_16_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_17_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_18_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_19_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_20_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_21_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_22_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_23_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_24_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_25_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_26_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_27_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_28_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_29_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_30_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_31_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_32_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_33_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_34_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_35_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_36_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_37_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_38_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_39_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_40_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_41_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_42_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_43_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_44_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_45_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_46_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_47_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_48_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_49_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_50_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_51_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_52_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_53_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_54_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_55_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_56_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_57_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_58_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_59_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_60_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_61_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_62_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_63_U" SOURCE="src/k2mm.c:12" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1_63"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="tmp2_U" SOURCE="src/k2mm.c:13" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="tmp2_1_U" SOURCE="src/k2mm.c:13" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="tmp2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_2033_p2" SOURCE="src/k2mm.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_2045_p2" SOURCE="src/k2mm.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_2481_p2" SOURCE="src/k2mm.c:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="alpha" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="alpha" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="beta" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_address0" name="B_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_ce0" name="B_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_q0" name="B_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_q0" name="C_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="D" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="D_address0" name="D_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="D_ce0" name="D_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="D_q0" name="D_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="E_out" index="6" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="E_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="alpha" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="alpha">DATA</portMap>
            </portMaps>
            <ports>
                <port>alpha</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="alpha"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="beta" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="beta">DATA</portMap>
            </portMaps>
            <ports>
                <port>beta</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="beta"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="B_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="D_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="D_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>D_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="D_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="D_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>D_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="E_out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="32" portPrefix="E_out_">
            <portMaps>
                <portMap portMapName="E_out_din">WR_DATA</portMap>
                <portMap portMapName="E_out_full_n">FULL_N</portMap>
                <portMap portMapName="E_out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>E_out_din</port>
                <port>E_out_full_n</port>
                <port>E_out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="E_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="E_out">out, 32</column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_address0">out, 12</column>
                    <column name="A_q0">in, 32</column>
                    <column name="B_address0">out, 12</column>
                    <column name="B_q0">in, 32</column>
                    <column name="C_address0">out, 12</column>
                    <column name="C_q0">in, 32</column>
                    <column name="D_address0">out, 12</column>
                    <column name="D_q0">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="alpha">ap_none, in, 32</column>
                    <column name="beta">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="alpha">in, float</column>
                    <column name="beta">in, float</column>
                    <column name="A">in, float*</column>
                    <column name="B">in, float*</column>
                    <column name="C">in, float*</column>
                    <column name="D">in, float*</column>
                    <column name="E_out">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="alpha">alpha, port, </column>
                    <column name="beta">beta, port, </column>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="B">B_address0, port, offset</column>
                    <column name="B">B_ce0, port, </column>
                    <column name="B">B_q0, port, </column>
                    <column name="C">C_address0, port, offset</column>
                    <column name="C">C_ce0, port, </column>
                    <column name="C">C_q0, port, </column>
                    <column name="D">D_address0, port, offset</column>
                    <column name="D">D_ce0, port, </column>
                    <column name="D">D_q0, port, </column>
                    <column name="E_out">E_out, interface, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="opt.tcl:5" status="valid" parentFunction="k2mm" variable="E_out" isDirective="1" options="ap_fifo port=E_out"/>
        <Pragma type="pipeline" location="opt.tcl:6" status="valid" parentFunction="k2mm" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="opt.tcl:7" status="valid" parentFunction="k2mm" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="opt.tcl:10" status="valid" parentFunction="k2mm" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="opt.tcl:13" status="valid" parentFunction="k2mm" variable="" isDirective="1" options=""/>
        <Pragma type="resource" location="opt.tcl:1" status="warning" parentFunction="k2mm" variable="A" isDirective="1" options="core=RAM_1P variable=A">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="resource" location="opt.tcl:2" status="warning" parentFunction="k2mm" variable="B" isDirective="1" options="core=RAM_1P variable=B">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="resource" location="opt.tcl:3" status="warning" parentFunction="k2mm" variable="C" isDirective="1" options="core=RAM_1P variable=C">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="resource" location="opt.tcl:4" status="warning" parentFunction="k2mm" variable="D" isDirective="1" options="core=RAM_1P variable=D">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="unroll" location="opt.tcl:11" status="valid" parentFunction="k2mm" variable="" isDirective="1" options="factor=4"/>
        <Pragma type="unroll" location="opt.tcl:14" status="valid" parentFunction="k2mm" variable="" isDirective="1" options="factor=4"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="k2mm" options="dim=2 type=cyclic factor=2 variable=buff_A" pragmaLocId="src/k2mm.c:7:0" srcPragmaType="pipeline" srcPragmaLoc="opt.tcl:10" srcPragmaSource="directive" srcIsDirective="1" variable="buff_A" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="k2mm" options="dim=1 type=cyclic factor=2 variable=buff_B" pragmaLocId="src/k2mm.c:8:0" srcPragmaType="pipeline" srcPragmaLoc="opt.tcl:10" srcPragmaSource="directive" srcIsDirective="1" variable="buff_B" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="k2mm" options="dim=2 type=cyclic factor=2 variable=buff_D" pragmaLocId="src/k2mm.c:10:0" srcPragmaType="pipeline" srcPragmaLoc="opt.tcl:13" srcPragmaSource="directive" srcIsDirective="1" variable="buff_D" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="k2mm" options="dim=2 type=cyclic factor=2 variable=buff_E_out" pragmaLocId="src/k2mm.c:11:0" srcPragmaType="pipeline" srcPragmaLoc="opt.tcl:13" srcPragmaSource="directive" srcIsDirective="1" variable="buff_E_out" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="k2mm" options="dim=2 type=cyclic factor=2 variable=tmp2" pragmaLocId="src/k2mm.c:13:0" srcPragmaType="pipeline" srcPragmaLoc="opt.tcl:13" srcPragmaSource="directive" srcIsDirective="1" variable="tmp2" varLoc=""/>
    </AutoPragmaReport>
</profile>

