# ğŸ” LICENSE 

## ğŸ“› Project Title:
### ğŸ¯ **Verification of I2C Master using Verilog and SystemVerilog**

---

## ğŸ‘¥ Authors & Ownership

This project and all its source code are the intellectual property of:

**KVLSI SYNERGY TEAM - 04**  
ğŸ§‘â€ğŸ’¼ J R Mahesh (Team Leader) : **https://github.com/jrmahesh2510-maker**
ğŸ‘¨â€ğŸ’» Karan S                  : **https://github.com/karan2004s**
ğŸ‘¨â€ğŸ’» V Thathrathrayan         : **https://github.com/Thathrathrayan** 
ğŸ‘¨â€ğŸ”§ Dhanapal K               : **https://github.com/Dhanapalgithub**  
ğŸ§‘â€ğŸ”¬ Amit *(Myself)*          : **https://github.com/amitvsuryavanshi04** 

**Â© 2025 â€“ All Rights Reserved**

---

## ğŸ“œ License Terms

This project is provided **strictly for academic research and reference purposes only.**

### âœ… You ARE Allowed to:
- ğŸ“š **View** the source code for **non-commercial** academic or educational purposes.
- ğŸ“ **Cite or reference** the project in your work, **with proper attribution**.

### âŒ You Are **NOT** Allowed to:
- ğŸš« **Copy** or **reproduce** the code (in part or whole).
- ğŸ”§ **Modify**, adapt, or create derivative works from this code.
- ğŸ’¼ **Use in commercial or production** environments.
- ğŸ“¤ **Re-upload, mirror, or publish** this project on any platform without **explicit written permission**.

---

## ğŸ“© Contact Us

For permissions or collaboration requests, please contact:

**ğŸ“§ J R Mahesh (Team Leader)**  
Email: *jrmahesh2510@gmail.com*

---

## âš ï¸ Legal Disclaimer

This project is provided **"as is"**, without any express or implied warranties.  
The authors shall **not be held liable** for any direct, indirect, or consequential damages  
arising from the use or misuse of this code or documentation.

---

ğŸ”’ **Respect the authors. Respect the work.**

