{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555063011670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555063011671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 11:56:51 2019 " "Processing started: Fri Apr 12 11:56:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555063011671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555063011671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555063011671 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555063012092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555063012683 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555063012683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555063012683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s-logic " "Found design unit 1: i2s-logic" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555063012688 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555063012688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555063012688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2s " "Elaborating entity \"i2s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555063012747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll1 " "Elaborating entity \"pll\" for hierarchy \"pll:pll1\"" {  } { { "i2s.vhd" "pll1" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 128 " "Parameter \"clk0_multiply_by\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063012918 ""}  } { { "pll.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555063012918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555063013052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555063013052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555063013053 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1555063014518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555063015124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555063015124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "399 " "Implemented 399 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555063015280 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555063015280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "294 " "Implemented 294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555063015280 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1555063015280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555063015280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555063015327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 11:56:55 2019 " "Processing ended: Fri Apr 12 11:56:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555063015327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555063015327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555063015327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555063015327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555063017467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555063017467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 11:56:57 2019 " "Processing started: Fri Apr 12 11:56:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555063017467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555063017467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i2s -c i2s " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555063017467 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1555063017577 ""}
{ "Info" "0" "" "Project  = i2s" {  } {  } 0 0 "Project  = i2s" 0 0 "Fitter" 0 0 1555063017577 ""}
{ "Info" "0" "" "Revision = i2s" {  } {  } 0 0 "Revision = i2s" 0 0 "Fitter" 0 0 1555063017577 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1555063017686 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2s EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"i2s\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555063017702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555063017820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555063017820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555063017820 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 128 3125 0 0 " "Implementing clock multiplication of 128, clock division of 3125, and phase shift of 0 degrees (0 ps) for pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1555063017936 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555063017936 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555063017967 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1555063017999 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555063018326 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555063018326 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555063018326 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1555063018326 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 730 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555063018326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 732 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555063018326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 734 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555063018326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 736 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555063018326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 738 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555063018326 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1555063018326 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555063018342 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "86 104 " "No exact pin location assignment(s) for 86 pins of 104 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sclk " "Pin sclk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sclk } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sd_tx " "Pin sd_tx not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_tx } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_rx\[4\] " "Pin l_data_rx\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_rx[4] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_rx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_rx\[5\] " "Pin l_data_rx\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_rx[5] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_rx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_rx\[6\] " "Pin l_data_rx\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_rx[6] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_rx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_rx\[7\] " "Pin l_data_rx\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_rx[7] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_rx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_rx\[8\] " "Pin l_data_rx\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_rx[8] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_rx[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_rx\[9\] " "Pin l_data_rx\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_rx[9] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_rx[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_rx\[10\] " "Pin l_data_rx\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_rx[10] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_rx[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_rx\[11\] " "Pin l_data_rx\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_rx[11] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_rx[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_rx\[12\] " "Pin l_data_rx\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_rx[12] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_rx[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_rx\[13\] " "Pin l_data_rx\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_rx[13] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_rx[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_rx\[23\] " "Pin l_data_rx\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_rx[23] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_rx[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[0\] " "Pin r_data_rx\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[0] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[1\] " "Pin r_data_rx\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[1] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[2\] " "Pin r_data_rx\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[2] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[3\] " "Pin r_data_rx\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[3] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[4\] " "Pin r_data_rx\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[4] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[5\] " "Pin r_data_rx\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[5] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[6\] " "Pin r_data_rx\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[6] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[7\] " "Pin r_data_rx\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[7] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[8\] " "Pin r_data_rx\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[8] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[9\] " "Pin r_data_rx\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[9] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[10\] " "Pin r_data_rx\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[10] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[11\] " "Pin r_data_rx\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[11] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[12\] " "Pin r_data_rx\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[12] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[13\] " "Pin r_data_rx\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[13] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[14\] " "Pin r_data_rx\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[14] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[15\] " "Pin r_data_rx\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[15] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[16\] " "Pin r_data_rx\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[16] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[17\] " "Pin r_data_rx\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[17] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[18\] " "Pin r_data_rx\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[18] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[19\] " "Pin r_data_rx\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[19] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[20\] " "Pin r_data_rx\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[20] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[21\] " "Pin r_data_rx\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[21] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[22\] " "Pin r_data_rx\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[22] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_rx\[23\] " "Pin r_data_rx\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_rx[23] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_rx[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[23\] " "Pin r_data_tx\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[23] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[23\] " "Pin l_data_tx\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[23] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[22\] " "Pin r_data_tx\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[22] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[22\] " "Pin l_data_tx\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[22] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[21\] " "Pin r_data_tx\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[21] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[21\] " "Pin l_data_tx\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[21] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[20\] " "Pin r_data_tx\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[20] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[20\] " "Pin l_data_tx\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[20] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[19\] " "Pin r_data_tx\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[19] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[19\] " "Pin l_data_tx\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[19] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[18\] " "Pin r_data_tx\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[18] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[18\] " "Pin l_data_tx\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[18] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[17\] " "Pin r_data_tx\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[17] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[17\] " "Pin l_data_tx\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[17] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[16\] " "Pin r_data_tx\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[16] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[16\] " "Pin l_data_tx\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[16] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[15\] " "Pin r_data_tx\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[15] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[15\] " "Pin l_data_tx\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[15] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[14\] " "Pin r_data_tx\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[14] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[14\] " "Pin l_data_tx\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[14] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[13\] " "Pin r_data_tx\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[13] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[13\] " "Pin l_data_tx\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[13] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[12\] " "Pin r_data_tx\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[12] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[12\] " "Pin l_data_tx\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[12] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[11\] " "Pin r_data_tx\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[11] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[11\] " "Pin l_data_tx\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[11] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[10\] " "Pin r_data_tx\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[10] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[10\] " "Pin l_data_tx\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[10] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[9\] " "Pin r_data_tx\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[9] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[9\] " "Pin l_data_tx\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[9] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[8\] " "Pin r_data_tx\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[8] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[8\] " "Pin l_data_tx\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[8] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[7\] " "Pin r_data_tx\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[7] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[7\] " "Pin l_data_tx\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[7] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[6\] " "Pin r_data_tx\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[6] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[6\] " "Pin l_data_tx\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[6] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[5\] " "Pin r_data_tx\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[5] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[5\] " "Pin l_data_tx\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[5] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[4\] " "Pin r_data_tx\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[4] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[4\] " "Pin l_data_tx\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[4] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[3\] " "Pin r_data_tx\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[3] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[3\] " "Pin l_data_tx\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[3] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[2\] " "Pin r_data_tx\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[2] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[2\] " "Pin l_data_tx\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[2] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[1\] " "Pin r_data_tx\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[1] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[1\] " "Pin l_data_tx\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[1] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_tx\[0\] " "Pin r_data_tx\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data_tx[0] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_tx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_data_tx\[0\] " "Pin l_data_tx\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { l_data_tx[0] } } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_data_tx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555063019920 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1555063019920 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2s.sdc " "Synopsys Design Constraints File file not found: 'i2s.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1555063020248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555063020248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555063020248 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1555063020264 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1555063020264 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1555063020264 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555063020343 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555063020343 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node reset_n~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555063020343 ""}  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 0 { 0 ""} 0 674 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555063020343 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555063020701 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555063020701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555063020701 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555063020701 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555063020701 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555063020701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555063020701 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555063020701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555063020749 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1555063020749 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555063020749 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "85 unused 2.5V 48 37 0 " "Number of I/O pins in group: 85 (unused VREF, 2.5V VCCIO, 48 input, 37 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1555063020749 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1555063020749 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1555063020749 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 14 19 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555063020749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555063020749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 6 40 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555063020749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555063020749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555063020749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555063020749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555063020749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555063020749 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1555063020749 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1555063020749 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/pll.vhd" 133 0 0 } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 40 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1555063020858 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] mclkout~output " "PLL \"pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"mclkout~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/pll.vhd" 133 0 0 } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 40 0 0 } } { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 11 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1555063020858 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555063020889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555063022248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555063022421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555063022436 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555063025701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555063025701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555063026092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X9_Y9 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9" {  } { { "loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} 0 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1555063027030 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555063027030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555063027701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1555063027701 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555063027701 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1555063027717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555063027827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555063028311 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555063028358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555063028905 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555063029546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/output_files/i2s.fit.smsg " "Generated suppressed messages file C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/output_files/i2s.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555063031201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555063031701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 11:57:11 2019 " "Processing ended: Fri Apr 12 11:57:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555063031701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555063031701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555063031701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555063031701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555063033670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555063033670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 11:57:13 2019 " "Processing started: Fri Apr 12 11:57:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555063033670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555063033670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i2s -c i2s " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555063033670 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1555063035326 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1555063035358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555063035827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 11:57:15 2019 " "Processing ended: Fri Apr 12 11:57:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555063035827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555063035827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555063035827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555063035827 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1555063036467 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1555063037905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555063037905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 11:57:17 2019 " "Processing started: Fri Apr 12 11:57:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555063037905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555063037905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i2s -c i2s " "Command: quartus_sta i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555063037905 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1555063038045 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555063038264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555063038264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555063038358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555063038358 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2s.sdc " "Synopsys Design Constraints File file not found: 'i2s.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1555063038686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1555063038686 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1555063038686 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 128 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 128 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1555063038686 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1555063038686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1555063038686 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mclk mclk " "create_clock -period 1.000 -name mclk mclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555063038686 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555063038686 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1555063038889 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1555063038889 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1555063038889 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1555063038905 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555063039139 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555063039139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.660 " "Worst-case setup slack is -5.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063039155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063039155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.660            -890.376 mclk  " "   -5.660            -890.376 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063039155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555063039155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.366 " "Worst-case hold slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063039170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063039170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 mclk  " "    0.366               0.000 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063039170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555063039170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555063039170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555063039186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063039186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063039186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -214.000 mclk  " "   -3.000            -214.000 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063039186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.825               0.000 clk  " "    9.825               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063039186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555063039186 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1555063039483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1555063039515 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1555063040295 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1555063040389 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555063040499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555063040499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.978 " "Worst-case setup slack is -4.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063040514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063040514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.978            -781.263 mclk  " "   -4.978            -781.263 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063040514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555063040514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.332 " "Worst-case hold slack is 0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063040561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063040561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 mclk  " "    0.332               0.000 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063040561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555063040561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555063040577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555063040593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063040593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063040593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -214.000 mclk  " "   -3.000            -214.000 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063040593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785               0.000 clk  " "    9.785               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063040593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555063040593 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1555063040811 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1555063040968 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555063040983 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555063040983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.748 " "Worst-case setup slack is -2.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063040998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063040998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.748            -408.455 mclk  " "   -2.748            -408.455 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063040998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555063040998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063041014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063041014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 mclk  " "    0.193               0.000 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063041014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555063041014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555063041030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555063041045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063041061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063041061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -249.399 mclk  " "   -3.000            -249.399 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063041061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585               0.000 clk  " "    9.585               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555063041061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555063041061 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555063041608 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555063041608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555063041795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 11:57:21 2019 " "Processing ended: Fri Apr 12 11:57:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555063041795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555063041795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555063041795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555063041795 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555063043874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555063043874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 11:57:23 2019 " "Processing started: Fri Apr 12 11:57:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555063043874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555063043874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off i2s -c i2s " "Command: quartus_eda --read_settings_files=off --write_settings_files=off i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555063043874 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_6_1200mv_85c_slow.vho C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/ simulation " "Generated file i2s_6_1200mv_85c_slow.vho in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555063044608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_6_1200mv_0c_slow.vho C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/ simulation " "Generated file i2s_6_1200mv_0c_slow.vho in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555063044733 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_min_1200mv_0c_fast.vho C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/ simulation " "Generated file i2s_min_1200mv_0c_fast.vho in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555063044858 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s.vho C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/ simulation " "Generated file i2s.vho in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555063044983 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_6_1200mv_85c_vhd_slow.sdo C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/ simulation " "Generated file i2s_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555063045170 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_6_1200mv_0c_vhd_slow.sdo C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/ simulation " "Generated file i2s_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555063045343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_min_1200mv_0c_vhd_fast.sdo C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/ simulation " "Generated file i2s_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555063045467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_vhd.sdo C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/ simulation " "Generated file i2s_vhd.sdo in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555063045624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555063045749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 11:57:25 2019 " "Processing ended: Fri Apr 12 11:57:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555063045749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555063045749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555063045749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555063045749 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555063046437 ""}
