Loading plugins phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -d CY8C5268LTI-LP030 -s C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.418ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.100ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC_Unicon.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -dcpsoc3 PSoC_Unicon.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Unicon.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -dcpsoc3 PSoC_Unicon.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Unicon.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -dcpsoc3 -verilog PSoC_Unicon.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Feb 01 17:38:20 2019


======================================================================
Compiling:  PSoC_Unicon.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC_Unicon.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Feb 01 17:38:20 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC_Unicon.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC_Unicon.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -dcpsoc3 -verilog PSoC_Unicon.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Feb 01 17:38:20 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\codegentemp\PSoC_Unicon.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\codegentemp\PSoC_Unicon.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC_Unicon.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -dcpsoc3 -verilog PSoC_Unicon.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Feb 01 17:38:20 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\codegentemp\PSoC_Unicon.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\codegentemp\PSoC_Unicon.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_114
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_109
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\n64_one_bit:Net_1\
	\n64_one_bit:Net_2\
	\n64_one_bit:bSR:ctrl_f0_full\
	\n64_zero_bit:Net_1\
	\n64_zero_bit:Net_2\
	\n64_zero_bit:bSR:ctrl_f0_full\
	\N64_Bit_Clock:MODULE_6:b_31\
	\N64_Bit_Clock:MODULE_6:b_30\
	\N64_Bit_Clock:MODULE_6:b_29\
	\N64_Bit_Clock:MODULE_6:b_28\
	\N64_Bit_Clock:MODULE_6:b_27\
	\N64_Bit_Clock:MODULE_6:b_26\
	\N64_Bit_Clock:MODULE_6:b_25\
	\N64_Bit_Clock:MODULE_6:b_24\
	\N64_Bit_Clock:MODULE_6:b_23\
	\N64_Bit_Clock:MODULE_6:b_22\
	\N64_Bit_Clock:MODULE_6:b_21\
	\N64_Bit_Clock:MODULE_6:b_20\
	\N64_Bit_Clock:MODULE_6:b_19\
	\N64_Bit_Clock:MODULE_6:b_18\
	\N64_Bit_Clock:MODULE_6:b_17\
	\N64_Bit_Clock:MODULE_6:b_16\
	\N64_Bit_Clock:MODULE_6:b_15\
	\N64_Bit_Clock:MODULE_6:b_14\
	\N64_Bit_Clock:MODULE_6:b_13\
	\N64_Bit_Clock:MODULE_6:b_12\
	\N64_Bit_Clock:MODULE_6:b_11\
	\N64_Bit_Clock:MODULE_6:b_10\
	\N64_Bit_Clock:MODULE_6:b_9\
	\N64_Bit_Clock:MODULE_6:b_8\
	\N64_Bit_Clock:MODULE_6:b_7\
	\N64_Bit_Clock:MODULE_6:b_6\
	\N64_Bit_Clock:MODULE_6:b_5\
	\N64_Bit_Clock:MODULE_6:b_4\
	\N64_Bit_Clock:MODULE_6:b_3\
	\N64_Bit_Clock:MODULE_6:b_2\
	\N64_Bit_Clock:MODULE_6:b_1\
	\N64_Bit_Clock:MODULE_6:b_0\
	\N64_Bit_Clock:MODULE_6:g2:a0:a_31\
	\N64_Bit_Clock:MODULE_6:g2:a0:a_30\
	\N64_Bit_Clock:MODULE_6:g2:a0:a_29\
	\N64_Bit_Clock:MODULE_6:g2:a0:a_28\
	\N64_Bit_Clock:MODULE_6:g2:a0:a_27\
	\N64_Bit_Clock:MODULE_6:g2:a0:a_26\
	\N64_Bit_Clock:MODULE_6:g2:a0:a_25\
	\N64_Bit_Clock:MODULE_6:g2:a0:a_24\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_31\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_30\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_29\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_28\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_27\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_26\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_25\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_24\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_23\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_22\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_21\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_20\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_19\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_18\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_17\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_16\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_15\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_14\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_13\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_12\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_11\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_10\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_9\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_8\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_7\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_6\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_5\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_4\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_3\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_2\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_1\
	\N64_Bit_Clock:MODULE_6:g2:a0:b_0\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_31\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_30\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_29\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_28\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_27\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_26\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_25\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_24\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_23\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_22\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_21\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_20\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_19\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_18\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_17\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_16\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_15\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_14\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_13\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_12\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_11\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_10\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_9\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_8\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_7\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_6\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_5\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_4\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_3\
	\N64_Bit_Clock:MODULE_6:g2:a0:s_2\
	\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	\n64_ShiftReg_commack:Net_1\
	\n64_ShiftReg_commack:bSR:ctrl_f0_full\
	\n64_ShiftReg_buttonstate:Net_1\
	\n64_ShiftReg_buttonstate:bSR:ctrl_f0_full\
	Net_830
	\count_time_to_transmit:Net_89\
	\count_time_to_transmit:Net_95\
	\count_time_to_transmit:Net_102\
	\Timer_1:Net_102\
	Net_1426
	\Timer_2:Net_102\

    Synthesized names
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_31\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_30\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_29\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_28\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_27\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_26\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_25\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_24\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_23\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_22\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_21\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_20\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_19\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_18\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_17\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_16\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_15\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_14\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_13\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_12\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_11\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_10\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_9\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_8\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_7\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_6\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_5\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_4\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_3\
	\N64_Bit_Clock:add_vi_vv_MODGEN_6_2\

Deleted 152 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_944 to Net_1388
Aliasing one to Net_1388
Aliasing \UART:BUART:HalfDuplexSend\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_ctrl_mark\ to \UART:BUART:tx_hd_send_break\
Aliasing zero to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_1388
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to Net_1388
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to Net_1388
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to Net_1388
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to Net_1388
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to Net_1388
Aliasing tmpOE__From_ESP_net_0 to Net_1388
Aliasing tmpOE__To_ESP_net_0 to Net_1388
Aliasing \LCD:tmpOE__LCDPort_net_6\ to Net_1388
Aliasing \LCD:tmpOE__LCDPort_net_5\ to Net_1388
Aliasing \LCD:tmpOE__LCDPort_net_4\ to Net_1388
Aliasing \LCD:tmpOE__LCDPort_net_3\ to Net_1388
Aliasing \LCD:tmpOE__LCDPort_net_2\ to Net_1388
Aliasing \LCD:tmpOE__LCDPort_net_1\ to Net_1388
Aliasing \LCD:tmpOE__LCDPort_net_0\ to Net_1388
Aliasing tmpOE__Console_2_net_0 to Net_1388
Aliasing \n64_one_bit:bSR:status_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_one_bit:bSR:final_load\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_one_bit:bSR:status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_one_bit:bSR:reset\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_one_bit:bSR:store\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_zero_bit:bSR:status_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_zero_bit:bSR:final_load\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_zero_bit:bSR:status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_zero_bit:bSR:reset\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_zero_bit:bSR:store\ to \UART:BUART:tx_hd_send_break\
Aliasing Net_1098 to Net_1388
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_1388
Aliasing \n64_ShiftReg_commack:Net_2\ to Net_1388
Aliasing \n64_ShiftReg_commack:bSR:status_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_ShiftReg_commack:bSR:status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_ShiftReg_commack:bSR:reset\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_ShiftReg_commack:bSR:store\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_ShiftReg_buttonstate:Net_2\ to Net_1388
Aliasing \n64_ShiftReg_buttonstate:bSR:status_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_ShiftReg_buttonstate:bSR:status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_ShiftReg_buttonstate:bSR:reset\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_ShiftReg_buttonstate:bSR:store\ to \UART:BUART:tx_hd_send_break\
Aliasing Net_1436 to Net_1388
Aliasing \count_time_to_transmit:Net_82\ to \UART:BUART:tx_hd_send_break\
Aliasing \count_time_to_transmit:Net_91\ to \UART:BUART:tx_hd_send_break\
Aliasing Net_1386 to Net_1388
Aliasing Net_1390 to \UART:BUART:tx_hd_send_break\
Aliasing \Timer_1:Net_260\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer_2:Net_260\ to \UART:BUART:tx_hd_send_break\
Aliasing cydff_1D to \n64_one_bit:Net_350\
Aliasing cydff_2D to \n64_zero_bit:Net_350\
Aliasing \UART:BUART:reset_reg\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_break_status\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_one_bit:bSR:load_reg\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_zero_bit:bSR:load_reg\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \n64_ShiftReg_buttonstate:bSR:load_reg\\D\ to \n64_ShiftReg_commack:bSR:load_reg\\D\
Aliasing \detect_comm_state_1:last\\D\ to tmpOE__bufoe_3_net_0
Aliasing cydff_11D to \n64_ShiftReg_commack:bSR:load_reg\\D\
Removing Rhs of wire Net_1387[2] = \Timer_1:Net_51\[1183]
Removing Lhs of wire Net_1019[3] = cydff_7[1]
Removing Rhs of wire Net_1005[6] = \mux_1:tmp__mux_1_reg\[717]
Removing Lhs of wire Net_985[7] = cydff_6[5]
Removing Rhs of wire Net_1002[10] = \mux_2:tmp__mux_2_reg\[930]
Removing Lhs of wire Net_426[11] = cydff_5[9]
Removing Rhs of wire Net_989[13] = \n64_one_bit:bSR:so_8\[423]
Removing Lhs of wire Net_402[14] = cydff_1[12]
Removing Rhs of wire Net_1104[16] = \n64_zero_bit:bSR:so_8\[495]
Removing Lhs of wire Net_993[17] = cydff_2[15]
Removing Rhs of wire Net_1190[19] = \n64_ShiftReg_commack:bSR:so_32_0\[768]
Removing Lhs of wire Net_406[20] = cydff_3[18]
Removing Rhs of wire Net_1001[22] = \n64_ShiftReg_buttonstate:bSR:so_32_0\[983]
Removing Lhs of wire Net_414[23] = cydff_4[21]
Removing Lhs of wire Net_1389[27] = cydff_15[25]
Removing Lhs of wire Net_944[28] = Net_1388[26]
Removing Lhs of wire start_msg[31] = cy_tff_2[30]
Removing Lhs of wire console_2_fb[34] = cydff_10[32]
Removing Rhs of wire Net_1391[36] = \Timer_1:Net_57\[1185]
Removing Rhs of wire transmit_tc[37] = \count_time_to_transmit:Net_48\[1157]
Removing Lhs of wire \UART:Net_61\[44] = \UART:Net_9\[43]
Removing Lhs of wire one[46] = Net_1388[26]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[50] = \UART:BUART:tx_hd_send_break\[49]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[51] = \UART:BUART:tx_hd_send_break\[49]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[52] = \UART:BUART:tx_hd_send_break\[49]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[53] = \UART:BUART:tx_hd_send_break\[49]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[54] = \UART:BUART:tx_hd_send_break\[49]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[55] = \UART:BUART:tx_hd_send_break\[49]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[56] = \UART:BUART:tx_hd_send_break\[49]
Removing Rhs of wire Net_115[63] = \UART:BUART:rx_interrupt_out\[64]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[68] = \UART:BUART:tx_bitclk_dp\[105]
Removing Rhs of wire zero[69] = \UART:BUART:tx_hd_send_break\[49]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[115] = \UART:BUART:tx_counter_dp\[106]
Removing Lhs of wire \UART:BUART:tx_status_6\[116] = zero[69]
Removing Lhs of wire \UART:BUART:tx_status_5\[117] = zero[69]
Removing Lhs of wire \UART:BUART:tx_status_4\[118] = zero[69]
Removing Lhs of wire \UART:BUART:tx_status_1\[120] = \UART:BUART:tx_fifo_empty\[83]
Removing Lhs of wire \UART:BUART:tx_status_3\[122] = \UART:BUART:tx_fifo_notfull\[82]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[182] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[190] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[201]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[192] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[202]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[193] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[218]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[194] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[232]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[195] = \UART:BUART:sRX:s23Poll:MODIN1_1\[196]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[196] = \UART:BUART:pollcount_1\[188]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[197] = \UART:BUART:sRX:s23Poll:MODIN1_0\[198]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[198] = \UART:BUART:pollcount_0\[191]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[204] = Net_1388[26]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[205] = Net_1388[26]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[206] = \UART:BUART:pollcount_1\[188]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[207] = \UART:BUART:pollcount_1\[188]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[208] = \UART:BUART:pollcount_0\[191]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[209] = \UART:BUART:pollcount_0\[191]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[210] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[211] = Net_1388[26]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[212] = \UART:BUART:pollcount_1\[188]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[213] = \UART:BUART:pollcount_0\[191]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[214] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[215] = Net_1388[26]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[220] = \UART:BUART:pollcount_1\[188]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[221] = \UART:BUART:pollcount_1\[188]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[222] = \UART:BUART:pollcount_0\[191]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[223] = \UART:BUART:pollcount_0\[191]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[224] = Net_1388[26]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[225] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[226] = \UART:BUART:pollcount_1\[188]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[227] = \UART:BUART:pollcount_0\[191]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[228] = Net_1388[26]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[229] = zero[69]
Removing Lhs of wire \UART:BUART:rx_status_1\[236] = zero[69]
Removing Rhs of wire \UART:BUART:rx_status_2\[237] = \UART:BUART:rx_parity_error_status\[238]
Removing Rhs of wire \UART:BUART:rx_status_3\[239] = \UART:BUART:rx_stop_bit_error\[240]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[250] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[299]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[254] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[321]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[255] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[256] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[257] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[258] = \UART:BUART:sRX:MODIN4_6\[259]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[259] = \UART:BUART:rx_count_6\[177]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[260] = \UART:BUART:sRX:MODIN4_5\[261]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[261] = \UART:BUART:rx_count_5\[178]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[262] = \UART:BUART:sRX:MODIN4_4\[263]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[263] = \UART:BUART:rx_count_4\[179]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[264] = \UART:BUART:sRX:MODIN4_3\[265]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[265] = \UART:BUART:rx_count_3\[180]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[266] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[267] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[268] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[269] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[270] = Net_1388[26]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[271] = Net_1388[26]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[272] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[273] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[274] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[275] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[276] = \UART:BUART:rx_count_6\[177]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[277] = \UART:BUART:rx_count_5\[178]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[278] = \UART:BUART:rx_count_4\[179]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[279] = \UART:BUART:rx_count_3\[180]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[280] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[281] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[282] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[283] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[284] = Net_1388[26]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[285] = Net_1388[26]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[286] = zero[69]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[301] = \UART:BUART:rx_postpoll\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[302] = \UART:BUART:rx_parity_bit\[253]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[303] = \UART:BUART:rx_postpoll\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[304] = \UART:BUART:rx_parity_bit\[253]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[305] = \UART:BUART:rx_postpoll\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[306] = \UART:BUART:rx_parity_bit\[253]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[308] = Net_1388[26]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[309] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[307]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[310] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[307]
Removing Lhs of wire tmpOE__From_ESP_net_0[332] = Net_1388[26]
Removing Lhs of wire tmpOE__To_ESP_net_0[337] = Net_1388[26]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[343] = Net_1388[26]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[344] = Net_1388[26]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[345] = Net_1388[26]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[346] = Net_1388[26]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[347] = Net_1388[26]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[348] = Net_1388[26]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[349] = Net_1388[26]
Removing Lhs of wire tmpOE__Console_2_net_0[368] = Net_1388[26]
Removing Lhs of wire \n64_one_bit:Net_350\[374] = Net_989[13]
Removing Rhs of wire \n64_one_bit:bSR:ctrl_clk_enable\[377] = \n64_one_bit:bSR:control_0\[378]
Removing Lhs of wire \n64_one_bit:bSR:status_2\[390] = zero[69]
Removing Lhs of wire \n64_one_bit:bSR:status_0\[391] = zero[69]
Removing Lhs of wire \n64_one_bit:bSR:final_load\[392] = zero[69]
Removing Lhs of wire \n64_one_bit:bSR:status_1\[393] = zero[69]
Removing Rhs of wire \n64_one_bit:bSR:status_3\[394] = \n64_one_bit:bSR:f0_blk_stat_final\[395]
Removing Rhs of wire \n64_one_bit:bSR:status_3\[394] = \n64_one_bit:bSR:f0_blk_stat_8\[405]
Removing Rhs of wire \n64_one_bit:bSR:status_4\[396] = \n64_one_bit:bSR:f0_bus_stat_final\[397]
Removing Rhs of wire \n64_one_bit:bSR:status_4\[396] = \n64_one_bit:bSR:f0_bus_stat_8\[406]
Removing Rhs of wire \n64_one_bit:bSR:status_5\[398] = \n64_one_bit:bSR:f1_blk_stat_final\[399]
Removing Rhs of wire \n64_one_bit:bSR:status_5\[398] = \n64_one_bit:bSR:f1_blk_stat_8\[407]
Removing Rhs of wire \n64_one_bit:bSR:status_6\[400] = \n64_one_bit:bSR:f1_bus_stat_final\[401]
Removing Rhs of wire \n64_one_bit:bSR:status_6\[400] = \n64_one_bit:bSR:f1_bus_stat_8\[408]
Removing Lhs of wire \n64_one_bit:bSR:reset\[410] = zero[69]
Removing Lhs of wire \n64_one_bit:bSR:store\[411] = zero[69]
Removing Rhs of wire Net_1204[441] = cydff_13[1168]
Removing Lhs of wire Net_1199[442] = cydff_14[440]
Removing Rhs of wire Net_1026[444] = \mux_4:tmp__mux_4_reg\[1165]
Removing Lhs of wire Net_475[445] = cydff_8[443]
Removing Lhs of wire \n64_zero_bit:Net_350\[446] = Net_1104[16]
Removing Rhs of wire \n64_zero_bit:bSR:ctrl_clk_enable\[449] = \n64_zero_bit:bSR:control_0\[450]
Removing Lhs of wire \n64_zero_bit:bSR:status_2\[462] = zero[69]
Removing Lhs of wire \n64_zero_bit:bSR:status_0\[463] = zero[69]
Removing Lhs of wire \n64_zero_bit:bSR:final_load\[464] = zero[69]
Removing Lhs of wire \n64_zero_bit:bSR:status_1\[465] = zero[69]
Removing Rhs of wire \n64_zero_bit:bSR:status_3\[466] = \n64_zero_bit:bSR:f0_blk_stat_final\[467]
Removing Rhs of wire \n64_zero_bit:bSR:status_3\[466] = \n64_zero_bit:bSR:f0_blk_stat_8\[477]
Removing Rhs of wire \n64_zero_bit:bSR:status_4\[468] = \n64_zero_bit:bSR:f0_bus_stat_final\[469]
Removing Rhs of wire \n64_zero_bit:bSR:status_4\[468] = \n64_zero_bit:bSR:f0_bus_stat_8\[478]
Removing Rhs of wire \n64_zero_bit:bSR:status_5\[470] = \n64_zero_bit:bSR:f1_blk_stat_final\[471]
Removing Rhs of wire \n64_zero_bit:bSR:status_5\[470] = \n64_zero_bit:bSR:f1_blk_stat_8\[479]
Removing Rhs of wire \n64_zero_bit:bSR:status_6\[472] = \n64_zero_bit:bSR:f1_bus_stat_final\[473]
Removing Rhs of wire \n64_zero_bit:bSR:status_6\[472] = \n64_zero_bit:bSR:f1_bus_stat_8\[480]
Removing Lhs of wire \n64_zero_bit:bSR:reset\[482] = zero[69]
Removing Lhs of wire \n64_zero_bit:bSR:store\[483] = zero[69]
Removing Lhs of wire Net_1098[513] = Net_1388[26]
Removing Lhs of wire \N64_Bit_Clock:add_vi_vv_MODGEN_6_1\[516] = \N64_Bit_Clock:MODULE_6:g2:a0:s_1\[676]
Removing Lhs of wire \N64_Bit_Clock:add_vi_vv_MODGEN_6_0\[517] = \N64_Bit_Clock:MODULE_6:g2:a0:s_0\[677]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_23\[558] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_22\[559] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_21\[560] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_20\[561] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_19\[562] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_18\[563] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_17\[564] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_16\[565] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_15\[566] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_14\[567] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_13\[568] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_12\[569] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_11\[570] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_10\[571] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_9\[572] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_8\[573] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_7\[574] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_6\[575] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_5\[576] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_4\[577] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_3\[578] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_2\[579] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_1\[580] = \N64_Bit_Clock:MODIN5_1\[581]
Removing Lhs of wire \N64_Bit_Clock:MODIN5_1\[581] = \N64_Bit_Clock:count_1\[514]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:a_0\[582] = \N64_Bit_Clock:MODIN5_0\[583]
Removing Lhs of wire \N64_Bit_Clock:MODIN5_0\[583] = \N64_Bit_Clock:count_0\[515]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[715] = Net_1388[26]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[716] = Net_1388[26]
Removing Rhs of wire Net_1209[719] = \Timer_2:Net_51\[1190]
Removing Lhs of wire \n64_ShiftReg_commack:Net_350\[720] = Net_1388[26]
Removing Lhs of wire \n64_ShiftReg_commack:Net_2\[721] = Net_1388[26]
Removing Rhs of wire \n64_ShiftReg_commack:bSR:ctrl_clk_enable\[723] = \n64_ShiftReg_commack:bSR:control_0\[724]
Removing Lhs of wire \n64_ShiftReg_commack:bSR:status_2\[736] = zero[69]
Removing Rhs of wire \n64_ShiftReg_commack:bSR:status_0\[737] = \n64_ShiftReg_commack:bSR:final_load\[738]
Removing Lhs of wire \n64_ShiftReg_commack:bSR:status_1\[739] = zero[69]
Removing Rhs of wire \n64_ShiftReg_commack:bSR:status_3\[740] = \n64_ShiftReg_commack:bSR:f0_blk_stat_final\[741]
Removing Rhs of wire \n64_ShiftReg_commack:bSR:status_3\[740] = \n64_ShiftReg_commack:bSR:f0_blk_stat_32_3\[750]
Removing Rhs of wire \n64_ShiftReg_commack:bSR:status_4\[742] = \n64_ShiftReg_commack:bSR:f0_bus_stat_final\[743]
Removing Rhs of wire \n64_ShiftReg_commack:bSR:status_4\[742] = \n64_ShiftReg_commack:bSR:f0_bus_stat_32_3\[751]
Removing Rhs of wire \n64_ShiftReg_commack:bSR:status_5\[744] = \n64_ShiftReg_commack:bSR:f1_blk_stat_final\[745]
Removing Rhs of wire \n64_ShiftReg_commack:bSR:status_5\[744] = \n64_ShiftReg_commack:bSR:f1_blk_stat_32_3\[752]
Removing Rhs of wire \n64_ShiftReg_commack:bSR:status_6\[746] = \n64_ShiftReg_commack:bSR:f1_bus_stat_final\[747]
Removing Rhs of wire \n64_ShiftReg_commack:bSR:status_6\[746] = \n64_ShiftReg_commack:bSR:f1_bus_stat_32_3\[753]
Removing Lhs of wire \n64_ShiftReg_commack:bSR:reset\[755] = zero[69]
Removing Lhs of wire \n64_ShiftReg_commack:bSR:store\[756] = zero[69]
Removing Rhs of wire switch_msg[931] = cy_tff_1[1167]
Removing Rhs of wire tmpOE__bufoe_3_net_0[933] = n64_comm_state[934]
Removing Rhs of wire tmpOE__bufoe_3_net_0[933] = cy_tff_3[1164]
Removing Lhs of wire \n64_ShiftReg_buttonstate:Net_350\[935] = Net_1388[26]
Removing Lhs of wire \n64_ShiftReg_buttonstate:Net_2\[936] = Net_1388[26]
Removing Rhs of wire \n64_ShiftReg_buttonstate:bSR:ctrl_clk_enable\[938] = \n64_ShiftReg_buttonstate:bSR:control_0\[939]
Removing Lhs of wire \n64_ShiftReg_buttonstate:bSR:status_2\[951] = zero[69]
Removing Rhs of wire \n64_ShiftReg_buttonstate:bSR:status_0\[952] = \n64_ShiftReg_buttonstate:bSR:final_load\[953]
Removing Lhs of wire \n64_ShiftReg_buttonstate:bSR:status_1\[954] = zero[69]
Removing Rhs of wire \n64_ShiftReg_buttonstate:bSR:status_3\[955] = \n64_ShiftReg_buttonstate:bSR:f0_blk_stat_final\[956]
Removing Rhs of wire \n64_ShiftReg_buttonstate:bSR:status_3\[955] = \n64_ShiftReg_buttonstate:bSR:f0_blk_stat_32_3\[965]
Removing Rhs of wire \n64_ShiftReg_buttonstate:bSR:status_4\[957] = \n64_ShiftReg_buttonstate:bSR:f0_bus_stat_final\[958]
Removing Rhs of wire \n64_ShiftReg_buttonstate:bSR:status_4\[957] = \n64_ShiftReg_buttonstate:bSR:f0_bus_stat_32_3\[966]
Removing Rhs of wire \n64_ShiftReg_buttonstate:bSR:status_5\[959] = \n64_ShiftReg_buttonstate:bSR:f1_blk_stat_final\[960]
Removing Rhs of wire \n64_ShiftReg_buttonstate:bSR:status_5\[959] = \n64_ShiftReg_buttonstate:bSR:f1_blk_stat_32_3\[967]
Removing Rhs of wire \n64_ShiftReg_buttonstate:bSR:status_6\[961] = \n64_ShiftReg_buttonstate:bSR:f1_bus_stat_final\[962]
Removing Rhs of wire \n64_ShiftReg_buttonstate:bSR:status_6\[961] = \n64_ShiftReg_buttonstate:bSR:f1_bus_stat_32_3\[968]
Removing Lhs of wire \n64_ShiftReg_buttonstate:bSR:reset\[970] = zero[69]
Removing Lhs of wire \n64_ShiftReg_buttonstate:bSR:store\[971] = zero[69]
Removing Lhs of wire Net_1436[1146] = Net_1388[26]
Removing Lhs of wire Net_1427[1150] = cydff_16[1149]
Removing Lhs of wire Net_527[1153] = cydff_9[1151]
Removing Lhs of wire \count_time_to_transmit:Net_82\[1155] = zero[69]
Removing Lhs of wire \count_time_to_transmit:Net_91\[1156] = zero[69]
Removing Lhs of wire Net_1386[1166] = Net_1388[26]
Removing Rhs of wire Net_1202[1169] = cydff_12[1170]
Removing Rhs of wire Net_1200[1171] = cydff_11[1172]
Removing Rhs of wire Net_1175[1174] = cy_dffe_2[1176]
Removing Rhs of wire Net_1177[1177] = cy_tff_5[1178]
Removing Lhs of wire Net_1390[1179] = zero[69]
Removing Lhs of wire \Timer_1:Net_260\[1181] = zero[69]
Removing Lhs of wire \Timer_1:Net_266\[1182] = cydff_15[25]
Removing Lhs of wire \Timer_2:Net_260\[1188] = zero[69]
Removing Lhs of wire \Timer_2:Net_266\[1189] = cydff_16[1149]
Removing Lhs of wire cydff_7D[1195] = Net_1387[2]
Removing Lhs of wire cydff_6D[1196] = Net_1005[6]
Removing Lhs of wire cydff_5D[1198] = Net_1002[10]
Removing Lhs of wire cydff_1D[1199] = Net_989[13]
Removing Lhs of wire cydff_2D[1200] = Net_1104[16]
Removing Lhs of wire cydff_3D[1201] = Net_1190[19]
Removing Lhs of wire cydff_4D[1202] = Net_1001[22]
Removing Lhs of wire cydff_15D[1203] = Net_1388[26]
Removing Lhs of wire cydff_10D[1205] = Net_1169[33]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1206] = zero[69]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1221] = \UART:BUART:rx_bitclk_pre\[171]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1230] = \UART:BUART:rx_parity_error_pre\[248]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1231] = zero[69]
Removing Lhs of wire \n64_one_bit:bSR:load_reg\\D\[1235] = zero[69]
Removing Lhs of wire cydff_14D[1236] = Net_1204[441]
Removing Lhs of wire cydff_8D[1237] = Net_1026[444]
Removing Lhs of wire \n64_zero_bit:bSR:load_reg\\D\[1238] = zero[69]
Removing Lhs of wire \n64_ShiftReg_commack:bSR:load_reg\\D\[1242] = cy_tff_2[30]
Removing Lhs of wire \n64_ShiftReg_buttonstate:bSR:load_reg\\D\[1243] = cy_tff_2[30]
Removing Lhs of wire \detect_comm_state_1:last\\D\[1244] = tmpOE__bufoe_3_net_0[933]
Removing Lhs of wire cydff_16D[1245] = Net_1388[26]
Removing Lhs of wire cydff_9D[1246] = Net_1246[1152]
Removing Lhs of wire cydff_13D[1249] = Net_1202[1169]
Removing Lhs of wire cydff_12D[1250] = Net_1200[1171]
Removing Lhs of wire cydff_11D[1251] = cy_tff_2[30]

------------------------------------------------------
Aliased 0 equations, 268 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_1176' (cost = 0):
Net_1176 <= (not cydff_10);

Note:  Expanding virtual equation for 'Net_1388' (cost = 0):
Net_1388 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\N64_Bit_Clock:count_0\);

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:s_0\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:s_0\ <= (not \N64_Bit_Clock:count_0\);

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\N64_Bit_Clock:count_1\ and \N64_Bit_Clock:count_0\));

Note:  Expanding virtual equation for 'Net_1032' (cost = 3):
Net_1032 <= (Net_1209
	OR cydff_14);

Note:  Expanding virtual equation for 'Net_1172' (cost = 1):
Net_1172 <= ((not tmpOE__bufoe_3_net_0 and \detect_comm_state_1:last\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'start_rcv' (cost = 1):
start_rcv <= ((not cydff_10 and Net_1175));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:s_1\' (cost = 4):
\N64_Bit_Clock:MODULE_6:g2:a0:s_1\ <= ((not \N64_Bit_Clock:count_0\ and \N64_Bit_Clock:count_1\)
	OR (not \N64_Bit_Clock:count_1\ and \N64_Bit_Clock:count_0\));

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1174' (cost = 6):
Net_1174 <= ((not tmpOE__bufoe_3_net_0 and \detect_comm_state_1:last\)
	OR (not cydff_10 and Net_1175));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_113 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_113 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_113 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_113 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_113 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 61 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \N64_Bit_Clock:not_last_reset\\D\ to Net_1388
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[135] = \UART:BUART:rx_bitclk\[183]
Removing Lhs of wire \UART:BUART:rx_status_0\[234] = zero[69]
Removing Lhs of wire \UART:BUART:rx_status_6\[243] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[686] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[696] = zero[69]
Removing Lhs of wire \N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[706] = zero[69]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1213] = \UART:BUART:tx_ctrl_mark_last\[126]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1225] = zero[69]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1226] = zero[69]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1228] = zero[69]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1229] = \UART:BUART:rx_markspace_pre\[247]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1234] = \UART:BUART:rx_parity_bit\[253]
Removing Lhs of wire \N64_Bit_Clock:not_last_reset\\D\[1239] = Net_1388[26]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_113 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_113 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj" -dcpsoc3 PSoC_Unicon.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.292ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 01 February 2019 17:38:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -d CY8C5268LTI-LP030 PSoC_Unicon.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \N64_Bit_Clock:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \n64_one_bit:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \n64_zero_bit:bSR:load_reg\ from registered to combinatorial
Assigning clock System_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'System_Clock_Slow'. Fanout=0, Signal=sys_clk_slow
    Digital Clock 1: Automatic-assigning  clock 'N64_Shift_Clock'. Fanout=12, Signal=n64_shift_clk
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \n64_one_bit:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: N64_Shift_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: N64_Shift_Clock, EnableOut: Constant 1
    UDB Clk/Enable \n64_zero_bit:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: N64_Shift_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: N64_Shift_Clock, EnableOut: Constant 1
    UDB Clk/Enable \n64_ShiftReg_commack:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: n64_bit_clk:macrocell.q was determined to be a routed clock that is synchronous to N64_Shift_Clock
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: N64_Shift_Clock, EnableOut: n64_bit_clk:macrocell.q
    UDB Clk/Enable \n64_ShiftReg_buttonstate:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: n64_bit_clk:macrocell.q was determined to be a routed clock that is synchronous to N64_Shift_Clock
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: N64_Shift_Clock, EnableOut: n64_bit_clk:macrocell.q
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: n64_bit_clk:macrocell.q
        Effective Clock: N64_Shift_Clock
        Enable Signal: n64_bit_clk:macrocell.q
    Routed Clock: start_rcv:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: start_rcv:macrocell.q
    Routed Clock: Net_943:macrocell.q
        Effective Clock: N64_Shift_Clock
        Enable Signal: Net_943:macrocell.q
    Routed Clock: cy_tff_2:macrocell.q
        Effective Clock: N64_Shift_Clock
        Enable Signal: cy_tff_2:macrocell.q
    Routed Clock: cydff_9:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: cydff_9:macrocell.q
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: Console_2(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_1200, Duplicate of \n64_ShiftReg_commack:bSR:load_reg\ 
    MacroCell: Name=Net_1200, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 1 pterm
        (
              cy_tff_2
        );
        Output = Net_1200 (fanout=1)

    Removing \n64_ShiftReg_buttonstate:bSR:load_reg\, Duplicate of \n64_ShiftReg_commack:bSR:load_reg\ 
    MacroCell: Name=\n64_ShiftReg_buttonstate:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 1 pterm
        (
              cy_tff_2
        );
        Output = \n64_ShiftReg_buttonstate:bSR:load_reg\ (fanout=1)

    Removing \n64_ShiftReg_buttonstate:bSR:status_0\, Duplicate of \n64_ShiftReg_commack:bSR:status_0\ 
    MacroCell: Name=\n64_ShiftReg_buttonstate:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cy_tff_2 * !\n64_ShiftReg_commack:bSR:load_reg\
        );
        Output = \n64_ShiftReg_buttonstate:bSR:status_0\ (fanout=5)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = From_ESP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => From_ESP(0)__PA ,
            fb => Net_113 ,
            pad => From_ESP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = To_ESP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => To_ESP(0)__PA ,
            pin_input => Net_108 ,
            pad => To_ESP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Console_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Console_2(0)__PA ,
            oe => tmpOE__bufoe_3_net_0 ,
            fb => Net_1169 ,
            pin_input => cydff_6 ,
            pad => Console_2(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_943, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !transmit_tc * !Net_1213 * !Net_221
        );
        Output = Net_943 (fanout=1)

    MacroCell: Name=Net_108, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_108 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_113 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\n64_ShiftReg_commack:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cy_tff_2 * !\n64_ShiftReg_commack:bSR:load_reg\
        );
        Output = \n64_ShiftReg_commack:bSR:status_0\ (fanout=10)

    MacroCell: Name=start_rcv, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cydff_10 * Net_1175
        );
        Output = start_rcv (fanout=2)

    MacroCell: Name=Net_1395, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !tmpOE__bufoe_3_net_0
        );
        Output = Net_1395 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=cydff_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1387
        );
        Output = cydff_7 (fanout=2)

    MacroCell: Name=cydff_6, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_5 * cydff_2
            + cydff_5 * cydff_1
        );
        Output = cydff_6 (fanout=1)

    MacroCell: Name=n64_bit_clk, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !n64_bit_clk * \N64_Bit_Clock:not_last_reset\ * 
              !\N64_Bit_Clock:count_0\
            + \N64_Bit_Clock:not_last_reset\ * !\N64_Bit_Clock:count_1\ * 
              \N64_Bit_Clock:count_0\
        );
        Output = n64_bit_clk (fanout=19)

    MacroCell: Name=cydff_5, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 2 pterms
        (
              cydff_3 * !switch_msg
            + cydff_4 * switch_msg
        );
        Output = cydff_5 (fanout=1)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_989
        );
        Output = cydff_1 (fanout=1)

    MacroCell: Name=cydff_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1104
        );
        Output = cydff_2 (fanout=1)

    MacroCell: Name=cydff_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 1 pterm
        (
              Net_1190
        );
        Output = cydff_3 (fanout=1)

    MacroCell: Name=cydff_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 1 pterm
        (
              Net_1001
        );
        Output = cydff_4 (fanout=1)

    MacroCell: Name=cydff_15, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(start_rcv)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_15 (fanout=1)

    MacroCell: Name=cy_tff_2, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(Net_943)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cy_tff_2 (fanout=4)

    MacroCell: Name=cydff_10, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1169
        );
        Output = cydff_10 (fanout=4)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_113
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_113 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_113 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_113
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_113 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_113 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_113
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=cydff_14, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1204
        );
        Output = cydff_14 (fanout=2)

    MacroCell: Name=cydff_8, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_7 * !cydff_10
        );
        Output = cydff_8 (fanout=1)

    MacroCell: Name=\N64_Bit_Clock:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \N64_Bit_Clock:not_last_reset\ (fanout=3)

    MacroCell: Name=\N64_Bit_Clock:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \N64_Bit_Clock:not_last_reset\ * \N64_Bit_Clock:count_0\
        );
        Output = \N64_Bit_Clock:count_1\ (fanout=1)

    MacroCell: Name=\N64_Bit_Clock:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \N64_Bit_Clock:not_last_reset\
        );
        Output = \N64_Bit_Clock:count_0\ (fanout=2)

    MacroCell: Name=\n64_ShiftReg_commack:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 1 pterm
        (
              cy_tff_2
        );
        Output = \n64_ShiftReg_commack:bSR:load_reg\ (fanout=2)

    MacroCell: Name=\detect_comm_state_1:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              tmpOE__bufoe_3_net_0
        );
        Output = \detect_comm_state_1:last\ (fanout=1)

    MacroCell: Name=cydff_16, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(cy_tff_2)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_16 (fanout=1)

    MacroCell: Name=cydff_9, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !cydff_7 * !cy_tff_2
        );
        Output = cydff_9 (fanout=1)

    MacroCell: Name=tmpOE__bufoe_3_net_0, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !cydff_14 * !Net_1209
        );
        Output = tmpOE__bufoe_3_net_0 (fanout=4)

    MacroCell: Name=switch_msg, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 1 pterm
        (
              cydff_8
        );
        Output = switch_msg (fanout=1)

    MacroCell: Name=Net_1204, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 1 pterm
        (
              Net_1202
        );
        Output = Net_1204 (fanout=1)

    MacroCell: Name=Net_1202, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 1 pterm
        (
              \n64_ShiftReg_commack:bSR:load_reg\
        );
        Output = Net_1202 (fanout=1)

    MacroCell: Name=Net_1175, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cydff_10 * Net_1177
            + Net_1175 * !Net_1177
        );
        Output = Net_1175 (fanout=3)

    MacroCell: Name=Net_1177, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_10 * Net_1175
            + !tmpOE__bufoe_3_net_0 * \detect_comm_state_1:last\
        );
        Output = Net_1177 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\n64_one_bit:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => n64_shift_clk ,
            cs_addr_2 => \n64_one_bit:bSR:ctrl_clk_enable\ ,
            route_si => Net_989 ,
            so_comb => Net_989 ,
            f0_bus_stat_comb => \n64_one_bit:bSR:status_4\ ,
            f0_blk_stat_comb => \n64_one_bit:bSR:status_3\ ,
            f1_bus_stat_comb => \n64_one_bit:bSR:status_6\ ,
            f1_blk_stat_comb => \n64_one_bit:bSR:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\n64_zero_bit:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => n64_shift_clk ,
            cs_addr_2 => \n64_zero_bit:bSR:ctrl_clk_enable\ ,
            route_si => Net_1104 ,
            so_comb => Net_1104 ,
            f0_bus_stat_comb => \n64_zero_bit:bSR:status_4\ ,
            f0_blk_stat_comb => \n64_zero_bit:bSR:status_3\ ,
            f1_bus_stat_comb => \n64_zero_bit:bSR:status_6\ ,
            f1_blk_stat_comb => \n64_zero_bit:bSR:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => n64_shift_clk ,
            cs_addr_2 => \n64_ShiftReg_commack:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
            route_si => __ONE__ ,
            so_comb => Net_1190 ,
            chain_out => \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => n64_bit_clk );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(n64_bit_clk)
        Next in chain : \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => n64_shift_clk ,
            cs_addr_2 => \n64_ShiftReg_commack:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_in => \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => n64_bit_clk );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(n64_bit_clk)
        Previous in chain : \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => n64_shift_clk ,
            cs_addr_2 => \n64_ShiftReg_commack:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_in => \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => n64_bit_clk );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(n64_bit_clk)
        Previous in chain : \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => n64_shift_clk ,
            cs_addr_2 => \n64_ShiftReg_commack:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
            route_si => __ONE__ ,
            f0_bus_stat_comb => \n64_ShiftReg_commack:bSR:status_4\ ,
            f0_blk_stat_comb => \n64_ShiftReg_commack:bSR:status_3\ ,
            f1_bus_stat_comb => \n64_ShiftReg_commack:bSR:status_6\ ,
            f1_blk_stat_comb => \n64_ShiftReg_commack:bSR:status_5\ ,
            chain_in => \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => n64_bit_clk );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(n64_bit_clk)
        Previous in chain : \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => n64_shift_clk ,
            cs_addr_2 => \n64_ShiftReg_buttonstate:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
            route_si => __ONE__ ,
            so_comb => Net_1001 ,
            chain_out => \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => n64_bit_clk );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(n64_bit_clk)
        Next in chain : \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => n64_shift_clk ,
            cs_addr_2 => \n64_ShiftReg_buttonstate:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_in => \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => n64_bit_clk );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(n64_bit_clk)
        Previous in chain : \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => n64_shift_clk ,
            cs_addr_2 => \n64_ShiftReg_buttonstate:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_in => \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => n64_bit_clk );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(n64_bit_clk)
        Previous in chain : \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => n64_shift_clk ,
            cs_addr_2 => \n64_ShiftReg_buttonstate:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
            route_si => __ONE__ ,
            f0_bus_stat_comb => \n64_ShiftReg_buttonstate:bSR:status_4\ ,
            f0_blk_stat_comb => \n64_ShiftReg_buttonstate:bSR:status_3\ ,
            f1_bus_stat_comb => \n64_ShiftReg_buttonstate:bSR:status_6\ ,
            f1_blk_stat_comb => \n64_ShiftReg_buttonstate:bSR:status_5\ ,
            chain_in => \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => n64_bit_clk );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(n64_bit_clk)
        Previous in chain : \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_115 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\n64_one_bit:bSR:StsReg\
        PORT MAP (
            clock => n64_shift_clk ,
            status_6 => \n64_one_bit:bSR:status_6\ ,
            status_5 => \n64_one_bit:bSR:status_5\ ,
            status_4 => \n64_one_bit:bSR:status_4\ ,
            status_3 => \n64_one_bit:bSR:status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\n64_zero_bit:bSR:StsReg\
        PORT MAP (
            clock => n64_shift_clk ,
            status_6 => \n64_zero_bit:bSR:status_6\ ,
            status_5 => \n64_zero_bit:bSR:status_5\ ,
            status_4 => \n64_zero_bit:bSR:status_4\ ,
            status_3 => \n64_zero_bit:bSR:status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\n64_ShiftReg_commack:bSR:StsReg\
        PORT MAP (
            clock => n64_shift_clk ,
            status_6 => \n64_ShiftReg_commack:bSR:status_6\ ,
            status_5 => \n64_ShiftReg_commack:bSR:status_5\ ,
            status_4 => \n64_ShiftReg_commack:bSR:status_4\ ,
            status_3 => \n64_ShiftReg_commack:bSR:status_3\ ,
            status_0 => \n64_ShiftReg_commack:bSR:status_0\ ,
            interrupt => Net_221 ,
            clk_en => n64_bit_clk );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(n64_bit_clk)

    statusicell: Name =\n64_ShiftReg_buttonstate:bSR:StsReg\
        PORT MAP (
            clock => n64_shift_clk ,
            status_6 => \n64_ShiftReg_buttonstate:bSR:status_6\ ,
            status_5 => \n64_ShiftReg_buttonstate:bSR:status_5\ ,
            status_4 => \n64_ShiftReg_buttonstate:bSR:status_4\ ,
            status_3 => \n64_ShiftReg_buttonstate:bSR:status_3\ ,
            status_0 => \n64_ShiftReg_commack:bSR:status_0\ ,
            interrupt => Net_1213 ,
            clk_en => n64_bit_clk );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(n64_bit_clk)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\n64_one_bit:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => n64_shift_clk ,
            control_7 => \n64_one_bit:bSR:control_7\ ,
            control_6 => \n64_one_bit:bSR:control_6\ ,
            control_5 => \n64_one_bit:bSR:control_5\ ,
            control_4 => \n64_one_bit:bSR:control_4\ ,
            control_3 => \n64_one_bit:bSR:control_3\ ,
            control_2 => \n64_one_bit:bSR:control_2\ ,
            control_1 => \n64_one_bit:bSR:control_1\ ,
            control_0 => \n64_one_bit:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\n64_zero_bit:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => n64_shift_clk ,
            control_7 => \n64_zero_bit:bSR:control_7\ ,
            control_6 => \n64_zero_bit:bSR:control_6\ ,
            control_5 => \n64_zero_bit:bSR:control_5\ ,
            control_4 => \n64_zero_bit:bSR:control_4\ ,
            control_3 => \n64_zero_bit:bSR:control_3\ ,
            control_2 => \n64_zero_bit:bSR:control_2\ ,
            control_1 => \n64_zero_bit:bSR:control_1\ ,
            control_0 => \n64_zero_bit:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\n64_ShiftReg_commack:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => n64_shift_clk ,
            control_7 => \n64_ShiftReg_commack:bSR:control_7\ ,
            control_6 => \n64_ShiftReg_commack:bSR:control_6\ ,
            control_5 => \n64_ShiftReg_commack:bSR:control_5\ ,
            control_4 => \n64_ShiftReg_commack:bSR:control_4\ ,
            control_3 => \n64_ShiftReg_commack:bSR:control_3\ ,
            control_2 => \n64_ShiftReg_commack:bSR:control_2\ ,
            control_1 => \n64_ShiftReg_commack:bSR:control_1\ ,
            control_0 => \n64_ShiftReg_commack:bSR:ctrl_clk_enable\ ,
            clk_en => n64_bit_clk );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(n64_bit_clk)

    controlcell: Name =\n64_ShiftReg_buttonstate:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => n64_shift_clk ,
            control_7 => \n64_ShiftReg_buttonstate:bSR:control_7\ ,
            control_6 => \n64_ShiftReg_buttonstate:bSR:control_6\ ,
            control_5 => \n64_ShiftReg_buttonstate:bSR:control_5\ ,
            control_4 => \n64_ShiftReg_buttonstate:bSR:control_4\ ,
            control_3 => \n64_ShiftReg_buttonstate:bSR:control_3\ ,
            control_2 => \n64_ShiftReg_buttonstate:bSR:control_2\ ,
            control_1 => \n64_ShiftReg_buttonstate:bSR:control_1\ ,
            control_0 => \n64_ShiftReg_buttonstate:bSR:ctrl_clk_enable\ ,
            clk_en => n64_bit_clk );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(n64_bit_clk)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =n64_init_isr
        PORT MAP (
            interrupt => Net_1391 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =uart_rx_int
        PORT MAP (
            interrupt => Net_115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =n64_comm_state_isr
        PORT MAP (
            interrupt => Net_1395 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   13 :   35 :   48 : 27.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   56 :  136 :  192 : 29.17 %
  Unique P-terms              :   74 :  310 :  384 : 19.27 %
  Total P-terms               :   84 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    6 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.142ms
Tech Mapping phase: Elapsed time ==> 0s.230ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(3)][IoId=(7)] : From_ESP(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : To_ESP(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.441ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.41
                   Pterms :            3.64
               Macrocells :            2.55
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       5.69 :       3.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
datapathcell: Name =\n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => n64_shift_clk ,
        cs_addr_2 => \n64_ShiftReg_buttonstate:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
        route_si => __ONE__ ,
        f0_bus_stat_comb => \n64_ShiftReg_buttonstate:bSR:status_4\ ,
        f0_blk_stat_comb => \n64_ShiftReg_buttonstate:bSR:status_3\ ,
        f1_bus_stat_comb => \n64_ShiftReg_buttonstate:bSR:status_6\ ,
        f1_blk_stat_comb => \n64_ShiftReg_buttonstate:bSR:status_5\ ,
        chain_in => \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => n64_bit_clk );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(n64_bit_clk)
    Previous in chain : \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\n64_ShiftReg_buttonstate:bSR:StsReg\
    PORT MAP (
        clock => n64_shift_clk ,
        status_6 => \n64_ShiftReg_buttonstate:bSR:status_6\ ,
        status_5 => \n64_ShiftReg_buttonstate:bSR:status_5\ ,
        status_4 => \n64_ShiftReg_buttonstate:bSR:status_4\ ,
        status_3 => \n64_ShiftReg_buttonstate:bSR:status_3\ ,
        status_0 => \n64_ShiftReg_commack:bSR:status_0\ ,
        interrupt => Net_1213 ,
        clk_en => n64_bit_clk );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(n64_bit_clk)

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
datapathcell: Name =\n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => n64_shift_clk ,
        cs_addr_2 => \n64_ShiftReg_buttonstate:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_in => \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => n64_bit_clk );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(n64_bit_clk)
    Previous in chain : \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u3\

controlcell: Name =\n64_ShiftReg_buttonstate:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => n64_shift_clk ,
        control_7 => \n64_ShiftReg_buttonstate:bSR:control_7\ ,
        control_6 => \n64_ShiftReg_buttonstate:bSR:control_6\ ,
        control_5 => \n64_ShiftReg_buttonstate:bSR:control_5\ ,
        control_4 => \n64_ShiftReg_buttonstate:bSR:control_4\ ,
        control_3 => \n64_ShiftReg_buttonstate:bSR:control_3\ ,
        control_2 => \n64_ShiftReg_buttonstate:bSR:control_2\ ,
        control_1 => \n64_ShiftReg_buttonstate:bSR:control_1\ ,
        control_0 => \n64_ShiftReg_buttonstate:bSR:ctrl_clk_enable\ ,
        clk_en => n64_bit_clk );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(n64_bit_clk)

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\n64_zero_bit:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => n64_shift_clk ,
        cs_addr_2 => \n64_zero_bit:bSR:ctrl_clk_enable\ ,
        route_si => Net_1104 ,
        so_comb => Net_1104 ,
        f0_bus_stat_comb => \n64_zero_bit:bSR:status_4\ ,
        f0_blk_stat_comb => \n64_zero_bit:bSR:status_3\ ,
        f1_bus_stat_comb => \n64_zero_bit:bSR:status_6\ ,
        f1_blk_stat_comb => \n64_zero_bit:bSR:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\n64_zero_bit:bSR:StsReg\
    PORT MAP (
        clock => n64_shift_clk ,
        status_6 => \n64_zero_bit:bSR:status_6\ ,
        status_5 => \n64_zero_bit:bSR:status_5\ ,
        status_4 => \n64_zero_bit:bSR:status_4\ ,
        status_3 => \n64_zero_bit:bSR:status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\n64_zero_bit:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => n64_shift_clk ,
        control_7 => \n64_zero_bit:bSR:control_7\ ,
        control_6 => \n64_zero_bit:bSR:control_6\ ,
        control_5 => \n64_zero_bit:bSR:control_5\ ,
        control_4 => \n64_zero_bit:bSR:control_4\ ,
        control_3 => \n64_zero_bit:bSR:control_3\ ,
        control_2 => \n64_zero_bit:bSR:control_2\ ,
        control_1 => \n64_zero_bit:bSR:control_1\ ,
        control_0 => \n64_zero_bit:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
datapathcell: Name =\n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => n64_shift_clk ,
        cs_addr_2 => \n64_ShiftReg_buttonstate:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_in => \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => n64_bit_clk );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(n64_bit_clk)
    Previous in chain : \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u2\

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=cydff_16, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(cy_tff_2)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_16 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\n64_ShiftReg_commack:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cy_tff_2 * !\n64_ShiftReg_commack:bSR:load_reg\
        );
        Output = \n64_ShiftReg_commack:bSR:status_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\n64_ShiftReg_commack:bSR:load_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 1 pterm
        (
              cy_tff_2
        );
        Output = \n64_ShiftReg_commack:bSR:load_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1202, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 1 pterm
        (
              \n64_ShiftReg_commack:bSR:load_reg\
        );
        Output = Net_1202 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1204, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 1 pterm
        (
              Net_1202
        );
        Output = Net_1204 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => n64_shift_clk ,
        cs_addr_2 => \n64_ShiftReg_commack:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
        route_si => __ONE__ ,
        f0_bus_stat_comb => \n64_ShiftReg_commack:bSR:status_4\ ,
        f0_blk_stat_comb => \n64_ShiftReg_commack:bSR:status_3\ ,
        f1_bus_stat_comb => \n64_ShiftReg_commack:bSR:status_6\ ,
        f1_blk_stat_comb => \n64_ShiftReg_commack:bSR:status_5\ ,
        chain_in => \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => n64_bit_clk );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(n64_bit_clk)
    Previous in chain : \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\n64_ShiftReg_commack:bSR:StsReg\
    PORT MAP (
        clock => n64_shift_clk ,
        status_6 => \n64_ShiftReg_commack:bSR:status_6\ ,
        status_5 => \n64_ShiftReg_commack:bSR:status_5\ ,
        status_4 => \n64_ShiftReg_commack:bSR:status_4\ ,
        status_3 => \n64_ShiftReg_commack:bSR:status_3\ ,
        status_0 => \n64_ShiftReg_commack:bSR:status_0\ ,
        interrupt => Net_221 ,
        clk_en => n64_bit_clk );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(n64_bit_clk)

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=cy_tff_2, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(Net_943)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cy_tff_2 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=cydff_8, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_7 * !cydff_10
        );
        Output = cydff_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_7, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1387
        );
        Output = cydff_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_9, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !cydff_7 * !cy_tff_2
        );
        Output = cydff_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_943, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !transmit_tc * !Net_1213 * !Net_221
        );
        Output = Net_943 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => n64_shift_clk ,
        cs_addr_2 => \n64_ShiftReg_commack:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
        route_si => __ONE__ ,
        so_comb => Net_1190 ,
        chain_out => \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => n64_bit_clk );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(n64_bit_clk)
    Next in chain : \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u1\

controlcell: Name =\n64_ShiftReg_commack:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => n64_shift_clk ,
        control_7 => \n64_ShiftReg_commack:bSR:control_7\ ,
        control_6 => \n64_ShiftReg_commack:bSR:control_6\ ,
        control_5 => \n64_ShiftReg_commack:bSR:control_5\ ,
        control_4 => \n64_ShiftReg_commack:bSR:control_4\ ,
        control_3 => \n64_ShiftReg_commack:bSR:control_3\ ,
        control_2 => \n64_ShiftReg_commack:bSR:control_2\ ,
        control_1 => \n64_ShiftReg_commack:bSR:control_1\ ,
        control_0 => \n64_ShiftReg_commack:bSR:ctrl_clk_enable\ ,
        clk_en => n64_bit_clk );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(n64_bit_clk)

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=cydff_10, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1169
        );
        Output = cydff_10 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\detect_comm_state_1:last\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              tmpOE__bufoe_3_net_0
        );
        Output = \detect_comm_state_1:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1177, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_10 * Net_1175
            + !tmpOE__bufoe_3_net_0 * \detect_comm_state_1:last\
        );
        Output = Net_1177 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1175, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cydff_10 * Net_1177
            + Net_1175 * !Net_1177
        );
        Output = Net_1175 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1395, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !tmpOE__bufoe_3_net_0
        );
        Output = Net_1395 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=n64_bit_clk, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !n64_bit_clk * \N64_Bit_Clock:not_last_reset\ * 
              !\N64_Bit_Clock:count_0\
            + \N64_Bit_Clock:not_last_reset\ * !\N64_Bit_Clock:count_1\ * 
              \N64_Bit_Clock:count_0\
        );
        Output = n64_bit_clk (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\N64_Bit_Clock:count_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \N64_Bit_Clock:not_last_reset\ * \N64_Bit_Clock:count_0\
        );
        Output = \N64_Bit_Clock:count_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\N64_Bit_Clock:count_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \N64_Bit_Clock:not_last_reset\
        );
        Output = \N64_Bit_Clock:count_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\N64_Bit_Clock:not_last_reset\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \N64_Bit_Clock:not_last_reset\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=cydff_15, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(start_rcv)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_15 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=start_rcv, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cydff_10 * Net_1175
        );
        Output = start_rcv (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\n64_one_bit:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => n64_shift_clk ,
        cs_addr_2 => \n64_one_bit:bSR:ctrl_clk_enable\ ,
        route_si => Net_989 ,
        so_comb => Net_989 ,
        f0_bus_stat_comb => \n64_one_bit:bSR:status_4\ ,
        f0_blk_stat_comb => \n64_one_bit:bSR:status_3\ ,
        f1_bus_stat_comb => \n64_one_bit:bSR:status_6\ ,
        f1_blk_stat_comb => \n64_one_bit:bSR:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\n64_one_bit:bSR:StsReg\
    PORT MAP (
        clock => n64_shift_clk ,
        status_6 => \n64_one_bit:bSR:status_6\ ,
        status_5 => \n64_one_bit:bSR:status_5\ ,
        status_4 => \n64_one_bit:bSR:status_4\ ,
        status_3 => \n64_one_bit:bSR:status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\n64_one_bit:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => n64_shift_clk ,
        control_7 => \n64_one_bit:bSR:control_7\ ,
        control_6 => \n64_one_bit:bSR:control_6\ ,
        control_5 => \n64_one_bit:bSR:control_5\ ,
        control_4 => \n64_one_bit:bSR:control_4\ ,
        control_3 => \n64_one_bit:bSR:control_3\ ,
        control_2 => \n64_one_bit:bSR:control_2\ ,
        control_1 => \n64_one_bit:bSR:control_1\ ,
        control_0 => \n64_one_bit:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_113 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_113
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_113
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_113 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_113 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_113 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_115 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_113
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_113 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => n64_shift_clk ,
        cs_addr_2 => \n64_ShiftReg_buttonstate:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
        route_si => __ONE__ ,
        so_comb => Net_1001 ,
        chain_out => \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => n64_bit_clk );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(n64_bit_clk)
    Next in chain : \n64_ShiftReg_buttonstate:bSR:sC32:BShiftRegDp:u1\

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=cydff_14, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1204
        );
        Output = cydff_14 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => n64_shift_clk ,
        cs_addr_2 => \n64_ShiftReg_commack:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_in => \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => n64_bit_clk );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(n64_bit_clk)
    Previous in chain : \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u3\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=switch_msg, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 1 pterm
        (
              cydff_8
        );
        Output = switch_msg (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_108, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_108 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=cydff_3, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 1 pterm
        (
              Net_1190
        );
        Output = cydff_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_5, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 2 pterms
        (
              cydff_3 * !switch_msg
            + cydff_4 * switch_msg
        );
        Output = cydff_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_4, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: PosEdge(n64_bit_clk)
        Main Equation            : 1 pterm
        (
              Net_1001
        );
        Output = cydff_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => n64_shift_clk ,
        cs_addr_2 => \n64_ShiftReg_commack:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \n64_ShiftReg_commack:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_in => \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => n64_bit_clk );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(n64_bit_clk)
    Previous in chain : \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \n64_ShiftReg_commack:bSR:sC32:BShiftRegDp:u2\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=cydff_6, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_5 * cydff_2
            + cydff_5 * cydff_1
        );
        Output = cydff_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_989
        );
        Output = cydff_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_2, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1104
        );
        Output = cydff_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=tmpOE__bufoe_3_net_0, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (n64_shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !cydff_14 * !Net_1209
        );
        Output = tmpOE__bufoe_3_net_0 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =n64_comm_state_isr
        PORT MAP (
            interrupt => Net_1395 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =uart_rx_int
        PORT MAP (
            interrupt => Net_115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =n64_init_isr
        PORT MAP (
            interrupt => Net_1391 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Console_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Console_2(0)__PA ,
        oe => tmpOE__bufoe_3_net_0 ,
        fb => Net_1169 ,
        pin_input => cydff_6 ,
        pad => Console_2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = To_ESP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => To_ESP(0)__PA ,
        pin_input => Net_108 ,
        pad => To_ESP(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = From_ESP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => From_ESP(0)__PA ,
        fb => Net_113 ,
        pad => From_ESP(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => sys_clk_slow ,
            dclk_0 => sys_clk_slow_local ,
            dclk_glb_1 => n64_shift_clk ,
            dclk_1 => n64_shift_clk_local ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => cydff_15 ,
            tc => Net_1387 ,
            cmp => \Timer_1:Net_261\ ,
            irq => Net_1391 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_2:TimerHW\
        PORT MAP (
            clock => n64_shift_clk ,
            enable => cydff_16 ,
            timer_reset => cydff_14 ,
            tc => Net_1209 ,
            cmp => \Timer_2:Net_261\ ,
            irq => \Timer_2:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\count_time_to_transmit:CounterHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ZERO__ ,
            timer_reset => start_rcv ,
            tc => transmit_tc ,
            cmp => \count_time_to_transmit:Net_47\ ,
            irq => \count_time_to_transmit:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------------------------------------------
   0 |   0 |       |      NONE |      RES_PULL_UP |     Console_2(0) | FB(Net_1169), In(cydff_6), OE(tmpOE__bufoe_3_net_0)
-----+-----+-------+-----------+------------------+------------------+----------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+----------------------------------------------------
   3 |   6 |     * |      NONE |         CMOS_OUT |        To_ESP(0) | In(Net_108)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      From_ESP(0) | FB(Net_113)
--------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.076ms
Digital Placement phase: Elapsed time ==> 2s.573ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "PSoC_Unicon_r.vh2" --pcf-path "PSoC_Unicon.pco" --des-name "PSoC_Unicon" --dsf-path "PSoC_Unicon.dsf" --sdc-path "PSoC_Unicon.sdc" --lib-path "PSoC_Unicon_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.264ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: PSoC_Unicon_timing.html: Warning-1350: Asynchronous path(s) exist from "ClockBlock/dclk_glb_ff_1" to "N64_Shift_Clock". See the timing report for details. (File=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon_timing.html)
Warning: sta.M0021: PSoC_Unicon_timing.html: Warning-1350: Asynchronous path(s) exist from "ClockBlock/clk_bus_glb_ff" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon_timing.html)
Warning: sta.M0021: PSoC_Unicon_timing.html: Warning-1350: Asynchronous path(s) exist from "ClockBlock/clk_bus_glb_ff" to "N64_Shift_Clock". See the timing report for details. (File=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon_timing.html)
Timing report is in PSoC_Unicon_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.642ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.286ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.630ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.630ms
API generation phase: Elapsed time ==> 1s.916ms
Dependency generation phase: Elapsed time ==> 0s.028ms
Cleanup phase: Elapsed time ==> 0s.000ms
