// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgPatternTartanColorBars (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        y,
        x,
        width,
        height,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] y;
input  [15:0] x;
input  [13:0] width;
input  [13:0] height;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg   [2:0] vBarSel;
reg   [9:0] yCount_V;
reg   [2:0] hBarSel_0;
reg   [9:0] xCount_V_3;
wire   [5:0] tpgTartanBarArray_address0;
reg    tpgTartanBarArray_ce0;
wire   [2:0] tpgTartanBarArray_q0;
wire   [5:0] tpgTartanBarArray_address1;
reg    tpgTartanBarArray_ce1;
wire   [2:0] tpgTartanBarArray_q1;
wire   [2:0] tpgBarSelYuv_y21_address0;
reg    tpgBarSelYuv_y21_ce0;
wire   [7:0] tpgBarSelYuv_y21_q0;
wire   [2:0] tpgBarSelYuv_y21_address1;
reg    tpgBarSelYuv_y21_ce1;
wire   [7:0] tpgBarSelYuv_y21_q1;
wire   [2:0] tpgBarSelYuv_u17_address0;
reg    tpgBarSelYuv_u17_ce0;
wire   [7:0] tpgBarSelYuv_u17_q0;
wire   [2:0] tpgBarSelYuv_u17_address1;
reg    tpgBarSelYuv_u17_ce1;
wire   [7:0] tpgBarSelYuv_u17_q1;
wire   [2:0] tpgBarSelYuv_v19_address0;
reg    tpgBarSelYuv_v19_ce0;
wire   [7:0] tpgBarSelYuv_v19_q0;
wire   [2:0] tpgBarSelYuv_v19_address1;
reg    tpgBarSelYuv_v19_ce1;
wire   [7:0] tpgBarSelYuv_v19_q1;
reg   [2:0] hBarSel_1;
reg   [9:0] xCount_V;
wire   [9:0] trunc_ln_fu_235_p4;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln1336_fu_251_p2;
reg   [0:0] icmp_ln1336_reg_594;
wire   [0:0] icmp_ln1336_1_fu_263_p2;
reg   [0:0] icmp_ln1336_1_reg_599;
wire   [10:0] ret_fu_283_p2;
reg   [2:0] ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8;
wire   [2:0] ap_phi_reg_pp0_iter0_vBarSel_loc_2_reg_188;
reg   [2:0] ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_188;
wire   [0:0] and_ln1341_fu_313_p2;
wire   [2:0] add_ln1348_fu_324_p2;
reg   [2:0] ap_phi_mux_hBarSel_0_loc_1_phi_fu_207_p6;
wire   [2:0] ap_phi_reg_pp0_iter0_hBarSel_0_loc_1_reg_203;
reg   [2:0] ap_phi_reg_pp0_iter1_hBarSel_0_loc_1_reg_203;
wire   [0:0] icmp_ln1072_1_fu_370_p2;
wire   [2:0] add_ln1367_fu_388_p2;
reg   [2:0] ap_phi_mux_hBarSel_1_loc_1_phi_fu_220_p6;
wire   [2:0] ap_phi_reg_pp0_iter0_hBarSel_1_loc_1_reg_216;
reg   [2:0] ap_phi_reg_pp0_iter1_hBarSel_1_loc_1_reg_216;
wire   [0:0] icmp_ln1072_2_fu_459_p2;
wire   [2:0] add_ln1367_1_fu_477_p2;
wire   [63:0] zext_ln1375_fu_445_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1375_2_fu_534_p1;
wire   [63:0] zext_ln1375_1_fu_539_p1;
wire   [63:0] zext_ln1375_3_fu_546_p1;
wire   [9:0] add_ln885_fu_337_p2;
wire   [9:0] sub_ln886_fu_376_p2;
wire   [9:0] add_ln885_1_fu_401_p2;
wire   [9:0] sub_ln886_1_fu_465_p2;
wire   [9:0] add_ln885_2_fu_490_p2;
wire   [13:0] add_ln1328_fu_229_p2;
wire   [15:0] or_ln1336_fu_257_p2;
wire   [13:0] add_ln1329_fu_245_p2;
wire   [9:0] tmp_fu_269_p4;
wire   [10:0] zext_ln1541_fu_279_p1;
wire   [10:0] zext_ln1072_fu_304_p1;
wire   [0:0] icmp_ln1072_fu_308_p2;
wire   [9:0] barWidthMinSamples_fu_289_p2;
wire   [5:0] or_ln_fu_425_p3;
wire   [7:0] zext_ln1370_fu_433_p1;
wire   [10:0] tmp_1_fu_437_p3;
wire   [5:0] or_ln1370_1_fu_514_p3;
wire   [7:0] zext_ln1370_1_fu_522_p1;
wire   [10:0] tmp_2_fu_526_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_156;
reg    ap_condition_163;
reg    ap_condition_174;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 vBarSel = 3'd0;
#0 yCount_V = 10'd0;
#0 hBarSel_0 = 3'd0;
#0 xCount_V_3 = 10'd0;
#0 hBarSel_1 = 3'd0;
#0 xCount_V = 10'd0;
end

design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0),
    .q0(tpgTartanBarArray_q0),
    .address1(tpgTartanBarArray_address1),
    .ce1(tpgTartanBarArray_ce1),
    .q1(tpgTartanBarArray_q1)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y21_address0),
    .ce0(tpgBarSelYuv_y21_ce0),
    .q0(tpgBarSelYuv_y21_q0),
    .address1(tpgBarSelYuv_y21_address1),
    .ce1(tpgBarSelYuv_y21_ce1),
    .q1(tpgBarSelYuv_y21_q1)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u17_address0),
    .ce0(tpgBarSelYuv_u17_ce0),
    .q0(tpgBarSelYuv_u17_q0),
    .address1(tpgBarSelYuv_u17_address1),
    .ce1(tpgBarSelYuv_u17_ce1),
    .q1(tpgBarSelYuv_u17_q1)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v19_address0),
    .ce0(tpgBarSelYuv_v19_ce0),
    .q0(tpgBarSelYuv_v19_q0),
    .address1(tpgBarSelYuv_v19_address1),
    .ce1(tpgBarSelYuv_v19_ce1),
    .q1(tpgBarSelYuv_v19_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_156)) begin
        if ((icmp_ln1336_fu_251_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_hBarSel_0_loc_1_reg_203 <= 3'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_hBarSel_0_loc_1_reg_203 <= ap_phi_reg_pp0_iter0_hBarSel_0_loc_1_reg_203;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_156)) begin
        if ((icmp_ln1336_fu_251_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_hBarSel_1_loc_1_reg_216 <= 3'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_hBarSel_1_loc_1_reg_216 <= ap_phi_reg_pp0_iter0_hBarSel_1_loc_1_reg_216;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_156)) begin
        if ((icmp_ln1336_1_fu_263_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_188 <= 3'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_188 <= ap_phi_reg_pp0_iter0_vBarSel_loc_2_reg_188;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_163)) begin
        if ((icmp_ln1336_reg_594 == 1'd1)) begin
            hBarSel_0 <= 3'd0;
        end else if (((icmp_ln1072_1_fu_370_p2 == 1'd0) & (icmp_ln1336_reg_594 == 1'd0))) begin
            hBarSel_0 <= add_ln1367_fu_388_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_163)) begin
        if ((icmp_ln1336_reg_594 == 1'd1)) begin
            hBarSel_1 <= 3'd0;
        end else if (((icmp_ln1072_2_fu_459_p2 == 1'd0) & (icmp_ln1336_reg_594 == 1'd0))) begin
            hBarSel_1 <= add_ln1367_1_fu_477_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_163)) begin
        if ((icmp_ln1336_1_reg_599 == 1'd1)) begin
            vBarSel <= 3'd0;
        end else if ((1'b1 == ap_condition_174)) begin
            vBarSel <= add_ln1348_fu_324_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_163)) begin
        if ((icmp_ln1336_reg_594 == 1'd1)) begin
            xCount_V <= 10'd1;
        end else if (((icmp_ln1072_2_fu_459_p2 == 1'd1) & (icmp_ln1336_reg_594 == 1'd0))) begin
            xCount_V <= add_ln885_2_fu_490_p2;
        end else if (((icmp_ln1072_2_fu_459_p2 == 1'd0) & (icmp_ln1336_reg_594 == 1'd0))) begin
            xCount_V <= sub_ln886_1_fu_465_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_163)) begin
        if ((icmp_ln1336_reg_594 == 1'd1)) begin
            xCount_V_3 <= 10'd0;
        end else if (((icmp_ln1072_1_fu_370_p2 == 1'd1) & (icmp_ln1336_reg_594 == 1'd0))) begin
            xCount_V_3 <= add_ln885_1_fu_401_p2;
        end else if (((icmp_ln1072_1_fu_370_p2 == 1'd0) & (icmp_ln1336_reg_594 == 1'd0))) begin
            xCount_V_3 <= sub_ln886_fu_376_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_163)) begin
        if ((icmp_ln1336_1_reg_599 == 1'd1)) begin
            yCount_V <= 10'd0;
        end else if (((1'd1 == and_ln1341_fu_313_p2) & (icmp_ln1336_1_reg_599 == 1'd0))) begin
            yCount_V <= add_ln885_fu_337_p2;
        end else if ((1'b1 == ap_condition_174)) begin
            yCount_V <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1336_1_reg_599 <= icmp_ln1336_1_fu_263_p2;
        icmp_ln1336_reg_594 <= icmp_ln1336_fu_251_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1336_reg_594 == 1'd0)) begin
        if ((icmp_ln1072_1_fu_370_p2 == 1'd0)) begin
            ap_phi_mux_hBarSel_0_loc_1_phi_fu_207_p6 = add_ln1367_fu_388_p2;
        end else if ((icmp_ln1072_1_fu_370_p2 == 1'd1)) begin
            ap_phi_mux_hBarSel_0_loc_1_phi_fu_207_p6 = hBarSel_0;
        end else begin
            ap_phi_mux_hBarSel_0_loc_1_phi_fu_207_p6 = ap_phi_reg_pp0_iter1_hBarSel_0_loc_1_reg_203;
        end
    end else begin
        ap_phi_mux_hBarSel_0_loc_1_phi_fu_207_p6 = ap_phi_reg_pp0_iter1_hBarSel_0_loc_1_reg_203;
    end
end

always @ (*) begin
    if ((icmp_ln1336_reg_594 == 1'd0)) begin
        if ((icmp_ln1072_2_fu_459_p2 == 1'd0)) begin
            ap_phi_mux_hBarSel_1_loc_1_phi_fu_220_p6 = add_ln1367_1_fu_477_p2;
        end else if ((icmp_ln1072_2_fu_459_p2 == 1'd1)) begin
            ap_phi_mux_hBarSel_1_loc_1_phi_fu_220_p6 = hBarSel_1;
        end else begin
            ap_phi_mux_hBarSel_1_loc_1_phi_fu_220_p6 = ap_phi_reg_pp0_iter1_hBarSel_1_loc_1_reg_216;
        end
    end else begin
        ap_phi_mux_hBarSel_1_loc_1_phi_fu_220_p6 = ap_phi_reg_pp0_iter1_hBarSel_1_loc_1_reg_216;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln1341_fu_313_p2) & (icmp_ln1336_1_reg_599 == 1'd0) & (icmp_ln1336_reg_594 == 1'd1))) begin
        ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8 = add_ln1348_fu_324_p2;
    end else if ((((1'd0 == and_ln1341_fu_313_p2) & (icmp_ln1336_1_reg_599 == 1'd0) & (icmp_ln1336_reg_594 == 1'd0)) | ((1'd1 == and_ln1341_fu_313_p2) & (icmp_ln1336_1_reg_599 == 1'd0)))) begin
        ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8 = vBarSel;
    end else begin
        ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8 = ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_188;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        tpgBarSelYuv_u17_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        tpgBarSelYuv_u17_ce1 = 1'b1;
    end else begin
        tpgBarSelYuv_u17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        tpgBarSelYuv_v19_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        tpgBarSelYuv_v19_ce1 = 1'b1;
    end else begin
        tpgBarSelYuv_v19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        tpgBarSelYuv_y21_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        tpgBarSelYuv_y21_ce1 = 1'b1;
    end else begin
        tpgBarSelYuv_y21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgTartanBarArray_ce0 = 1'b1;
    end else begin
        tpgTartanBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgTartanBarArray_ce1 = 1'b1;
    end else begin
        tpgTartanBarArray_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1328_fu_229_p2 = (width + 14'd15);

assign add_ln1329_fu_245_p2 = (height + 14'd15);

assign add_ln1348_fu_324_p2 = (vBarSel + 3'd1);

assign add_ln1367_1_fu_477_p2 = (hBarSel_1 + 3'd1);

assign add_ln1367_fu_388_p2 = (hBarSel_0 + 3'd1);

assign add_ln885_1_fu_401_p2 = (xCount_V_3 + 10'd2);

assign add_ln885_2_fu_490_p2 = (xCount_V + 10'd2);

assign add_ln885_fu_337_p2 = (yCount_V + 10'd1);

assign and_ln1341_fu_313_p2 = (icmp_ln1336_reg_594 & icmp_ln1072_fu_308_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_156 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_163 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_174 = ((1'd0 == and_ln1341_fu_313_p2) & (icmp_ln1336_1_reg_599 == 1'd0) & (icmp_ln1336_reg_594 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_hBarSel_0_loc_1_reg_203 = 'bx;

assign ap_phi_reg_pp0_iter0_hBarSel_1_loc_1_reg_216 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_loc_2_reg_188 = 'bx;

assign ap_return_0 = tpgBarSelYuv_y21_q1;

assign ap_return_1 = tpgBarSelYuv_u17_q1;

assign ap_return_2 = tpgBarSelYuv_v19_q1;

assign ap_return_3 = tpgBarSelYuv_y21_q0;

assign ap_return_4 = tpgBarSelYuv_u17_q0;

assign ap_return_5 = tpgBarSelYuv_v19_q0;

assign barWidthMinSamples_fu_289_p2 = ($signed(trunc_ln_fu_235_p4) + $signed(10'd1022));

assign icmp_ln1072_1_fu_370_p2 = ((xCount_V_3 < barWidthMinSamples_fu_289_p2) ? 1'b1 : 1'b0);

assign icmp_ln1072_2_fu_459_p2 = ((xCount_V < barWidthMinSamples_fu_289_p2) ? 1'b1 : 1'b0);

assign icmp_ln1072_fu_308_p2 = (($signed(zext_ln1072_fu_304_p1) < $signed(ret_fu_283_p2)) ? 1'b1 : 1'b0);

assign icmp_ln1336_1_fu_263_p2 = ((or_ln1336_fu_257_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1336_fu_251_p2 = ((x == 16'd0) ? 1'b1 : 1'b0);

assign or_ln1336_fu_257_p2 = (y | x);

assign or_ln1370_1_fu_514_p3 = {{ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8}, {ap_phi_mux_hBarSel_1_loc_1_phi_fu_220_p6}};

assign or_ln_fu_425_p3 = {{ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8}, {ap_phi_mux_hBarSel_0_loc_1_phi_fu_207_p6}};

assign ret_fu_283_p2 = ($signed(zext_ln1541_fu_279_p1) + $signed(11'd2047));

assign sub_ln886_1_fu_465_p2 = (xCount_V - barWidthMinSamples_fu_289_p2);

assign sub_ln886_fu_376_p2 = (xCount_V_3 - barWidthMinSamples_fu_289_p2);

assign tmp_1_fu_437_p3 = {{3'd0}, {zext_ln1370_fu_433_p1}};

assign tmp_2_fu_526_p3 = {{3'd0}, {zext_ln1370_1_fu_522_p1}};

assign tmp_fu_269_p4 = {{add_ln1329_fu_245_p2[13:4]}};

assign tpgBarSelYuv_u17_address0 = zext_ln1375_3_fu_546_p1;

assign tpgBarSelYuv_u17_address1 = zext_ln1375_1_fu_539_p1;

assign tpgBarSelYuv_v19_address0 = zext_ln1375_3_fu_546_p1;

assign tpgBarSelYuv_v19_address1 = zext_ln1375_1_fu_539_p1;

assign tpgBarSelYuv_y21_address0 = zext_ln1375_3_fu_546_p1;

assign tpgBarSelYuv_y21_address1 = zext_ln1375_1_fu_539_p1;

assign tpgTartanBarArray_address0 = zext_ln1375_2_fu_534_p1;

assign tpgTartanBarArray_address1 = zext_ln1375_fu_445_p1;

assign trunc_ln_fu_235_p4 = {{add_ln1328_fu_229_p2[13:4]}};

assign zext_ln1072_fu_304_p1 = yCount_V;

assign zext_ln1370_1_fu_522_p1 = or_ln1370_1_fu_514_p3;

assign zext_ln1370_fu_433_p1 = or_ln_fu_425_p3;

assign zext_ln1375_1_fu_539_p1 = tpgTartanBarArray_q1;

assign zext_ln1375_2_fu_534_p1 = tmp_2_fu_526_p3;

assign zext_ln1375_3_fu_546_p1 = tpgTartanBarArray_q0;

assign zext_ln1375_fu_445_p1 = tmp_1_fu_437_p3;

assign zext_ln1541_fu_279_p1 = tmp_fu_269_p4;

endmodule //design_1_v_tpg_0_0_tpgPatternTartanColorBars
