// Seed: 2920998956
module module_0;
  assign id_1 = -1;
  tri0 id_2;
  logic [7:0] id_3, id_4;
  assign id_3[-1] = -1'b0 && -1;
  assign id_2 = -1;
endmodule
program module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7#(
        .id_13(1 - $display(!-1'b0)),
        .id_14(1)
    ),
    output uwire id_8,
    input wire id_9,
    output uwire id_10,
    input wor id_11
);
  module_0 modCall_1 ();
endmodule
