Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 29 17:14:56 2020
| Host         : DESKTOP-K8G1A29 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    70 |
| Unused register locations in slices containing registers |   329 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           26 |
|      3 |            1 |
|      4 |            3 |
|      5 |            1 |
|      6 |            9 |
|      8 |           10 |
|      9 |            5 |
|     10 |            5 |
|     11 |            1 |
|     12 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             212 |          132 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           22 |
| Yes          | No                    | No                     |             161 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             196 |           54 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------------------------+---------------------------------------------+------------------+----------------+
|          Clock Signal          |                   Enable Signal                  |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+--------------------------------+--------------------------------------------------+---------------------------------------------+------------------+----------------+
|  genblk1[2].fdiv/clkDiv_reg_0  |                                                  |                                             |                1 |              1 |
|  genblk1[18].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  genblk1[0].fdiv/clkDiv_reg_0  |                                                  |                                             |                1 |              1 |
|  genblk1[10].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  genblk1[19].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  genblk1[1].fdiv/clkDiv_reg_0  |                                                  |                                             |                1 |              1 |
|  genblk1[22].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  genblk1[23].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  genblk1[7].fdiv/clkDiv_reg_0  |                                                  |                                             |                1 |              1 |
|  genblk1[21].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  genblk1[20].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  genblk1[24].fdiv/clkDiv       |                                                  |                                             |                1 |              1 |
|  genblk1[6].fdiv/clkDiv_reg_0  |                                                  |                                             |                1 |              1 |
|  genblk1[3].fdiv/clkDiv_reg_0  |                                                  |                                             |                1 |              1 |
|  genblk1[4].fdiv/clkDiv_reg_0  |                                                  |                                             |                1 |              1 |
|  genblk1[11].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  CLK_IBUF_BUFG                 | uart_fifo/uart_inst/tx_out_i_1_n_0               |                                             |                1 |              1 |
|  genblk1[5].fdiv/clkDiv_reg_0  |                                                  |                                             |                1 |              1 |
|  genblk1[8].fdiv/clkDiv_reg_0  |                                                  |                                             |                1 |              1 |
|  genblk1[12].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  genblk1[13].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  genblk1[15].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  genblk1[9].fdiv/clkDiv_reg_0  |                                                  |                                             |                1 |              1 |
|  genblk1[14].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  genblk1[16].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  genblk1[17].fdiv/clkDiv_reg_0 |                                                  |                                             |                1 |              1 |
|  fdivTarget/CLK                |                                                  |                                             |                1 |              3 |
|  CLK_IBUF_BUFG                 | uart_fifo/uart_inst/rx_bits_remaining[3]_i_1_n_0 |                                             |                2 |              4 |
|  PixCLK_BUFG                   |                                                  | alien1/SS[0]                                |                1 |              4 |
|  PixCLK_BUFG                   | uart_fifo/rx_fifo/memory_reg[6][1]_0             | RESET_IBUF                                  |                2 |              4 |
|  PixCLK_BUFG                   | FightBarDisplay/E[0]                             |                                             |                2 |              5 |
|  CLK_IBUF_BUFG                 | uart_fifo/tx_fifo/memory[3][6]_i_1_n_0           | RESET_IBUF                                  |                1 |              6 |
|  CLK_IBUF_BUFG                 |                                                  | uart_fifo/uart_inst/rx_countdown[5]_i_1_n_0 |                3 |              6 |
|  CLK_IBUF_BUFG                 | uart_fifo/tx_fifo/memory[2][6]_i_1_n_0           | RESET_IBUF                                  |                2 |              6 |
|  CLK_IBUF_BUFG                 | uart_fifo/tx_fifo/memory[5][6]_i_1_n_0           | RESET_IBUF                                  |                2 |              6 |
|  CLK_IBUF_BUFG                 | uart_fifo/tx_fifo/memory[7][6]_i_1_n_0           | RESET_IBUF                                  |                2 |              6 |
|  CLK_IBUF_BUFG                 | uart_fifo/tx_fifo/memory[6][6]_i_1_n_0           | RESET_IBUF                                  |                2 |              6 |
|  CLK_IBUF_BUFG                 | uart_fifo/tx_fifo/memory[0][6]_i_1_n_0           | RESET_IBUF                                  |                2 |              6 |
|  CLK_IBUF_BUFG                 | uart_fifo/tx_fifo/memory[4][6]_i_1_n_0           | RESET_IBUF                                  |                1 |              6 |
|  CLK_IBUF_BUFG                 | uart_fifo/tx_fifo/memory[1][6]_i_1_n_0           | RESET_IBUF                                  |                2 |              6 |
|  CLK_IBUF_BUFG                 | uart_fifo/rx_fifo/memory[2][7]_i_1_n_0           | RESET_IBUF                                  |                1 |              8 |
|  CLK_IBUF_BUFG                 | uart_fifo/rx_fifo/memory[3][7]_i_1_n_0           | RESET_IBUF                                  |                3 |              8 |
|  CLK_IBUF_BUFG                 | uart_fifo/rx_fifo/memory[6][7]_i_1_n_0           | RESET_IBUF                                  |                2 |              8 |
|  CLK_IBUF_BUFG                 | uart_fifo/rx_fifo/memory[4][7]_i_1_n_0           | RESET_IBUF                                  |                2 |              8 |
|  CLK_IBUF_BUFG                 | uart_fifo/uart_inst/rx_data[7]_i_1_n_0           |                                             |                1 |              8 |
|  CLK_IBUF_BUFG                 | uart_fifo/rx_fifo/memory[0][7]_i_1_n_0           | RESET_IBUF                                  |                2 |              8 |
|  PixCLK_BUFG                   | is_fight                                         |                                             |                5 |              8 |
|  CLK_IBUF_BUFG                 | uart_fifo/rx_fifo/memory[1][7]_i_1_n_0           | RESET_IBUF                                  |                2 |              8 |
|  CLK_IBUF_BUFG                 | uart_fifo/rx_fifo/memory[7][7]_i_1_n_0           | RESET_IBUF                                  |                3 |              8 |
|  CLK_IBUF_BUFG                 | uart_fifo/rx_fifo/memory[5][7]_i_1_n_0           | RESET_IBUF                                  |                1 |              8 |
|  CLK_IBUF_BUFG                 | display/V_SCAN[9]_i_2_n_0                        | display/V_SCAN[9]_i_1_n_0                   |                3 |              9 |
|  CLK_IBUF_BUFG                 | FightBarPinDisplay/FrameX[8]_i_1_n_0             |                                             |                3 |              9 |
|  PixCLK_BUFG                   | HeartDisplay/HeartY[8]_i_1_n_0                   |                                             |                3 |              9 |
|  PixCLK_BUFG                   | display/active                                   |                                             |                3 |              9 |
|  PixCLK_BUFG                   | display/is_avoid_reg_0[0]                        | display/is_avoid_reg_1[0]                   |                3 |              9 |
|  PixCLK_BUFG                   | HeartDisplay/HeartX[9]_i_1_n_0                   |                                             |                3 |             10 |
|  PixCLK_BUFG                   | display/E[0]                                     | display/SR[0]                               |                3 |             10 |
|  PixCLK_BUFG                   | display/is_fight_reg_0[0]                        | display/H_SCAN_reg[9]_2[0]                  |                2 |             10 |
|  PixCLK_BUFG                   | display/is_fight_reg[0]                          | display/H_SCAN_reg[6]_0[0]                  |                2 |             10 |
|  CLK_IBUF_BUFG                 | PixCLK_BUFG                                      | display/H_SCAN                              |                3 |             10 |
|  CLK_IBUF_BUFG                 | uart_fifo/uart_inst/tx_bits_remaining            |                                             |                4 |             11 |
|  CLK_IBUF_BUFG                 |                                                  | RESET_IBUF                                  |                5 |             12 |
|  PixCLK_BUFG                   | Bullet1Display/BulletX                           |                                             |                6 |             18 |
|  PixCLK_BUFG                   | Bullet3Display/BulletX                           |                                             |                6 |             18 |
|  PixCLK_BUFG                   | Bullet2Display/BulletX                           |                                             |                6 |             18 |
|  CLK_IBUF_BUFG                 | FightBarPinDisplay/direction_x0                  | FightBarPinDisplay/count                    |                6 |             22 |
|  fdivTarget/CLK                |                                                  | is_fight0                                   |               13 |             24 |
|  PixCLK_BUFG                   | uart_fifo/rx_fifo/EMPTY_reg_1                    |                                             |                9 |             33 |
|  CLK_IBUF_BUFG                 |                                                  |                                             |               40 |             68 |
|  PixCLK_BUFG                   |                                                  |                                             |               66 |            116 |
+--------------------------------+--------------------------------------------------+---------------------------------------------+------------------+----------------+


