{"vcs1":{"timestamp_begin":1682291272.728882910, "rt":1.22, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1682291273.985206288, "rt":1.58, "ut":0.21, "st":0.22}}
{"link":{"timestamp_begin":1682291275.592151520, "rt":1.99, "ut":0.06, "st":1.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682291272.435145594}
{"VCS_COMP_START_TIME": 1682291272.435145594}
{"VCS_COMP_END_TIME": 1682291278.433908593}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340820}}
{"stitch_vcselab": {"peak_mem": 238988}}
