v 20081231 1
C 40100 40000 0 0 0 title-B.sym
C 45300 46700 1 0 0 asic-nmos-1.sym
{
T 46700 47500 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45600 47500 5 10 1 1 0 0 1
refdes=M1
T 46000 47500 5 8 1 1 0 0 1
model-name=nmos4
T 45200 47300 5 8 1 0 0 0 1
w=3u
T 45200 47000 5 8 1 0 0 0 1
l=0.8u
}
C 45300 45600 1 0 0 asic-nmos-1.sym
{
T 46700 46400 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45600 46400 5 10 1 1 0 0 1
refdes=M2
T 46000 46400 5 8 1 1 0 0 1
model-name=nmos4
T 45200 46200 5 8 1 0 0 0 1
w=3u
T 45200 45900 5 8 1 0 0 0 1
l=0.8u
}
C 42400 49500 1 0 0 asic-pmos-1.sym
{
T 43800 50300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 42700 50300 5 10 1 1 0 0 1
refdes=M3
T 43100 50300 5 8 1 1 0 0 1
model-name=pmos4
T 42200 50100 5 8 1 0 0 0 1
w=10u
T 42400 49800 5 8 1 0 0 0 1
l=0.8u
}
C 44400 49500 1 0 0 asic-pmos-1.sym
{
T 45800 50300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 44700 50300 5 10 1 1 0 0 1
refdes=M4
T 45100 50300 5 8 1 1 0 0 1
model-name=pmos4
T 44200 50100 5 8 1 0 0 0 1
w=10u
T 44400 49800 5 8 1 0 0 0 1
l=0.8u
}
N 43000 49500 43000 49400 4
N 45000 49400 45000 49500 4
N 43000 50500 43000 50700 4
N 45000 50700 45000 50500 4
N 45900 46700 45900 46600 4
N 43100 50000 43700 50000 4
N 45700 50000 45100 50000 4
N 46000 46100 46400 46100 4
N 46000 47200 46400 47200 4
C 46300 49500 1 0 0 asic-pmos-1.sym
{
T 47700 50300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 46600 50300 5 10 1 1 0 0 1
refdes=M5
T 47000 50300 5 8 1 1 0 0 1
model-name=pmos4
T 46100 50100 5 8 1 0 0 0 1
w=10u
T 46300 49800 5 8 1 0 0 0 1
l=0.8u
}
C 48300 49500 1 0 0 asic-pmos-1.sym
{
T 49700 50300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 48600 50300 5 10 1 1 0 0 1
refdes=M6
T 49000 50300 5 8 1 1 0 0 1
model-name=pmos4
T 48100 50100 5 8 1 0 0 0 1
w=10u
T 48300 49800 5 8 1 0 0 0 1
l=0.8u
}
N 46900 49500 46900 49400 4
N 48900 49400 48900 49500 4
N 46900 50500 46900 50700 4
N 48900 50700 48900 50500 4
N 46300 50000 46200 50000 4
N 48300 50000 48200 50000 4
N 47000 50000 47600 50000 4
N 49600 50000 49000 50000 4
C 45300 44500 1 0 0 asic-nmos-1.sym
{
T 46700 45300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45600 45300 5 10 1 1 0 0 1
refdes=M7
T 46000 45300 5 8 1 1 0 0 1
model-name=nmos4
T 45200 45100 5 8 1 0 0 0 1
w=3u
T 45200 44800 5 8 1 0 0 0 1
l=0.8u
}
C 45300 43400 1 0 0 asic-nmos-1.sym
{
T 46700 44200 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45600 44200 5 10 1 1 0 0 1
refdes=M8
T 46000 44200 5 8 1 1 0 0 1
model-name=nmos4
T 45200 44000 5 8 1 0 0 0 1
w=3u
T 45200 43700 5 8 1 0 0 0 1
l=0.8u
}
N 45900 44500 45900 44400 4
N 46000 43900 46400 43900 4
N 46000 45000 46400 45000 4
N 45900 45600 45900 45500 4
N 44200 47200 44200 49200 4
N 42300 50000 42400 50000 4
N 42300 50000 42300 49200 4
N 42300 49200 44200 49200 4
N 44300 46100 44300 50000 4
N 44300 50000 44400 50000 4
N 46200 50000 46200 49300 4
N 46200 49300 44400 49300 4
N 44400 45000 44400 49300 4
N 44500 43900 44500 49200 4
N 48200 50000 48200 49200 4
N 44500 49200 48200 49200 4
C 45300 42300 1 0 0 asic-nmos-1.sym
{
T 46700 43100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45600 43100 5 10 1 1 0 0 1
refdes=M9
T 46000 43100 5 8 1 1 0 0 1
model-name=nmos4
T 45200 42900 5 8 1 0 0 0 1
w=3u
T 45200 42600 5 8 1 0 0 0 1
l=0.8u
}
N 45900 43300 45900 43400 4
N 46000 42800 46400 42800 4
C 50400 49500 1 0 0 asic-pmos-1.sym
{
T 51800 50300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 50700 50300 5 10 1 1 0 0 1
refdes=M10
T 51100 50300 5 8 1 1 0 0 1
model-name=pmos4
T 50200 50100 5 8 1 0 0 0 1
w=10u
T 50400 49800 5 8 1 0 0 0 1
l=0.8u
}
N 51000 49400 51000 49500 4
N 51000 50700 51000 50500 4
N 50400 50000 50300 50000 4
N 51700 50000 51100 50000 4
N 44600 42800 44600 49100 4
N 44600 49100 50300 49100 4
N 50300 49100 50300 50000 4
C 45300 47800 1 0 0 asic-nmos-1.sym
{
T 46700 48600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45600 48600 5 10 1 1 0 0 1
refdes=M11
T 46000 48600 5 8 1 1 0 0 1
model-name=nmos4
T 45200 48400 5 8 1 0 0 0 1
w=3u
T 45200 48100 5 8 1 0 0 0 1
l=0.8u
}
N 45900 47800 45900 47700 4
N 46000 48300 46400 48300 4
C 45300 41200 1 0 0 asic-nmos-1.sym
{
T 46700 42000 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45600 42000 5 10 1 1 0 0 1
refdes=M12
T 46000 42000 5 8 1 1 0 0 1
model-name=nmos4
T 45200 41800 5 8 1 0 0 0 1
w=3u
T 45200 41500 5 8 1 0 0 0 1
l=0.8u
}
N 45900 42200 45900 42300 4
N 46000 41700 46400 41700 4
N 45900 41100 45900 41200 4
N 44700 41700 44700 49000 4
C 52500 49500 1 0 0 asic-pmos-1.sym
{
T 53900 50300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 52800 50300 5 10 1 1 0 0 1
refdes=M13
T 53200 50300 5 8 1 1 0 0 1
model-name=pmos4
T 52300 50100 5 8 1 0 0 0 1
w=10u
T 52500 49800 5 8 1 0 0 0 1
l=0.8u
}
N 53100 49400 53100 49500 4
N 53100 50700 53100 50500 4
N 52500 50000 52400 50000 4
N 53800 50000 53200 50000 4
C 40400 49500 1 0 0 asic-pmos-1.sym
{
T 41800 50300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 40700 50300 5 10 1 1 0 0 1
refdes=M14
T 41100 50300 5 8 1 1 0 0 1
model-name=pmos4
T 40200 50100 5 8 1 0 0 0 1
w=10u
T 40400 49800 5 8 1 0 0 0 1
l=0.8u
}
N 41000 49400 41000 49500 4
N 41000 50700 41000 50500 4
N 40400 50000 40300 50000 4
N 41700 50000 41100 50000 4
N 40300 49100 40300 50000 4
N 44100 48300 44100 49100 4
N 44100 49100 40300 49100 4
N 41000 50700 53100 50700 4
N 52400 49000 52400 50000 4
N 44700 49000 52400 49000 4
N 45900 48800 45900 49400 4
T 51800 40900 9 16 1 0 0 0 1
7-input NAND Gate
T 50300 40400 9 10 1 0 0 0 1
7i_nand.sch
T 50400 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
1
T 54200 40400 9 10 1 0 0 0 1
2
T 54200 40100 9 10 1 0 0 0 1
Facundo J Ferrer
N 41700 50000 41700 50700 4
N 41700 50700 46000 50700 4
N 53800 50000 53800 50700 4
N 43700 50000 43700 50700 4
N 45700 50000 45700 50700 4
N 47600 50000 47600 50700 4
N 49600 50000 49600 50700 4
N 51700 50000 51700 50700 4
N 41000 49400 56000 49400 4
N 46000 50700 46000 50900 4
N 42700 48300 45300 48300 4
N 42700 47200 45300 47200 4
N 42700 46100 45300 46100 4
N 42700 45000 45300 45000 4
N 42700 43900 45300 43900 4
N 42700 42800 45300 42800 4
N 42700 41700 45300 41700 4
C 44800 40200 1 270 0 gnd-1.sym
C 42100 48200 1 0 0 in-1.sym
{
T 42100 48500 5 10 0 0 0 0 1
device=INPUT
T 42100 48500 5 10 1 1 0 0 1
refdes=in1
}
C 56000 49300 1 0 0 out-1.sym
{
T 56000 49600 5 10 0 0 0 0 1
device=OUTPUT
T 56000 49600 5 10 1 1 0 0 1
refdes=out1
}
C 45400 50800 1 0 0 in-1.sym
{
T 45400 51100 5 10 0 0 0 0 1
device=INPUT
T 46100 50800 5 10 1 1 0 0 1
refdes=Vdd
}
C 42100 47100 1 0 0 in-1.sym
{
T 42100 47400 5 10 0 0 0 0 1
device=INPUT
T 42100 47400 5 10 1 1 0 0 1
refdes=in2
}
C 42100 46000 1 0 0 in-1.sym
{
T 42100 46300 5 10 1 1 0 0 1
refdes=in3
T 42100 46300 5 10 0 0 0 0 1
device=INPUT
}
C 42100 44900 1 0 0 in-1.sym
{
T 42100 45200 5 10 0 0 0 0 1
device=INPUT
T 42100 45200 5 10 1 1 0 0 1
refdes=in4
}
C 42100 43800 1 0 0 in-1.sym
{
T 42100 44100 5 10 1 1 0 0 1
refdes=in5
T 42100 44100 5 10 0 0 0 0 1
device=INPUT
}
C 42100 42700 1 0 0 in-1.sym
{
T 42100 43000 5 10 0 0 0 0 1
device=INPUT
T 42100 43000 5 10 1 1 0 0 1
refdes=in6
}
C 42100 41600 1 0 0 in-1.sym
{
T 42100 41900 5 10 0 0 0 0 1
device=INPUT
T 42100 41900 5 10 1 1 0 0 1
refdes=in7
}
C 54500 49500 1 0 0 asic-pmos-1.sym
{
T 55900 50300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 54800 50300 5 10 1 1 0 0 1
refdes=M15
T 55200 50300 5 8 1 1 0 0 1
model-name=pmos4
T 54300 50100 5 8 1 0 0 0 1
w=10u
T 54500 49800 5 8 1 0 0 0 1
l=0.8u
}
N 55100 50700 55100 50500 4
N 46000 50700 55800 50700 4
N 55800 50700 55800 50000 4
N 55800 50000 55200 50000 4
N 55100 49500 55100 49400 4
N 54500 50000 54400 50000 4
N 54400 50000 54400 48900 4
N 54400 48900 44800 48900 4
C 45300 40100 1 0 0 asic-nmos-1.sym
{
T 46700 40900 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45600 40900 5 10 1 1 0 0 1
refdes=M16
T 46000 40900 5 8 1 1 0 0 1
model-name=nmos4
T 45200 40700 5 8 1 0 0 0 1
w=3u
T 45200 40400 5 8 1 0 0 0 1
l=0.8u
}
N 44800 40600 44800 48900 4
N 42700 40600 45300 40600 4
N 46000 40600 46400 40600 4
N 46400 40100 46400 48300 4
N 45100 40100 46400 40100 4
C 42100 40500 1 0 0 in-1.sym
{
T 42100 40800 5 10 0 0 0 0 1
device=INPUT
T 42100 40800 5 10 1 1 0 0 1
refdes=in8
}
