vendor_name = ModelSim
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/output_files/Chain2.cdf
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/project.v
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/vga_adapter.v
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/vga_address_translator.v
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/db/altsyncram_lpm1.tdf
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/startpgggg.mif
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/db/decode_nma.tdf
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/db/decode_g2a.tdf
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/db/mux_8hb.tdf
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/vga_pll.v
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/quartus-17/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/db/altpll_80u.tdf
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/vga_controller.v
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/ram1.v
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/db/altsyncram_m6o1.tdf
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/oo.mif
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/db/mux_iib.tdf
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/ram2.v
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/db/altsyncram_rqo1.tdf
source_file = 1, C:/altera/FINALLLLLLLLLLLLLLLLL/gamoverr.mif
design_name = project
instance = comp, \LEDR[0]~output , LEDR[0]~output, project, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, project, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, project, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, project, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, project, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, project, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, project, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, project, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, project, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, project, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, project, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, project, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, project, 1
instance = comp, \VGA_HS~output , VGA_HS~output, project, 1
instance = comp, \VGA_VS~output , VGA_VS~output, project, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, project, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, project, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, project, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, project, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, project, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, project, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, project, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, project, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, project, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, project, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, project, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, project, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, project, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, project, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, project, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, project, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, project, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, project, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, project, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, project, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, project, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, project, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, project, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, project, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, project, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, project, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, project, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, project, 1
instance = comp, \D0|x[7]~feeder , D0|x[7]~feeder, project, 1
instance = comp, \D0|x[6]~feeder , D0|x[6]~feeder, project, 1
instance = comp, \D0|Add10~1 , D0|Add10~1, project, 1
instance = comp, \D0|x[3]~feeder , D0|x[3]~feeder, project, 1
instance = comp, \D0|x[2]~feeder , D0|x[2]~feeder, project, 1
instance = comp, \D0|x[1]~feeder , D0|x[1]~feeder, project, 1
instance = comp, \D0|x[0]~feeder , D0|x[0]~feeder, project, 1
instance = comp, \D0|Add9~17 , D0|Add9~17, project, 1
instance = comp, \D0|x[5]~2 , D0|x[5]~2, project, 1
instance = comp, \D0|x[4]~feeder , D0|x[4]~feeder, project, 1
instance = comp, \D0|Add9~5 , D0|Add9~5, project, 1
instance = comp, \D0|Add9~1 , D0|Add9~1, project, 1
instance = comp, \D0|x[4] , D0|x[4], project, 1
instance = comp, \KEY[0]~input , KEY[0]~input, project, 1
instance = comp, \D0|Add19~21 , D0|Add19~21, project, 1
instance = comp, \C0|Decoder0~9 , C0|Decoder0~9, project, 1
instance = comp, \C0|target2 , C0|target2, project, 1
instance = comp, \D0|counter10[0]~0 , D0|counter10[0]~0, project, 1
instance = comp, \D0|drawingtarg2~1 , D0|drawingtarg2~1, project, 1
instance = comp, \C0|resetcounter~0 , C0|resetcounter~0, project, 1
instance = comp, \C0|resetcounter , C0|resetcounter, project, 1
instance = comp, \C0|Decoder0~0 , C0|Decoder0~0, project, 1
instance = comp, \C0|Decoder0~5 , C0|Decoder0~5, project, 1
instance = comp, \C0|start , C0|start, project, 1
instance = comp, \D0|counter3[8]~1 , D0|counter3[8]~1, project, 1
instance = comp, \C0|Decoder0~4 , C0|Decoder0~4, project, 1
instance = comp, \C0|gameoversig , C0|gameoversig, project, 1
instance = comp, \D0|Add1~1 , D0|Add1~1, project, 1
instance = comp, \D0|Add1~61 , D0|Add1~61, project, 1
instance = comp, \D0|Add1~57 , D0|Add1~57, project, 1
instance = comp, \D0|Add1~29 , D0|Add1~29, project, 1
instance = comp, \D0|Add1~25 , D0|Add1~25, project, 1
instance = comp, \D0|counter7[10] , D0|counter7[10], project, 1
instance = comp, \D0|Add1~41 , D0|Add1~41, project, 1
instance = comp, \D0|counter7[11] , D0|counter7[11], project, 1
instance = comp, \D0|Add1~21 , D0|Add1~21, project, 1
instance = comp, \D0|counter7[12] , D0|counter7[12], project, 1
instance = comp, \D0|Add1~5 , D0|Add1~5, project, 1
instance = comp, \D0|counter7[13] , D0|counter7[13], project, 1
instance = comp, \D0|Add1~17 , D0|Add1~17, project, 1
instance = comp, \D0|counter7[14] , D0|counter7[14], project, 1
instance = comp, \D0|Add1~13 , D0|Add1~13, project, 1
instance = comp, \D0|counter7[15] , D0|counter7[15], project, 1
instance = comp, \D0|Add1~9 , D0|Add1~9, project, 1
instance = comp, \D0|counter7[16] , D0|counter7[16], project, 1
instance = comp, \D0|Equal1~0 , D0|Equal1~0, project, 1
instance = comp, \D0|write~1 , D0|write~1, project, 1
instance = comp, \KEY[1]~input , KEY[1]~input, project, 1
instance = comp, \C0|Decoder0~1 , C0|Decoder0~1, project, 1
instance = comp, \C0|buttonsig , C0|buttonsig, project, 1
instance = comp, \D0|x[5]~feeder , D0|x[5]~feeder, project, 1
instance = comp, \D0|Add9~21 , D0|Add9~21, project, 1
instance = comp, \D0|x[5] , D0|x[5], project, 1
instance = comp, \D0|xcoord[5] , D0|xcoord[5], project, 1
instance = comp, \D0|x[8]~feeder , D0|x[8]~feeder, project, 1
instance = comp, \D0|Add9~25 , D0|Add9~25, project, 1
instance = comp, \D0|Add9~29 , D0|Add9~29, project, 1
instance = comp, \D0|Add9~33 , D0|Add9~33, project, 1
instance = comp, \D0|x[8] , D0|x[8], project, 1
instance = comp, \D0|xcoord[8] , D0|xcoord[8], project, 1
instance = comp, \D0|always0~1 , D0|always0~1, project, 1
instance = comp, \D0|always0~2 , D0|always0~2, project, 1
instance = comp, \D0|write~2 , D0|write~2, project, 1
instance = comp, \~GND , ~GND, project, 1
instance = comp, \D0|write , D0|write, project, 1
instance = comp, \D0|counter7[15]~0 , D0|counter7[15]~0, project, 1
instance = comp, \D0|counter7[3] , D0|counter7[3], project, 1
instance = comp, \D0|Add1~53 , D0|Add1~53, project, 1
instance = comp, \D0|counter7[4] , D0|counter7[4], project, 1
instance = comp, \D0|Add1~49 , D0|Add1~49, project, 1
instance = comp, \D0|counter7[5] , D0|counter7[5], project, 1
instance = comp, \D0|Add1~45 , D0|Add1~45, project, 1
instance = comp, \D0|counter7[6] , D0|counter7[6], project, 1
instance = comp, \D0|Add1~37 , D0|Add1~37, project, 1
instance = comp, \D0|counter7[7] , D0|counter7[7], project, 1
instance = comp, \D0|Add1~33 , D0|Add1~33, project, 1
instance = comp, \D0|counter7[8] , D0|counter7[8], project, 1
instance = comp, \D0|counter7[9] , D0|counter7[9], project, 1
instance = comp, \D0|Equal1~1 , D0|Equal1~1, project, 1
instance = comp, \D0|color[7]~11 , D0|color[7]~11, project, 1
instance = comp, \D0|counter7[0] , D0|counter7[0], project, 1
instance = comp, \D0|Add1~65 , D0|Add1~65, project, 1
instance = comp, \D0|counter7[1] , D0|counter7[1], project, 1
instance = comp, \D0|counter7[2] , D0|counter7[2], project, 1
instance = comp, \D0|Equal1~2 , D0|Equal1~2, project, 1
instance = comp, \D0|donestartpg~0 , D0|donestartpg~0, project, 1
instance = comp, \D0|donestartpg~1 , D0|donestartpg~1, project, 1
instance = comp, \D0|donestartpg , D0|donestartpg, project, 1
instance = comp, \D0|write~0 , D0|write~0, project, 1
instance = comp, \D0|counter10[8]~1 , D0|counter10[8]~1, project, 1
instance = comp, \D0|counter10[0] , D0|counter10[0], project, 1
instance = comp, \D0|Add19~25 , D0|Add19~25, project, 1
instance = comp, \D0|counter10[1] , D0|counter10[1], project, 1
instance = comp, \D0|Add19~29 , D0|Add19~29, project, 1
instance = comp, \D0|counter10[2] , D0|counter10[2], project, 1
instance = comp, \D0|Add19~33 , D0|Add19~33, project, 1
instance = comp, \D0|counter10[3] , D0|counter10[3], project, 1
instance = comp, \D0|Add19~13 , D0|Add19~13, project, 1
instance = comp, \D0|counter10[4] , D0|counter10[4], project, 1
instance = comp, \D0|Add19~17 , D0|Add19~17, project, 1
instance = comp, \D0|counter10[5] , D0|counter10[5], project, 1
instance = comp, \D0|Add19~9 , D0|Add19~9, project, 1
instance = comp, \D0|counter10[6] , D0|counter10[6], project, 1
instance = comp, \D0|Add19~5 , D0|Add19~5, project, 1
instance = comp, \D0|counter10[7] , D0|counter10[7], project, 1
instance = comp, \D0|Add19~1 , D0|Add19~1, project, 1
instance = comp, \D0|counter10[8] , D0|counter10[8], project, 1
instance = comp, \D0|drawingtarg2~0 , D0|drawingtarg2~0, project, 1
instance = comp, \D0|drawingtarg2 , D0|drawingtarg2, project, 1
instance = comp, \D0|x_out[7]~0 , D0|x_out[7]~0, project, 1
instance = comp, \C0|Mux4~2 , C0|Mux4~2, project, 1
instance = comp, \C0|resetspeed , C0|resetspeed, project, 1
instance = comp, \D0|speed~0 , D0|speed~0, project, 1
instance = comp, \D0|speed , D0|speed, project, 1
instance = comp, \D0|normalspeed~0 , D0|normalspeed~0, project, 1
instance = comp, \D0|normalspeed~1 , D0|normalspeed~1, project, 1
instance = comp, \D0|normalspeed , D0|normalspeed, project, 1
instance = comp, \C0|u0|increasespeed[1]~4 , C0|u0|increasespeed[1]~4, project, 1
instance = comp, \C0|u0|increasespeed[1] , C0|u0|increasespeed[1], project, 1
instance = comp, \C0|u0|Add0~0 , C0|u0|Add0~0, project, 1
instance = comp, \C0|u0|increasespeed[3]~2 , C0|u0|increasespeed[3]~2, project, 1
instance = comp, \C0|u0|increasespeed[3] , C0|u0|increasespeed[3], project, 1
instance = comp, \C0|u0|increasespeed[4]~3 , C0|u0|increasespeed[4]~3, project, 1
instance = comp, \C0|u0|increasespeed[4] , C0|u0|increasespeed[4], project, 1
instance = comp, \C0|u0|increasespeed~0 , C0|u0|increasespeed~0, project, 1
instance = comp, \C0|u0|increasespeed[0]~1 , C0|u0|increasespeed[0]~1, project, 1
instance = comp, \C0|u0|increasespeed[0] , C0|u0|increasespeed[0], project, 1
instance = comp, \C0|u0|increasespeed[2]~5 , C0|u0|increasespeed[2]~5, project, 1
instance = comp, \C0|u0|increasespeed[2] , C0|u0|increasespeed[2], project, 1
instance = comp, \C0|u0|f0|Q[0]~0 , C0|u0|f0|Q[0]~0, project, 1
instance = comp, \C0|u0|f0|Q[0] , C0|u0|f0|Q[0], project, 1
instance = comp, \C0|u0|f0|Add0~9 , C0|u0|f0|Add0~9, project, 1
instance = comp, \C0|u0|f0|Q[1]~DUPLICATE , C0|u0|f0|Q[1]~DUPLICATE, project, 1
instance = comp, \C0|u0|f0|Add0~5 , C0|u0|f0|Add0~5, project, 1
instance = comp, \C0|u0|f0|Q[2]~DUPLICATE , C0|u0|f0|Q[2]~DUPLICATE, project, 1
instance = comp, \C0|u0|f0|Add0~73 , C0|u0|f0|Add0~73, project, 1
instance = comp, \C0|u0|f0|Q[3]~DUPLICATE , C0|u0|f0|Q[3]~DUPLICATE, project, 1
instance = comp, \C0|u0|f0|Add0~69 , C0|u0|f0|Add0~69, project, 1
instance = comp, \C0|u0|f0|Q[4]~DUPLICATE , C0|u0|f0|Q[4]~DUPLICATE, project, 1
instance = comp, \C0|u0|f0|Add0~65 , C0|u0|f0|Add0~65, project, 1
instance = comp, \C0|u0|f0|Q[5]~DUPLICATE , C0|u0|f0|Q[5]~DUPLICATE, project, 1
instance = comp, \C0|u0|f0|Add0~61 , C0|u0|f0|Add0~61, project, 1
instance = comp, \C0|u0|f0|Q[6]~DUPLICATE , C0|u0|f0|Q[6]~DUPLICATE, project, 1
instance = comp, \C0|u0|f0|Add0~57 , C0|u0|f0|Add0~57, project, 1
instance = comp, \C0|u0|f0|Q[7]~DUPLICATE , C0|u0|f0|Q[7]~DUPLICATE, project, 1
instance = comp, \C0|u0|f0|Add0~53 , C0|u0|f0|Add0~53, project, 1
instance = comp, \C0|u0|f0|Q[8] , C0|u0|f0|Q[8], project, 1
instance = comp, \C0|u0|f0|Add0~1 , C0|u0|f0|Add0~1, project, 1
instance = comp, \C0|u0|f0|Q[9] , C0|u0|f0|Q[9], project, 1
instance = comp, \C0|u0|f0|Add0~49 , C0|u0|f0|Add0~49, project, 1
instance = comp, \C0|u0|f0|Q[10] , C0|u0|f0|Q[10], project, 1
instance = comp, \C0|u0|f0|Add0~45 , C0|u0|f0|Add0~45, project, 1
instance = comp, \C0|u0|f0|Q[11] , C0|u0|f0|Q[11], project, 1
instance = comp, \C0|u0|f0|Add0~41 , C0|u0|f0|Add0~41, project, 1
instance = comp, \C0|u0|f0|Q[12] , C0|u0|f0|Q[12], project, 1
instance = comp, \C0|u0|f0|Add0~37 , C0|u0|f0|Add0~37, project, 1
instance = comp, \C0|u0|f0|Q[13] , C0|u0|f0|Q[13], project, 1
instance = comp, \C0|u0|f0|Q[12]~DUPLICATE , C0|u0|f0|Q[12]~DUPLICATE, project, 1
instance = comp, \C0|u0|f0|Q[14]~DUPLICATE , C0|u0|f0|Q[14]~DUPLICATE, project, 1
instance = comp, \C0|u0|f0|Add0~33 , C0|u0|f0|Add0~33, project, 1
instance = comp, \C0|u0|f0|Q[14] , C0|u0|f0|Q[14], project, 1
instance = comp, \C0|u0|f0|Equal0~1 , C0|u0|f0|Equal0~1, project, 1
instance = comp, \C0|u0|f0|Q[1] , C0|u0|f0|Q[1], project, 1
instance = comp, \C0|u0|f0|Q[5] , C0|u0|f0|Q[5], project, 1
instance = comp, \C0|u0|f0|Q[6] , C0|u0|f0|Q[6], project, 1
instance = comp, \C0|u0|f0|Q[4] , C0|u0|f0|Q[4], project, 1
instance = comp, \C0|u0|f0|Q[7] , C0|u0|f0|Q[7], project, 1
instance = comp, \C0|u0|f0|Q[3] , C0|u0|f0|Q[3], project, 1
instance = comp, \C0|u0|f0|Equal0~2 , C0|u0|f0|Equal0~2, project, 1
instance = comp, \C0|u0|f0|Q[2] , C0|u0|f0|Q[2], project, 1
instance = comp, \C0|u0|f0|Add0~29 , C0|u0|f0|Add0~29, project, 1
instance = comp, \C0|u0|f0|Q[15] , C0|u0|f0|Q[15], project, 1
instance = comp, \C0|u0|f0|Add0~25 , C0|u0|f0|Add0~25, project, 1
instance = comp, \C0|u0|f0|Q[16] , C0|u0|f0|Q[16], project, 1
instance = comp, \C0|u0|f0|Add0~21 , C0|u0|f0|Add0~21, project, 1
instance = comp, \C0|u0|f0|Q[17] , C0|u0|f0|Q[17], project, 1
instance = comp, \C0|u0|f0|Add0~17 , C0|u0|f0|Add0~17, project, 1
instance = comp, \C0|u0|f0|Q[18] , C0|u0|f0|Q[18], project, 1
instance = comp, \C0|u0|f0|Add0~13 , C0|u0|f0|Add0~13, project, 1
instance = comp, \C0|u0|f0|Q[19] , C0|u0|f0|Q[19], project, 1
instance = comp, \C0|u0|f0|Q[16]~DUPLICATE , C0|u0|f0|Q[16]~DUPLICATE, project, 1
instance = comp, \C0|u0|f0|Q[18]~DUPLICATE , C0|u0|f0|Q[18]~DUPLICATE, project, 1
instance = comp, \C0|u0|f0|Equal0~0 , C0|u0|f0|Equal0~0, project, 1
instance = comp, \C0|u0|f0|Q[9]~DUPLICATE , C0|u0|f0|Q[9]~DUPLICATE, project, 1
instance = comp, \C0|u0|f0|Equal0~3 , C0|u0|f0|Equal0~3, project, 1
instance = comp, \C0|u0|f0|Enable , C0|u0|f0|Enable, project, 1
instance = comp, \C0|u0|Q[0]~1 , C0|u0|Q[0]~1, project, 1
instance = comp, \C0|u0|Q[0] , C0|u0|Q[0], project, 1
instance = comp, \C0|u0|Q[1]~2 , C0|u0|Q[1]~2, project, 1
instance = comp, \C0|u0|Q[1] , C0|u0|Q[1], project, 1
instance = comp, \C0|u0|Equal1~0 , C0|u0|Equal1~0, project, 1
instance = comp, \C0|u0|Q[2]~0 , C0|u0|Q[2]~0, project, 1
instance = comp, \C0|u0|Q[2] , C0|u0|Q[2], project, 1
instance = comp, \C0|u0|Q[3]~3 , C0|u0|Q[3]~3, project, 1
instance = comp, \C0|u0|Q[3] , C0|u0|Q[3], project, 1
instance = comp, \C0|u0|Q[4]~4 , C0|u0|Q[4]~4, project, 1
instance = comp, \C0|u0|Q[4] , C0|u0|Q[4], project, 1
instance = comp, \C0|u0|Equal1~1 , C0|u0|Equal1~1, project, 1
instance = comp, \C0|u0|Equal1~2 , C0|u0|Equal1~2, project, 1
instance = comp, \C0|u0|Enable , C0|u0|Enable, project, 1
instance = comp, \C0|Mux0~0 , C0|Mux0~0, project, 1
instance = comp, \D0|Add16~21 , D0|Add16~21, project, 1
instance = comp, \C0|Decoder0~8 , C0|Decoder0~8, project, 1
instance = comp, \C0|target , C0|target, project, 1
instance = comp, \D0|counter3[3]~0 , D0|counter3[3]~0, project, 1
instance = comp, \D0|drawingtarg~1 , D0|drawingtarg~1, project, 1
instance = comp, \D0|counter3[8]~2 , D0|counter3[8]~2, project, 1
instance = comp, \D0|counter3[0] , D0|counter3[0], project, 1
instance = comp, \D0|Add16~25 , D0|Add16~25, project, 1
instance = comp, \D0|counter3[1] , D0|counter3[1], project, 1
instance = comp, \D0|Add16~29 , D0|Add16~29, project, 1
instance = comp, \D0|counter3[2] , D0|counter3[2], project, 1
instance = comp, \D0|Add16~33 , D0|Add16~33, project, 1
instance = comp, \D0|counter3[3] , D0|counter3[3], project, 1
instance = comp, \D0|Add16~13 , D0|Add16~13, project, 1
instance = comp, \D0|counter3[4] , D0|counter3[4], project, 1
instance = comp, \D0|Add16~17 , D0|Add16~17, project, 1
instance = comp, \D0|counter3[5] , D0|counter3[5], project, 1
instance = comp, \D0|Add16~9 , D0|Add16~9, project, 1
instance = comp, \D0|counter3[6] , D0|counter3[6], project, 1
instance = comp, \D0|Add16~5 , D0|Add16~5, project, 1
instance = comp, \D0|counter3[7] , D0|counter3[7], project, 1
instance = comp, \D0|Add16~1 , D0|Add16~1, project, 1
instance = comp, \D0|counter3[8] , D0|counter3[8], project, 1
instance = comp, \D0|drawingtarg~0 , D0|drawingtarg~0, project, 1
instance = comp, \D0|drawingtarg , D0|drawingtarg, project, 1
instance = comp, \C0|Mux3~0 , C0|Mux3~0, project, 1
instance = comp, \C0|Mux3~1 , C0|Mux3~1, project, 1
instance = comp, \C0|next_state[2] , C0|next_state[2], project, 1
instance = comp, \C0|current_state~2 , C0|current_state~2, project, 1
instance = comp, \C0|current_state[2] , C0|current_state[2], project, 1
instance = comp, \C0|Mux1~0 , C0|Mux1~0, project, 1
instance = comp, \D0|Add13~9 , D0|Add13~9, project, 1
instance = comp, \C0|Decoder0~10 , C0|Decoder0~10, project, 1
instance = comp, \C0|countsig , C0|countsig, project, 1
instance = comp, \D0|counter[4]~0 , D0|counter[4]~0, project, 1
instance = comp, \D0|drawing~1 , D0|drawing~1, project, 1
instance = comp, \D0|counter[8]~1 , D0|counter[8]~1, project, 1
instance = comp, \D0|counter[0] , D0|counter[0], project, 1
instance = comp, \D0|Add13~13 , D0|Add13~13, project, 1
instance = comp, \D0|counter[1] , D0|counter[1], project, 1
instance = comp, \D0|Add13~17 , D0|Add13~17, project, 1
instance = comp, \D0|counter[2] , D0|counter[2], project, 1
instance = comp, \D0|Add13~21 , D0|Add13~21, project, 1
instance = comp, \D0|counter[3] , D0|counter[3], project, 1
instance = comp, \D0|Add13~33 , D0|Add13~33, project, 1
instance = comp, \D0|counter[4] , D0|counter[4], project, 1
instance = comp, \D0|Add13~29 , D0|Add13~29, project, 1
instance = comp, \D0|counter[5] , D0|counter[5], project, 1
instance = comp, \D0|Add13~25 , D0|Add13~25, project, 1
instance = comp, \D0|counter[6] , D0|counter[6], project, 1
instance = comp, \D0|Add13~5 , D0|Add13~5, project, 1
instance = comp, \D0|counter[7] , D0|counter[7], project, 1
instance = comp, \D0|Add13~1 , D0|Add13~1, project, 1
instance = comp, \D0|counter[8] , D0|counter[8], project, 1
instance = comp, \D0|drawing~0 , D0|drawing~0, project, 1
instance = comp, \D0|drawing , D0|drawing, project, 1
instance = comp, \C0|Mux0~3 , C0|Mux0~3, project, 1
instance = comp, \C0|Mux2~0 , C0|Mux2~0, project, 1
instance = comp, \C0|next_state[1] , C0|next_state[1], project, 1
instance = comp, \C0|current_state~1 , C0|current_state~1, project, 1
instance = comp, \C0|current_state[1] , C0|current_state[1], project, 1
instance = comp, \C0|Decoder0~3 , C0|Decoder0~3, project, 1
instance = comp, \C0|drawstartpg , C0|drawstartpg, project, 1
instance = comp, \D0|Add4~9 , D0|Add4~9, project, 1
instance = comp, \C0|Decoder0~11 , C0|Decoder0~11, project, 1
instance = comp, \C0|erasesig , C0|erasesig, project, 1
instance = comp, \D0|counter2[7]~0 , D0|counter2[7]~0, project, 1
instance = comp, \D0|erasing~1 , D0|erasing~1, project, 1
instance = comp, \D0|counter2[8]~1 , D0|counter2[8]~1, project, 1
instance = comp, \D0|counter2[0] , D0|counter2[0], project, 1
instance = comp, \D0|Add4~13 , D0|Add4~13, project, 1
instance = comp, \D0|counter2[1] , D0|counter2[1], project, 1
instance = comp, \D0|Add4~17 , D0|Add4~17, project, 1
instance = comp, \D0|counter2[2] , D0|counter2[2], project, 1
instance = comp, \D0|Add4~21 , D0|Add4~21, project, 1
instance = comp, \D0|counter2[3] , D0|counter2[3], project, 1
instance = comp, \D0|Add4~33 , D0|Add4~33, project, 1
instance = comp, \D0|counter2[4] , D0|counter2[4], project, 1
instance = comp, \D0|Add4~29 , D0|Add4~29, project, 1
instance = comp, \D0|counter2[5] , D0|counter2[5], project, 1
instance = comp, \D0|Add4~25 , D0|Add4~25, project, 1
instance = comp, \D0|counter2[6] , D0|counter2[6], project, 1
instance = comp, \D0|Add4~5 , D0|Add4~5, project, 1
instance = comp, \D0|counter2[7] , D0|counter2[7], project, 1
instance = comp, \D0|Add4~1 , D0|Add4~1, project, 1
instance = comp, \D0|counter2[8] , D0|counter2[8], project, 1
instance = comp, \D0|erasing~0 , D0|erasing~0, project, 1
instance = comp, \D0|erasing , D0|erasing, project, 1
instance = comp, \C0|Mux4~0 , C0|Mux4~0, project, 1
instance = comp, \C0|next_state[3] , C0|next_state[3], project, 1
instance = comp, \C0|current_state~3 , C0|current_state~3, project, 1
instance = comp, \C0|current_state[3] , C0|current_state[3], project, 1
instance = comp, \C0|Decoder0~2 , C0|Decoder0~2, project, 1
instance = comp, \C0|waiting , C0|waiting, project, 1
instance = comp, \C0|Decoder0~7 , C0|Decoder0~7, project, 1
instance = comp, \C0|ld_values , C0|ld_values, project, 1
instance = comp, \D0|xcoord[3]~0 , D0|xcoord[3]~0, project, 1
instance = comp, \D0|xcoord[4] , D0|xcoord[4], project, 1
instance = comp, \D0|always0~0 , D0|always0~0, project, 1
instance = comp, \D0|fail~0 , D0|fail~0, project, 1
instance = comp, \D0|fail , D0|fail, project, 1
instance = comp, \C0|Mux5~0 , C0|Mux5~0, project, 1
instance = comp, \C0|next_state[4] , C0|next_state[4], project, 1
instance = comp, \C0|current_state~4 , C0|current_state~4, project, 1
instance = comp, \C0|current_state[4] , C0|current_state[4], project, 1
instance = comp, \C0|Decoder0~12 , C0|Decoder0~12, project, 1
instance = comp, \C0|enablemove , C0|enablemove, project, 1
instance = comp, \D0|x[3]~3 , D0|x[3]~3, project, 1
instance = comp, \D0|x[0] , D0|x[0], project, 1
instance = comp, \D0|xcoord[0] , D0|xcoord[0], project, 1
instance = comp, \D0|Add9~13 , D0|Add9~13, project, 1
instance = comp, \D0|x[1] , D0|x[1], project, 1
instance = comp, \D0|xcoord[1] , D0|xcoord[1], project, 1
instance = comp, \D0|Add9~9 , D0|Add9~9, project, 1
instance = comp, \D0|x[2] , D0|x[2], project, 1
instance = comp, \D0|xcoord[2] , D0|xcoord[2], project, 1
instance = comp, \D0|x[3] , D0|x[3], project, 1
instance = comp, \D0|xcoord[3] , D0|xcoord[3], project, 1
instance = comp, \D0|Equal4~1 , D0|Equal4~1, project, 1
instance = comp, \D0|Add10~17 , D0|Add10~17, project, 1
instance = comp, \D0|y[1] , D0|y[1], project, 1
instance = comp, \D0|ycoord[1] , D0|ycoord[1], project, 1
instance = comp, \D0|Add10~21 , D0|Add10~21, project, 1
instance = comp, \D0|Add10~13 , D0|Add10~13, project, 1
instance = comp, \D0|y[3] , D0|y[3], project, 1
instance = comp, \D0|ycoord[3] , D0|ycoord[3], project, 1
instance = comp, \D0|Add10~25 , D0|Add10~25, project, 1
instance = comp, \D0|y[4] , D0|y[4], project, 1
instance = comp, \D0|ycoord[4] , D0|ycoord[4], project, 1
instance = comp, \D0|Add10~5 , D0|Add10~5, project, 1
instance = comp, \D0|y[5] , D0|y[5], project, 1
instance = comp, \D0|ycoord[5] , D0|ycoord[5], project, 1
instance = comp, \D0|Add10~29 , D0|Add10~29, project, 1
instance = comp, \D0|y[6] , D0|y[6], project, 1
instance = comp, \D0|ycoord[6] , D0|ycoord[6], project, 1
instance = comp, \D0|Equal6~1 , D0|Equal6~1, project, 1
instance = comp, \D0|ymove~10 , D0|ymove~10, project, 1
instance = comp, \C0|Mux4~1 , C0|Mux4~1, project, 1
instance = comp, \C0|checksig , C0|checksig, project, 1
instance = comp, \D0|detectpress~0 , D0|detectpress~0, project, 1
instance = comp, \D0|xmove~8 , D0|xmove~8, project, 1
instance = comp, \D0|xmove~9 , D0|xmove~9, project, 1
instance = comp, \D0|ymove.00 , D0|ymove.00, project, 1
instance = comp, \D0|ymove~9 , D0|ymove~9, project, 1
instance = comp, \D0|ymove.01 , D0|ymove.01, project, 1
instance = comp, \D0|Equal4~2 , D0|Equal4~2, project, 1
instance = comp, \D0|Equal5~1 , D0|Equal5~1, project, 1
instance = comp, \D0|xmove~12 , D0|xmove~12, project, 1
instance = comp, \D0|xmove.01 , D0|xmove.01, project, 1
instance = comp, \D0|x[5]~0 , D0|x[5]~0, project, 1
instance = comp, \D0|x[5]~1 , D0|x[5]~1, project, 1
instance = comp, \D0|y[0] , D0|y[0], project, 1
instance = comp, \D0|ycoord[0] , D0|ycoord[0], project, 1
instance = comp, \D0|Add10~9 , D0|Add10~9, project, 1
instance = comp, \D0|y[7] , D0|y[7], project, 1
instance = comp, \D0|ycoord[7] , D0|ycoord[7], project, 1
instance = comp, \D0|Equal6~0 , D0|Equal6~0, project, 1
instance = comp, \D0|xmove~10 , D0|xmove~10, project, 1
instance = comp, \D0|xmove.00 , D0|xmove.00, project, 1
instance = comp, \D0|x[6] , D0|x[6], project, 1
instance = comp, \D0|xcoord[6] , D0|xcoord[6], project, 1
instance = comp, \D0|Equal5~0 , D0|Equal5~0, project, 1
instance = comp, \D0|xmove~11 , D0|xmove~11, project, 1
instance = comp, \D0|xmove.10 , D0|xmove.10, project, 1
instance = comp, \D0|y[2] , D0|y[2], project, 1
instance = comp, \D0|ycoord[2] , D0|ycoord[2], project, 1
instance = comp, \D0|Equal8~0 , D0|Equal8~0, project, 1
instance = comp, \D0|ymove~8 , D0|ymove~8, project, 1
instance = comp, \D0|ymove.10 , D0|ymove.10, project, 1
instance = comp, \D0|x[7] , D0|x[7], project, 1
instance = comp, \D0|xcoord[7] , D0|xcoord[7], project, 1
instance = comp, \D0|Equal4~0 , D0|Equal4~0, project, 1
instance = comp, \C0|Decoder0~6 , C0|Decoder0~6, project, 1
instance = comp, \C0|resetpress , C0|resetpress, project, 1
instance = comp, \D0|detectpress~1 , D0|detectpress~1, project, 1
instance = comp, \D0|detectpress~2 , D0|detectpress~2, project, 1
instance = comp, \D0|detectpress~3 , D0|detectpress~3, project, 1
instance = comp, \D0|detectpress~4 , D0|detectpress~4, project, 1
instance = comp, \D0|detectpress , D0|detectpress, project, 1
instance = comp, \KEY[2]~input , KEY[2]~input, project, 1
instance = comp, \C0|Mux0~4 , C0|Mux0~4, project, 1
instance = comp, \C0|Mux0~1 , C0|Mux0~1, project, 1
instance = comp, \C0|Mux0~2 , C0|Mux0~2, project, 1
instance = comp, \C0|next_state[0] , C0|next_state[0], project, 1
instance = comp, \C0|current_state~0 , C0|current_state~0, project, 1
instance = comp, \C0|current_state[0] , C0|current_state[0], project, 1
instance = comp, \D0|score~3 , D0|score~3, project, 1
instance = comp, \D0|score[3]~1 , D0|score[3]~1, project, 1
instance = comp, \D0|score[3]~2 , D0|score[3]~2, project, 1
instance = comp, \D0|score[0] , D0|score[0], project, 1
instance = comp, \D0|Add22~1 , D0|Add22~1, project, 1
instance = comp, \D0|score~4 , D0|score~4, project, 1
instance = comp, \D0|score[1] , D0|score[1], project, 1
instance = comp, \D0|Add22~0 , D0|Add22~0, project, 1
instance = comp, \D0|score~0 , D0|score~0, project, 1
instance = comp, \D0|score[2] , D0|score[2], project, 1
instance = comp, \D0|Add22~2 , D0|Add22~2, project, 1
instance = comp, \D0|score~5 , D0|score~5, project, 1
instance = comp, \D0|score[3] , D0|score[3], project, 1
instance = comp, \D0|h0|result~0 , D0|h0|result~0, project, 1
instance = comp, \D0|h0|result~1 , D0|h0|result~1, project, 1
instance = comp, \D0|h0|result~2 , D0|h0|result~2, project, 1
instance = comp, \D0|h0|result~3 , D0|h0|result~3, project, 1
instance = comp, \D0|h0|result~4 , D0|h0|result~4, project, 1
instance = comp, \D0|h0|result~5 , D0|h0|result~5, project, 1
instance = comp, \D0|h0|result~6 , D0|h0|result~6, project, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT , VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT, project, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL , VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL, project, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG , VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG, project, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER , VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER, project, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 , VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0, project, 1
instance = comp, \VGA|controller|Add0~37 , VGA|controller|Add0~37, project, 1
instance = comp, \VGA|controller|Add0~17 , VGA|controller|Add0~17, project, 1
instance = comp, \VGA|controller|Add0~21 , VGA|controller|Add0~21, project, 1
instance = comp, \VGA|controller|xCounter[6] , VGA|controller|xCounter[6], project, 1
instance = comp, \VGA|controller|Add0~33 , VGA|controller|Add0~33, project, 1
instance = comp, \VGA|controller|xCounter[7] , VGA|controller|xCounter[7], project, 1
instance = comp, \VGA|controller|Add0~29 , VGA|controller|Add0~29, project, 1
instance = comp, \VGA|controller|xCounter[8] , VGA|controller|xCounter[8], project, 1
instance = comp, \VGA|controller|Add0~25 , VGA|controller|Add0~25, project, 1
instance = comp, \VGA|controller|xCounter[9] , VGA|controller|xCounter[9], project, 1
instance = comp, \VGA|controller|Equal0~0 , VGA|controller|Equal0~0, project, 1
instance = comp, \VGA|controller|Equal0~1 , VGA|controller|Equal0~1, project, 1
instance = comp, \VGA|controller|Equal0~2 , VGA|controller|Equal0~2, project, 1
instance = comp, \VGA|controller|xCounter[0] , VGA|controller|xCounter[0], project, 1
instance = comp, \VGA|controller|Add0~1 , VGA|controller|Add0~1, project, 1
instance = comp, \VGA|controller|xCounter[1] , VGA|controller|xCounter[1], project, 1
instance = comp, \VGA|controller|Add0~5 , VGA|controller|Add0~5, project, 1
instance = comp, \VGA|controller|xCounter[2] , VGA|controller|xCounter[2], project, 1
instance = comp, \VGA|controller|Add0~9 , VGA|controller|Add0~9, project, 1
instance = comp, \VGA|controller|xCounter[3] , VGA|controller|xCounter[3], project, 1
instance = comp, \VGA|controller|Add0~13 , VGA|controller|Add0~13, project, 1
instance = comp, \VGA|controller|xCounter[4] , VGA|controller|xCounter[4], project, 1
instance = comp, \VGA|controller|xCounter[5] , VGA|controller|xCounter[5], project, 1
instance = comp, \VGA|controller|VGA_HS1~0 , VGA|controller|VGA_HS1~0, project, 1
instance = comp, \VGA|controller|VGA_HS1~1 , VGA|controller|VGA_HS1~1, project, 1
instance = comp, \VGA|controller|VGA_HS1 , VGA|controller|VGA_HS1, project, 1
instance = comp, \VGA|controller|VGA_HS , VGA|controller|VGA_HS, project, 1
instance = comp, \VGA|controller|Add1~9 , VGA|controller|Add1~9, project, 1
instance = comp, \VGA|controller|Add1~1 , VGA|controller|Add1~1, project, 1
instance = comp, \VGA|controller|yCounter[1] , VGA|controller|yCounter[1], project, 1
instance = comp, \VGA|controller|Add1~37 , VGA|controller|Add1~37, project, 1
instance = comp, \VGA|controller|yCounter[2] , VGA|controller|yCounter[2], project, 1
instance = comp, \VGA|controller|Add1~33 , VGA|controller|Add1~33, project, 1
instance = comp, \VGA|controller|yCounter[3] , VGA|controller|yCounter[3], project, 1
instance = comp, \VGA|controller|Add1~29 , VGA|controller|Add1~29, project, 1
instance = comp, \VGA|controller|yCounter[4] , VGA|controller|yCounter[4], project, 1
instance = comp, \VGA|controller|Add1~21 , VGA|controller|Add1~21, project, 1
instance = comp, \VGA|controller|yCounter[5] , VGA|controller|yCounter[5], project, 1
instance = comp, \VGA|controller|Add1~13 , VGA|controller|Add1~13, project, 1
instance = comp, \VGA|controller|yCounter[6] , VGA|controller|yCounter[6], project, 1
instance = comp, \VGA|controller|Add1~25 , VGA|controller|Add1~25, project, 1
instance = comp, \VGA|controller|yCounter[7] , VGA|controller|yCounter[7], project, 1
instance = comp, \VGA|controller|Add1~17 , VGA|controller|Add1~17, project, 1
instance = comp, \VGA|controller|yCounter[8] , VGA|controller|yCounter[8], project, 1
instance = comp, \VGA|controller|Add1~5 , VGA|controller|Add1~5, project, 1
instance = comp, \VGA|controller|yCounter[9] , VGA|controller|yCounter[9], project, 1
instance = comp, \VGA|controller|always1~1 , VGA|controller|always1~1, project, 1
instance = comp, \VGA|controller|always1~2 , VGA|controller|always1~2, project, 1
instance = comp, \VGA|controller|always1~3 , VGA|controller|always1~3, project, 1
instance = comp, \VGA|controller|yCounter[0] , VGA|controller|yCounter[0], project, 1
instance = comp, \VGA|controller|always1~0 , VGA|controller|always1~0, project, 1
instance = comp, \VGA|controller|VGA_VS1~0 , VGA|controller|VGA_VS1~0, project, 1
instance = comp, \VGA|controller|VGA_VS1~1 , VGA|controller|VGA_VS1~1, project, 1
instance = comp, \VGA|controller|VGA_VS1 , VGA|controller|VGA_VS1, project, 1
instance = comp, \VGA|controller|VGA_VS , VGA|controller|VGA_VS, project, 1
instance = comp, \VGA|controller|yCounter[9]~DUPLICATE , VGA|controller|yCounter[9]~DUPLICATE, project, 1
instance = comp, \VGA|controller|VGA_BLANK1~0 , VGA|controller|VGA_BLANK1~0, project, 1
instance = comp, \VGA|controller|VGA_BLANK1 , VGA|controller|VGA_BLANK1, project, 1
instance = comp, \VGA|controller|VGA_BLANK~feeder , VGA|controller|VGA_BLANK~feeder, project, 1
instance = comp, \VGA|controller|VGA_BLANK , VGA|controller|VGA_BLANK, project, 1
instance = comp, \D0|Add3~13 , D0|Add3~13, project, 1
instance = comp, \D0|Add5~13 , D0|Add5~13, project, 1
instance = comp, \D0|Add6~13 , D0|Add6~13, project, 1
instance = comp, \D0|Add14~13 , D0|Add14~13, project, 1
instance = comp, \D0|ynew[2]~0 , D0|ynew[2]~0, project, 1
instance = comp, \D0|ynew[2]~7 , D0|ynew[2]~7, project, 1
instance = comp, \D0|xnew~5 , D0|xnew~5, project, 1
instance = comp, \D0|xnew[8]~1 , D0|xnew[8]~1, project, 1
instance = comp, \D0|xnew[7]~2 , D0|xnew[7]~2, project, 1
instance = comp, \D0|xnew[0] , D0|xnew[0], project, 1
instance = comp, \D0|Add3~9 , D0|Add3~9, project, 1
instance = comp, \D0|Add3~5 , D0|Add3~5, project, 1
instance = comp, \D0|Add5~17 , D0|Add5~17, project, 1
instance = comp, \D0|Add5~21 , D0|Add5~21, project, 1
instance = comp, \D0|Add5~25 , D0|Add5~25, project, 1
instance = comp, \D0|Add5~29 , D0|Add5~29, project, 1
instance = comp, \D0|Add5~33 , D0|Add5~33, project, 1
instance = comp, \D0|Add5~9 , D0|Add5~9, project, 1
instance = comp, \D0|Add5~5 , D0|Add5~5, project, 1
instance = comp, \D0|Add6~17 , D0|Add6~17, project, 1
instance = comp, \D0|Add6~21 , D0|Add6~21, project, 1
instance = comp, \D0|Add6~25 , D0|Add6~25, project, 1
instance = comp, \D0|Add6~29 , D0|Add6~29, project, 1
instance = comp, \D0|Add6~33 , D0|Add6~33, project, 1
instance = comp, \D0|Add6~9 , D0|Add6~9, project, 1
instance = comp, \D0|Add6~5 , D0|Add6~5, project, 1
instance = comp, \D0|Add14~17 , D0|Add14~17, project, 1
instance = comp, \D0|Add14~21 , D0|Add14~21, project, 1
instance = comp, \D0|Add14~25 , D0|Add14~25, project, 1
instance = comp, \D0|Add14~29 , D0|Add14~29, project, 1
instance = comp, \D0|Add14~33 , D0|Add14~33, project, 1
instance = comp, \D0|Add14~9 , D0|Add14~9, project, 1
instance = comp, \D0|Add14~5 , D0|Add14~5, project, 1
instance = comp, \D0|xnew~3 , D0|xnew~3, project, 1
instance = comp, \D0|xnew[7] , D0|xnew[7], project, 1
instance = comp, \D0|x_out[7]~2 , D0|x_out[7]~2, project, 1
instance = comp, \D0|Add0~57 , D0|Add0~57, project, 1
instance = comp, \D0|Add0~41 , D0|Add0~41, project, 1
instance = comp, \D0|Add0~37 , D0|Add0~37, project, 1
instance = comp, \D0|counter6[8]~1 , D0|counter6[8]~1, project, 1
instance = comp, \D0|counter6[5] , D0|counter6[5], project, 1
instance = comp, \D0|Add0~33 , D0|Add0~33, project, 1
instance = comp, \D0|counter6[6] , D0|counter6[6], project, 1
instance = comp, \D0|Add0~29 , D0|Add0~29, project, 1
instance = comp, \D0|counter6[7] , D0|counter6[7], project, 1
instance = comp, \D0|Add0~25 , D0|Add0~25, project, 1
instance = comp, \D0|counter6[8] , D0|counter6[8], project, 1
instance = comp, \D0|Add0~5 , D0|Add0~5, project, 1
instance = comp, \D0|counter6[9] , D0|counter6[9], project, 1
instance = comp, \D0|Add0~1 , D0|Add0~1, project, 1
instance = comp, \D0|counter6[10] , D0|counter6[10], project, 1
instance = comp, \D0|Add0~65 , D0|Add0~65, project, 1
instance = comp, \D0|counter6[11] , D0|counter6[11], project, 1
instance = comp, \D0|Add0~61 , D0|Add0~61, project, 1
instance = comp, \D0|counter6[12] , D0|counter6[12], project, 1
instance = comp, \D0|Add0~9 , D0|Add0~9, project, 1
instance = comp, \D0|counter6[13] , D0|counter6[13], project, 1
instance = comp, \D0|Add0~13 , D0|Add0~13, project, 1
instance = comp, \D0|counter6[14] , D0|counter6[14], project, 1
instance = comp, \D0|Add0~21 , D0|Add0~21, project, 1
instance = comp, \D0|counter6[15] , D0|counter6[15], project, 1
instance = comp, \D0|Add0~17 , D0|Add0~17, project, 1
instance = comp, \D0|counter6[16] , D0|counter6[16], project, 1
instance = comp, \D0|Equal0~0 , D0|Equal0~0, project, 1
instance = comp, \D0|Equal0~2 , D0|Equal0~2, project, 1
instance = comp, \D0|color[7]~10 , D0|color[7]~10, project, 1
instance = comp, \D0|counter6[0] , D0|counter6[0], project, 1
instance = comp, \D0|Add0~53 , D0|Add0~53, project, 1
instance = comp, \D0|counter6[1] , D0|counter6[1], project, 1
instance = comp, \D0|Add0~49 , D0|Add0~49, project, 1
instance = comp, \D0|counter6[2] , D0|counter6[2], project, 1
instance = comp, \D0|Add0~45 , D0|Add0~45, project, 1
instance = comp, \D0|counter6[3] , D0|counter6[3], project, 1
instance = comp, \D0|counter6[4] , D0|counter6[4], project, 1
instance = comp, \D0|Equal0~1 , D0|Equal0~1, project, 1
instance = comp, \D0|write2~0 , D0|write2~0, project, 1
instance = comp, \D0|write2~1 , D0|write2~1, project, 1
instance = comp, \D0|write2 , D0|write2, project, 1
instance = comp, \D0|x_out~6 , D0|x_out~6, project, 1
instance = comp, \C0|WideOr0~0 , C0|WideOr0~0, project, 1
instance = comp, \C0|enablewrite , C0|enablewrite, project, 1
instance = comp, \D0|x_out[7]~5 , D0|x_out[7]~5, project, 1
instance = comp, \D0|x_out[7]~4 , D0|x_out[7]~4, project, 1
instance = comp, \D0|x_out[7]~7 , D0|x_out[7]~7, project, 1
instance = comp, \D0|x_out[7] , D0|x_out[7], project, 1
instance = comp, \D0|Equal2~1 , D0|Equal2~1, project, 1
instance = comp, \D0|Add3~1 , D0|Add3~1, project, 1
instance = comp, \D0|Add5~1 , D0|Add5~1, project, 1
instance = comp, \D0|Add6~1 , D0|Add6~1, project, 1
instance = comp, \D0|Add14~1 , D0|Add14~1, project, 1
instance = comp, \D0|xnew~0 , D0|xnew~0, project, 1
instance = comp, \D0|xnew[8] , D0|xnew[8], project, 1
instance = comp, \D0|x_out[8] , D0|x_out[8], project, 1
instance = comp, \D0|Equal2~0 , D0|Equal2~0, project, 1
instance = comp, \D0|Equal2~2 , D0|Equal2~2, project, 1
instance = comp, \D0|x_out[7]~1 , D0|x_out[7]~1, project, 1
instance = comp, \D0|Add2~29 , D0|Add2~29, project, 1
instance = comp, \D0|Add7~29 , D0|Add7~29, project, 1
instance = comp, \D0|Add8~29 , D0|Add8~29, project, 1
instance = comp, \D0|Add15~29 , D0|Add15~29, project, 1
instance = comp, \D0|ynew~11 , D0|ynew~11, project, 1
instance = comp, \D0|ynew[0] , D0|ynew[0], project, 1
instance = comp, \D0|y_out[2]~0 , D0|y_out[2]~0, project, 1
instance = comp, \D0|y_out[2]~1 , D0|y_out[2]~1, project, 1
instance = comp, \D0|y_out[2]~2 , D0|y_out[2]~2, project, 1
instance = comp, \D0|y_out[2]~3 , D0|y_out[2]~3, project, 1
instance = comp, \D0|y_out[0] , D0|y_out[0], project, 1
instance = comp, \D0|Add2~25 , D0|Add2~25, project, 1
instance = comp, \D0|Add18~3 , D0|Add18~3, project, 1
instance = comp, \D0|Add7~25 , D0|Add7~25, project, 1
instance = comp, \D0|Add8~25 , D0|Add8~25, project, 1
instance = comp, \D0|Add15~25 , D0|Add15~25, project, 1
instance = comp, \D0|ynew~12 , D0|ynew~12, project, 1
instance = comp, \D0|ynew[1] , D0|ynew[1], project, 1
instance = comp, \D0|y_out[1] , D0|y_out[1], project, 1
instance = comp, \D0|Add2~21 , D0|Add2~21, project, 1
instance = comp, \D0|Add18~2 , D0|Add18~2, project, 1
instance = comp, \D0|Add7~21 , D0|Add7~21, project, 1
instance = comp, \D0|Add8~21 , D0|Add8~21, project, 1
instance = comp, \D0|Add21~2 , D0|Add21~2, project, 1
instance = comp, \D0|Add15~21 , D0|Add15~21, project, 1
instance = comp, \D0|ynew~10 , D0|ynew~10, project, 1
instance = comp, \D0|ynew[2] , D0|ynew[2], project, 1
instance = comp, \D0|y_out[2] , D0|y_out[2], project, 1
instance = comp, \D0|Add2~17 , D0|Add2~17, project, 1
instance = comp, \D0|Add18~1 , D0|Add18~1, project, 1
instance = comp, \D0|Add21~1 , D0|Add21~1, project, 1
instance = comp, \D0|Add7~17 , D0|Add7~17, project, 1
instance = comp, \D0|Add8~17 , D0|Add8~17, project, 1
instance = comp, \D0|Add15~17 , D0|Add15~17, project, 1
instance = comp, \D0|ynew~9 , D0|ynew~9, project, 1
instance = comp, \D0|ynew[3] , D0|ynew[3], project, 1
instance = comp, \D0|y_out[3] , D0|y_out[3], project, 1
instance = comp, \D0|Add2~13 , D0|Add2~13, project, 1
instance = comp, \D0|Add18~0 , D0|Add18~0, project, 1
instance = comp, \D0|Add21~0 , D0|Add21~0, project, 1
instance = comp, \D0|Add7~13 , D0|Add7~13, project, 1
instance = comp, \D0|Add8~13 , D0|Add8~13, project, 1
instance = comp, \D0|Add15~13 , D0|Add15~13, project, 1
instance = comp, \D0|ynew~8 , D0|ynew~8, project, 1
instance = comp, \D0|ynew[4] , D0|ynew[4], project, 1
instance = comp, \D0|y_out[4] , D0|y_out[4], project, 1
instance = comp, \D0|Add2~5 , D0|Add2~5, project, 1
instance = comp, \D0|Add7~5 , D0|Add7~5, project, 1
instance = comp, \D0|Add8~5 , D0|Add8~5, project, 1
instance = comp, \D0|ynew~4 , D0|ynew~4, project, 1
instance = comp, \D0|ynew~2 , D0|ynew~2, project, 1
instance = comp, \D0|Add15~5 , D0|Add15~5, project, 1
instance = comp, \D0|ynew~3 , D0|ynew~3, project, 1
instance = comp, \D0|ynew~5 , D0|ynew~5, project, 1
instance = comp, \D0|ynew[5] , D0|ynew[5], project, 1
instance = comp, \D0|y_out[5] , D0|y_out[5], project, 1
instance = comp, \D0|Add2~9 , D0|Add2~9, project, 1
instance = comp, \D0|Add7~9 , D0|Add7~9, project, 1
instance = comp, \D0|Add8~9 , D0|Add8~9, project, 1
instance = comp, \D0|Add15~9 , D0|Add15~9, project, 1
instance = comp, \D0|ynew~6 , D0|ynew~6, project, 1
instance = comp, \D0|ynew[6] , D0|ynew[6], project, 1
instance = comp, \D0|y_out[6] , D0|y_out[6], project, 1
instance = comp, \D0|Add2~1 , D0|Add2~1, project, 1
instance = comp, \D0|Add7~1 , D0|Add7~1, project, 1
instance = comp, \D0|Add8~1 , D0|Add8~1, project, 1
instance = comp, \D0|Add15~1 , D0|Add15~1, project, 1
instance = comp, \D0|ynew~1 , D0|ynew~1, project, 1
instance = comp, \D0|ynew[7] , D0|ynew[7], project, 1
instance = comp, \D0|y_out[7] , D0|y_out[7], project, 1
instance = comp, \D0|Equal3~0 , D0|Equal3~0, project, 1
instance = comp, \D0|Equal3~1 , D0|Equal3~1, project, 1
instance = comp, \D0|x_out[7]~3 , D0|x_out[7]~3, project, 1
instance = comp, \D0|x_out[0] , D0|x_out[0], project, 1
instance = comp, \D0|Add3~17 , D0|Add3~17, project, 1
instance = comp, \D0|xnew~6 , D0|xnew~6, project, 1
instance = comp, \D0|xnew[1] , D0|xnew[1], project, 1
instance = comp, \D0|x_out[1] , D0|x_out[1], project, 1
instance = comp, \D0|Add3~21 , D0|Add3~21, project, 1
instance = comp, \D0|Add17~0 , D0|Add17~0, project, 1
instance = comp, \D0|xnew~10 , D0|xnew~10, project, 1
instance = comp, \D0|xnew[2] , D0|xnew[2], project, 1
instance = comp, \D0|x_out[2] , D0|x_out[2], project, 1
instance = comp, \D0|Add3~25 , D0|Add3~25, project, 1
instance = comp, \D0|Add20~0 , D0|Add20~0, project, 1
instance = comp, \D0|Add17~1 , D0|Add17~1, project, 1
instance = comp, \D0|xnew~7 , D0|xnew~7, project, 1
instance = comp, \D0|xnew[3] , D0|xnew[3], project, 1
instance = comp, \D0|x_out[3] , D0|x_out[3], project, 1
instance = comp, \D0|Add3~29 , D0|Add3~29, project, 1
instance = comp, \D0|Add20~1 , D0|Add20~1, project, 1
instance = comp, \D0|Add17~2 , D0|Add17~2, project, 1
instance = comp, \D0|xnew~8 , D0|xnew~8, project, 1
instance = comp, \D0|xnew[4] , D0|xnew[4], project, 1
instance = comp, \D0|x_out[4] , D0|x_out[4], project, 1
instance = comp, \D0|Add3~33 , D0|Add3~33, project, 1
instance = comp, \D0|xnew~9 , D0|xnew~9, project, 1
instance = comp, \D0|xnew[5] , D0|xnew[5], project, 1
instance = comp, \D0|x_out[5] , D0|x_out[5], project, 1
instance = comp, \D0|xnew~4 , D0|xnew~4, project, 1
instance = comp, \D0|xnew[6] , D0|xnew[6], project, 1
instance = comp, \D0|x_out[6] , D0|x_out[6], project, 1
instance = comp, \VGA|writeEn~0 , VGA|writeEn~0, project, 1
instance = comp, \VGA|user_input_translator|Add1~17 , VGA|user_input_translator|Add1~17, project, 1
instance = comp, \VGA|user_input_translator|Add1~21 , VGA|user_input_translator|Add1~21, project, 1
instance = comp, \VGA|user_input_translator|Add1~25 , VGA|user_input_translator|Add1~25, project, 1
instance = comp, \VGA|user_input_translator|Add1~29 , VGA|user_input_translator|Add1~29, project, 1
instance = comp, \VGA|user_input_translator|Add1~33 , VGA|user_input_translator|Add1~33, project, 1
instance = comp, \VGA|user_input_translator|Add1~37 , VGA|user_input_translator|Add1~37, project, 1
instance = comp, \VGA|user_input_translator|Add1~41 , VGA|user_input_translator|Add1~41, project, 1
instance = comp, \VGA|user_input_translator|Add1~1 , VGA|user_input_translator|Add1~1, project, 1
instance = comp, \VGA|user_input_translator|Add1~9 , VGA|user_input_translator|Add1~9, project, 1
instance = comp, \VGA|user_input_translator|Add1~13 , VGA|user_input_translator|Add1~13, project, 1
instance = comp, \VGA|user_input_translator|Add1~5 , VGA|user_input_translator|Add1~5, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0 , VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0, project, 1
instance = comp, \VGA|controller|yCounter[7]~DUPLICATE , VGA|controller|yCounter[7]~DUPLICATE, project, 1
instance = comp, \VGA|controller|yCounter[3]~DUPLICATE , VGA|controller|yCounter[3]~DUPLICATE, project, 1
instance = comp, \VGA|controller|yCounter[2]~DUPLICATE , VGA|controller|yCounter[2]~DUPLICATE, project, 1
instance = comp, \VGA|controller|xCounter[9]~DUPLICATE , VGA|controller|xCounter[9]~DUPLICATE, project, 1
instance = comp, \VGA|controller|controller_translator|Add1~17 , VGA|controller|controller_translator|Add1~17, project, 1
instance = comp, \VGA|controller|controller_translator|Add1~21 , VGA|controller|controller_translator|Add1~21, project, 1
instance = comp, \VGA|controller|controller_translator|Add1~25 , VGA|controller|controller_translator|Add1~25, project, 1
instance = comp, \VGA|controller|controller_translator|Add1~29 , VGA|controller|controller_translator|Add1~29, project, 1
instance = comp, \VGA|controller|controller_translator|Add1~33 , VGA|controller|controller_translator|Add1~33, project, 1
instance = comp, \VGA|controller|controller_translator|Add1~37 , VGA|controller|controller_translator|Add1~37, project, 1
instance = comp, \VGA|controller|controller_translator|Add1~41 , VGA|controller|controller_translator|Add1~41, project, 1
instance = comp, \VGA|controller|controller_translator|Add1~1 , VGA|controller|controller_translator|Add1~1, project, 1
instance = comp, \VGA|controller|controller_translator|Add1~9 , VGA|controller|controller_translator|Add1~9, project, 1
instance = comp, \VGA|controller|controller_translator|Add1~13 , VGA|controller|controller_translator|Add1~13, project, 1
instance = comp, \VGA|controller|controller_translator|Add1~5 , VGA|controller|controller_translator|Add1~5, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w[3] , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w[3], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|address_reg_a[3] , D0|k3|altsyncram_component|auto_generated|address_reg_a[3], project, 1
instance = comp, \D0|color[8]~8 , D0|color[8]~8, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w[3] , D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w[3], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0 , D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a67 , D0|k3|altsyncram_component|auto_generated|ram_block1a67, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|address_reg_a[0] , D0|k3|altsyncram_component|auto_generated|address_reg_a[0], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|address_reg_a[1]~feeder , D0|k3|altsyncram_component|auto_generated|address_reg_a[1]~feeder, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|address_reg_a[1] , D0|k3|altsyncram_component|auto_generated|address_reg_a[1], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w[3] , D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w[3], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0 , D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a55 , D0|k3|altsyncram_component|auto_generated|ram_block1a55, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w[3] , D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w[3], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0 , D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a79 , D0|k3|altsyncram_component|auto_generated|ram_block1a79, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w[3] , D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w[3], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0 , D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a91 , D0|k3|altsyncram_component|auto_generated|ram_block1a91, project, 1
instance = comp, \D0|color~1 , D0|color~1, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w[3] , D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w[3], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0 , D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a43 , D0|k3|altsyncram_component|auto_generated|ram_block1a43, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w[3] , D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w[3], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0 , D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a19 , D0|k3|altsyncram_component|auto_generated|ram_block1a19, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w[3] , D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w[3], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0 , D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a31 , D0|k3|altsyncram_component|auto_generated|ram_block1a31, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w[3] , D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w[3], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w[3] , D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w[3], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a7 , D0|k3|altsyncram_component|auto_generated|ram_block1a7, project, 1
instance = comp, \D0|color~0 , D0|color~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|address_reg_a[2] , D0|k3|altsyncram_component|auto_generated|address_reg_a[2], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0 , D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0, project, 1
instance = comp, \D0|Equal0~3 , D0|Equal0~3, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a115 , D0|k3|altsyncram_component|auto_generated|ram_block1a115, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0 , D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0 , D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a103 , D0|k3|altsyncram_component|auto_generated|ram_block1a103, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0 , D0|k3|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0, project, 1
instance = comp, \D0|color[8]~7 , D0|color[8]~7, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|address_reg_a[3] , D0|k2|altsyncram_component|auto_generated|address_reg_a[3], project, 1
instance = comp, \D0|color[8]~5 , D0|color[8]~5, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|address_reg_a[0] , D0|k2|altsyncram_component|auto_generated|address_reg_a[0], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|address_reg_a[1] , D0|k2|altsyncram_component|auto_generated|address_reg_a[1], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w[3] , D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w[3], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0 , D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a67 , D0|k2|altsyncram_component|auto_generated|ram_block1a67, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w[3] , D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w[3], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0 , D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a91 , D0|k2|altsyncram_component|auto_generated|ram_block1a91, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w[3] , D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w[3], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0 , D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a55 , D0|k2|altsyncram_component|auto_generated|ram_block1a55, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w[3] , D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w[3], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0 , D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a79 , D0|k2|altsyncram_component|auto_generated|ram_block1a79, project, 1
instance = comp, \D0|color~3 , D0|color~3, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|address_reg_a[2] , D0|k2|altsyncram_component|auto_generated|address_reg_a[2], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0 , D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0 , D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a103 , D0|k2|altsyncram_component|auto_generated|ram_block1a103, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0 , D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a115 , D0|k2|altsyncram_component|auto_generated|ram_block1a115, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0 , D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE , D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE, project, 1
instance = comp, \D0|color[8]~4 , D0|color[8]~4, project, 1
instance = comp, \D0|clr~0 , D0|clr~0, project, 1
instance = comp, \D0|clr[6]~1 , D0|clr[6]~1, project, 1
instance = comp, \D0|clr[6] , D0|clr[6], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w[3] , D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w[3], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w[3] , D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w[3], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a7 , D0|k2|altsyncram_component|auto_generated|ram_block1a7, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w[3] , D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w[3], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0 , D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a31 , D0|k2|altsyncram_component|auto_generated|ram_block1a31, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w[3] , D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w[3], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0 , D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a19 , D0|k2|altsyncram_component|auto_generated|ram_block1a19, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w[3] , D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w[3], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0 , D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a43 , D0|k2|altsyncram_component|auto_generated|ram_block1a43, project, 1
instance = comp, \D0|color~2 , D0|color~2, project, 1
instance = comp, \D0|color~6 , D0|color~6, project, 1
instance = comp, \D0|color~9 , D0|color~9, project, 1
instance = comp, \D0|counter6~0 , D0|counter6~0, project, 1
instance = comp, \D0|color[7]~12 , D0|color[7]~12, project, 1
instance = comp, \D0|color[7]~13 , D0|color[7]~13, project, 1
instance = comp, \D0|color[7] , D0|color[7], project, 1
instance = comp, \VGA|controller|xCounter[1]~DUPLICATE , VGA|controller|xCounter[1]~DUPLICATE, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a79 , VGA|VideoMemory|auto_generated|ram_block1a79, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|address_reg_b[0] , VGA|VideoMemory|auto_generated|address_reg_b[0], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[0] , VGA|VideoMemory|auto_generated|out_address_reg_b[0], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0 , VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w[3] , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w[3], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a32 , D0|k3|altsyncram_component|auto_generated|ram_block1a32, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a44 , D0|k3|altsyncram_component|auto_generated|ram_block1a44, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a20 , D0|k3|altsyncram_component|auto_generated|ram_block1a20, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a8 , D0|k3|altsyncram_component|auto_generated|ram_block1a8, project, 1
instance = comp, \D0|color~14 , D0|color~14, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a104 , D0|k3|altsyncram_component|auto_generated|ram_block1a104, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0 , D0|k3|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a80 , D0|k2|altsyncram_component|auto_generated|ram_block1a80, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a92 , D0|k2|altsyncram_component|auto_generated|ram_block1a92, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a56 , D0|k2|altsyncram_component|auto_generated|ram_block1a56, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a68 , D0|k2|altsyncram_component|auto_generated|ram_block1a68, project, 1
instance = comp, \D0|color~17 , D0|color~17, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a104 , D0|k2|altsyncram_component|auto_generated|ram_block1a104, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0 , D0|k2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a8 , D0|k2|altsyncram_component|auto_generated|ram_block1a8, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a20 , D0|k2|altsyncram_component|auto_generated|ram_block1a20, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a44 , D0|k2|altsyncram_component|auto_generated|ram_block1a44, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a32 , D0|k2|altsyncram_component|auto_generated|ram_block1a32, project, 1
instance = comp, \D0|color~16 , D0|color~16, project, 1
instance = comp, \D0|clr[8] , D0|clr[8], project, 1
instance = comp, \D0|color~18 , D0|color~18, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a80 , D0|k3|altsyncram_component|auto_generated|ram_block1a80, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a56 , D0|k3|altsyncram_component|auto_generated|ram_block1a56, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a92 , D0|k3|altsyncram_component|auto_generated|ram_block1a92, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a68 , D0|k3|altsyncram_component|auto_generated|ram_block1a68, project, 1
instance = comp, \D0|color~15 , D0|color~15, project, 1
instance = comp, \D0|color~19 , D0|color~19, project, 1
instance = comp, \D0|color[8] , D0|color[8], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a88 , VGA|VideoMemory|auto_generated|ram_block1a88, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0 , VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode829w[3] , VGA|VideoMemory|auto_generated|decode2|w_anode829w[3], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0 , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a16 , VGA|VideoMemory|auto_generated|ram_block1a16, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode839w[3] , VGA|VideoMemory|auto_generated|decode2|w_anode839w[3], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0 , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a25 , VGA|VideoMemory|auto_generated|ram_block1a25, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|address_reg_b[1] , VGA|VideoMemory|auto_generated|address_reg_b[1], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE , VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode812w[3] , VGA|VideoMemory|auto_generated|decode2|w_anode812w[3], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w[3] , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w[3], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a7 , VGA|VideoMemory|auto_generated|ram_block1a7, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode849w[3] , VGA|VideoMemory|auto_generated|decode2|w_anode849w[3], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0 , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a34 , VGA|VideoMemory|auto_generated|ram_block1a34, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1 , VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|address_reg_b[2] , VGA|VideoMemory|auto_generated|address_reg_b[2], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE , VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|address_reg_b[3] , VGA|VideoMemory|auto_generated|address_reg_b[3], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE , VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode859w[3] , VGA|VideoMemory|auto_generated|decode2|w_anode859w[3], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0 , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a43 , VGA|VideoMemory|auto_generated|ram_block1a43, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode889w[3] , VGA|VideoMemory|auto_generated|decode2|w_anode889w[3], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0 , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a70 , VGA|VideoMemory|auto_generated|ram_block1a70, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode879w[3] , VGA|VideoMemory|auto_generated|decode2|w_anode879w[3], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0 , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a61 , VGA|VideoMemory|auto_generated|ram_block1a61, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode869w[3] , VGA|VideoMemory|auto_generated|decode2|w_anode869w[3], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0 , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a52 , VGA|VideoMemory|auto_generated|ram_block1a52, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2 , VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3 , VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a80 , VGA|VideoMemory|auto_generated|ram_block1a80, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0 , VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a35 , VGA|VideoMemory|auto_generated|ram_block1a35, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a17 , VGA|VideoMemory|auto_generated|ram_block1a17, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a8 , VGA|VideoMemory|auto_generated|ram_block1a8, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a26 , VGA|VideoMemory|auto_generated|ram_block1a26, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1 , VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a71 , VGA|VideoMemory|auto_generated|ram_block1a71, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a44 , VGA|VideoMemory|auto_generated|ram_block1a44, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a53 , VGA|VideoMemory|auto_generated|ram_block1a53, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a62 , VGA|VideoMemory|auto_generated|ram_block1a62, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2 , VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3 , VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a6 , D0|k3|altsyncram_component|auto_generated|ram_block1a6, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a30 , D0|k3|altsyncram_component|auto_generated|ram_block1a30, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a18 , D0|k3|altsyncram_component|auto_generated|ram_block1a18, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a42 , D0|k3|altsyncram_component|auto_generated|ram_block1a42, project, 1
instance = comp, \D0|color~20 , D0|color~20, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a78 , D0|k3|altsyncram_component|auto_generated|ram_block1a78, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a66 , D0|k3|altsyncram_component|auto_generated|ram_block1a66, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a54 , D0|k3|altsyncram_component|auto_generated|ram_block1a54, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a90 , D0|k3|altsyncram_component|auto_generated|ram_block1a90, project, 1
instance = comp, \D0|color~21 , D0|color~21, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a112 , D0|k3|altsyncram_component|auto_generated|ram_block1a112, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a102 , D0|k3|altsyncram_component|auto_generated|ram_block1a102, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0 , D0|k3|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a54 , D0|k2|altsyncram_component|auto_generated|ram_block1a54, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a90 , D0|k2|altsyncram_component|auto_generated|ram_block1a90, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a78 , D0|k2|altsyncram_component|auto_generated|ram_block1a78, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a66 , D0|k2|altsyncram_component|auto_generated|ram_block1a66, project, 1
instance = comp, \D0|color~23 , D0|color~23, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a30 , D0|k2|altsyncram_component|auto_generated|ram_block1a30, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a6 , D0|k2|altsyncram_component|auto_generated|ram_block1a6, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a42 , D0|k2|altsyncram_component|auto_generated|ram_block1a42, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a18 , D0|k2|altsyncram_component|auto_generated|ram_block1a18, project, 1
instance = comp, \D0|color~22 , D0|color~22, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a112 , D0|k2|altsyncram_component|auto_generated|ram_block1a112, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a102 , D0|k2|altsyncram_component|auto_generated|ram_block1a102, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0 , D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0, project, 1
instance = comp, \D0|color~24 , D0|color~24, project, 1
instance = comp, \D0|color~25 , D0|color~25, project, 1
instance = comp, \D0|color[6] , D0|color[6], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a24 , VGA|VideoMemory|auto_generated|ram_block1a24, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a15 , VGA|VideoMemory|auto_generated|ram_block1a15, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a6 , VGA|VideoMemory|auto_generated|ram_block1a6, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a33 , VGA|VideoMemory|auto_generated|ram_block1a33, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1 , VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a64 , D0|k3|altsyncram_component|auto_generated|ram_block1a64, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a88 , D0|k3|altsyncram_component|auto_generated|ram_block1a88, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a76 , D0|k3|altsyncram_component|auto_generated|ram_block1a76, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a52 , D0|k3|altsyncram_component|auto_generated|ram_block1a52, project, 1
instance = comp, \D0|color~27 , D0|color~27, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a100 , D0|k3|altsyncram_component|auto_generated|ram_block1a100, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0 , D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a40 , D0|k3|altsyncram_component|auto_generated|ram_block1a40, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a28 , D0|k3|altsyncram_component|auto_generated|ram_block1a28, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a16 , D0|k3|altsyncram_component|auto_generated|ram_block1a16, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a4 , D0|k3|altsyncram_component|auto_generated|ram_block1a4, project, 1
instance = comp, \D0|color~26 , D0|color~26, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a100 , D0|k2|altsyncram_component|auto_generated|ram_block1a100, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0 , D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0, project, 1
instance = comp, \D0|clr[4] , D0|clr[4], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a76 , D0|k2|altsyncram_component|auto_generated|ram_block1a76, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a64 , D0|k2|altsyncram_component|auto_generated|ram_block1a64, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a52 , D0|k2|altsyncram_component|auto_generated|ram_block1a52, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a88 , D0|k2|altsyncram_component|auto_generated|ram_block1a88, project, 1
instance = comp, \D0|color~29 , D0|color~29, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a28 , D0|k2|altsyncram_component|auto_generated|ram_block1a28, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a4 , D0|k2|altsyncram_component|auto_generated|ram_block1a4, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a16 , D0|k2|altsyncram_component|auto_generated|ram_block1a16, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a40 , D0|k2|altsyncram_component|auto_generated|ram_block1a40, project, 1
instance = comp, \D0|color~28 , D0|color~28, project, 1
instance = comp, \D0|color~30 , D0|color~30, project, 1
instance = comp, \D0|color~31 , D0|color~31, project, 1
instance = comp, \D0|color[4] , D0|color[4], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a85 , VGA|VideoMemory|auto_generated|ram_block1a85, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a78 , VGA|VideoMemory|auto_generated|ram_block1a78, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0 , VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a42 , VGA|VideoMemory|auto_generated|ram_block1a42, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a51 , VGA|VideoMemory|auto_generated|ram_block1a51, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a60 , VGA|VideoMemory|auto_generated|ram_block1a60, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a69 , VGA|VideoMemory|auto_generated|ram_block1a69, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2 , VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3 , VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a76 , VGA|VideoMemory|auto_generated|ram_block1a76, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0 , VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a4 , VGA|VideoMemory|auto_generated|ram_block1a4, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a22 , VGA|VideoMemory|auto_generated|ram_block1a22, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a31 , VGA|VideoMemory|auto_generated|ram_block1a31, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a13 , VGA|VideoMemory|auto_generated|ram_block1a13, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1 , VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a49 , VGA|VideoMemory|auto_generated|ram_block1a49, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a58 , VGA|VideoMemory|auto_generated|ram_block1a58, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a40 , VGA|VideoMemory|auto_generated|ram_block1a40, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a67 , VGA|VideoMemory|auto_generated|ram_block1a67, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2 , VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3 , VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3, project, 1
instance = comp, \D0|clr[0] , D0|clr[0], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a111 , D0|k2|altsyncram_component|auto_generated|ram_block1a111, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a101 , D0|k2|altsyncram_component|auto_generated|ram_block1a101, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0 , D0|k2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a5 , D0|k2|altsyncram_component|auto_generated|ram_block1a5, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a41 , D0|k2|altsyncram_component|auto_generated|ram_block1a41, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a17 , D0|k2|altsyncram_component|auto_generated|ram_block1a17, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a29 , D0|k2|altsyncram_component|auto_generated|ram_block1a29, project, 1
instance = comp, \D0|color~34 , D0|color~34, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a89 , D0|k2|altsyncram_component|auto_generated|ram_block1a89, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a65 , D0|k2|altsyncram_component|auto_generated|ram_block1a65, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a77 , D0|k2|altsyncram_component|auto_generated|ram_block1a77, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a53 , D0|k2|altsyncram_component|auto_generated|ram_block1a53, project, 1
instance = comp, \D0|color~35 , D0|color~35, project, 1
instance = comp, \D0|color~36 , D0|color~36, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a5 , D0|k3|altsyncram_component|auto_generated|ram_block1a5, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a41 , D0|k3|altsyncram_component|auto_generated|ram_block1a41, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a29 , D0|k3|altsyncram_component|auto_generated|ram_block1a29, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a17 , D0|k3|altsyncram_component|auto_generated|ram_block1a17, project, 1
instance = comp, \D0|color~32 , D0|color~32, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a77 , D0|k3|altsyncram_component|auto_generated|ram_block1a77, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a65 , D0|k3|altsyncram_component|auto_generated|ram_block1a65, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a53 , D0|k3|altsyncram_component|auto_generated|ram_block1a53, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a89 , D0|k3|altsyncram_component|auto_generated|ram_block1a89, project, 1
instance = comp, \D0|color~33 , D0|color~33, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a101 , D0|k3|altsyncram_component|auto_generated|ram_block1a101, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a111 , D0|k3|altsyncram_component|auto_generated|ram_block1a111, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0 , D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0, project, 1
instance = comp, \D0|color~37 , D0|color~37, project, 1
instance = comp, \D0|color[5] , D0|color[5], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a68 , VGA|VideoMemory|auto_generated|ram_block1a68, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a41 , VGA|VideoMemory|auto_generated|ram_block1a41, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a50 , VGA|VideoMemory|auto_generated|ram_block1a50, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a59 , VGA|VideoMemory|auto_generated|ram_block1a59, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2 , VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a99 , D0|k3|altsyncram_component|auto_generated|ram_block1a99, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0 , D0|k3|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a75 , D0|k3|altsyncram_component|auto_generated|ram_block1a75, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a87 , D0|k3|altsyncram_component|auto_generated|ram_block1a87, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a63 , D0|k3|altsyncram_component|auto_generated|ram_block1a63, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a51 , D0|k3|altsyncram_component|auto_generated|ram_block1a51, project, 1
instance = comp, \D0|color~39 , D0|color~39, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a3 , D0|k3|altsyncram_component|auto_generated|ram_block1a3, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a15 , D0|k3|altsyncram_component|auto_generated|ram_block1a15, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a39 , D0|k3|altsyncram_component|auto_generated|ram_block1a39, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a27 , D0|k3|altsyncram_component|auto_generated|ram_block1a27, project, 1
instance = comp, \D0|color~38 , D0|color~38, project, 1
instance = comp, \D0|clr[1] , D0|clr[1], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a87 , D0|k2|altsyncram_component|auto_generated|ram_block1a87, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a75 , D0|k2|altsyncram_component|auto_generated|ram_block1a75, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a63 , D0|k2|altsyncram_component|auto_generated|ram_block1a63, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a51 , D0|k2|altsyncram_component|auto_generated|ram_block1a51, project, 1
instance = comp, \D0|color~41 , D0|color~41, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a39 , D0|k2|altsyncram_component|auto_generated|ram_block1a39, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a15 , D0|k2|altsyncram_component|auto_generated|ram_block1a15, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a27 , D0|k2|altsyncram_component|auto_generated|ram_block1a27, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a3 , D0|k2|altsyncram_component|auto_generated|ram_block1a3, project, 1
instance = comp, \D0|color~40 , D0|color~40, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a99 , D0|k2|altsyncram_component|auto_generated|ram_block1a99, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0 , D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0, project, 1
instance = comp, \D0|color~42 , D0|color~42, project, 1
instance = comp, \D0|color~43 , D0|color~43, project, 1
instance = comp, \D0|color[3] , D0|color[3], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a84 , VGA|VideoMemory|auto_generated|ram_block1a84, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a77 , VGA|VideoMemory|auto_generated|ram_block1a77, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0 , VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a5 , VGA|VideoMemory|auto_generated|ram_block1a5, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a23 , VGA|VideoMemory|auto_generated|ram_block1a23, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a14 , VGA|VideoMemory|auto_generated|ram_block1a14, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a32 , VGA|VideoMemory|auto_generated|ram_block1a32, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1 , VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3 , VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a30 , VGA|VideoMemory|auto_generated|ram_block1a30, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a12 , VGA|VideoMemory|auto_generated|ram_block1a12, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a3 , VGA|VideoMemory|auto_generated|ram_block1a3, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a21 , VGA|VideoMemory|auto_generated|ram_block1a21, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1 , VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a48 , VGA|VideoMemory|auto_generated|ram_block1a48, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a66 , VGA|VideoMemory|auto_generated|ram_block1a66, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a39 , VGA|VideoMemory|auto_generated|ram_block1a39, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a57 , VGA|VideoMemory|auto_generated|ram_block1a57, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2 , VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a75 , VGA|VideoMemory|auto_generated|ram_block1a75, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0 , VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3 , VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[1] , VGA|VideoMemory|auto_generated|out_address_reg_b[1], project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a109 , D0|k3|altsyncram_component|auto_generated|ram_block1a109, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a97 , D0|k3|altsyncram_component|auto_generated|ram_block1a97, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 , D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a13 , D0|k3|altsyncram_component|auto_generated|ram_block1a13, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a1 , D0|k3|altsyncram_component|auto_generated|ram_block1a1, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a25 , D0|k3|altsyncram_component|auto_generated|ram_block1a25, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a37 , D0|k3|altsyncram_component|auto_generated|ram_block1a37, project, 1
instance = comp, \D0|color~44 , D0|color~44, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a49 , D0|k3|altsyncram_component|auto_generated|ram_block1a49, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a73 , D0|k3|altsyncram_component|auto_generated|ram_block1a73, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a61 , D0|k3|altsyncram_component|auto_generated|ram_block1a61, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a85 , D0|k3|altsyncram_component|auto_generated|ram_block1a85, project, 1
instance = comp, \D0|color~45 , D0|color~45, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a49 , D0|k2|altsyncram_component|auto_generated|ram_block1a49, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a61 , D0|k2|altsyncram_component|auto_generated|ram_block1a61, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a85 , D0|k2|altsyncram_component|auto_generated|ram_block1a85, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a73 , D0|k2|altsyncram_component|auto_generated|ram_block1a73, project, 1
instance = comp, \D0|color~47 , D0|color~47, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a1 , D0|k2|altsyncram_component|auto_generated|ram_block1a1, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a25 , D0|k2|altsyncram_component|auto_generated|ram_block1a25, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a13 , D0|k2|altsyncram_component|auto_generated|ram_block1a13, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a37 , D0|k2|altsyncram_component|auto_generated|ram_block1a37, project, 1
instance = comp, \D0|color~46 , D0|color~46, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a97 , D0|k2|altsyncram_component|auto_generated|ram_block1a97, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a109 , D0|k2|altsyncram_component|auto_generated|ram_block1a109, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 , D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0, project, 1
instance = comp, \D0|color~48 , D0|color~48, project, 1
instance = comp, \D0|color~49 , D0|color~49, project, 1
instance = comp, \D0|color[1] , D0|color[1], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a46 , VGA|VideoMemory|auto_generated|ram_block1a46, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a37 , VGA|VideoMemory|auto_generated|ram_block1a37, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a64 , VGA|VideoMemory|auto_generated|ram_block1a64, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a55 , VGA|VideoMemory|auto_generated|ram_block1a55, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 , VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[2] , VGA|VideoMemory|auto_generated|out_address_reg_b[2], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a73 , VGA|VideoMemory|auto_generated|ram_block1a73, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a26 , D0|k2|altsyncram_component|auto_generated|ram_block1a26, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a38 , D0|k2|altsyncram_component|auto_generated|ram_block1a38, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a2 , D0|k2|altsyncram_component|auto_generated|ram_block1a2, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a14 , D0|k2|altsyncram_component|auto_generated|ram_block1a14, project, 1
instance = comp, \D0|color~52 , D0|color~52, project, 1
instance = comp, \D0|clr[2]~4 , D0|clr[2]~4, project, 1
instance = comp, \D0|clr[2] , D0|clr[2], project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a62 , D0|k2|altsyncram_component|auto_generated|ram_block1a62, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a74 , D0|k2|altsyncram_component|auto_generated|ram_block1a74, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a86 , D0|k2|altsyncram_component|auto_generated|ram_block1a86, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a50 , D0|k2|altsyncram_component|auto_generated|ram_block1a50, project, 1
instance = comp, \D0|color~53 , D0|color~53, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a98 , D0|k2|altsyncram_component|auto_generated|ram_block1a98, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 , D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0, project, 1
instance = comp, \D0|color~54 , D0|color~54, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a74 , D0|k3|altsyncram_component|auto_generated|ram_block1a74, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a50 , D0|k3|altsyncram_component|auto_generated|ram_block1a50, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a86 , D0|k3|altsyncram_component|auto_generated|ram_block1a86, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a62 , D0|k3|altsyncram_component|auto_generated|ram_block1a62, project, 1
instance = comp, \D0|color~51 , D0|color~51, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a98 , D0|k3|altsyncram_component|auto_generated|ram_block1a98, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 , D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a38 , D0|k3|altsyncram_component|auto_generated|ram_block1a38, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a2 , D0|k3|altsyncram_component|auto_generated|ram_block1a2, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a26 , D0|k3|altsyncram_component|auto_generated|ram_block1a26, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a14 , D0|k3|altsyncram_component|auto_generated|ram_block1a14, project, 1
instance = comp, \D0|color~50 , D0|color~50, project, 1
instance = comp, \D0|color~55 , D0|color~55, project, 1
instance = comp, \D0|color[2] , D0|color[2], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a82 , VGA|VideoMemory|auto_generated|ram_block1a82, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 , VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[3] , VGA|VideoMemory|auto_generated|out_address_reg_b[3], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a10 , VGA|VideoMemory|auto_generated|ram_block1a10, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a19 , VGA|VideoMemory|auto_generated|ram_block1a19, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a1 , VGA|VideoMemory|auto_generated|ram_block1a1, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a28 , VGA|VideoMemory|auto_generated|ram_block1a28, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 , VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 , VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a74 , VGA|VideoMemory|auto_generated|ram_block1a74, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 , VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a65 , VGA|VideoMemory|auto_generated|ram_block1a65, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a56 , VGA|VideoMemory|auto_generated|ram_block1a56, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a38 , VGA|VideoMemory|auto_generated|ram_block1a38, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a47 , VGA|VideoMemory|auto_generated|ram_block1a47, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 , VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a29 , VGA|VideoMemory|auto_generated|ram_block1a29, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a11 , VGA|VideoMemory|auto_generated|ram_block1a11, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a20 , VGA|VideoMemory|auto_generated|ram_block1a20, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a2 , VGA|VideoMemory|auto_generated|ram_block1a2, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 , VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 , VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a72 , D0|k3|altsyncram_component|auto_generated|ram_block1a72, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a84 , D0|k3|altsyncram_component|auto_generated|ram_block1a84, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a48 , D0|k3|altsyncram_component|auto_generated|ram_block1a48, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a60 , D0|k3|altsyncram_component|auto_generated|ram_block1a60, project, 1
instance = comp, \D0|color~57 , D0|color~57, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a108 , D0|k3|altsyncram_component|auto_generated|ram_block1a108, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a96 , D0|k3|altsyncram_component|auto_generated|ram_block1a96, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 , D0|k3|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a36 , D0|k3|altsyncram_component|auto_generated|ram_block1a36, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a0 , D0|k3|altsyncram_component|auto_generated|ram_block1a0, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a12 , D0|k3|altsyncram_component|auto_generated|ram_block1a12, project, 1
instance = comp, \D0|k3|altsyncram_component|auto_generated|ram_block1a24 , D0|k3|altsyncram_component|auto_generated|ram_block1a24, project, 1
instance = comp, \D0|color~56 , D0|color~56, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a0 , D0|k2|altsyncram_component|auto_generated|ram_block1a0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a24 , D0|k2|altsyncram_component|auto_generated|ram_block1a24, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a12 , D0|k2|altsyncram_component|auto_generated|ram_block1a12, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a36 , D0|k2|altsyncram_component|auto_generated|ram_block1a36, project, 1
instance = comp, \D0|color~58 , D0|color~58, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a108 , D0|k2|altsyncram_component|auto_generated|ram_block1a108, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a96 , D0|k2|altsyncram_component|auto_generated|ram_block1a96, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 , D0|k2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a60 , D0|k2|altsyncram_component|auto_generated|ram_block1a60, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a48 , D0|k2|altsyncram_component|auto_generated|ram_block1a48, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a84 , D0|k2|altsyncram_component|auto_generated|ram_block1a84, project, 1
instance = comp, \D0|k2|altsyncram_component|auto_generated|ram_block1a72 , D0|k2|altsyncram_component|auto_generated|ram_block1a72, project, 1
instance = comp, \D0|color~59 , D0|color~59, project, 1
instance = comp, \D0|color~60 , D0|color~60, project, 1
instance = comp, \D0|color~61 , D0|color~61, project, 1
instance = comp, \D0|color[0] , D0|color[0], project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a0 , VGA|VideoMemory|auto_generated|ram_block1a0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a27 , VGA|VideoMemory|auto_generated|ram_block1a27, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a18 , VGA|VideoMemory|auto_generated|ram_block1a18, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a9 , VGA|VideoMemory|auto_generated|ram_block1a9, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 , VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a81 , VGA|VideoMemory|auto_generated|ram_block1a81, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a72 , VGA|VideoMemory|auto_generated|ram_block1a72, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 , VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a63 , VGA|VideoMemory|auto_generated|ram_block1a63, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a36 , VGA|VideoMemory|auto_generated|ram_block1a36, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a45 , VGA|VideoMemory|auto_generated|ram_block1a45, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a54 , VGA|VideoMemory|auto_generated|ram_block1a54, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 , VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2, project, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 , VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3, project, 1
