0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_axi_s_din.v,1648300625,systemVerilog,,,,AESL_axi_s_din,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_axi_s_dout.v,1648300625,systemVerilog,,,,AESL_axi_s_dout,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_detection_unit.v,1648300625,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_detector.v,1648300625,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_idx0_monitor.v,1648300625,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1648300625,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_report_unit.v,1648300625,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/AESL_fifo.v,1648300625,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/csv_file_dump.svh,1648300625,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/dataflow_monitor.sv,1648300625,systemVerilog,C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/df_fifo_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/df_process_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/nodf_module_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/rewind_loop_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/upc_loop_interface.svh,,C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/dump_file_agent.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/csv_file_dump.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/sample_agent.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/loop_sample_agent.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/sample_manager.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/nodf_module_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/nodf_module_monitor.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/df_fifo_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/df_fifo_monitor.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/df_process_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/df_process_monitor.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/rewind_loop_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/rewind_loop_monitor.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/upc_loop_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/df_fifo_interface.svh,1648300625,verilog,,,,df_fifo_intf,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/df_fifo_monitor.svh,1648300625,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/df_process_interface.svh,1648300625,verilog,,,,df_process_intf,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/df_process_monitor.svh,1648300625,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/dump_file_agent.svh,1648300625,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/fifo_para.vh,1648300625,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real.autotb.v,1648300625,systemVerilog,,,C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/fifo_para.vh,apatb_hls_xfft2real_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real.v,1648300608,systemVerilog,,,,hls_xfft2real,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc.v,1648300606,systemVerilog,,,,hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_Loop_realfft_be_buffer_proc1.v,1648300607,systemVerilog,,,,hls_xfft2real_Loop_realfft_be_buffer_proc1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_Loop_realfft_be_descramble_proc2.v,1648300608,systemVerilog,,,,hls_xfft2real_Loop_realfft_be_descramble_proc2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble.v,1648300607,systemVerilog,,,,hls_xfft2real_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_Loop_realfft_be_rev_real_hi_proc3.v,1648300608,systemVerilog,,,,hls_xfft2real_Loop_realfft_be_rev_real_hi_proc3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_Loop_realfft_be_stream_output_proc4.v,1648300608,systemVerilog,,,,hls_xfft2real_Loop_realfft_be_stream_output_proc4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_ap_rst_n_if.vhd,1648300609,vhdl,,,,hls_xfft2real_ap_rst_n_if,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W.v,1648300609,systemVerilog,,,,hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore.v,1648300609,systemVerilog,,,,hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W_memcore,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_fifo_w32_d8_S.v,1648300609,systemVerilog,,,,hls_xfft2real_fifo_w32_d8_S;hls_xfft2real_fifo_w32_d8_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_flow_control_loop_pipe.v,1648300609,systemVerilog,,,,hls_xfft2real_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_flow_control_loop_pipe_sequential_init.v,1648300609,systemVerilog,,,,hls_xfft2real_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1.v,1648300609,systemVerilog,,,,hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1;hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1.v,1648300609,systemVerilog,,,,hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1;hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1_DSP48_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_mul_mul_16s_15ns_31_4_1.v,1648300609,systemVerilog,,,,hls_xfft2real_mul_mul_16s_15ns_31_4_1;hls_xfft2real_mul_mul_16s_15ns_31_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_mul_mul_16s_16s_31_4_1.v,1648300609,systemVerilog,,,,hls_xfft2real_mul_mul_16s_16s_31_4_1;hls_xfft2real_mul_mul_16s_16s_31_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_regslice_both.v,1648300609,systemVerilog,,,,hls_xfft2real_regslice_both;hls_xfft2real_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc4_U0.v,1648300609,systemVerilog,,,,hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc4_U0;hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc4_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W.v,1648300609,systemVerilog,,,,hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore.v,1648300609,systemVerilog,,,,hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W_memcore,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W.v,1648300609,systemVerilog,,,,hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W_memcore.v,1648300609,systemVerilog,,,,hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W_memcore,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/loop_sample_agent.svh,1648300625,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/nodf_module_interface.svh,1648300625,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/nodf_module_monitor.svh,1648300625,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/rewind_loop_interface.svh,1648300625,verilog,,,,rewind_loop_intf,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/rewind_loop_monitor.svh,1648300625,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/sample_agent.svh,1648300625,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/sample_manager.svh,1648300625,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/upc_loop_interface.svh,1648300625,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/sim/verilog/upc_loop_monitor.svh,1648300625,verilog,,,,,,,,,,,,
