Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec  7 22:57:44 2024
| Host         : LAPTOP-609RBA9O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (232)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (232)
--------------------------------
 There are 232 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.407        0.000                      0                  538        0.033        0.000                      0                  538        2.000        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         30.407        0.000                      0                  538        0.193        0.000                      0                  538       19.500        0.000                       0                   234  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       30.420        0.000                      0                  538        0.193        0.000                      0                  538       19.500        0.000                       0                   234  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         30.407        0.000                      0                  538        0.033        0.000                      0                  538  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       30.407        0.000                      0                  538        0.033        0.000                      0                  538  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.000ns (22.676%)  route 6.820ns (77.324%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.940     7.877    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X107Y87        FDRE (Setup_fdre_C_R)       -0.633    38.283    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.000ns (22.676%)  route 6.820ns (77.324%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.940     7.877    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X107Y87        FDRE (Setup_fdre_C_R)       -0.633    38.283    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.000ns (22.676%)  route 6.820ns (77.324%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.940     7.877    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X107Y87        FDRE (Setup_fdre_C_R)       -0.633    38.283    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.500ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 2.000ns (22.915%)  route 6.728ns (77.085%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.848     7.785    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y88        FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.680    38.511    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y88        FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]/C
                         clock pessimism              0.567    39.078    
                         clock uncertainty           -0.160    38.917    
    SLICE_X107Y88        FDSE (Setup_fdse_C_S)       -0.633    38.284    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 30.500    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.263    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.263    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.263    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.263    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.654ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 2.000ns (23.325%)  route 6.575ns (76.675%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.695     7.631    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.681    38.512    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y89        FDRE (Setup_fdre_C_R)       -0.633    38.285    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 30.654    

Slack (MET) :             30.654ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 2.000ns (23.325%)  route 6.575ns (76.675%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.695     7.631    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.681    38.512    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y89        FDRE (Setup_fdre_C_R)       -0.633    38.285    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 30.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/Q
                         net (fo=3, routed)           0.128    -0.361    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[7]
    SLICE_X96Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X96Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]/C
                         clock pessimism              0.253    -0.617    
    SLICE_X96Y82         FDSE (Hold_fdse_C_D)         0.063    -0.554    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.113%)  route 0.152ns (44.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X99Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.488 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/Q
                         net (fo=8, routed)           0.152    -0.336    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[3]
    SLICE_X98Y82         LUT4 (Prop_lut4_I2_O)        0.046    -0.290 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/GAME_logic_0/inst/winInst/D[6]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.131    -0.485    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X99Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.488 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/Q
                         net (fo=8, routed)           0.152    -0.336    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[3]
    SLICE_X98Y82         LUT3 (Prop_lut3_I0_O)        0.045    -0.291 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    design_1_i/GAME_logic_0/inst/winInst/D[5]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.120    -0.496    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.547%)  route 0.142ns (40.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.606    -0.625    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y88        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[1]/Q
                         net (fo=32, routed)          0.142    -0.319    design_1_i/VGA_timings_0/inst/H_cnt/Q[1]
    SLICE_X100Y89        LUT6 (Prop_lut6_I5_O)        0.045    -0.274 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[2]
    SLICE_X100Y89        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.876    -0.864    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y89        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X100Y89        FDRE (Hold_fdre_C_D)         0.120    -0.489    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.884%)  route 0.180ns (56.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X99Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.488 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/Q
                         net (fo=5, routed)           0.180    -0.308    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[5]
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/C
                         clock pessimism              0.274    -0.596    
    SLICE_X97Y82         FDSE (Hold_fdse_C_D)         0.070    -0.526    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.067%)  route 0.179ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[1]/Q
                         net (fo=2, routed)           0.179    -0.310    design_1_i/GAME_logic_0/inst/winInst/D[1]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]/C
                         clock pessimism              0.274    -0.595    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.063    -0.532    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X96Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y82         FDSE (Prop_fdse_C_Q)         0.164    -0.466 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.321    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[9]
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]/C
                         clock pessimism              0.253    -0.617    
    SLICE_X97Y82         FDSE (Hold_fdse_C_D)         0.070    -0.547    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.661%)  route 0.162ns (43.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.606    -0.625    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y89        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/Q
                         net (fo=28, routed)          0.162    -0.299    design_1_i/VGA_timings_0/inst/H_cnt/Q[2]
    SLICE_X100Y88        LUT4 (Prop_lut4_I2_O)        0.048    -0.251 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.251    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[3]
    SLICE_X100Y88        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.876    -0.864    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y88        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X100Y88        FDRE (Hold_fdre_C_D)         0.131    -0.478    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.188ns (47.591%)  route 0.207ns (52.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/Q
                         net (fo=3, routed)           0.207    -0.282    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[7]
    SLICE_X98Y82         LUT5 (Prop_lut5_I0_O)        0.047    -0.235 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[38]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/GAME_logic_0/inst/winInst/D[8]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]/C
                         clock pessimism              0.274    -0.595    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.131    -0.464    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.154%)  route 0.170ns (50.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/Q
                         net (fo=8, routed)           0.170    -0.296    design_1_i/GAME_logic_0/inst/winInst/Q[32]
    SLICE_X100Y81        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X100Y81        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X100Y81        FDRE (Hold_fdre_C_D)         0.085    -0.531    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y82    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y82    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y83    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y83    design_1_i/Debounce_Switch_1/inst/r_Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y83    design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y83    design_1_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y91    design_1_i/Debounce_Switch_2/inst/r_Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y91    design_1_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y82    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y82    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y82    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y82    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.000ns (22.676%)  route 6.820ns (77.324%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.940     7.877    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.147    38.929    
    SLICE_X107Y87        FDRE (Setup_fdre_C_R)       -0.633    38.296    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 30.420    

Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.000ns (22.676%)  route 6.820ns (77.324%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.940     7.877    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.147    38.929    
    SLICE_X107Y87        FDRE (Setup_fdre_C_R)       -0.633    38.296    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 30.420    

Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.000ns (22.676%)  route 6.820ns (77.324%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.940     7.877    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.147    38.929    
    SLICE_X107Y87        FDRE (Setup_fdre_C_R)       -0.633    38.296    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 30.420    

Slack (MET) :             30.513ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 2.000ns (22.915%)  route 6.728ns (77.085%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.848     7.785    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y88        FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.680    38.511    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y88        FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]/C
                         clock pessimism              0.567    39.078    
                         clock uncertainty           -0.147    38.930    
    SLICE_X107Y88        FDSE (Setup_fdse_C_S)       -0.633    38.297    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 30.513    

Slack (MET) :             30.617ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.147    38.929    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.276    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.617    

Slack (MET) :             30.617ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.147    38.929    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.276    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.617    

Slack (MET) :             30.617ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.147    38.929    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.276    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.617    

Slack (MET) :             30.617ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.147    38.929    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.276    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.617    

Slack (MET) :             30.667ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 2.000ns (23.325%)  route 6.575ns (76.675%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.695     7.631    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.681    38.512    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.147    38.931    
    SLICE_X107Y89        FDRE (Setup_fdre_C_R)       -0.633    38.298    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]
  -------------------------------------------------------------------
                         required time                         38.298    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 30.667    

Slack (MET) :             30.667ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 2.000ns (23.325%)  route 6.575ns (76.675%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.695     7.631    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.681    38.512    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.147    38.931    
    SLICE_X107Y89        FDRE (Setup_fdre_C_R)       -0.633    38.298    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]
  -------------------------------------------------------------------
                         required time                         38.298    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 30.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/Q
                         net (fo=3, routed)           0.128    -0.361    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[7]
    SLICE_X96Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X96Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]/C
                         clock pessimism              0.253    -0.617    
    SLICE_X96Y82         FDSE (Hold_fdse_C_D)         0.063    -0.554    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.113%)  route 0.152ns (44.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X99Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.488 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/Q
                         net (fo=8, routed)           0.152    -0.336    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[3]
    SLICE_X98Y82         LUT4 (Prop_lut4_I2_O)        0.046    -0.290 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/GAME_logic_0/inst/winInst/D[6]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.131    -0.485    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X99Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.488 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/Q
                         net (fo=8, routed)           0.152    -0.336    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[3]
    SLICE_X98Y82         LUT3 (Prop_lut3_I0_O)        0.045    -0.291 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    design_1_i/GAME_logic_0/inst/winInst/D[5]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.120    -0.496    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.547%)  route 0.142ns (40.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.606    -0.625    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y88        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[1]/Q
                         net (fo=32, routed)          0.142    -0.319    design_1_i/VGA_timings_0/inst/H_cnt/Q[1]
    SLICE_X100Y89        LUT6 (Prop_lut6_I5_O)        0.045    -0.274 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[2]
    SLICE_X100Y89        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.876    -0.864    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y89        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X100Y89        FDRE (Hold_fdre_C_D)         0.120    -0.489    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.884%)  route 0.180ns (56.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X99Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.488 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/Q
                         net (fo=5, routed)           0.180    -0.308    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[5]
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/C
                         clock pessimism              0.274    -0.596    
    SLICE_X97Y82         FDSE (Hold_fdse_C_D)         0.070    -0.526    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.067%)  route 0.179ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[1]/Q
                         net (fo=2, routed)           0.179    -0.310    design_1_i/GAME_logic_0/inst/winInst/D[1]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]/C
                         clock pessimism              0.274    -0.595    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.063    -0.532    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X96Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y82         FDSE (Prop_fdse_C_Q)         0.164    -0.466 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.321    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[9]
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]/C
                         clock pessimism              0.253    -0.617    
    SLICE_X97Y82         FDSE (Hold_fdse_C_D)         0.070    -0.547    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.661%)  route 0.162ns (43.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.606    -0.625    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y89        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/Q
                         net (fo=28, routed)          0.162    -0.299    design_1_i/VGA_timings_0/inst/H_cnt/Q[2]
    SLICE_X100Y88        LUT4 (Prop_lut4_I2_O)        0.048    -0.251 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.251    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[3]
    SLICE_X100Y88        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.876    -0.864    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y88        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X100Y88        FDRE (Hold_fdre_C_D)         0.131    -0.478    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.188ns (47.591%)  route 0.207ns (52.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/Q
                         net (fo=3, routed)           0.207    -0.282    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[7]
    SLICE_X98Y82         LUT5 (Prop_lut5_I0_O)        0.047    -0.235 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[38]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/GAME_logic_0/inst/winInst/D[8]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]/C
                         clock pessimism              0.274    -0.595    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.131    -0.464    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.154%)  route 0.170ns (50.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/Q
                         net (fo=8, routed)           0.170    -0.296    design_1_i/GAME_logic_0/inst/winInst/Q[32]
    SLICE_X100Y81        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X100Y81        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X100Y81        FDRE (Hold_fdre_C_D)         0.085    -0.531    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y82    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y82    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y83    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y83    design_1_i/Debounce_Switch_1/inst/r_Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y83    design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y83    design_1_i/Debounce_Switch_1/inst/r_Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y91    design_1_i/Debounce_Switch_2/inst/r_Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y91    design_1_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y82    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y82    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y82    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y82    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.000ns (22.676%)  route 6.820ns (77.324%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.940     7.877    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X107Y87        FDRE (Setup_fdre_C_R)       -0.633    38.283    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.000ns (22.676%)  route 6.820ns (77.324%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.940     7.877    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X107Y87        FDRE (Setup_fdre_C_R)       -0.633    38.283    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.000ns (22.676%)  route 6.820ns (77.324%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.940     7.877    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X107Y87        FDRE (Setup_fdre_C_R)       -0.633    38.283    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.500ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 2.000ns (22.915%)  route 6.728ns (77.085%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.848     7.785    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y88        FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.680    38.511    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y88        FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]/C
                         clock pessimism              0.567    39.078    
                         clock uncertainty           -0.160    38.917    
    SLICE_X107Y88        FDSE (Setup_fdse_C_S)       -0.633    38.284    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 30.500    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.263    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.263    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.263    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.263    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.654ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 2.000ns (23.325%)  route 6.575ns (76.675%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.695     7.631    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.681    38.512    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y89        FDRE (Setup_fdre_C_R)       -0.633    38.285    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 30.654    

Slack (MET) :             30.654ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 2.000ns (23.325%)  route 6.575ns (76.675%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.695     7.631    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.681    38.512    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y89        FDRE (Setup_fdre_C_R)       -0.633    38.285    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 30.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/Q
                         net (fo=3, routed)           0.128    -0.361    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[7]
    SLICE_X96Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X96Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]/C
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.160    -0.457    
    SLICE_X96Y82         FDSE (Hold_fdse_C_D)         0.063    -0.394    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.113%)  route 0.152ns (44.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X99Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.488 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/Q
                         net (fo=8, routed)           0.152    -0.336    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[3]
    SLICE_X98Y82         LUT4 (Prop_lut4_I2_O)        0.046    -0.290 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/GAME_logic_0/inst/winInst/D[6]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.160    -0.456    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.131    -0.325    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X99Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.488 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/Q
                         net (fo=8, routed)           0.152    -0.336    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[3]
    SLICE_X98Y82         LUT3 (Prop_lut3_I0_O)        0.045    -0.291 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    design_1_i/GAME_logic_0/inst/winInst/D[5]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.160    -0.456    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.120    -0.336    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.547%)  route 0.142ns (40.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.606    -0.625    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y88        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[1]/Q
                         net (fo=32, routed)          0.142    -0.319    design_1_i/VGA_timings_0/inst/H_cnt/Q[1]
    SLICE_X100Y89        LUT6 (Prop_lut6_I5_O)        0.045    -0.274 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[2]
    SLICE_X100Y89        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.876    -0.864    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y89        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.160    -0.449    
    SLICE_X100Y89        FDRE (Hold_fdre_C_D)         0.120    -0.329    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.884%)  route 0.180ns (56.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X99Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.488 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/Q
                         net (fo=5, routed)           0.180    -0.308    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[5]
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/C
                         clock pessimism              0.274    -0.596    
                         clock uncertainty            0.160    -0.436    
    SLICE_X97Y82         FDSE (Hold_fdse_C_D)         0.070    -0.366    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.067%)  route 0.179ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[1]/Q
                         net (fo=2, routed)           0.179    -0.310    design_1_i/GAME_logic_0/inst/winInst/D[1]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]/C
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.063    -0.372    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X96Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y82         FDSE (Prop_fdse_C_Q)         0.164    -0.466 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.321    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[9]
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]/C
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.160    -0.457    
    SLICE_X97Y82         FDSE (Hold_fdse_C_D)         0.070    -0.387    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.661%)  route 0.162ns (43.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.606    -0.625    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y89        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/Q
                         net (fo=28, routed)          0.162    -0.299    design_1_i/VGA_timings_0/inst/H_cnt/Q[2]
    SLICE_X100Y88        LUT4 (Prop_lut4_I2_O)        0.048    -0.251 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.251    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[3]
    SLICE_X100Y88        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.876    -0.864    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y88        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.160    -0.449    
    SLICE_X100Y88        FDRE (Hold_fdre_C_D)         0.131    -0.318    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.188ns (47.591%)  route 0.207ns (52.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/Q
                         net (fo=3, routed)           0.207    -0.282    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[7]
    SLICE_X98Y82         LUT5 (Prop_lut5_I0_O)        0.047    -0.235 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[38]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/GAME_logic_0/inst/winInst/D[8]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]/C
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.131    -0.304    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.154%)  route 0.170ns (50.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/Q
                         net (fo=8, routed)           0.170    -0.296    design_1_i/GAME_logic_0/inst/winInst/Q[32]
    SLICE_X100Y81        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X100Y81        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]/C
                         clock pessimism              0.254    -0.616    
                         clock uncertainty            0.160    -0.456    
    SLICE_X100Y81        FDRE (Hold_fdre_C_D)         0.085    -0.371    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.000ns (22.676%)  route 6.820ns (77.324%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.940     7.877    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X107Y87        FDRE (Setup_fdre_C_R)       -0.633    38.283    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[3]
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.000ns (22.676%)  route 6.820ns (77.324%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.940     7.877    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X107Y87        FDRE (Setup_fdre_C_R)       -0.633    38.283    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[4]
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.000ns (22.676%)  route 6.820ns (77.324%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.940     7.877    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X107Y87        FDRE (Setup_fdre_C_R)       -0.633    38.283    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[6]
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.500ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 2.000ns (22.915%)  route 6.728ns (77.085%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.848     7.785    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y88        FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.680    38.511    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y88        FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]/C
                         clock pessimism              0.567    39.078    
                         clock uncertainty           -0.160    38.917    
    SLICE_X107Y88        FDSE (Setup_fdse_C_S)       -0.633    38.284    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[10]
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 30.500    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.263    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.263    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.263    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.000ns (23.248%)  route 6.603ns (76.752%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.463     5.331    design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr_reg[0]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.455 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_2/O
                         net (fo=22, routed)          1.057     6.512    design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove
    SLICE_X108Y91        LUT4 (Prop_lut4_I2_O)        0.150     6.662 r  design_1_i/GAME_logic_0/inst/gameStateIns/rCntCurr[0]_i_1/O
                         net (fo=20, routed)          0.998     7.660    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/clear
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.679    38.510    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.653    38.263    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.654ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 2.000ns (23.325%)  route 6.575ns (76.675%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.695     7.631    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.681    38.512    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y89        FDRE (Setup_fdre_C_R)       -0.633    38.285    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[11]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 30.654    

Slack (MET) :             30.654ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 2.000ns (23.325%)  route 6.575ns (76.675%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.773    -0.943    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y80        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[16]/Q
                         net (fo=12, routed)          2.137     1.650    design_1_i/GAME_logic_0/inst/winInst/Q[15]
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.150     1.800 f  design_1_i/GAME_logic_0/inst/winInst/rBirdHit2_carry__0_i_5/O
                         net (fo=2, routed)           0.418     2.218    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0
    SLICE_X107Y84        LUT6 (Prop_lut6_I4_O)        0.326     2.544 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rBirdHit2_carry__0_i_1/O
                         net (fo=1, routed)           0.550     3.093    design_1_i/GAME_logic_0/inst/birdCollInst/rWindowsPos[38]_i_4[0]
    SLICE_X106Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.558 r  design_1_i/GAME_logic_0/inst/birdCollInst/rBirdHit2_carry__0/CO[1]
                         net (fo=1, routed)           0.981     4.539    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/CO[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I3_O)        0.329     4.868 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rWindowsPos[38]_i_4/O
                         net (fo=6, routed)           0.484     5.352    design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed_reg[5]_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  design_1_i/GAME_logic_0/inst/pipeStateInst/rPipeSpeed[19]_i_3/O
                         net (fo=12, routed)          1.311     6.787    design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed_reg[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.150     6.937 r  design_1_i/GAME_logic_0/inst/gameStateIns/rPipeSpeed[17]_i_1/O
                         net (fo=7, routed)           0.695     7.631    design_1_i/GAME_logic_0/inst/pipePosInst/SS[0]
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         1.681    38.512    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X107Y89        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y89        FDRE (Setup_fdre_C_R)       -0.633    38.285    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 30.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/Q
                         net (fo=3, routed)           0.128    -0.361    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[7]
    SLICE_X96Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X96Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]/C
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.160    -0.457    
    SLICE_X96Y82         FDSE (Hold_fdse_C_D)         0.063    -0.394    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.113%)  route 0.152ns (44.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X99Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.488 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/Q
                         net (fo=8, routed)           0.152    -0.336    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[3]
    SLICE_X98Y82         LUT4 (Prop_lut4_I2_O)        0.046    -0.290 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/GAME_logic_0/inst/winInst/D[6]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.160    -0.456    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.131    -0.325    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X99Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.488 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/Q
                         net (fo=8, routed)           0.152    -0.336    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[3]
    SLICE_X98Y82         LUT3 (Prop_lut3_I0_O)        0.045    -0.291 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    design_1_i/GAME_logic_0/inst/winInst/D[5]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.160    -0.456    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.120    -0.336    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.547%)  route 0.142ns (40.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.606    -0.625    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y88        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[1]/Q
                         net (fo=32, routed)          0.142    -0.319    design_1_i/VGA_timings_0/inst/H_cnt/Q[1]
    SLICE_X100Y89        LUT6 (Prop_lut6_I5_O)        0.045    -0.274 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[2]
    SLICE_X100Y89        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.876    -0.864    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y89        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.160    -0.449    
    SLICE_X100Y89        FDRE (Hold_fdre_C_D)         0.120    -0.329    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.884%)  route 0.180ns (56.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X99Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.488 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/Q
                         net (fo=5, routed)           0.180    -0.308    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[5]
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/C
                         clock pessimism              0.274    -0.596    
                         clock uncertainty            0.160    -0.436    
    SLICE_X97Y82         FDSE (Hold_fdse_C_D)         0.070    -0.366    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.067%)  route 0.179ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[1]/Q
                         net (fo=2, routed)           0.179    -0.310    design_1_i/GAME_logic_0/inst/winInst/D[1]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]/C
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.063    -0.372    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[31]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X96Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y82         FDSE (Prop_fdse_C_Q)         0.164    -0.466 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.321    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[9]
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]/C
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.160    -0.457    
    SLICE_X97Y82         FDSE (Hold_fdse_C_D)         0.070    -0.387    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[10]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.661%)  route 0.162ns (43.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.606    -0.625    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y89        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[2]/Q
                         net (fo=28, routed)          0.162    -0.299    design_1_i/VGA_timings_0/inst/H_cnt/Q[2]
    SLICE_X100Y88        LUT4 (Prop_lut4_I2_O)        0.048    -0.251 r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.251    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr[3]
    SLICE_X100Y88        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.876    -0.864    design_1_i/VGA_timings_0/inst/H_cnt/iClk
    SLICE_X100Y88        FDRE                                         r  design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.160    -0.449    
    SLICE_X100Y88        FDRE (Hold_fdre_C_D)         0.131    -0.318    design_1_i/VGA_timings_0/inst/H_cnt/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.188ns (47.591%)  route 0.207ns (52.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.601    -0.630    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X97Y82         FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[7]/Q
                         net (fo=3, routed)           0.207    -0.282    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[7]
    SLICE_X98Y82         LUT5 (Prop_lut5_I0_O)        0.047    -0.235 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[38]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/GAME_logic_0/inst/winInst/D[8]
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.870    -0.870    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]/C
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.131    -0.304    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[38]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.154%)  route 0.170ns (50.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.602    -0.629    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X98Y82         FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[35]/Q
                         net (fo=8, routed)           0.170    -0.296    design_1_i/GAME_logic_0/inst/winInst/Q[32]
    SLICE_X100Y81        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=232, routed)         0.869    -0.871    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X100Y81        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]/C
                         clock pessimism              0.254    -0.616    
                         clock uncertainty            0.160    -0.456    
    SLICE_X100Y81        FDRE (Hold_fdre_C_D)         0.085    -0.371    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[25]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.075    





