// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Fri Mar  5 18:03:12 2021
// Host        : LAPTOP-TL0A0HBK running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_hls_fast_corner_0_1/miz_sys_hls_fast_corner_0_1_sim_netlist.v
// Design      : miz_sys_hls_fast_corner_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "miz_sys_hls_fast_corner_0_1,hls_fast_corner_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "hls_fast_corner_top,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module miz_sys_hls_fast_corner_0_1
   (s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_BRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    interrupt,
    aclk,
    aresetn,
    INPUT_STREAM_TVALID,
    INPUT_STREAM_TREADY,
    INPUT_STREAM_TDATA,
    INPUT_STREAM_TKEEP,
    INPUT_STREAM_TSTRB,
    INPUT_STREAM_TUSER,
    INPUT_STREAM_TLAST,
    INPUT_STREAM_TID,
    INPUT_STREAM_TDEST,
    OUTPUT_STREAM_TVALID,
    OUTPUT_STREAM_TREADY,
    OUTPUT_STREAM_TDATA,
    OUTPUT_STREAM_TKEEP,
    OUTPUT_STREAM_TSTRB,
    OUTPUT_STREAM_TUSER,
    OUTPUT_STREAM_TLAST,
    OUTPUT_STREAM_TID,
    OUTPUT_STREAM_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS AWADDR" *) input [5:0]s_axi_CONTROL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS AWVALID" *) input s_axi_CONTROL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS AWREADY" *) output s_axi_CONTROL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS WDATA" *) input [31:0]s_axi_CONTROL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS WSTRB" *) input [3:0]s_axi_CONTROL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS WVALID" *) input s_axi_CONTROL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS WREADY" *) output s_axi_CONTROL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS BRESP" *) output [1:0]s_axi_CONTROL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS BVALID" *) output s_axi_CONTROL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS BREADY" *) input s_axi_CONTROL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS ARADDR" *) input [5:0]s_axi_CONTROL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS ARVALID" *) input s_axi_CONTROL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS ARREADY" *) output s_axi_CONTROL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS RDATA" *) output [31:0]s_axi_CONTROL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS RRESP" *) output [1:0]s_axi_CONTROL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS RVALID" *) output s_axi_CONTROL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_CONTROL_BUS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_CONTROL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN miz_sys_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_CONTROL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF S_AXI_CONTROL_BUS:INPUT_STREAM:OUTPUT_STREAM, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN miz_sys_processing_system7_0_0_FCLK_CLK0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TVALID" *) input INPUT_STREAM_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TREADY" *) output INPUT_STREAM_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TDATA" *) input [31:0]INPUT_STREAM_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TKEEP" *) input [3:0]INPUT_STREAM_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TSTRB" *) input [3:0]INPUT_STREAM_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TUSER" *) input [0:0]INPUT_STREAM_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TLAST" *) input [0:0]INPUT_STREAM_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TID" *) input [0:0]INPUT_STREAM_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INPUT_STREAM, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN miz_sys_processing_system7_0_0_FCLK_CLK0" *) input [0:0]INPUT_STREAM_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TVALID" *) output OUTPUT_STREAM_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TREADY" *) input OUTPUT_STREAM_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TDATA" *) output [31:0]OUTPUT_STREAM_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TKEEP" *) output [3:0]OUTPUT_STREAM_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TSTRB" *) output [3:0]OUTPUT_STREAM_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TUSER" *) output [0:0]OUTPUT_STREAM_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TLAST" *) output [0:0]OUTPUT_STREAM_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TID" *) output [0:0]OUTPUT_STREAM_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME OUTPUT_STREAM, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN miz_sys_processing_system7_0_0_FCLK_CLK0" *) output [0:0]OUTPUT_STREAM_TDEST;

  wire [31:0]INPUT_STREAM_TDATA;
  wire [0:0]INPUT_STREAM_TDEST;
  wire [0:0]INPUT_STREAM_TID;
  wire [3:0]INPUT_STREAM_TKEEP;
  wire [0:0]INPUT_STREAM_TLAST;
  wire INPUT_STREAM_TREADY;
  wire [3:0]INPUT_STREAM_TSTRB;
  wire [0:0]INPUT_STREAM_TUSER;
  wire INPUT_STREAM_TVALID;
  wire [31:0]OUTPUT_STREAM_TDATA;
  wire [0:0]OUTPUT_STREAM_TDEST;
  wire [0:0]OUTPUT_STREAM_TID;
  wire [3:0]OUTPUT_STREAM_TKEEP;
  wire [0:0]OUTPUT_STREAM_TLAST;
  wire OUTPUT_STREAM_TREADY;
  wire [3:0]OUTPUT_STREAM_TSTRB;
  wire [0:0]OUTPUT_STREAM_TUSER;
  wire OUTPUT_STREAM_TVALID;
  wire aclk;
  wire aresetn;
  wire interrupt;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire [1:0]s_axi_CONTROL_BUS_BRESP;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire [1:0]s_axi_CONTROL_BUS_RRESP;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;

  (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
  (* RESET_ACTIVE_LOW = "1" *) 
  miz_sys_hls_fast_corner_0_1_hls_fast_corner_top inst
       (.INPUT_STREAM_TDATA(INPUT_STREAM_TDATA),
        .INPUT_STREAM_TDEST(INPUT_STREAM_TDEST),
        .INPUT_STREAM_TID(INPUT_STREAM_TID),
        .INPUT_STREAM_TKEEP(INPUT_STREAM_TKEEP),
        .INPUT_STREAM_TLAST(INPUT_STREAM_TLAST),
        .INPUT_STREAM_TREADY(INPUT_STREAM_TREADY),
        .INPUT_STREAM_TSTRB(INPUT_STREAM_TSTRB),
        .INPUT_STREAM_TUSER(INPUT_STREAM_TUSER),
        .INPUT_STREAM_TVALID(INPUT_STREAM_TVALID),
        .OUTPUT_STREAM_TDATA(OUTPUT_STREAM_TDATA),
        .OUTPUT_STREAM_TDEST(OUTPUT_STREAM_TDEST),
        .OUTPUT_STREAM_TID(OUTPUT_STREAM_TID),
        .OUTPUT_STREAM_TKEEP(OUTPUT_STREAM_TKEEP),
        .OUTPUT_STREAM_TLAST(OUTPUT_STREAM_TLAST),
        .OUTPUT_STREAM_TREADY(OUTPUT_STREAM_TREADY),
        .OUTPUT_STREAM_TSTRB(OUTPUT_STREAM_TSTRB),
        .OUTPUT_STREAM_TUSER(OUTPUT_STREAM_TUSER),
        .OUTPUT_STREAM_TVALID(OUTPUT_STREAM_TVALID),
        .aclk(aclk),
        .aresetn(aresetn),
        .interrupt(interrupt),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BRESP(s_axi_CONTROL_BUS_BRESP),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RRESP(s_axi_CONTROL_BUS_RRESP),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID));
endmodule

(* ORIG_REF_NAME = "AXIvideo2Mat" *) 
module miz_sys_hls_fast_corner_0_1_AXIvideo2Mat
   (INPUT_STREAM_TREADY,
    CO,
    Q,
    internal_full_n_reg,
    E,
    \t_V_reg_237_reg[10]_0 ,
    \t_V_6_reg_248_reg[10]_0 ,
    D,
    \axi_data_V_1_i_reg_282_reg[15]_0 ,
    \axi_data_V_1_i_reg_282_reg[7]_0 ,
    internal_full_n_reg_0,
    \INPUT_STREAM_V_data_V_0_state_reg[0]_0 ,
    aclk,
    \t_V_6_reg_248_reg[0]_0 ,
    \sof_1_i_fu_162_reg[0]_0 ,
    aresetn,
    INPUT_STREAM_TVALID,
    p_src_data_stream_0_s_full_n,
    p_src_data_stream_1_s_full_n,
    p_src_data_stream_2_s_full_n,
    sig_hls_fast_corner_ap_start,
    INPUT_STREAM_TLAST,
    INPUT_STREAM_TUSER,
    \mOutPtr_reg[1] ,
    \ap_CS_fsm_reg[0]_0 ,
    INPUT_STREAM_TDATA);
  output INPUT_STREAM_TREADY;
  output [0:0]CO;
  output [1:0]Q;
  output internal_full_n_reg;
  output [0:0]E;
  output [10:0]\t_V_reg_237_reg[10]_0 ;
  output [10:0]\t_V_6_reg_248_reg[10]_0 ;
  output [7:0]D;
  output [7:0]\axi_data_V_1_i_reg_282_reg[15]_0 ;
  output [7:0]\axi_data_V_1_i_reg_282_reg[7]_0 ;
  output [0:0]internal_full_n_reg_0;
  input \INPUT_STREAM_V_data_V_0_state_reg[0]_0 ;
  input aclk;
  input [3:0]\t_V_6_reg_248_reg[0]_0 ;
  input [3:0]\sof_1_i_fu_162_reg[0]_0 ;
  input aresetn;
  input INPUT_STREAM_TVALID;
  input p_src_data_stream_0_s_full_n;
  input p_src_data_stream_1_s_full_n;
  input p_src_data_stream_2_s_full_n;
  input sig_hls_fast_corner_ap_start;
  input [0:0]INPUT_STREAM_TLAST;
  input [0:0]INPUT_STREAM_TUSER;
  input \mOutPtr_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input [23:0]INPUT_STREAM_TDATA;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [23:0]INPUT_STREAM_TDATA;
  wire [0:0]INPUT_STREAM_TLAST;
  wire INPUT_STREAM_TREADY;
  wire [0:0]INPUT_STREAM_TUSER;
  wire INPUT_STREAM_TVALID;
  wire INPUT_STREAM_V_data_V_0_ack_in;
  wire [23:0]INPUT_STREAM_V_data_V_0_data_out;
  wire INPUT_STREAM_V_data_V_0_load_A;
  wire INPUT_STREAM_V_data_V_0_load_B;
  wire [23:0]INPUT_STREAM_V_data_V_0_payload_A;
  wire [23:0]INPUT_STREAM_V_data_V_0_payload_B;
  wire INPUT_STREAM_V_data_V_0_sel;
  wire INPUT_STREAM_V_data_V_0_sel0;
  wire INPUT_STREAM_V_data_V_0_sel2;
  wire INPUT_STREAM_V_data_V_0_sel_rd_i_1_n_0;
  wire INPUT_STREAM_V_data_V_0_sel_wr;
  wire INPUT_STREAM_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]INPUT_STREAM_V_data_V_0_state;
  wire \INPUT_STREAM_V_data_V_0_state[0]_i_1_n_0 ;
  wire \INPUT_STREAM_V_data_V_0_state_reg[0]_0 ;
  wire \INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ;
  wire [1:1]INPUT_STREAM_V_dest_V_0_state;
  wire \INPUT_STREAM_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \INPUT_STREAM_V_dest_V_0_state[1]_i_3_n_0 ;
  wire \INPUT_STREAM_V_dest_V_0_state_reg_n_0_[0] ;
  wire INPUT_STREAM_V_last_V_0_ack_in;
  wire INPUT_STREAM_V_last_V_0_data_out;
  wire INPUT_STREAM_V_last_V_0_payload_A;
  wire \INPUT_STREAM_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire INPUT_STREAM_V_last_V_0_payload_B;
  wire \INPUT_STREAM_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire INPUT_STREAM_V_last_V_0_sel;
  wire INPUT_STREAM_V_last_V_0_sel_rd_i_1_n_0;
  wire INPUT_STREAM_V_last_V_0_sel_wr;
  wire INPUT_STREAM_V_last_V_0_sel_wr_i_1_n_0;
  wire [1:1]INPUT_STREAM_V_last_V_0_state;
  wire \INPUT_STREAM_V_last_V_0_state[0]_i_1_n_0 ;
  wire \INPUT_STREAM_V_last_V_0_state_reg_n_0_[0] ;
  wire INPUT_STREAM_V_user_V_0_ack_in;
  wire INPUT_STREAM_V_user_V_0_payload_A;
  wire \INPUT_STREAM_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire INPUT_STREAM_V_user_V_0_payload_B;
  wire \INPUT_STREAM_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire INPUT_STREAM_V_user_V_0_sel;
  wire INPUT_STREAM_V_user_V_0_sel_rd_i_1_n_0;
  wire INPUT_STREAM_V_user_V_0_sel_wr;
  wire INPUT_STREAM_V_user_V_0_sel_wr_i_1_n_0;
  wire [1:1]INPUT_STREAM_V_user_V_0_state;
  wire \INPUT_STREAM_V_user_V_0_state[0]_i_1_n_0 ;
  wire \INPUT_STREAM_V_user_V_0_state_reg_n_0_[0] ;
  wire [1:0]Q;
  wire aclk;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire \ap_CS_fsm[5]_i_3_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire [7:1]ap_NS_fsm;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter0_i_2_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter1_reg_n_0;
  wire aresetn;
  wire [23:0]axi_data_V1_i_reg_227;
  wire \axi_data_V1_i_reg_227[0]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[10]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[11]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[12]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[13]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[14]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[15]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[16]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[17]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[18]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[19]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[1]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[20]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[21]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[22]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[23]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[2]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[3]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[4]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[5]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[6]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[7]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[8]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_227[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_1_i_reg_282;
  wire \axi_data_V_1_i_reg_282[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[10]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[11]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[12]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[13]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[14]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[15]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[16]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[17]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[18]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[19]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[20]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[21]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[22]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[23]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[7]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[8]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_282[9]_i_1_n_0 ;
  wire [7:0]\axi_data_V_1_i_reg_282_reg[15]_0 ;
  wire [7:0]\axi_data_V_1_i_reg_282_reg[7]_0 ;
  wire [23:0]axi_data_V_3_i_reg_341;
  wire \axi_data_V_3_i_reg_341[0]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[10]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[11]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[12]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[13]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[14]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[15]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[16]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[17]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[18]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[19]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[1]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[20]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[21]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[22]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[23]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[2]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[3]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[4]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[5]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[6]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[7]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[8]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_341[9]_i_1_n_0 ;
  wire axi_last_V1_i_reg_217;
  wire \axi_last_V1_i_reg_217[0]_i_1_n_0 ;
  wire axi_last_V_3_i_reg_329;
  wire \axi_last_V_3_i_reg_329[0]_i_1_n_0 ;
  wire brmerge_i_reg_491;
  wire \brmerge_i_reg_491[0]_i_1_n_0 ;
  wire \brmerge_i_reg_491[0]_i_2_n_0 ;
  wire \brmerge_i_reg_491[0]_i_3_n_0 ;
  wire \brmerge_i_reg_491[0]_i_4_n_0 ;
  wire \eol_2_i_reg_318[0]_i_1_n_0 ;
  wire \eol_2_i_reg_318[0]_i_2_n_0 ;
  wire \eol_2_i_reg_318_reg_n_0_[0] ;
  wire eol_i_reg_259;
  wire \eol_i_reg_259_reg_n_0_[0] ;
  wire eol_reg_271;
  wire \eol_reg_271[0]_i_2_n_0 ;
  wire \eol_reg_271_reg_n_0_[0] ;
  wire exitcond2_i_fu_380_p2_carry_n_1;
  wire exitcond2_i_fu_380_p2_carry_n_2;
  wire exitcond2_i_fu_380_p2_carry_n_3;
  wire exitcond_i_fu_391_p2;
  wire exitcond_i_fu_391_p2_carry_n_1;
  wire exitcond_i_fu_391_p2_carry_n_2;
  wire exitcond_i_fu_391_p2_carry_n_3;
  wire \exitcond_i_reg_482[0]_i_1_n_0 ;
  wire \exitcond_i_reg_482_reg_n_0_[0] ;
  wire [10:0]i_V_fu_385_p2;
  wire [10:0]i_V_reg_477;
  wire \i_V_reg_477[10]_i_2_n_0 ;
  wire \i_V_reg_477[5]_i_1_n_0 ;
  wire \i_V_reg_477[8]_i_1_n_0 ;
  wire \i_V_reg_477[9]_i_2_n_0 ;
  wire internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire [10:0]j_V_fu_396_p2;
  wire \mOutPtr_reg[1] ;
  wire p_src_data_stream_0_s_full_n;
  wire p_src_data_stream_1_s_full_n;
  wire p_src_data_stream_2_s_full_n;
  wire sig_hls_fast_corner_ap_start;
  wire sof_1_i_fu_162;
  wire sof_1_i_fu_1620;
  wire \sof_1_i_fu_162[0]_i_1_n_0 ;
  wire [3:0]\sof_1_i_fu_162_reg[0]_0 ;
  wire t_V_6_reg_248;
  wire \t_V_6_reg_248[10]_i_4_n_0 ;
  wire \t_V_6_reg_248[2]_i_1_n_0 ;
  wire \t_V_6_reg_248[5]_i_1_n_0 ;
  wire \t_V_6_reg_248[7]_i_1_n_0 ;
  wire \t_V_6_reg_248[9]_i_2_n_0 ;
  wire [3:0]\t_V_6_reg_248_reg[0]_0 ;
  wire [10:0]\t_V_6_reg_248_reg[10]_0 ;
  wire [10:0]\t_V_reg_237_reg[10]_0 ;
  wire [23:0]tmp_data_V_reg_453;
  wire tmp_last_V_reg_461;
  wire [3:0]NLW_exitcond2_i_fu_380_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_391_p2_carry_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h45)) 
    \INPUT_STREAM_V_data_V_0_payload_A[23]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_sel_wr),
        .I1(INPUT_STREAM_V_data_V_0_ack_in),
        .I2(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .O(INPUT_STREAM_V_data_V_0_load_A));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[0] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[0]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[10] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[10]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[11] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[11]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[12] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[12]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[13] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[13]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[14] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[14]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[15] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[15]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[16] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[16]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[17] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[17]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[18] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[18]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[19] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[19]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[1] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[1]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[20] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[20]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[21] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[21]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[22] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[22]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[23] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[23]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[2] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[2]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[3] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[3]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[4] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[4]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[5] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[5]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[6] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[6]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[7] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[7]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[8] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[8]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_A_reg[9] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[9]),
        .Q(INPUT_STREAM_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \INPUT_STREAM_V_data_V_0_payload_B[23]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_sel_wr),
        .I1(INPUT_STREAM_V_data_V_0_ack_in),
        .I2(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .O(INPUT_STREAM_V_data_V_0_load_B));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[0] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[0]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[10] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[10]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[11] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[11]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[12] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[12]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[13] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[13]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[14] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[14]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[15] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[15]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[16] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[16]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[17] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[17]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[18] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[18]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[19] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[19]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[1] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[1]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[20] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[20]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[21] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[21]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[22] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[22]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[23] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[23]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[2] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[2]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[3] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[3]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[4] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[4]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[5] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[5]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[6] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[6]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[7] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[7]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[8] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[8]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \INPUT_STREAM_V_data_V_0_payload_B_reg[9] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[9]),
        .Q(INPUT_STREAM_V_data_V_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    INPUT_STREAM_V_data_V_0_sel_rd_i_1
       (.I0(INPUT_STREAM_V_data_V_0_sel0),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .O(INPUT_STREAM_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    INPUT_STREAM_V_data_V_0_sel_rd_reg
       (.C(aclk),
        .CE(1'b1),
        .D(INPUT_STREAM_V_data_V_0_sel_rd_i_1_n_0),
        .Q(INPUT_STREAM_V_data_V_0_sel),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h78)) 
    INPUT_STREAM_V_data_V_0_sel_wr_i_1
       (.I0(INPUT_STREAM_V_data_V_0_ack_in),
        .I1(INPUT_STREAM_TVALID),
        .I2(INPUT_STREAM_V_data_V_0_sel_wr),
        .O(INPUT_STREAM_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    INPUT_STREAM_V_data_V_0_sel_wr_reg
       (.C(aclk),
        .CE(1'b1),
        .D(INPUT_STREAM_V_data_V_0_sel_wr_i_1_n_0),
        .Q(INPUT_STREAM_V_data_V_0_sel_wr),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \INPUT_STREAM_V_data_V_0_state[0]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_ack_in),
        .I1(INPUT_STREAM_TVALID),
        .I2(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .I3(INPUT_STREAM_V_data_V_0_sel0),
        .O(\INPUT_STREAM_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \INPUT_STREAM_V_data_V_0_state[1]_i_1 
       (.I0(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .I1(INPUT_STREAM_V_data_V_0_sel0),
        .I2(INPUT_STREAM_TVALID),
        .I3(INPUT_STREAM_V_data_V_0_ack_in),
        .O(INPUT_STREAM_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_STREAM_V_data_V_0_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\INPUT_STREAM_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_STREAM_V_data_V_0_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(INPUT_STREAM_V_data_V_0_state),
        .Q(INPUT_STREAM_V_data_V_0_ack_in),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hD0F0C000)) 
    \INPUT_STREAM_V_dest_V_0_state[0]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_sel0),
        .I1(INPUT_STREAM_TVALID),
        .I2(aresetn),
        .I3(INPUT_STREAM_TREADY),
        .I4(\INPUT_STREAM_V_dest_V_0_state_reg_n_0_[0] ),
        .O(\INPUT_STREAM_V_dest_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \INPUT_STREAM_V_dest_V_0_state[1]_i_1 
       (.I0(INPUT_STREAM_TVALID),
        .I1(INPUT_STREAM_TREADY),
        .I2(\INPUT_STREAM_V_dest_V_0_state_reg_n_0_[0] ),
        .I3(INPUT_STREAM_V_data_V_0_sel0),
        .O(INPUT_STREAM_V_dest_V_0_state));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFFF111)) 
    \INPUT_STREAM_V_dest_V_0_state[1]_i_2 
       (.I0(internal_full_n_reg),
        .I1(brmerge_i_reg_491),
        .I2(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(\INPUT_STREAM_V_dest_V_0_state[1]_i_3_n_0 ),
        .O(INPUT_STREAM_V_data_V_0_sel0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \INPUT_STREAM_V_dest_V_0_state[1]_i_3 
       (.I0(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(\eol_2_i_reg_318_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .O(\INPUT_STREAM_V_dest_V_0_state[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_STREAM_V_dest_V_0_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\INPUT_STREAM_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\INPUT_STREAM_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_STREAM_V_dest_V_0_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(INPUT_STREAM_V_dest_V_0_state),
        .Q(INPUT_STREAM_TREADY),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \INPUT_STREAM_V_last_V_0_payload_A[0]_i_1 
       (.I0(INPUT_STREAM_TLAST),
        .I1(INPUT_STREAM_V_last_V_0_sel_wr),
        .I2(INPUT_STREAM_V_last_V_0_ack_in),
        .I3(\INPUT_STREAM_V_last_V_0_state_reg_n_0_[0] ),
        .I4(INPUT_STREAM_V_last_V_0_payload_A),
        .O(\INPUT_STREAM_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \INPUT_STREAM_V_last_V_0_payload_A_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\INPUT_STREAM_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(INPUT_STREAM_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INPUT_STREAM_V_last_V_0_payload_B[0]_i_1 
       (.I0(INPUT_STREAM_TLAST),
        .I1(INPUT_STREAM_V_last_V_0_sel_wr),
        .I2(INPUT_STREAM_V_last_V_0_ack_in),
        .I3(\INPUT_STREAM_V_last_V_0_state_reg_n_0_[0] ),
        .I4(INPUT_STREAM_V_last_V_0_payload_B),
        .O(\INPUT_STREAM_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \INPUT_STREAM_V_last_V_0_payload_B_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\INPUT_STREAM_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(INPUT_STREAM_V_last_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h78)) 
    INPUT_STREAM_V_last_V_0_sel_rd_i_1
       (.I0(\INPUT_STREAM_V_last_V_0_state_reg_n_0_[0] ),
        .I1(INPUT_STREAM_V_data_V_0_sel0),
        .I2(INPUT_STREAM_V_last_V_0_sel),
        .O(INPUT_STREAM_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    INPUT_STREAM_V_last_V_0_sel_rd_reg
       (.C(aclk),
        .CE(1'b1),
        .D(INPUT_STREAM_V_last_V_0_sel_rd_i_1_n_0),
        .Q(INPUT_STREAM_V_last_V_0_sel),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h78)) 
    INPUT_STREAM_V_last_V_0_sel_wr_i_1
       (.I0(INPUT_STREAM_V_last_V_0_ack_in),
        .I1(INPUT_STREAM_TVALID),
        .I2(INPUT_STREAM_V_last_V_0_sel_wr),
        .O(INPUT_STREAM_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    INPUT_STREAM_V_last_V_0_sel_wr_reg
       (.C(aclk),
        .CE(1'b1),
        .D(INPUT_STREAM_V_last_V_0_sel_wr_i_1_n_0),
        .Q(INPUT_STREAM_V_last_V_0_sel_wr),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \INPUT_STREAM_V_last_V_0_state[0]_i_1 
       (.I0(INPUT_STREAM_V_last_V_0_ack_in),
        .I1(INPUT_STREAM_TVALID),
        .I2(\INPUT_STREAM_V_last_V_0_state_reg_n_0_[0] ),
        .I3(INPUT_STREAM_V_data_V_0_sel0),
        .O(\INPUT_STREAM_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \INPUT_STREAM_V_last_V_0_state[1]_i_1 
       (.I0(\INPUT_STREAM_V_last_V_0_state_reg_n_0_[0] ),
        .I1(INPUT_STREAM_V_data_V_0_sel0),
        .I2(INPUT_STREAM_TVALID),
        .I3(INPUT_STREAM_V_last_V_0_ack_in),
        .O(INPUT_STREAM_V_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_STREAM_V_last_V_0_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\INPUT_STREAM_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\INPUT_STREAM_V_last_V_0_state_reg_n_0_[0] ),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_STREAM_V_last_V_0_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(INPUT_STREAM_V_last_V_0_state),
        .Q(INPUT_STREAM_V_last_V_0_ack_in),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \INPUT_STREAM_V_user_V_0_payload_A[0]_i_1 
       (.I0(INPUT_STREAM_TUSER),
        .I1(INPUT_STREAM_V_user_V_0_sel_wr),
        .I2(INPUT_STREAM_V_user_V_0_ack_in),
        .I3(\INPUT_STREAM_V_user_V_0_state_reg_n_0_[0] ),
        .I4(INPUT_STREAM_V_user_V_0_payload_A),
        .O(\INPUT_STREAM_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \INPUT_STREAM_V_user_V_0_payload_A_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\INPUT_STREAM_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(INPUT_STREAM_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INPUT_STREAM_V_user_V_0_payload_B[0]_i_1 
       (.I0(INPUT_STREAM_TUSER),
        .I1(INPUT_STREAM_V_user_V_0_sel_wr),
        .I2(INPUT_STREAM_V_user_V_0_ack_in),
        .I3(\INPUT_STREAM_V_user_V_0_state_reg_n_0_[0] ),
        .I4(INPUT_STREAM_V_user_V_0_payload_B),
        .O(\INPUT_STREAM_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \INPUT_STREAM_V_user_V_0_payload_B_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\INPUT_STREAM_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(INPUT_STREAM_V_user_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h78)) 
    INPUT_STREAM_V_user_V_0_sel_rd_i_1
       (.I0(\INPUT_STREAM_V_user_V_0_state_reg_n_0_[0] ),
        .I1(INPUT_STREAM_V_data_V_0_sel0),
        .I2(INPUT_STREAM_V_user_V_0_sel),
        .O(INPUT_STREAM_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    INPUT_STREAM_V_user_V_0_sel_rd_reg
       (.C(aclk),
        .CE(1'b1),
        .D(INPUT_STREAM_V_user_V_0_sel_rd_i_1_n_0),
        .Q(INPUT_STREAM_V_user_V_0_sel),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    INPUT_STREAM_V_user_V_0_sel_wr_i_1
       (.I0(INPUT_STREAM_V_user_V_0_ack_in),
        .I1(INPUT_STREAM_TVALID),
        .I2(INPUT_STREAM_V_user_V_0_sel_wr),
        .O(INPUT_STREAM_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    INPUT_STREAM_V_user_V_0_sel_wr_reg
       (.C(aclk),
        .CE(1'b1),
        .D(INPUT_STREAM_V_user_V_0_sel_wr_i_1_n_0),
        .Q(INPUT_STREAM_V_user_V_0_sel_wr),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \INPUT_STREAM_V_user_V_0_state[0]_i_1 
       (.I0(INPUT_STREAM_V_user_V_0_ack_in),
        .I1(INPUT_STREAM_TVALID),
        .I2(\INPUT_STREAM_V_user_V_0_state_reg_n_0_[0] ),
        .I3(INPUT_STREAM_V_data_V_0_sel0),
        .O(\INPUT_STREAM_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \INPUT_STREAM_V_user_V_0_state[1]_i_1 
       (.I0(\INPUT_STREAM_V_user_V_0_state_reg_n_0_[0] ),
        .I1(INPUT_STREAM_V_data_V_0_sel0),
        .I2(INPUT_STREAM_TVALID),
        .I3(INPUT_STREAM_V_user_V_0_ack_in),
        .O(INPUT_STREAM_V_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_STREAM_V_user_V_0_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\INPUT_STREAM_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\INPUT_STREAM_V_user_V_0_state_reg_n_0_[0] ),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_STREAM_V_user_V_0_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(INPUT_STREAM_V_user_V_0_state),
        .Q(INPUT_STREAM_V_user_V_0_ack_in),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(axi_data_V_1_i_reg_282[16]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[16]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[16]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(axi_data_V_1_i_reg_282[8]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[8]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[8]),
        .O(\axi_data_V_1_i_reg_282_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(axi_data_V_1_i_reg_282[0]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[0]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[0]),
        .O(\axi_data_V_1_i_reg_282_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(axi_data_V_1_i_reg_282[17]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[17]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[17]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(axi_data_V_1_i_reg_282[9]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[9]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[9]),
        .O(\axi_data_V_1_i_reg_282_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(axi_data_V_1_i_reg_282[1]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[1]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[1]),
        .O(\axi_data_V_1_i_reg_282_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(axi_data_V_1_i_reg_282[18]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[18]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[18]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(axi_data_V_1_i_reg_282[10]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[10]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[10]),
        .O(\axi_data_V_1_i_reg_282_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(axi_data_V_1_i_reg_282[2]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[2]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[2]),
        .O(\axi_data_V_1_i_reg_282_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(axi_data_V_1_i_reg_282[19]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[19]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[19]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(axi_data_V_1_i_reg_282[11]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[11]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[11]),
        .O(\axi_data_V_1_i_reg_282_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(axi_data_V_1_i_reg_282[3]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[3]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[3]),
        .O(\axi_data_V_1_i_reg_282_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(axi_data_V_1_i_reg_282[20]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[20]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[20]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(axi_data_V_1_i_reg_282[12]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[12]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[12]),
        .O(\axi_data_V_1_i_reg_282_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(axi_data_V_1_i_reg_282[4]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[4]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[4]),
        .O(\axi_data_V_1_i_reg_282_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(axi_data_V_1_i_reg_282[21]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[21]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[21]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(axi_data_V_1_i_reg_282[13]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[13]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[13]),
        .O(\axi_data_V_1_i_reg_282_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(axi_data_V_1_i_reg_282[5]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[5]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[5]),
        .O(\axi_data_V_1_i_reg_282_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(axi_data_V_1_i_reg_282[22]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[22]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[22]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(axi_data_V_1_i_reg_282[14]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[14]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[14]),
        .O(\axi_data_V_1_i_reg_282_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(axi_data_V_1_i_reg_282[6]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[6]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[6]),
        .O(\axi_data_V_1_i_reg_282_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(internal_full_n_reg),
        .O(E));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(axi_data_V_1_i_reg_282[23]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[23]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[23]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(axi_data_V_1_i_reg_282[15]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[15]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[15]),
        .O(\axi_data_V_1_i_reg_282_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(axi_data_V_1_i_reg_282[7]),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[7]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[7]),
        .O(\axi_data_V_1_i_reg_282_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_NS_fsm[2]),
        .I1(ap_CS_fsm_state2),
        .I2(sig_hls_fast_corner_ap_start),
        .I3(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h88800080)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .I2(INPUT_STREAM_V_user_V_0_payload_A),
        .I3(INPUT_STREAM_V_user_V_0_sel),
        .I4(INPUT_STREAM_V_user_V_0_payload_B),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFF44FF44FF444F44)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\ap_CS_fsm[5]_i_2_n_0 ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[5]_i_2_n_0 ),
        .I3(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[5]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\ap_CS_fsm[5]_i_3_n_0 ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(\exitcond_i_reg_482_reg_n_0_[0] ),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(brmerge_i_reg_491),
        .I1(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .I2(p_src_data_stream_2_s_full_n),
        .I3(p_src_data_stream_1_s_full_n),
        .I4(p_src_data_stream_0_s_full_n),
        .O(\ap_CS_fsm[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAABAAFFAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .I2(\eol_2_i_reg_318_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .I5(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .I1(\eol_2_i_reg_318_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .I4(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[0]_0 ),
        .Q(Q[0]),
        .S(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(\INPUT_STREAM_V_data_V_0_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D000D00000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(exitcond_i_fu_391_p2),
        .I1(ap_enable_reg_pp1_iter0_i_2_n_0),
        .I2(aresetn),
        .I3(CO),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD000F0F0D0000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(Q[1]),
        .I1(CO),
        .I2(aresetn),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(\ap_CS_fsm[5]_i_2_n_0 ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\eol_2_i_reg_318_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .I4(INPUT_STREAM_V_last_V_0_data_out),
        .I5(ap_enable_reg_pp2_iter0_i_2_n_0),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  LUT3 #(
    .INIT(8'h1F)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state7),
        .I2(aresetn),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCC4CC00000400)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_CS_fsm_state7),
        .I1(aresetn),
        .I2(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .I4(\eol_2_i_reg_318_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp2_iter0),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[0]_i_1 
       (.I0(tmp_data_V_reg_453[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[0]),
        .O(\axi_data_V1_i_reg_227[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[10]_i_1 
       (.I0(tmp_data_V_reg_453[10]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[10]),
        .O(\axi_data_V1_i_reg_227[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[11]_i_1 
       (.I0(tmp_data_V_reg_453[11]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[11]),
        .O(\axi_data_V1_i_reg_227[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[12]_i_1 
       (.I0(tmp_data_V_reg_453[12]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[12]),
        .O(\axi_data_V1_i_reg_227[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[13]_i_1 
       (.I0(tmp_data_V_reg_453[13]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[13]),
        .O(\axi_data_V1_i_reg_227[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[14]_i_1 
       (.I0(tmp_data_V_reg_453[14]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[14]),
        .O(\axi_data_V1_i_reg_227[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[15]_i_1 
       (.I0(tmp_data_V_reg_453[15]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[15]),
        .O(\axi_data_V1_i_reg_227[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[16]_i_1 
       (.I0(tmp_data_V_reg_453[16]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[16]),
        .O(\axi_data_V1_i_reg_227[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[17]_i_1 
       (.I0(tmp_data_V_reg_453[17]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[17]),
        .O(\axi_data_V1_i_reg_227[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[18]_i_1 
       (.I0(tmp_data_V_reg_453[18]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[18]),
        .O(\axi_data_V1_i_reg_227[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[19]_i_1 
       (.I0(tmp_data_V_reg_453[19]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[19]),
        .O(\axi_data_V1_i_reg_227[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[1]_i_1 
       (.I0(tmp_data_V_reg_453[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[1]),
        .O(\axi_data_V1_i_reg_227[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[20]_i_1 
       (.I0(tmp_data_V_reg_453[20]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[20]),
        .O(\axi_data_V1_i_reg_227[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[21]_i_1 
       (.I0(tmp_data_V_reg_453[21]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[21]),
        .O(\axi_data_V1_i_reg_227[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[22]_i_1 
       (.I0(tmp_data_V_reg_453[22]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[22]),
        .O(\axi_data_V1_i_reg_227[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[23]_i_1 
       (.I0(tmp_data_V_reg_453[23]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[23]),
        .O(\axi_data_V1_i_reg_227[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[2]_i_1 
       (.I0(tmp_data_V_reg_453[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[2]),
        .O(\axi_data_V1_i_reg_227[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[3]_i_1 
       (.I0(tmp_data_V_reg_453[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[3]),
        .O(\axi_data_V1_i_reg_227[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[4]_i_1 
       (.I0(tmp_data_V_reg_453[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[4]),
        .O(\axi_data_V1_i_reg_227[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[5]_i_1 
       (.I0(tmp_data_V_reg_453[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[5]),
        .O(\axi_data_V1_i_reg_227[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[6]_i_1 
       (.I0(tmp_data_V_reg_453[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[6]),
        .O(\axi_data_V1_i_reg_227[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[7]_i_1 
       (.I0(tmp_data_V_reg_453[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[7]),
        .O(\axi_data_V1_i_reg_227[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[8]_i_1 
       (.I0(tmp_data_V_reg_453[8]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[8]),
        .O(\axi_data_V1_i_reg_227[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_227[9]_i_1 
       (.I0(tmp_data_V_reg_453[9]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_341[9]),
        .O(\axi_data_V1_i_reg_227[9]_i_1_n_0 ));
  FDRE \axi_data_V1_i_reg_227_reg[0] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[10] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[10]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[10]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[11] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[11]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[11]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[12] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[12]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[12]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[13] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[13]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[13]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[14] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[14]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[14]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[15] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[15]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[15]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[16] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[16]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[16]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[17] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[17]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[17]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[18] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[18]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[18]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[19] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[19]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[19]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[1] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[20] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[20]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[20]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[21] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[21]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[21]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[22] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[22]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[22]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[23] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[23]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[23]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[2] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[3] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[4] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[5] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[6] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[7] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[7]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[8] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[8]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[8]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_227_reg[9] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_227[9]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_227[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[0]_i_1 
       (.I0(axi_data_V1_i_reg_227[0]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[0]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[0]),
        .O(\axi_data_V_1_i_reg_282[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[10]_i_1 
       (.I0(axi_data_V1_i_reg_227[10]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[10]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[10]),
        .O(\axi_data_V_1_i_reg_282[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[11]_i_1 
       (.I0(axi_data_V1_i_reg_227[11]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[11]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[11]),
        .O(\axi_data_V_1_i_reg_282[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[12]_i_1 
       (.I0(axi_data_V1_i_reg_227[12]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[12]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[12]),
        .O(\axi_data_V_1_i_reg_282[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[13]_i_1 
       (.I0(axi_data_V1_i_reg_227[13]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[13]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[13]),
        .O(\axi_data_V_1_i_reg_282[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[14]_i_1 
       (.I0(axi_data_V1_i_reg_227[14]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[14]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[14]),
        .O(\axi_data_V_1_i_reg_282[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[15]_i_1 
       (.I0(axi_data_V1_i_reg_227[15]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[15]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[15]),
        .O(\axi_data_V_1_i_reg_282[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[16]_i_1 
       (.I0(axi_data_V1_i_reg_227[16]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[16]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[16]),
        .O(\axi_data_V_1_i_reg_282[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[17]_i_1 
       (.I0(axi_data_V1_i_reg_227[17]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[17]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[17]),
        .O(\axi_data_V_1_i_reg_282[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[18]_i_1 
       (.I0(axi_data_V1_i_reg_227[18]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[18]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[18]),
        .O(\axi_data_V_1_i_reg_282[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[19]_i_1 
       (.I0(axi_data_V1_i_reg_227[19]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[19]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[19]),
        .O(\axi_data_V_1_i_reg_282[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[1]_i_1 
       (.I0(axi_data_V1_i_reg_227[1]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[1]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[1]),
        .O(\axi_data_V_1_i_reg_282[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[20]_i_1 
       (.I0(axi_data_V1_i_reg_227[20]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[20]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[20]),
        .O(\axi_data_V_1_i_reg_282[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[21]_i_1 
       (.I0(axi_data_V1_i_reg_227[21]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[21]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[21]),
        .O(\axi_data_V_1_i_reg_282[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[22]_i_1 
       (.I0(axi_data_V1_i_reg_227[22]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[22]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[22]),
        .O(\axi_data_V_1_i_reg_282[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[23]_i_1 
       (.I0(axi_data_V1_i_reg_227[23]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[23]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[23]),
        .O(\axi_data_V_1_i_reg_282[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[2]_i_1 
       (.I0(axi_data_V1_i_reg_227[2]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[2]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[2]),
        .O(\axi_data_V_1_i_reg_282[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[3]_i_1 
       (.I0(axi_data_V1_i_reg_227[3]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[3]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[3]),
        .O(\axi_data_V_1_i_reg_282[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[4]_i_1 
       (.I0(axi_data_V1_i_reg_227[4]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[4]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[4]),
        .O(\axi_data_V_1_i_reg_282[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[5]_i_1 
       (.I0(axi_data_V1_i_reg_227[5]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[5]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[5]),
        .O(\axi_data_V_1_i_reg_282[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[6]_i_1 
       (.I0(axi_data_V1_i_reg_227[6]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[6]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[6]),
        .O(\axi_data_V_1_i_reg_282[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[7]_i_1 
       (.I0(axi_data_V1_i_reg_227[7]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[7]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[7]),
        .O(\axi_data_V_1_i_reg_282[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[8]_i_1 
       (.I0(axi_data_V1_i_reg_227[8]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[8]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[8]),
        .O(\axi_data_V_1_i_reg_282[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_282[9]_i_1 
       (.I0(axi_data_V1_i_reg_227[9]),
        .I1(internal_full_n_reg),
        .I2(axi_data_V_1_i_reg_282[9]),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_data_V_0_data_out[9]),
        .O(\axi_data_V_1_i_reg_282[9]_i_1_n_0 ));
  FDRE \axi_data_V_1_i_reg_282_reg[0] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[10] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[10]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[10]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[11] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[11]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[11]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[12] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[12]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[12]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[13] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[13]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[13]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[14] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[14]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[14]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[15] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[15]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[15]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[16] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[16]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[16]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[17] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[17]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[17]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[18] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[18]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[18]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[19] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[19]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[19]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[1] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[20] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[20]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[20]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[21] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[21]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[21]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[22] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[22]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[22]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[23] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[23]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[23]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[2] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[3] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[4] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[5] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[6] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[7] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[7]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[7]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[8] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[8]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[8]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_282_reg[9] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\axi_data_V_1_i_reg_282[9]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_282[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[0]_i_1 
       (.I0(axi_data_V_1_i_reg_282[0]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[0]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[0]),
        .O(\axi_data_V_3_i_reg_341[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[10]_i_1 
       (.I0(axi_data_V_1_i_reg_282[10]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[10]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[10]),
        .O(\axi_data_V_3_i_reg_341[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[11]_i_1 
       (.I0(axi_data_V_1_i_reg_282[11]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[11]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[11]),
        .O(\axi_data_V_3_i_reg_341[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[12]_i_1 
       (.I0(axi_data_V_1_i_reg_282[12]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[12]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[12]),
        .O(\axi_data_V_3_i_reg_341[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[13]_i_1 
       (.I0(axi_data_V_1_i_reg_282[13]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[13]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[13]),
        .O(\axi_data_V_3_i_reg_341[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[14]_i_1 
       (.I0(axi_data_V_1_i_reg_282[14]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[14]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[14]),
        .O(\axi_data_V_3_i_reg_341[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[15]_i_1 
       (.I0(axi_data_V_1_i_reg_282[15]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[15]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[15]),
        .O(\axi_data_V_3_i_reg_341[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[16]_i_1 
       (.I0(axi_data_V_1_i_reg_282[16]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[16]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[16]),
        .O(\axi_data_V_3_i_reg_341[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[17]_i_1 
       (.I0(axi_data_V_1_i_reg_282[17]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[17]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[17]),
        .O(\axi_data_V_3_i_reg_341[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[18]_i_1 
       (.I0(axi_data_V_1_i_reg_282[18]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[18]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[18]),
        .O(\axi_data_V_3_i_reg_341[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[19]_i_1 
       (.I0(axi_data_V_1_i_reg_282[19]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[19]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[19]),
        .O(\axi_data_V_3_i_reg_341[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[1]_i_1 
       (.I0(axi_data_V_1_i_reg_282[1]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[1]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[1]),
        .O(\axi_data_V_3_i_reg_341[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[20]_i_1 
       (.I0(axi_data_V_1_i_reg_282[20]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[20]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[20]),
        .O(\axi_data_V_3_i_reg_341[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[21]_i_1 
       (.I0(axi_data_V_1_i_reg_282[21]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[21]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[21]),
        .O(\axi_data_V_3_i_reg_341[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[22]_i_1 
       (.I0(axi_data_V_1_i_reg_282[22]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[22]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[22]),
        .O(\axi_data_V_3_i_reg_341[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[23]_i_1 
       (.I0(axi_data_V_1_i_reg_282[23]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[23]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[23]),
        .O(\axi_data_V_3_i_reg_341[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[2]_i_1 
       (.I0(axi_data_V_1_i_reg_282[2]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[2]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[2]),
        .O(\axi_data_V_3_i_reg_341[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[3]_i_1 
       (.I0(axi_data_V_1_i_reg_282[3]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[3]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[3]),
        .O(\axi_data_V_3_i_reg_341[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[4]_i_1 
       (.I0(axi_data_V_1_i_reg_282[4]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[4]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[4]),
        .O(\axi_data_V_3_i_reg_341[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[5]_i_1 
       (.I0(axi_data_V_1_i_reg_282[5]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[5]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[5]),
        .O(\axi_data_V_3_i_reg_341[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[6]_i_1 
       (.I0(axi_data_V_1_i_reg_282[6]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[6]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[6]),
        .O(\axi_data_V_3_i_reg_341[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[7]_i_1 
       (.I0(axi_data_V_1_i_reg_282[7]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[7]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[7]),
        .O(\axi_data_V_3_i_reg_341[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[8]_i_1 
       (.I0(axi_data_V_1_i_reg_282[8]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[8]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[8]),
        .O(\axi_data_V_3_i_reg_341[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_341[9]_i_1 
       (.I0(axi_data_V_1_i_reg_282[9]),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_data_V_0_payload_B[9]),
        .I3(INPUT_STREAM_V_data_V_0_sel),
        .I4(INPUT_STREAM_V_data_V_0_payload_A[9]),
        .O(\axi_data_V_3_i_reg_341[9]_i_1_n_0 ));
  FDRE \axi_data_V_3_i_reg_341_reg[0] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[0]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[10] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[10]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[11] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[11]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[12] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[12]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[13] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[13]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[14] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[14]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[15] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[15]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[16] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[16]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[17] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[17]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[18] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[18]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[19] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[19]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[1] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[1]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[20] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[20]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[21] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[21]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[22] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[22]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[23] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[23]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[2] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[2]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[3] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[3]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[4] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[4]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[5] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[5]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[6] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[6]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[7] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[7]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[8] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[8]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_341_reg[9] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_341[9]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_341[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_217[0]_i_1 
       (.I0(tmp_last_V_reg_461),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_329),
        .O(\axi_last_V1_i_reg_217[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_reg_217_reg[0] 
       (.C(aclk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_217[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_reg_217),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_329[0]_i_1 
       (.I0(\eol_reg_271_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_last_V_0_payload_B),
        .I3(INPUT_STREAM_V_last_V_0_sel),
        .I4(INPUT_STREAM_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_329[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_reg_329_reg[0] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\axi_last_V_3_i_reg_329[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_reg_329),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BB88)) 
    \brmerge_i_reg_491[0]_i_1 
       (.I0(brmerge_i_reg_491),
        .I1(\brmerge_i_reg_491[0]_i_2_n_0 ),
        .I2(\brmerge_i_reg_491[0]_i_3_n_0 ),
        .I3(\eol_i_reg_259_reg_n_0_[0] ),
        .I4(\brmerge_i_reg_491[0]_i_4_n_0 ),
        .I5(sof_1_i_fu_162),
        .O(\brmerge_i_reg_491[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \brmerge_i_reg_491[0]_i_2 
       (.I0(exitcond_i_fu_391_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(\brmerge_i_reg_491[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \brmerge_i_reg_491[0]_i_3 
       (.I0(\eol_reg_271_reg_n_0_[0] ),
        .I1(brmerge_i_reg_491),
        .I2(INPUT_STREAM_V_last_V_0_payload_B),
        .I3(INPUT_STREAM_V_last_V_0_sel),
        .I4(INPUT_STREAM_V_last_V_0_payload_A),
        .O(\brmerge_i_reg_491[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \brmerge_i_reg_491[0]_i_4 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(\exitcond_i_reg_482_reg_n_0_[0] ),
        .O(\brmerge_i_reg_491[0]_i_4_n_0 ));
  FDRE \brmerge_i_reg_491_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\brmerge_i_reg_491[0]_i_1_n_0 ),
        .Q(brmerge_i_reg_491),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \eol_2_i_reg_318[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\eol_2_i_reg_318_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .O(\eol_2_i_reg_318[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_318[0]_i_2 
       (.I0(\eol_i_reg_259_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(INPUT_STREAM_V_last_V_0_payload_B),
        .I3(INPUT_STREAM_V_last_V_0_sel),
        .I4(INPUT_STREAM_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_318[0]_i_2_n_0 ));
  FDRE \eol_2_i_reg_318_reg[0] 
       (.C(aclk),
        .CE(\eol_2_i_reg_318[0]_i_1_n_0 ),
        .D(\eol_2_i_reg_318[0]_i_2_n_0 ),
        .Q(\eol_2_i_reg_318_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \eol_i_reg_259[0]_i_1 
       (.I0(INPUT_STREAM_V_last_V_0_payload_A),
        .I1(INPUT_STREAM_V_last_V_0_sel),
        .I2(INPUT_STREAM_V_last_V_0_payload_B),
        .I3(brmerge_i_reg_491),
        .I4(\eol_reg_271_reg_n_0_[0] ),
        .I5(internal_full_n_reg),
        .O(eol_i_reg_259));
  FDRE \eol_i_reg_259_reg[0] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(eol_i_reg_259),
        .Q(\eol_i_reg_259_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4F)) 
    \eol_reg_271[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(internal_full_n_reg),
        .O(eol_reg_271));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_reg_271[0]_i_2 
       (.I0(axi_last_V1_i_reg_217),
        .I1(internal_full_n_reg),
        .I2(\eol_reg_271_reg_n_0_[0] ),
        .I3(brmerge_i_reg_491),
        .I4(INPUT_STREAM_V_last_V_0_data_out),
        .O(\eol_reg_271[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    \eol_reg_271[0]_i_3 
       (.I0(p_src_data_stream_0_s_full_n),
        .I1(p_src_data_stream_1_s_full_n),
        .I2(p_src_data_stream_2_s_full_n),
        .I3(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .I4(brmerge_i_reg_491),
        .I5(\brmerge_i_reg_491[0]_i_4_n_0 ),
        .O(internal_full_n_reg));
  FDRE \eol_reg_271_reg[0] 
       (.C(aclk),
        .CE(eol_reg_271),
        .D(\eol_reg_271[0]_i_2_n_0 ),
        .Q(\eol_reg_271_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 exitcond2_i_fu_380_p2_carry
       (.CI(1'b0),
        .CO({CO,exitcond2_i_fu_380_p2_carry_n_1,exitcond2_i_fu_380_p2_carry_n_2,exitcond2_i_fu_380_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond2_i_fu_380_p2_carry_O_UNCONNECTED[3:0]),
        .S(\t_V_6_reg_248_reg[0]_0 ));
  CARRY4 exitcond_i_fu_391_p2_carry
       (.CI(1'b0),
        .CO({exitcond_i_fu_391_p2,exitcond_i_fu_391_p2_carry_n_1,exitcond_i_fu_391_p2_carry_n_2,exitcond_i_fu_391_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_391_p2_carry_O_UNCONNECTED[3:0]),
        .S(\sof_1_i_fu_162_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \exitcond_i_reg_482[0]_i_1 
       (.I0(\exitcond_i_reg_482_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_391_p2),
        .O(\exitcond_i_reg_482[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_482_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\exitcond_i_reg_482[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_482_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_477[0]_i_1 
       (.I0(\t_V_reg_237_reg[10]_0 [0]),
        .O(i_V_fu_385_p2[0]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_V_reg_477[10]_i_1 
       (.I0(\t_V_reg_237_reg[10]_0 [10]),
        .I1(\t_V_reg_237_reg[10]_0 [8]),
        .I2(\i_V_reg_477[10]_i_2_n_0 ),
        .I3(\t_V_reg_237_reg[10]_0 [9]),
        .O(i_V_fu_385_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \i_V_reg_477[10]_i_2 
       (.I0(\t_V_reg_237_reg[10]_0 [6]),
        .I1(\i_V_reg_477[9]_i_2_n_0 ),
        .I2(\t_V_reg_237_reg[10]_0 [5]),
        .I3(\t_V_reg_237_reg[10]_0 [7]),
        .O(\i_V_reg_477[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_477[1]_i_1 
       (.I0(\t_V_reg_237_reg[10]_0 [0]),
        .I1(\t_V_reg_237_reg[10]_0 [1]),
        .O(i_V_fu_385_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_477[2]_i_1 
       (.I0(\t_V_reg_237_reg[10]_0 [2]),
        .I1(\t_V_reg_237_reg[10]_0 [0]),
        .I2(\t_V_reg_237_reg[10]_0 [1]),
        .O(i_V_fu_385_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_477[3]_i_1 
       (.I0(\t_V_reg_237_reg[10]_0 [3]),
        .I1(\t_V_reg_237_reg[10]_0 [1]),
        .I2(\t_V_reg_237_reg[10]_0 [0]),
        .I3(\t_V_reg_237_reg[10]_0 [2]),
        .O(i_V_fu_385_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_477[4]_i_1 
       (.I0(\t_V_reg_237_reg[10]_0 [4]),
        .I1(\t_V_reg_237_reg[10]_0 [2]),
        .I2(\t_V_reg_237_reg[10]_0 [0]),
        .I3(\t_V_reg_237_reg[10]_0 [1]),
        .I4(\t_V_reg_237_reg[10]_0 [3]),
        .O(i_V_fu_385_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_477[5]_i_1 
       (.I0(\t_V_reg_237_reg[10]_0 [5]),
        .I1(\t_V_reg_237_reg[10]_0 [4]),
        .I2(\t_V_reg_237_reg[10]_0 [2]),
        .I3(\t_V_reg_237_reg[10]_0 [0]),
        .I4(\t_V_reg_237_reg[10]_0 [1]),
        .I5(\t_V_reg_237_reg[10]_0 [3]),
        .O(\i_V_reg_477[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_V_reg_477[6]_i_1 
       (.I0(\t_V_reg_237_reg[10]_0 [6]),
        .I1(\i_V_reg_477[9]_i_2_n_0 ),
        .I2(\t_V_reg_237_reg[10]_0 [5]),
        .O(i_V_fu_385_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_V_reg_477[7]_i_1 
       (.I0(\t_V_reg_237_reg[10]_0 [7]),
        .I1(\t_V_reg_237_reg[10]_0 [5]),
        .I2(\i_V_reg_477[9]_i_2_n_0 ),
        .I3(\t_V_reg_237_reg[10]_0 [6]),
        .O(i_V_fu_385_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_V_reg_477[8]_i_1 
       (.I0(\t_V_reg_237_reg[10]_0 [8]),
        .I1(\t_V_reg_237_reg[10]_0 [7]),
        .I2(\t_V_reg_237_reg[10]_0 [5]),
        .I3(\i_V_reg_477[9]_i_2_n_0 ),
        .I4(\t_V_reg_237_reg[10]_0 [6]),
        .O(\i_V_reg_477[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_V_reg_477[9]_i_1 
       (.I0(\t_V_reg_237_reg[10]_0 [9]),
        .I1(\t_V_reg_237_reg[10]_0 [6]),
        .I2(\i_V_reg_477[9]_i_2_n_0 ),
        .I3(\t_V_reg_237_reg[10]_0 [5]),
        .I4(\t_V_reg_237_reg[10]_0 [7]),
        .I5(\t_V_reg_237_reg[10]_0 [8]),
        .O(i_V_fu_385_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_V_reg_477[9]_i_2 
       (.I0(\t_V_reg_237_reg[10]_0 [3]),
        .I1(\t_V_reg_237_reg[10]_0 [1]),
        .I2(\t_V_reg_237_reg[10]_0 [0]),
        .I3(\t_V_reg_237_reg[10]_0 [2]),
        .I4(\t_V_reg_237_reg[10]_0 [4]),
        .O(\i_V_reg_477[9]_i_2_n_0 ));
  FDRE \i_V_reg_477_reg[0] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_385_p2[0]),
        .Q(i_V_reg_477[0]),
        .R(1'b0));
  FDRE \i_V_reg_477_reg[10] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_385_p2[10]),
        .Q(i_V_reg_477[10]),
        .R(1'b0));
  FDRE \i_V_reg_477_reg[1] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_385_p2[1]),
        .Q(i_V_reg_477[1]),
        .R(1'b0));
  FDRE \i_V_reg_477_reg[2] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_385_p2[2]),
        .Q(i_V_reg_477[2]),
        .R(1'b0));
  FDRE \i_V_reg_477_reg[3] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_385_p2[3]),
        .Q(i_V_reg_477[3]),
        .R(1'b0));
  FDRE \i_V_reg_477_reg[4] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_385_p2[4]),
        .Q(i_V_reg_477[4]),
        .R(1'b0));
  FDRE \i_V_reg_477_reg[5] 
       (.C(aclk),
        .CE(Q[1]),
        .D(\i_V_reg_477[5]_i_1_n_0 ),
        .Q(i_V_reg_477[5]),
        .R(1'b0));
  FDRE \i_V_reg_477_reg[6] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_385_p2[6]),
        .Q(i_V_reg_477[6]),
        .R(1'b0));
  FDRE \i_V_reg_477_reg[7] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_385_p2[7]),
        .Q(i_V_reg_477[7]),
        .R(1'b0));
  FDRE \i_V_reg_477_reg[8] 
       (.C(aclk),
        .CE(Q[1]),
        .D(\i_V_reg_477[8]_i_1_n_0 ),
        .Q(i_V_reg_477[8]),
        .R(1'b0));
  FDRE \i_V_reg_477_reg[9] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_385_p2[9]),
        .Q(i_V_reg_477[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[1]_i_1__9 
       (.I0(internal_full_n_reg),
        .I1(\mOutPtr_reg[1] ),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDF0000)) 
    \sof_1_i_fu_162[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_391_p2),
        .I4(sof_1_i_fu_162),
        .I5(ap_CS_fsm_state3),
        .O(\sof_1_i_fu_162[0]_i_1_n_0 ));
  FDRE \sof_1_i_fu_162_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\sof_1_i_fu_162[0]_i_1_n_0 ),
        .Q(sof_1_i_fu_162),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_6_reg_248[0]_i_1 
       (.I0(\t_V_6_reg_248_reg[10]_0 [0]),
        .O(j_V_fu_396_p2[0]));
  LUT6 #(
    .INIT(64'h0000FFDF00000000)) 
    \t_V_6_reg_248[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_391_p2),
        .I4(CO),
        .I5(Q[1]),
        .O(t_V_6_reg_248));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_6_reg_248[10]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_391_p2),
        .O(sof_1_i_fu_1620));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \t_V_6_reg_248[10]_i_3 
       (.I0(\t_V_6_reg_248_reg[10]_0 [10]),
        .I1(\t_V_6_reg_248_reg[10]_0 [8]),
        .I2(\t_V_6_reg_248[10]_i_4_n_0 ),
        .I3(\t_V_6_reg_248_reg[10]_0 [7]),
        .I4(\t_V_6_reg_248_reg[10]_0 [9]),
        .O(j_V_fu_396_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \t_V_6_reg_248[10]_i_4 
       (.I0(\t_V_6_reg_248_reg[10]_0 [5]),
        .I1(\t_V_6_reg_248[9]_i_2_n_0 ),
        .I2(\t_V_6_reg_248_reg[10]_0 [6]),
        .O(\t_V_6_reg_248[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_6_reg_248[1]_i_1 
       (.I0(\t_V_6_reg_248_reg[10]_0 [0]),
        .I1(\t_V_6_reg_248_reg[10]_0 [1]),
        .O(j_V_fu_396_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_6_reg_248[2]_i_1 
       (.I0(\t_V_6_reg_248_reg[10]_0 [2]),
        .I1(\t_V_6_reg_248_reg[10]_0 [1]),
        .I2(\t_V_6_reg_248_reg[10]_0 [0]),
        .O(\t_V_6_reg_248[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_6_reg_248[3]_i_1 
       (.I0(\t_V_6_reg_248_reg[10]_0 [3]),
        .I1(\t_V_6_reg_248_reg[10]_0 [1]),
        .I2(\t_V_6_reg_248_reg[10]_0 [0]),
        .I3(\t_V_6_reg_248_reg[10]_0 [2]),
        .O(j_V_fu_396_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_6_reg_248[4]_i_1 
       (.I0(\t_V_6_reg_248_reg[10]_0 [4]),
        .I1(\t_V_6_reg_248_reg[10]_0 [2]),
        .I2(\t_V_6_reg_248_reg[10]_0 [0]),
        .I3(\t_V_6_reg_248_reg[10]_0 [1]),
        .I4(\t_V_6_reg_248_reg[10]_0 [3]),
        .O(j_V_fu_396_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_6_reg_248[5]_i_1 
       (.I0(\t_V_6_reg_248_reg[10]_0 [5]),
        .I1(\t_V_6_reg_248_reg[10]_0 [4]),
        .I2(\t_V_6_reg_248_reg[10]_0 [2]),
        .I3(\t_V_6_reg_248_reg[10]_0 [0]),
        .I4(\t_V_6_reg_248_reg[10]_0 [1]),
        .I5(\t_V_6_reg_248_reg[10]_0 [3]),
        .O(\t_V_6_reg_248[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \t_V_6_reg_248[6]_i_1 
       (.I0(\t_V_6_reg_248_reg[10]_0 [6]),
        .I1(\t_V_6_reg_248[9]_i_2_n_0 ),
        .I2(\t_V_6_reg_248_reg[10]_0 [5]),
        .O(j_V_fu_396_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \t_V_6_reg_248[7]_i_1 
       (.I0(\t_V_6_reg_248_reg[10]_0 [7]),
        .I1(\t_V_6_reg_248_reg[10]_0 [6]),
        .I2(\t_V_6_reg_248[9]_i_2_n_0 ),
        .I3(\t_V_6_reg_248_reg[10]_0 [5]),
        .O(\t_V_6_reg_248[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \t_V_6_reg_248[8]_i_1 
       (.I0(\t_V_6_reg_248_reg[10]_0 [8]),
        .I1(\t_V_6_reg_248_reg[10]_0 [5]),
        .I2(\t_V_6_reg_248[9]_i_2_n_0 ),
        .I3(\t_V_6_reg_248_reg[10]_0 [6]),
        .I4(\t_V_6_reg_248_reg[10]_0 [7]),
        .O(j_V_fu_396_p2[8]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \t_V_6_reg_248[9]_i_1 
       (.I0(\t_V_6_reg_248_reg[10]_0 [9]),
        .I1(\t_V_6_reg_248_reg[10]_0 [7]),
        .I2(\t_V_6_reg_248_reg[10]_0 [6]),
        .I3(\t_V_6_reg_248[9]_i_2_n_0 ),
        .I4(\t_V_6_reg_248_reg[10]_0 [5]),
        .I5(\t_V_6_reg_248_reg[10]_0 [8]),
        .O(j_V_fu_396_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \t_V_6_reg_248[9]_i_2 
       (.I0(\t_V_6_reg_248_reg[10]_0 [3]),
        .I1(\t_V_6_reg_248_reg[10]_0 [1]),
        .I2(\t_V_6_reg_248_reg[10]_0 [0]),
        .I3(\t_V_6_reg_248_reg[10]_0 [2]),
        .I4(\t_V_6_reg_248_reg[10]_0 [4]),
        .O(\t_V_6_reg_248[9]_i_2_n_0 ));
  FDRE \t_V_6_reg_248_reg[0] 
       (.C(aclk),
        .CE(sof_1_i_fu_1620),
        .D(j_V_fu_396_p2[0]),
        .Q(\t_V_6_reg_248_reg[10]_0 [0]),
        .R(t_V_6_reg_248));
  FDRE \t_V_6_reg_248_reg[10] 
       (.C(aclk),
        .CE(sof_1_i_fu_1620),
        .D(j_V_fu_396_p2[10]),
        .Q(\t_V_6_reg_248_reg[10]_0 [10]),
        .R(t_V_6_reg_248));
  FDRE \t_V_6_reg_248_reg[1] 
       (.C(aclk),
        .CE(sof_1_i_fu_1620),
        .D(j_V_fu_396_p2[1]),
        .Q(\t_V_6_reg_248_reg[10]_0 [1]),
        .R(t_V_6_reg_248));
  FDRE \t_V_6_reg_248_reg[2] 
       (.C(aclk),
        .CE(sof_1_i_fu_1620),
        .D(\t_V_6_reg_248[2]_i_1_n_0 ),
        .Q(\t_V_6_reg_248_reg[10]_0 [2]),
        .R(t_V_6_reg_248));
  FDRE \t_V_6_reg_248_reg[3] 
       (.C(aclk),
        .CE(sof_1_i_fu_1620),
        .D(j_V_fu_396_p2[3]),
        .Q(\t_V_6_reg_248_reg[10]_0 [3]),
        .R(t_V_6_reg_248));
  FDRE \t_V_6_reg_248_reg[4] 
       (.C(aclk),
        .CE(sof_1_i_fu_1620),
        .D(j_V_fu_396_p2[4]),
        .Q(\t_V_6_reg_248_reg[10]_0 [4]),
        .R(t_V_6_reg_248));
  FDRE \t_V_6_reg_248_reg[5] 
       (.C(aclk),
        .CE(sof_1_i_fu_1620),
        .D(\t_V_6_reg_248[5]_i_1_n_0 ),
        .Q(\t_V_6_reg_248_reg[10]_0 [5]),
        .R(t_V_6_reg_248));
  FDRE \t_V_6_reg_248_reg[6] 
       (.C(aclk),
        .CE(sof_1_i_fu_1620),
        .D(j_V_fu_396_p2[6]),
        .Q(\t_V_6_reg_248_reg[10]_0 [6]),
        .R(t_V_6_reg_248));
  FDRE \t_V_6_reg_248_reg[7] 
       (.C(aclk),
        .CE(sof_1_i_fu_1620),
        .D(\t_V_6_reg_248[7]_i_1_n_0 ),
        .Q(\t_V_6_reg_248_reg[10]_0 [7]),
        .R(t_V_6_reg_248));
  FDRE \t_V_6_reg_248_reg[8] 
       (.C(aclk),
        .CE(sof_1_i_fu_1620),
        .D(j_V_fu_396_p2[8]),
        .Q(\t_V_6_reg_248_reg[10]_0 [8]),
        .R(t_V_6_reg_248));
  FDRE \t_V_6_reg_248_reg[9] 
       (.C(aclk),
        .CE(sof_1_i_fu_1620),
        .D(j_V_fu_396_p2[9]),
        .Q(\t_V_6_reg_248_reg[10]_0 [9]),
        .R(t_V_6_reg_248));
  FDRE \t_V_reg_237_reg[0] 
       (.C(aclk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_477[0]),
        .Q(\t_V_reg_237_reg[10]_0 [0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_237_reg[10] 
       (.C(aclk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_477[10]),
        .Q(\t_V_reg_237_reg[10]_0 [10]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_237_reg[1] 
       (.C(aclk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_477[1]),
        .Q(\t_V_reg_237_reg[10]_0 [1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_237_reg[2] 
       (.C(aclk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_477[2]),
        .Q(\t_V_reg_237_reg[10]_0 [2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_237_reg[3] 
       (.C(aclk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_477[3]),
        .Q(\t_V_reg_237_reg[10]_0 [3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_237_reg[4] 
       (.C(aclk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_477[4]),
        .Q(\t_V_reg_237_reg[10]_0 [4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_237_reg[5] 
       (.C(aclk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_477[5]),
        .Q(\t_V_reg_237_reg[10]_0 [5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_237_reg[6] 
       (.C(aclk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_477[6]),
        .Q(\t_V_reg_237_reg[10]_0 [6]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_237_reg[7] 
       (.C(aclk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_477[7]),
        .Q(\t_V_reg_237_reg[10]_0 [7]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_237_reg[8] 
       (.C(aclk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_477[8]),
        .Q(\t_V_reg_237_reg[10]_0 [8]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_237_reg[9] 
       (.C(aclk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_477[9]),
        .Q(\t_V_reg_237_reg[10]_0 [9]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[0]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[0]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[0]),
        .O(INPUT_STREAM_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[10]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[10]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[10]),
        .O(INPUT_STREAM_V_data_V_0_data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[11]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[11]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[11]),
        .O(INPUT_STREAM_V_data_V_0_data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[12]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[12]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[12]),
        .O(INPUT_STREAM_V_data_V_0_data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[13]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[13]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[13]),
        .O(INPUT_STREAM_V_data_V_0_data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[14]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[14]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[14]),
        .O(INPUT_STREAM_V_data_V_0_data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[15]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[15]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[15]),
        .O(INPUT_STREAM_V_data_V_0_data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[16]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[16]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[16]),
        .O(INPUT_STREAM_V_data_V_0_data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[17]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[17]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[17]),
        .O(INPUT_STREAM_V_data_V_0_data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[18]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[18]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[18]),
        .O(INPUT_STREAM_V_data_V_0_data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[19]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[19]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[19]),
        .O(INPUT_STREAM_V_data_V_0_data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[1]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[1]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[1]),
        .O(INPUT_STREAM_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[20]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[20]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[20]),
        .O(INPUT_STREAM_V_data_V_0_data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[21]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[21]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[21]),
        .O(INPUT_STREAM_V_data_V_0_data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[22]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[22]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[22]),
        .O(INPUT_STREAM_V_data_V_0_data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[23]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[23]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[23]),
        .O(INPUT_STREAM_V_data_V_0_data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[2]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[2]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[2]),
        .O(INPUT_STREAM_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[3]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[3]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[3]),
        .O(INPUT_STREAM_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[4]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[4]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[4]),
        .O(INPUT_STREAM_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[5]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[5]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[5]),
        .O(INPUT_STREAM_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[6]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[6]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[6]),
        .O(INPUT_STREAM_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[7]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[7]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[7]),
        .O(INPUT_STREAM_V_data_V_0_data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[8]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[8]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[8]),
        .O(INPUT_STREAM_V_data_V_0_data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_453[9]_i_1 
       (.I0(INPUT_STREAM_V_data_V_0_payload_B[9]),
        .I1(INPUT_STREAM_V_data_V_0_sel),
        .I2(INPUT_STREAM_V_data_V_0_payload_A[9]),
        .O(INPUT_STREAM_V_data_V_0_data_out[9]));
  FDRE \tmp_data_V_reg_453_reg[0] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_453[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[10] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[10]),
        .Q(tmp_data_V_reg_453[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[11] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[11]),
        .Q(tmp_data_V_reg_453[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[12] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[12]),
        .Q(tmp_data_V_reg_453[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[13] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[13]),
        .Q(tmp_data_V_reg_453[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[14] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[14]),
        .Q(tmp_data_V_reg_453[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[15] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[15]),
        .Q(tmp_data_V_reg_453[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[16] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[16]),
        .Q(tmp_data_V_reg_453[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[17] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[17]),
        .Q(tmp_data_V_reg_453[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[18] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[18]),
        .Q(tmp_data_V_reg_453[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[19] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[19]),
        .Q(tmp_data_V_reg_453[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[1] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_453[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[20] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[20]),
        .Q(tmp_data_V_reg_453[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[21] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[21]),
        .Q(tmp_data_V_reg_453[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[22] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[22]),
        .Q(tmp_data_V_reg_453[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[23] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[23]),
        .Q(tmp_data_V_reg_453[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[2] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_453[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[3] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_453[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[4] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_453[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[5] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_453[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[6] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_453[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[7] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_453[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[8] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[8]),
        .Q(tmp_data_V_reg_453[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_453_reg[9] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_data_V_0_data_out[9]),
        .Q(tmp_data_V_reg_453[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_461[0]_i_1 
       (.I0(\INPUT_STREAM_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .O(INPUT_STREAM_V_data_V_0_sel2));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_461[0]_i_2 
       (.I0(INPUT_STREAM_V_last_V_0_payload_B),
        .I1(INPUT_STREAM_V_last_V_0_sel),
        .I2(INPUT_STREAM_V_last_V_0_payload_A),
        .O(INPUT_STREAM_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_461_reg[0] 
       (.C(aclk),
        .CE(INPUT_STREAM_V_data_V_0_sel2),
        .D(INPUT_STREAM_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_461),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "CvtColor" *) 
module miz_sys_hls_fast_corner_0_1_CvtColor
   (D,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    shiftReg_ce,
    ap_enable_reg_pp0_iter1_reg_2,
    \ap_CS_fsm_reg[0]_0 ,
    \j_i_reg_218_reg[10]_0 ,
    \i_i_reg_207_reg[10]_0 ,
    E,
    \p_Val2_3_reg_408_reg[7]_0 ,
    aclk,
    B,
    p,
    \j_i_reg_218_reg[0]_0 ,
    \j_i_reg_218_reg[0]_1 ,
    \ap_CS_fsm_reg[1]_0 ,
    aresetn,
    \mOutPtr_reg[1] ,
    Q,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    gray_data_stream_0_s_full_n,
    src0_data_stream_0_s_empty_n,
    src0_data_stream_2_s_empty_n,
    src0_data_stream_1_s_empty_n,
    sig_hls_fast_corner_ap_start,
    \tmp_47_reg_393_reg[7]_0 );
  output [0:0]D;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_1;
  output shiftReg_ce;
  output ap_enable_reg_pp0_iter1_reg_2;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [10:0]\j_i_reg_218_reg[10]_0 ;
  output [10:0]\i_i_reg_207_reg[10]_0 ;
  output [0:0]E;
  output [7:0]\p_Val2_3_reg_408_reg[7]_0 ;
  input aclk;
  input [7:0]B;
  input [7:0]p;
  input [3:0]\j_i_reg_218_reg[0]_0 ;
  input [3:0]\j_i_reg_218_reg[0]_1 ;
  input \ap_CS_fsm_reg[1]_0 ;
  input aresetn;
  input \mOutPtr_reg[1] ;
  input [1:0]Q;
  input [1:0]\mOutPtr_reg[1]_0 ;
  input [1:0]\mOutPtr_reg[1]_1 ;
  input gray_data_stream_0_s_full_n;
  input src0_data_stream_0_s_empty_n;
  input src0_data_stream_2_s_empty_n;
  input src0_data_stream_1_s_empty_n;
  input sig_hls_fast_corner_ap_start;
  input [7:0]\tmp_47_reg_393_reg[7]_0 ;

  wire [7:0]B;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG[0][1]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_3__0_n_0 ;
  wire aclk;
  wire \ap_CS_fsm[3]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire ap_reg_pp0_iter1_exitcond_i_reg_374;
  wire \ap_reg_pp0_iter1_exitcond_i_reg_374[0]_i_1_n_0 ;
  wire ap_reg_pp0_iter2_exitcond_i_reg_374;
  wire \ap_reg_pp0_iter2_exitcond_i_reg_374[0]_i_1_n_0 ;
  wire ap_reg_pp0_iter3_exitcond_i_reg_374;
  wire \ap_reg_pp0_iter3_exitcond_i_reg_374[0]_i_1_n_0 ;
  wire aresetn;
  wire exitcond1_i_fu_237_p2;
  wire exitcond1_i_fu_237_p2_carry_n_1;
  wire exitcond1_i_fu_237_p2_carry_n_2;
  wire exitcond1_i_fu_237_p2_carry_n_3;
  wire exitcond_i_fu_248_p2_carry_n_1;
  wire exitcond_i_fu_248_p2_carry_n_2;
  wire exitcond_i_fu_248_p2_carry_n_3;
  wire \exitcond_i_reg_374[0]_i_1_n_0 ;
  wire \exitcond_i_reg_374_reg_n_0_[0] ;
  wire gray_data_stream_0_s_full_n;
  wire hls_fast_corner_mcud_U25_n_0;
  wire hls_fast_corner_mcud_U25_n_1;
  wire hls_fast_corner_mcud_U25_n_10;
  wire hls_fast_corner_mcud_U25_n_11;
  wire hls_fast_corner_mcud_U25_n_12;
  wire hls_fast_corner_mcud_U25_n_13;
  wire hls_fast_corner_mcud_U25_n_14;
  wire hls_fast_corner_mcud_U25_n_15;
  wire hls_fast_corner_mcud_U25_n_16;
  wire hls_fast_corner_mcud_U25_n_17;
  wire hls_fast_corner_mcud_U25_n_18;
  wire hls_fast_corner_mcud_U25_n_19;
  wire hls_fast_corner_mcud_U25_n_2;
  wire hls_fast_corner_mcud_U25_n_20;
  wire hls_fast_corner_mcud_U25_n_21;
  wire hls_fast_corner_mcud_U25_n_22;
  wire hls_fast_corner_mcud_U25_n_23;
  wire hls_fast_corner_mcud_U25_n_24;
  wire hls_fast_corner_mcud_U25_n_25;
  wire hls_fast_corner_mcud_U25_n_26;
  wire hls_fast_corner_mcud_U25_n_27;
  wire hls_fast_corner_mcud_U25_n_28;
  wire hls_fast_corner_mcud_U25_n_3;
  wire hls_fast_corner_mcud_U25_n_4;
  wire hls_fast_corner_mcud_U25_n_5;
  wire hls_fast_corner_mcud_U25_n_6;
  wire hls_fast_corner_mcud_U25_n_7;
  wire hls_fast_corner_mcud_U25_n_8;
  wire hls_fast_corner_mcud_U25_n_9;
  wire hls_fast_corner_mdEe_U26_n_0;
  wire hls_fast_corner_mdEe_U26_n_1;
  wire hls_fast_corner_mdEe_U26_n_11;
  wire hls_fast_corner_mdEe_U26_n_12;
  wire hls_fast_corner_mdEe_U26_n_2;
  wire hls_fast_corner_mdEe_U26_n_3;
  wire hls_fast_corner_mdEe_U26_n_4;
  wire hls_fast_corner_mdEe_U26_n_5;
  wire hls_fast_corner_mdEe_U26_n_6;
  wire hls_fast_corner_mdEe_U26_n_7;
  wire hls_fast_corner_mdEe_U26_n_8;
  wire [10:0]i_fu_242_p2;
  wire i_i_reg_207;
  wire [10:0]\i_i_reg_207_reg[10]_0 ;
  wire [10:0]i_reg_369;
  wire \i_reg_369[10]_i_2_n_0 ;
  wire \i_reg_369[4]_i_1_n_0 ;
  wire \i_reg_369[7]_i_1_n_0 ;
  wire [10:0]j_fu_253_p2;
  wire j_i_reg_218;
  wire j_i_reg_2180;
  wire \j_i_reg_218[10]_i_4_n_0 ;
  wire \j_i_reg_218[4]_i_1_n_0 ;
  wire \j_i_reg_218[7]_i_1_n_0 ;
  wire [3:0]\j_i_reg_218_reg[0]_0 ;
  wire [3:0]\j_i_reg_218_reg[0]_1 ;
  wire [10:0]\j_i_reg_218_reg[10]_0 ;
  wire \mOutPtr[1]_i_3_n_0 ;
  wire \mOutPtr_reg[1] ;
  wire [1:0]\mOutPtr_reg[1]_0 ;
  wire [1:0]\mOutPtr_reg[1]_1 ;
  wire [7:0]p;
  wire [7:0]p_Val2_3_reg_408;
  wire p_Val2_3_reg_4080;
  wire [7:0]\p_Val2_3_reg_408_reg[7]_0 ;
  wire [28:0]r_V_4_i_i_fu_331_p2;
  wire shiftReg_ce;
  wire sig_hls_fast_corner_ap_start;
  wire src0_data_stream_0_s_empty_n;
  wire src0_data_stream_1_s_empty_n;
  wire src0_data_stream_2_s_empty_n;
  wire tmp_42_fu_290_p3;
  wire tmp_45_reg_3830;
  wire [7:0]tmp_47_reg_393;
  wire [7:0]\tmp_47_reg_393_reg[7]_0 ;
  wire tmp_reg_413;
  wire [3:0]NLW_exitcond1_i_fu_237_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_248_p2_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2822FFFFFFFF2222)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(tmp_42_fu_290_p3),
        .I1(p_Val2_3_reg_408[7]),
        .I2(\SRL_SIG[0][1]_i_2_n_0 ),
        .I3(p_Val2_3_reg_408[1]),
        .I4(tmp_reg_413),
        .I5(p_Val2_3_reg_408[0]),
        .O(\p_Val2_3_reg_408_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h28FFFF22FF22FF22)) 
    \SRL_SIG[0][1]_i_1__5 
       (.I0(tmp_42_fu_290_p3),
        .I1(p_Val2_3_reg_408[7]),
        .I2(\SRL_SIG[0][1]_i_2_n_0 ),
        .I3(p_Val2_3_reg_408[1]),
        .I4(p_Val2_3_reg_408[0]),
        .I5(tmp_reg_413),
        .O(\p_Val2_3_reg_408_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(p_Val2_3_reg_408[6]),
        .I1(p_Val2_3_reg_408[4]),
        .I2(p_Val2_3_reg_408[5]),
        .I3(p_Val2_3_reg_408[3]),
        .I4(p_Val2_3_reg_408[2]),
        .O(\SRL_SIG[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22222822FFFF)) 
    \SRL_SIG[0][2]_i_1__5 
       (.I0(tmp_42_fu_290_p3),
        .I1(p_Val2_3_reg_408[7]),
        .I2(\SRL_SIG[0][3]_i_2_n_0 ),
        .I3(p_Val2_3_reg_408[3]),
        .I4(p_Val2_3_reg_408[2]),
        .I5(\SRL_SIG[0][3]_i_3_n_0 ),
        .O(\p_Val2_3_reg_408_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFF2228FFFF22FF22)) 
    \SRL_SIG[0][3]_i_1__5 
       (.I0(tmp_42_fu_290_p3),
        .I1(p_Val2_3_reg_408[7]),
        .I2(\SRL_SIG[0][3]_i_2_n_0 ),
        .I3(p_Val2_3_reg_408[3]),
        .I4(\SRL_SIG[0][3]_i_3_n_0 ),
        .I5(p_Val2_3_reg_408[2]),
        .O(\p_Val2_3_reg_408_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(p_Val2_3_reg_408[5]),
        .I1(p_Val2_3_reg_408[4]),
        .I2(p_Val2_3_reg_408[6]),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_3 
       (.I0(tmp_reg_413),
        .I1(p_Val2_3_reg_408[0]),
        .I2(p_Val2_3_reg_408[1]),
        .O(\SRL_SIG[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22228222FFFF)) 
    \SRL_SIG[0][4]_i_1__5 
       (.I0(tmp_42_fu_290_p3),
        .I1(p_Val2_3_reg_408[7]),
        .I2(p_Val2_3_reg_408[5]),
        .I3(p_Val2_3_reg_408[6]),
        .I4(p_Val2_3_reg_408[4]),
        .I5(\SRL_SIG[0][7]_i_3__0_n_0 ),
        .O(\p_Val2_3_reg_408_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFF2282FFFF22FF22)) 
    \SRL_SIG[0][5]_i_1__5 
       (.I0(tmp_42_fu_290_p3),
        .I1(p_Val2_3_reg_408[7]),
        .I2(p_Val2_3_reg_408[6]),
        .I3(p_Val2_3_reg_408[5]),
        .I4(\SRL_SIG[0][7]_i_3__0_n_0 ),
        .I5(p_Val2_3_reg_408[4]),
        .O(\p_Val2_3_reg_408_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hF28FF2F2F2F2F2F2)) 
    \SRL_SIG[0][6]_i_1__5 
       (.I0(tmp_42_fu_290_p3),
        .I1(p_Val2_3_reg_408[7]),
        .I2(p_Val2_3_reg_408[6]),
        .I3(\SRL_SIG[0][7]_i_3__0_n_0 ),
        .I4(p_Val2_3_reg_408[5]),
        .I5(p_Val2_3_reg_408[4]),
        .O(\p_Val2_3_reg_408_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(ap_reg_pp0_iter3_exitcond_i_reg_374),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(hls_fast_corner_mdEe_U26_n_11),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA6AAA)) 
    \SRL_SIG[0][7]_i_2__2 
       (.I0(p_Val2_3_reg_408[7]),
        .I1(p_Val2_3_reg_408[6]),
        .I2(p_Val2_3_reg_408[4]),
        .I3(p_Val2_3_reg_408[5]),
        .I4(\SRL_SIG[0][7]_i_3__0_n_0 ),
        .I5(tmp_42_fu_290_p3),
        .O(\p_Val2_3_reg_408_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][7]_i_3__0 
       (.I0(p_Val2_3_reg_408[3]),
        .I1(p_Val2_3_reg_408[2]),
        .I2(p_Val2_3_reg_408[1]),
        .I3(p_Val2_3_reg_408[0]),
        .I4(tmp_reg_413),
        .O(\SRL_SIG[0][7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_i_fu_237_p2),
        .I2(sig_hls_fast_corner_ap_start),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state8),
        .I1(sig_hls_fast_corner_ap_start),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(exitcond1_i_fu_237_p2),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0040004000FF0040)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(hls_fast_corner_mdEe_U26_n_11),
        .I4(ap_enable_reg_pp0_iter4_reg_n_0),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[3]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D000D00000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(\mOutPtr[1]_i_3_n_0 ),
        .I2(aresetn),
        .I3(exitcond1_i_fu_237_p2),
        .I4(ap_CS_fsm_state2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(aresetn),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(hls_fast_corner_mdEe_U26_n_11),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(hls_fast_corner_mdEe_U26_n_11),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(hls_fast_corner_mdEe_U26_n_11),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hD000F0F0D0000000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_i_fu_237_p2),
        .I2(aresetn),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .I4(hls_fast_corner_mdEe_U26_n_11),
        .I5(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_reg_pp0_iter1_exitcond_i_reg_374[0]_i_1 
       (.I0(\exitcond_i_reg_374_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(hls_fast_corner_mdEe_U26_n_11),
        .I3(ap_reg_pp0_iter1_exitcond_i_reg_374),
        .O(\ap_reg_pp0_iter1_exitcond_i_reg_374[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond_i_reg_374_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond_i_reg_374[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_exitcond_i_reg_374),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \ap_reg_pp0_iter2_exitcond_i_reg_374[0]_i_1 
       (.I0(hls_fast_corner_mdEe_U26_n_11),
        .I1(ap_reg_pp0_iter1_exitcond_i_reg_374),
        .I2(ap_reg_pp0_iter2_exitcond_i_reg_374),
        .O(\ap_reg_pp0_iter2_exitcond_i_reg_374[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter2_exitcond_i_reg_374_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter2_exitcond_i_reg_374[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter2_exitcond_i_reg_374),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \ap_reg_pp0_iter3_exitcond_i_reg_374[0]_i_1 
       (.I0(hls_fast_corner_mdEe_U26_n_11),
        .I1(ap_reg_pp0_iter2_exitcond_i_reg_374),
        .I2(ap_reg_pp0_iter3_exitcond_i_reg_374),
        .O(\ap_reg_pp0_iter3_exitcond_i_reg_374[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter3_exitcond_i_reg_374_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter3_exitcond_i_reg_374[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter3_exitcond_i_reg_374),
        .R(1'b0));
  CARRY4 exitcond1_i_fu_237_p2_carry
       (.CI(1'b0),
        .CO({exitcond1_i_fu_237_p2,exitcond1_i_fu_237_p2_carry_n_1,exitcond1_i_fu_237_p2_carry_n_2,exitcond1_i_fu_237_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond1_i_fu_237_p2_carry_O_UNCONNECTED[3:0]),
        .S(\j_i_reg_218_reg[0]_1 ));
  CARRY4 exitcond_i_fu_248_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,exitcond_i_fu_248_p2_carry_n_1,exitcond_i_fu_248_p2_carry_n_2,exitcond_i_fu_248_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_248_p2_carry_O_UNCONNECTED[3:0]),
        .S(\j_i_reg_218_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_374[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(hls_fast_corner_mdEe_U26_n_11),
        .I3(\exitcond_i_reg_374_reg_n_0_[0] ),
        .O(\exitcond_i_reg_374[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_374_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\exitcond_i_reg_374[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_374_reg_n_0_[0] ),
        .R(1'b0));
  miz_sys_hls_fast_corner_0_1_hls_fast_corner_mbkb hls_fast_corner_mbkb_U24
       (.Q(tmp_47_reg_393),
        .out(r_V_4_i_i_fu_331_p2));
  miz_sys_hls_fast_corner_0_1_hls_fast_corner_mcud hls_fast_corner_mcud_U25
       (.B(B),
        .E(tmp_45_reg_3830),
        .P({hls_fast_corner_mcud_U25_n_0,hls_fast_corner_mcud_U25_n_1,hls_fast_corner_mcud_U25_n_2,hls_fast_corner_mcud_U25_n_3,hls_fast_corner_mcud_U25_n_4,hls_fast_corner_mcud_U25_n_5,hls_fast_corner_mcud_U25_n_6,hls_fast_corner_mcud_U25_n_7,hls_fast_corner_mcud_U25_n_8,hls_fast_corner_mcud_U25_n_9,hls_fast_corner_mcud_U25_n_10,hls_fast_corner_mcud_U25_n_11,hls_fast_corner_mcud_U25_n_12,hls_fast_corner_mcud_U25_n_13,hls_fast_corner_mcud_U25_n_14,hls_fast_corner_mcud_U25_n_15,hls_fast_corner_mcud_U25_n_16,hls_fast_corner_mcud_U25_n_17,hls_fast_corner_mcud_U25_n_18,hls_fast_corner_mcud_U25_n_19,hls_fast_corner_mcud_U25_n_20,hls_fast_corner_mcud_U25_n_21,hls_fast_corner_mcud_U25_n_22,hls_fast_corner_mcud_U25_n_23,hls_fast_corner_mcud_U25_n_24,hls_fast_corner_mcud_U25_n_25,hls_fast_corner_mcud_U25_n_26,hls_fast_corner_mcud_U25_n_27,hls_fast_corner_mcud_U25_n_28}),
        .aclk(aclk),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_reg_pp0_iter1_exitcond_i_reg_374(ap_reg_pp0_iter1_exitcond_i_reg_374),
        .out(r_V_4_i_i_fu_331_p2),
        .p(hls_fast_corner_mdEe_U26_n_11));
  miz_sys_hls_fast_corner_0_1_hls_fast_corner_mdEe hls_fast_corner_mdEe_U26
       (.E(tmp_45_reg_3830),
        .P({hls_fast_corner_mdEe_U26_n_0,hls_fast_corner_mdEe_U26_n_1,hls_fast_corner_mdEe_U26_n_2,hls_fast_corner_mdEe_U26_n_3,hls_fast_corner_mdEe_U26_n_4,hls_fast_corner_mdEe_U26_n_5,hls_fast_corner_mdEe_U26_n_6,hls_fast_corner_mdEe_U26_n_7,hls_fast_corner_mdEe_U26_n_8}),
        .Q(ap_CS_fsm_pp0_stage0),
        .aclk(aclk),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_reg_pp0_iter2_exitcond_i_reg_374(ap_reg_pp0_iter2_exitcond_i_reg_374),
        .\ap_reg_pp0_iter2_exitcond_i_reg_374_reg[0] (hls_fast_corner_mdEe_U26_n_12),
        .ap_reg_pp0_iter3_exitcond_i_reg_374(ap_reg_pp0_iter3_exitcond_i_reg_374),
        .gray_data_stream_0_s_full_n(gray_data_stream_0_s_full_n),
        .internal_full_n_reg(hls_fast_corner_mdEe_U26_n_11),
        .p(p),
        .p_0({hls_fast_corner_mcud_U25_n_0,hls_fast_corner_mcud_U25_n_1,hls_fast_corner_mcud_U25_n_2,hls_fast_corner_mcud_U25_n_3,hls_fast_corner_mcud_U25_n_4,hls_fast_corner_mcud_U25_n_5,hls_fast_corner_mcud_U25_n_6,hls_fast_corner_mcud_U25_n_7,hls_fast_corner_mcud_U25_n_8,hls_fast_corner_mcud_U25_n_9,hls_fast_corner_mcud_U25_n_10,hls_fast_corner_mcud_U25_n_11,hls_fast_corner_mcud_U25_n_12,hls_fast_corner_mcud_U25_n_13,hls_fast_corner_mcud_U25_n_14,hls_fast_corner_mcud_U25_n_15,hls_fast_corner_mcud_U25_n_16,hls_fast_corner_mcud_U25_n_17,hls_fast_corner_mcud_U25_n_18,hls_fast_corner_mcud_U25_n_19,hls_fast_corner_mcud_U25_n_20,hls_fast_corner_mcud_U25_n_21,hls_fast_corner_mcud_U25_n_22,hls_fast_corner_mcud_U25_n_23,hls_fast_corner_mcud_U25_n_24,hls_fast_corner_mcud_U25_n_25,hls_fast_corner_mcud_U25_n_26,hls_fast_corner_mcud_U25_n_27,hls_fast_corner_mcud_U25_n_28}),
        .p_1(\exitcond_i_reg_374_reg_n_0_[0] ),
        .p_i_12(ap_enable_reg_pp0_iter1_reg_n_0),
        .\r_V_1_reg_403_reg[29] (ap_enable_reg_pp0_iter4_reg_n_0),
        .src0_data_stream_0_s_empty_n(src0_data_stream_0_s_empty_n),
        .src0_data_stream_1_s_empty_n(src0_data_stream_1_s_empty_n),
        .src0_data_stream_2_s_empty_n(src0_data_stream_2_s_empty_n),
        .tmp_42_fu_290_p3(tmp_42_fu_290_p3));
  LUT3 #(
    .INIT(8'h08)) 
    \i_i_reg_207[10]_i_1 
       (.I0(sig_hls_fast_corner_ap_start),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_CS_fsm_state8),
        .O(i_i_reg_207));
  FDRE \i_i_reg_207_reg[0] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_369[0]),
        .Q(\i_i_reg_207_reg[10]_0 [0]),
        .R(i_i_reg_207));
  FDRE \i_i_reg_207_reg[10] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_369[10]),
        .Q(\i_i_reg_207_reg[10]_0 [10]),
        .R(i_i_reg_207));
  FDRE \i_i_reg_207_reg[1] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_369[1]),
        .Q(\i_i_reg_207_reg[10]_0 [1]),
        .R(i_i_reg_207));
  FDRE \i_i_reg_207_reg[2] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_369[2]),
        .Q(\i_i_reg_207_reg[10]_0 [2]),
        .R(i_i_reg_207));
  FDRE \i_i_reg_207_reg[3] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_369[3]),
        .Q(\i_i_reg_207_reg[10]_0 [3]),
        .R(i_i_reg_207));
  FDRE \i_i_reg_207_reg[4] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_369[4]),
        .Q(\i_i_reg_207_reg[10]_0 [4]),
        .R(i_i_reg_207));
  FDRE \i_i_reg_207_reg[5] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_369[5]),
        .Q(\i_i_reg_207_reg[10]_0 [5]),
        .R(i_i_reg_207));
  FDRE \i_i_reg_207_reg[6] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_369[6]),
        .Q(\i_i_reg_207_reg[10]_0 [6]),
        .R(i_i_reg_207));
  FDRE \i_i_reg_207_reg[7] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_369[7]),
        .Q(\i_i_reg_207_reg[10]_0 [7]),
        .R(i_i_reg_207));
  FDRE \i_i_reg_207_reg[8] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_369[8]),
        .Q(\i_i_reg_207_reg[10]_0 [8]),
        .R(i_i_reg_207));
  FDRE \i_i_reg_207_reg[9] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_369[9]),
        .Q(\i_i_reg_207_reg[10]_0 [9]),
        .R(i_i_reg_207));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_369[0]_i_1 
       (.I0(\i_i_reg_207_reg[10]_0 [0]),
        .O(i_fu_242_p2[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_reg_369[10]_i_1 
       (.I0(\i_i_reg_207_reg[10]_0 [10]),
        .I1(\i_i_reg_207_reg[10]_0 [8]),
        .I2(\i_reg_369[10]_i_2_n_0 ),
        .I3(\i_i_reg_207_reg[10]_0 [6]),
        .I4(\i_i_reg_207_reg[10]_0 [7]),
        .I5(\i_i_reg_207_reg[10]_0 [9]),
        .O(i_fu_242_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_369[10]_i_2 
       (.I0(\i_i_reg_207_reg[10]_0 [4]),
        .I1(\i_i_reg_207_reg[10]_0 [2]),
        .I2(\i_i_reg_207_reg[10]_0 [0]),
        .I3(\i_i_reg_207_reg[10]_0 [1]),
        .I4(\i_i_reg_207_reg[10]_0 [3]),
        .I5(\i_i_reg_207_reg[10]_0 [5]),
        .O(\i_reg_369[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_369[1]_i_1 
       (.I0(\i_i_reg_207_reg[10]_0 [0]),
        .I1(\i_i_reg_207_reg[10]_0 [1]),
        .O(i_fu_242_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_369[2]_i_1 
       (.I0(\i_i_reg_207_reg[10]_0 [2]),
        .I1(\i_i_reg_207_reg[10]_0 [0]),
        .I2(\i_i_reg_207_reg[10]_0 [1]),
        .O(i_fu_242_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_369[3]_i_1 
       (.I0(\i_i_reg_207_reg[10]_0 [3]),
        .I1(\i_i_reg_207_reg[10]_0 [1]),
        .I2(\i_i_reg_207_reg[10]_0 [0]),
        .I3(\i_i_reg_207_reg[10]_0 [2]),
        .O(i_fu_242_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_369[4]_i_1 
       (.I0(\i_i_reg_207_reg[10]_0 [4]),
        .I1(\i_i_reg_207_reg[10]_0 [3]),
        .I2(\i_i_reg_207_reg[10]_0 [1]),
        .I3(\i_i_reg_207_reg[10]_0 [0]),
        .I4(\i_i_reg_207_reg[10]_0 [2]),
        .O(\i_reg_369[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_369[5]_i_1 
       (.I0(\i_i_reg_207_reg[10]_0 [5]),
        .I1(\i_i_reg_207_reg[10]_0 [3]),
        .I2(\i_i_reg_207_reg[10]_0 [1]),
        .I3(\i_i_reg_207_reg[10]_0 [0]),
        .I4(\i_i_reg_207_reg[10]_0 [2]),
        .I5(\i_i_reg_207_reg[10]_0 [4]),
        .O(i_fu_242_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_reg_369[6]_i_1 
       (.I0(\i_i_reg_207_reg[10]_0 [6]),
        .I1(\i_reg_369[10]_i_2_n_0 ),
        .O(i_fu_242_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \i_reg_369[7]_i_1 
       (.I0(\i_i_reg_207_reg[10]_0 [7]),
        .I1(\i_i_reg_207_reg[10]_0 [6]),
        .I2(\i_reg_369[10]_i_2_n_0 ),
        .O(\i_reg_369[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_reg_369[8]_i_1 
       (.I0(\i_i_reg_207_reg[10]_0 [8]),
        .I1(\i_reg_369[10]_i_2_n_0 ),
        .I2(\i_i_reg_207_reg[10]_0 [6]),
        .I3(\i_i_reg_207_reg[10]_0 [7]),
        .O(i_fu_242_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_reg_369[9]_i_1 
       (.I0(\i_i_reg_207_reg[10]_0 [9]),
        .I1(\i_i_reg_207_reg[10]_0 [7]),
        .I2(\i_i_reg_207_reg[10]_0 [6]),
        .I3(\i_reg_369[10]_i_2_n_0 ),
        .I4(\i_i_reg_207_reg[10]_0 [8]),
        .O(i_fu_242_p2[9]));
  FDRE \i_reg_369_reg[0] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_242_p2[0]),
        .Q(i_reg_369[0]),
        .R(1'b0));
  FDRE \i_reg_369_reg[10] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_242_p2[10]),
        .Q(i_reg_369[10]),
        .R(1'b0));
  FDRE \i_reg_369_reg[1] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_242_p2[1]),
        .Q(i_reg_369[1]),
        .R(1'b0));
  FDRE \i_reg_369_reg[2] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_242_p2[2]),
        .Q(i_reg_369[2]),
        .R(1'b0));
  FDRE \i_reg_369_reg[3] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_242_p2[3]),
        .Q(i_reg_369[3]),
        .R(1'b0));
  FDRE \i_reg_369_reg[4] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(\i_reg_369[4]_i_1_n_0 ),
        .Q(i_reg_369[4]),
        .R(1'b0));
  FDRE \i_reg_369_reg[5] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_242_p2[5]),
        .Q(i_reg_369[5]),
        .R(1'b0));
  FDRE \i_reg_369_reg[6] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_242_p2[6]),
        .Q(i_reg_369[6]),
        .R(1'b0));
  FDRE \i_reg_369_reg[7] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(\i_reg_369[7]_i_1_n_0 ),
        .Q(i_reg_369[7]),
        .R(1'b0));
  FDRE \i_reg_369_reg[8] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_242_p2[8]),
        .Q(i_reg_369[8]),
        .R(1'b0));
  FDRE \i_reg_369_reg[9] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_242_p2[9]),
        .Q(i_reg_369[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    internal_full_n_i_2__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_i_reg_374_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(hls_fast_corner_mdEe_U26_n_11),
        .O(ap_enable_reg_pp0_iter1_reg_2));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_218[0]_i_1 
       (.I0(\j_i_reg_218_reg[10]_0 [0]),
        .O(j_fu_253_p2[0]));
  LUT6 #(
    .INIT(64'h0000FFBF00000000)) 
    \j_i_reg_218[10]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(hls_fast_corner_mdEe_U26_n_11),
        .I4(exitcond1_i_fu_237_p2),
        .I5(ap_CS_fsm_state2),
        .O(j_i_reg_218));
  LUT4 #(
    .INIT(16'h0040)) 
    \j_i_reg_218[10]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(hls_fast_corner_mdEe_U26_n_11),
        .O(j_i_reg_2180));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \j_i_reg_218[10]_i_3 
       (.I0(\j_i_reg_218_reg[10]_0 [10]),
        .I1(\j_i_reg_218_reg[10]_0 [8]),
        .I2(\j_i_reg_218[10]_i_4_n_0 ),
        .I3(\j_i_reg_218_reg[10]_0 [6]),
        .I4(\j_i_reg_218_reg[10]_0 [7]),
        .I5(\j_i_reg_218_reg[10]_0 [9]),
        .O(j_fu_253_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_i_reg_218[10]_i_4 
       (.I0(\j_i_reg_218_reg[10]_0 [4]),
        .I1(\j_i_reg_218_reg[10]_0 [2]),
        .I2(\j_i_reg_218_reg[10]_0 [0]),
        .I3(\j_i_reg_218_reg[10]_0 [1]),
        .I4(\j_i_reg_218_reg[10]_0 [3]),
        .I5(\j_i_reg_218_reg[10]_0 [5]),
        .O(\j_i_reg_218[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_218[1]_i_1 
       (.I0(\j_i_reg_218_reg[10]_0 [0]),
        .I1(\j_i_reg_218_reg[10]_0 [1]),
        .O(j_fu_253_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_i_reg_218[2]_i_1 
       (.I0(\j_i_reg_218_reg[10]_0 [2]),
        .I1(\j_i_reg_218_reg[10]_0 [0]),
        .I2(\j_i_reg_218_reg[10]_0 [1]),
        .O(j_fu_253_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_i_reg_218[3]_i_1 
       (.I0(\j_i_reg_218_reg[10]_0 [3]),
        .I1(\j_i_reg_218_reg[10]_0 [1]),
        .I2(\j_i_reg_218_reg[10]_0 [0]),
        .I3(\j_i_reg_218_reg[10]_0 [2]),
        .O(j_fu_253_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_i_reg_218[4]_i_1 
       (.I0(\j_i_reg_218_reg[10]_0 [4]),
        .I1(\j_i_reg_218_reg[10]_0 [3]),
        .I2(\j_i_reg_218_reg[10]_0 [1]),
        .I3(\j_i_reg_218_reg[10]_0 [0]),
        .I4(\j_i_reg_218_reg[10]_0 [2]),
        .O(\j_i_reg_218[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_i_reg_218[5]_i_1 
       (.I0(\j_i_reg_218_reg[10]_0 [5]),
        .I1(\j_i_reg_218_reg[10]_0 [3]),
        .I2(\j_i_reg_218_reg[10]_0 [1]),
        .I3(\j_i_reg_218_reg[10]_0 [0]),
        .I4(\j_i_reg_218_reg[10]_0 [2]),
        .I5(\j_i_reg_218_reg[10]_0 [4]),
        .O(j_fu_253_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \j_i_reg_218[6]_i_1 
       (.I0(\j_i_reg_218_reg[10]_0 [6]),
        .I1(\j_i_reg_218[10]_i_4_n_0 ),
        .O(j_fu_253_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \j_i_reg_218[7]_i_1 
       (.I0(\j_i_reg_218_reg[10]_0 [7]),
        .I1(\j_i_reg_218_reg[10]_0 [6]),
        .I2(\j_i_reg_218[10]_i_4_n_0 ),
        .O(\j_i_reg_218[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \j_i_reg_218[8]_i_1 
       (.I0(\j_i_reg_218_reg[10]_0 [8]),
        .I1(\j_i_reg_218[10]_i_4_n_0 ),
        .I2(\j_i_reg_218_reg[10]_0 [6]),
        .I3(\j_i_reg_218_reg[10]_0 [7]),
        .O(j_fu_253_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \j_i_reg_218[9]_i_1 
       (.I0(\j_i_reg_218_reg[10]_0 [9]),
        .I1(\j_i_reg_218_reg[10]_0 [7]),
        .I2(\j_i_reg_218_reg[10]_0 [6]),
        .I3(\j_i_reg_218[10]_i_4_n_0 ),
        .I4(\j_i_reg_218_reg[10]_0 [8]),
        .O(j_fu_253_p2[9]));
  FDRE \j_i_reg_218_reg[0] 
       (.C(aclk),
        .CE(j_i_reg_2180),
        .D(j_fu_253_p2[0]),
        .Q(\j_i_reg_218_reg[10]_0 [0]),
        .R(j_i_reg_218));
  FDRE \j_i_reg_218_reg[10] 
       (.C(aclk),
        .CE(j_i_reg_2180),
        .D(j_fu_253_p2[10]),
        .Q(\j_i_reg_218_reg[10]_0 [10]),
        .R(j_i_reg_218));
  FDRE \j_i_reg_218_reg[1] 
       (.C(aclk),
        .CE(j_i_reg_2180),
        .D(j_fu_253_p2[1]),
        .Q(\j_i_reg_218_reg[10]_0 [1]),
        .R(j_i_reg_218));
  FDRE \j_i_reg_218_reg[2] 
       (.C(aclk),
        .CE(j_i_reg_2180),
        .D(j_fu_253_p2[2]),
        .Q(\j_i_reg_218_reg[10]_0 [2]),
        .R(j_i_reg_218));
  FDRE \j_i_reg_218_reg[3] 
       (.C(aclk),
        .CE(j_i_reg_2180),
        .D(j_fu_253_p2[3]),
        .Q(\j_i_reg_218_reg[10]_0 [3]),
        .R(j_i_reg_218));
  FDRE \j_i_reg_218_reg[4] 
       (.C(aclk),
        .CE(j_i_reg_2180),
        .D(\j_i_reg_218[4]_i_1_n_0 ),
        .Q(\j_i_reg_218_reg[10]_0 [4]),
        .R(j_i_reg_218));
  FDRE \j_i_reg_218_reg[5] 
       (.C(aclk),
        .CE(j_i_reg_2180),
        .D(j_fu_253_p2[5]),
        .Q(\j_i_reg_218_reg[10]_0 [5]),
        .R(j_i_reg_218));
  FDRE \j_i_reg_218_reg[6] 
       (.C(aclk),
        .CE(j_i_reg_2180),
        .D(j_fu_253_p2[6]),
        .Q(\j_i_reg_218_reg[10]_0 [6]),
        .R(j_i_reg_218));
  FDRE \j_i_reg_218_reg[7] 
       (.C(aclk),
        .CE(j_i_reg_2180),
        .D(\j_i_reg_218[7]_i_1_n_0 ),
        .Q(\j_i_reg_218_reg[10]_0 [7]),
        .R(j_i_reg_218));
  FDRE \j_i_reg_218_reg[8] 
       (.C(aclk),
        .CE(j_i_reg_2180),
        .D(j_fu_253_p2[8]),
        .Q(\j_i_reg_218_reg[10]_0 [8]),
        .R(j_i_reg_218));
  FDRE \j_i_reg_218_reg[9] 
       (.C(aclk),
        .CE(j_i_reg_2180),
        .D(j_fu_253_p2[9]),
        .Q(\j_i_reg_218_reg[10]_0 [9]),
        .R(j_i_reg_218));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hAA9AAAAA)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg[1] ),
        .I1(hls_fast_corner_mdEe_U26_n_11),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_reg_374_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(E));
  LUT6 #(
    .INIT(64'h0002FFFDFFFD0002)) 
    \mOutPtr[1]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_i_reg_374_reg_n_0_[0] ),
        .I2(\mOutPtr[1]_i_3_n_0 ),
        .I3(\mOutPtr_reg[1] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D));
  LUT6 #(
    .INIT(64'h0002FFFDFFFD0002)) 
    \mOutPtr[1]_i_1__5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_i_reg_374_reg_n_0_[0] ),
        .I2(\mOutPtr[1]_i_3_n_0 ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[1]_0 [0]),
        .I5(\mOutPtr_reg[1]_0 [1]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'h0002FFFDFFFD0002)) 
    \mOutPtr[1]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_i_reg_374_reg_n_0_[0] ),
        .I2(\mOutPtr[1]_i_3_n_0 ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[1]_1 [0]),
        .I5(\mOutPtr_reg[1]_1 [1]),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[1]_i_3 
       (.I0(hls_fast_corner_mdEe_U26_n_11),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\mOutPtr[1]_i_3_n_0 ));
  FDRE \p_Val2_3_reg_408_reg[0] 
       (.C(aclk),
        .CE(p_Val2_3_reg_4080),
        .D(hls_fast_corner_mdEe_U26_n_7),
        .Q(p_Val2_3_reg_408[0]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_408_reg[1] 
       (.C(aclk),
        .CE(p_Val2_3_reg_4080),
        .D(hls_fast_corner_mdEe_U26_n_6),
        .Q(p_Val2_3_reg_408[1]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_408_reg[2] 
       (.C(aclk),
        .CE(p_Val2_3_reg_4080),
        .D(hls_fast_corner_mdEe_U26_n_5),
        .Q(p_Val2_3_reg_408[2]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_408_reg[3] 
       (.C(aclk),
        .CE(p_Val2_3_reg_4080),
        .D(hls_fast_corner_mdEe_U26_n_4),
        .Q(p_Val2_3_reg_408[3]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_408_reg[4] 
       (.C(aclk),
        .CE(p_Val2_3_reg_4080),
        .D(hls_fast_corner_mdEe_U26_n_3),
        .Q(p_Val2_3_reg_408[4]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_408_reg[5] 
       (.C(aclk),
        .CE(p_Val2_3_reg_4080),
        .D(hls_fast_corner_mdEe_U26_n_2),
        .Q(p_Val2_3_reg_408[5]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_408_reg[6] 
       (.C(aclk),
        .CE(p_Val2_3_reg_4080),
        .D(hls_fast_corner_mdEe_U26_n_1),
        .Q(p_Val2_3_reg_408[6]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_408_reg[7] 
       (.C(aclk),
        .CE(p_Val2_3_reg_4080),
        .D(hls_fast_corner_mdEe_U26_n_0),
        .Q(p_Val2_3_reg_408[7]),
        .R(1'b0));
  FDRE \r_V_1_reg_403_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(hls_fast_corner_mdEe_U26_n_12),
        .Q(tmp_42_fu_290_p3),
        .R(1'b0));
  FDRE \tmp_47_reg_393_reg[0] 
       (.C(aclk),
        .CE(tmp_45_reg_3830),
        .D(\tmp_47_reg_393_reg[7]_0 [0]),
        .Q(tmp_47_reg_393[0]),
        .R(1'b0));
  FDRE \tmp_47_reg_393_reg[1] 
       (.C(aclk),
        .CE(tmp_45_reg_3830),
        .D(\tmp_47_reg_393_reg[7]_0 [1]),
        .Q(tmp_47_reg_393[1]),
        .R(1'b0));
  FDRE \tmp_47_reg_393_reg[2] 
       (.C(aclk),
        .CE(tmp_45_reg_3830),
        .D(\tmp_47_reg_393_reg[7]_0 [2]),
        .Q(tmp_47_reg_393[2]),
        .R(1'b0));
  FDRE \tmp_47_reg_393_reg[3] 
       (.C(aclk),
        .CE(tmp_45_reg_3830),
        .D(\tmp_47_reg_393_reg[7]_0 [3]),
        .Q(tmp_47_reg_393[3]),
        .R(1'b0));
  FDRE \tmp_47_reg_393_reg[4] 
       (.C(aclk),
        .CE(tmp_45_reg_3830),
        .D(\tmp_47_reg_393_reg[7]_0 [4]),
        .Q(tmp_47_reg_393[4]),
        .R(1'b0));
  FDRE \tmp_47_reg_393_reg[5] 
       (.C(aclk),
        .CE(tmp_45_reg_3830),
        .D(\tmp_47_reg_393_reg[7]_0 [5]),
        .Q(tmp_47_reg_393[5]),
        .R(1'b0));
  FDRE \tmp_47_reg_393_reg[6] 
       (.C(aclk),
        .CE(tmp_45_reg_3830),
        .D(\tmp_47_reg_393_reg[7]_0 [6]),
        .Q(tmp_47_reg_393[6]),
        .R(1'b0));
  FDRE \tmp_47_reg_393_reg[7] 
       (.C(aclk),
        .CE(tmp_45_reg_3830),
        .D(\tmp_47_reg_393_reg[7]_0 [7]),
        .Q(tmp_47_reg_393[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_reg_413[0]_i_1 
       (.I0(ap_reg_pp0_iter2_exitcond_i_reg_374),
        .I1(hls_fast_corner_mdEe_U26_n_11),
        .O(p_Val2_3_reg_4080));
  FDRE \tmp_reg_413_reg[0] 
       (.C(aclk),
        .CE(p_Val2_3_reg_4080),
        .D(hls_fast_corner_mdEe_U26_n_8),
        .Q(tmp_reg_413),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Dilate" *) 
module miz_sys_hls_fast_corner_0_1_Dilate
   (CO,
    \_cols_reg[10] ,
    Q,
    shiftReg_ce,
    \or_cond_i_i_i_i_reg_1196_reg[0]_0 ,
    \t_V_5_reg_285_reg[10]_0 ,
    \t_V_5_reg_285_reg[9]_0 ,
    \t_V_5_reg_285_reg[8]_0 ,
    \t_V_5_reg_285_reg[10]_1 ,
    \t_V_reg_274_reg[10]_0 ,
    \t_V_5_reg_285_reg[7]_0 ,
    \mOutPtr_reg[0] ,
    \tmp_39_reg_1271_reg[7]_0 ,
    aclk,
    D,
    mask_data_stream_0_s_dout,
    \t_V_5_reg_285_reg[0]_0 ,
    tmp_31_i_fu_675_p2_carry__0_0,
    \or_cond_i_i_i_i_reg_1196_reg[0]_1 ,
    \tmp_20_i_reg_1143_reg[0]_0 ,
    \tmp_20_i_reg_1143_reg[0]_1 ,
    \exitcond388_i_i_i_reg_1187_reg[0]_0 ,
    \tmp_23_i_reg_1165_reg[0]_0 ,
    \tmp_23_i_reg_1165_reg[0]_1 ,
    \tmp_23_i_reg_1165_reg[0]_2 ,
    tmp_204_2_i_fu_530_p2_carry__0_0,
    tmp_204_1_i_fu_491_p2_carry__0_0,
    tmp_26_i_fu_441_p2_carry__0_0,
    ap_enable_reg_pp0_iter3_reg_0,
    aresetn,
    sig_hls_fast_corner_ap_start,
    mask_data_stream_0_s_empty_n,
    dmask_data_stream_0_full_n,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    \tmp_23_i_reg_1165_reg[0]_3 ,
    exitcond389_i_i_i_fu_360_p2_carry_0,
    exitcond389_i_i_i_fu_360_p2_carry_1,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \ap_CS_fsm_reg[0]_0 );
  output [0:0]CO;
  output [0:0]\_cols_reg[10] ;
  output [1:0]Q;
  output shiftReg_ce;
  output \or_cond_i_i_i_i_reg_1196_reg[0]_0 ;
  output [10:0]\t_V_5_reg_285_reg[10]_0 ;
  output \t_V_5_reg_285_reg[9]_0 ;
  output \t_V_5_reg_285_reg[8]_0 ;
  output \t_V_5_reg_285_reg[10]_1 ;
  output [9:0]\t_V_reg_274_reg[10]_0 ;
  output \t_V_5_reg_285_reg[7]_0 ;
  output \mOutPtr_reg[0] ;
  output [7:0]\tmp_39_reg_1271_reg[7]_0 ;
  input aclk;
  input [0:0]D;
  input [0:0]mask_data_stream_0_s_dout;
  input [1:0]\t_V_5_reg_285_reg[0]_0 ;
  input [0:0]tmp_31_i_fu_675_p2_carry__0_0;
  input [0:0]\or_cond_i_i_i_i_reg_1196_reg[0]_1 ;
  input [3:0]\tmp_20_i_reg_1143_reg[0]_0 ;
  input [0:0]\tmp_20_i_reg_1143_reg[0]_1 ;
  input [3:0]\exitcond388_i_i_i_reg_1187_reg[0]_0 ;
  input [1:0]\tmp_23_i_reg_1165_reg[0]_0 ;
  input [3:0]\tmp_23_i_reg_1165_reg[0]_1 ;
  input [0:0]\tmp_23_i_reg_1165_reg[0]_2 ;
  input [0:0]tmp_204_2_i_fu_530_p2_carry__0_0;
  input [0:0]tmp_204_1_i_fu_491_p2_carry__0_0;
  input [0:0]tmp_26_i_fu_441_p2_carry__0_0;
  input ap_enable_reg_pp0_iter3_reg_0;
  input aresetn;
  input sig_hls_fast_corner_ap_start;
  input mask_data_stream_0_s_empty_n;
  input dmask_data_stream_0_full_n;
  input [10:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input [10:0]\tmp_23_i_reg_1165_reg[0]_3 ;
  input exitcond389_i_i_i_fu_360_p2_carry_0;
  input exitcond389_i_i_i_fu_360_p2_carry_1;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]ImagLoc_x_fu_649_p2__0;
  wire [1:0]Q;
  wire [0:0]\_cols_reg[10] ;
  wire aclk;
  wire \ap_CS_fsm[3]_i_1__4_n_0 ;
  wire \ap_CS_fsm[3]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state8;
  wire [2:1]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1187;
  wire ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870;
  wire ap_reg_pp0_iter1_or_cond_i_i_i_reg_1232;
  wire ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1187;
  wire ap_reg_pp0_iter2_or_cond_i_i_i_reg_1232;
  wire [7:0]ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232;
  wire aresetn;
  wire brmerge_i_fu_713_p2;
  wire brmerge_i_reg_1200;
  wire brmerge_i_reg_12000;
  wire ce1121_out;
  wire [1:1]col_assign_1_t_i_fu_725_p2;
  wire [1:0]col_assign_1_t_i_reg_1213;
  wire \col_assign_1_t_i_reg_1213[0]_i_1_n_0 ;
  wire [7:0]col_buf_0_val_0_0_fu_755_p3;
  wire [7:0]col_buf_0_val_1_0_fu_773_p3;
  wire [7:0]col_buf_0_val_2_0_fu_791_p3;
  wire dmask_data_stream_0_full_n;
  wire exitcond388_i_i_i_fu_622_p2_carry_n_1;
  wire exitcond388_i_i_i_fu_622_p2_carry_n_2;
  wire exitcond388_i_i_i_fu_622_p2_carry_n_3;
  wire exitcond388_i_i_i_reg_1187;
  wire [3:0]\exitcond388_i_i_i_reg_1187_reg[0]_0 ;
  wire exitcond389_i_i_i_fu_360_p2_carry_0;
  wire exitcond389_i_i_i_fu_360_p2_carry_1;
  wire exitcond389_i_i_i_fu_360_p2_carry_i_2_n_0;
  wire exitcond389_i_i_i_fu_360_p2_carry_i_3_n_0;
  wire exitcond389_i_i_i_fu_360_p2_carry_i_6_n_0;
  wire exitcond389_i_i_i_fu_360_p2_carry_i_9_n_0;
  wire exitcond389_i_i_i_fu_360_p2_carry_n_1;
  wire exitcond389_i_i_i_fu_360_p2_carry_n_2;
  wire exitcond389_i_i_i_fu_360_p2_carry_n_3;
  wire [10:0]i_V_fu_365_p2;
  wire [10:0]i_V_reg_1138;
  wire \i_V_reg_1138[10]_i_2_n_0 ;
  wire \i_V_reg_1138[3]_i_1_n_0 ;
  wire \i_V_reg_1138[4]_i_1_n_0 ;
  wire \i_V_reg_1138[5]_i_1_n_0 ;
  wire \i_V_reg_1138[6]_i_1_n_0 ;
  wire \i_V_reg_1138[6]_i_2_n_0 ;
  wire \i_V_reg_1138[7]_i_1_n_0 ;
  wire \i_V_reg_1138[8]_i_1_n_0 ;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5__2_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_6__2_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_7__2_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_8__1_n_0;
  wire i__carry_i_8__2_n_0;
  wire i__carry_i_8_n_0;
  wire icmp_fu_392_p2;
  wire icmp_reg_1152;
  wire \icmp_reg_1152[0]_i_1_n_0 ;
  wire \icmp_reg_1152[0]_i_3_n_0 ;
  wire [10:9]j_V_fu_627_p2;
  wire k_buf_0_val_3_U_n_0;
  wire k_buf_0_val_3_U_n_1;
  wire k_buf_0_val_3_U_n_2;
  wire k_buf_0_val_3_U_n_20;
  wire k_buf_0_val_3_U_n_21;
  wire k_buf_0_val_3_U_n_22;
  wire k_buf_0_val_3_U_n_23;
  wire k_buf_0_val_3_U_n_24;
  wire k_buf_0_val_3_U_n_3;
  wire k_buf_0_val_3_U_n_4;
  wire k_buf_0_val_3_U_n_5;
  wire k_buf_0_val_3_U_n_6;
  wire k_buf_0_val_3_U_n_7;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_U_n_0;
  wire k_buf_0_val_4_U_n_1;
  wire k_buf_0_val_4_U_n_10;
  wire k_buf_0_val_4_U_n_11;
  wire k_buf_0_val_4_U_n_12;
  wire k_buf_0_val_4_U_n_13;
  wire k_buf_0_val_4_U_n_2;
  wire k_buf_0_val_4_U_n_3;
  wire k_buf_0_val_4_U_n_4;
  wire k_buf_0_val_4_U_n_5;
  wire k_buf_0_val_4_U_n_6;
  wire k_buf_0_val_4_U_n_7;
  wire k_buf_0_val_4_U_n_9;
  wire k_buf_0_val_4_ce1;
  wire k_buf_0_val_5_U_n_10;
  wire k_buf_0_val_5_U_n_11;
  wire k_buf_0_val_5_U_n_12;
  wire k_buf_0_val_5_U_n_13;
  wire k_buf_0_val_5_U_n_16;
  wire k_buf_0_val_5_U_n_17;
  wire k_buf_0_val_5_U_n_2;
  wire k_buf_0_val_5_U_n_3;
  wire k_buf_0_val_5_U_n_4;
  wire k_buf_0_val_5_U_n_43;
  wire k_buf_0_val_5_U_n_44;
  wire k_buf_0_val_5_U_n_45;
  wire k_buf_0_val_5_U_n_46;
  wire k_buf_0_val_5_U_n_47;
  wire k_buf_0_val_5_U_n_48;
  wire k_buf_0_val_5_U_n_49;
  wire k_buf_0_val_5_U_n_5;
  wire k_buf_0_val_5_U_n_6;
  wire k_buf_0_val_5_U_n_7;
  wire k_buf_0_val_5_U_n_8;
  wire k_buf_0_val_5_U_n_9;
  wire [10:0]k_buf_0_val_5_addr_reg_1226;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]mask_data_stream_0_s_dout;
  wire mask_data_stream_0_s_empty_n;
  wire or_cond_i_i_i_fu_730_p2;
  wire or_cond_i_i_i_i_reg_1196;
  wire \or_cond_i_i_i_i_reg_1196_reg[0]_0 ;
  wire [0:0]\or_cond_i_i_i_i_reg_1196_reg[0]_1 ;
  wire or_cond_i_i_i_reg_1232;
  wire \or_cond_i_i_i_reg_1232[0]_i_2_n_0 ;
  wire p_0_in2_in;
  wire p_0_in__0;
  wire \p_0_out_inferred__2/i__carry_n_0 ;
  wire \p_0_out_inferred__2/i__carry_n_1 ;
  wire \p_0_out_inferred__2/i__carry_n_2 ;
  wire \p_0_out_inferred__2/i__carry_n_3 ;
  wire \p_0_out_inferred__3/i__carry_n_0 ;
  wire \p_0_out_inferred__3/i__carry_n_1 ;
  wire \p_0_out_inferred__3/i__carry_n_2 ;
  wire \p_0_out_inferred__3/i__carry_n_3 ;
  wire \p_0_out_inferred__5/i__carry_n_0 ;
  wire \p_0_out_inferred__5/i__carry_n_1 ;
  wire \p_0_out_inferred__5/i__carry_n_2 ;
  wire \p_0_out_inferred__5/i__carry_n_3 ;
  wire \p_0_out_inferred__6/i__carry_n_0 ;
  wire \p_0_out_inferred__6/i__carry_n_1 ;
  wire \p_0_out_inferred__6/i__carry_n_2 ;
  wire \p_0_out_inferred__6/i__carry_n_3 ;
  wire p_1_in11_out;
  wire [10:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [7:0]right_border_buf_0_1_fu_182;
  wire [7:0]right_border_buf_0_2_fu_186;
  wire [7:0]right_border_buf_0_s_fu_178;
  wire [1:1]row_assign_7_1_t_i_fu_587_p2;
  wire [1:0]row_assign_7_1_t_i_reg_1177;
  wire \row_assign_7_1_t_i_reg_1177[0]_i_1_n_0 ;
  wire \row_assign_7_1_t_i_reg_1177[1]_i_2_n_0 ;
  wire [1:1]row_assign_7_2_t_i_fu_613_p2;
  wire [1:0]row_assign_7_2_t_i_reg_1182;
  wire \row_assign_7_2_t_i_reg_1182[0]_i_1_n_0 ;
  wire \row_assign_7_2_t_i_reg_1182[0]_i_2_n_0 ;
  wire \row_assign_7_2_t_i_reg_1182[1]_i_2_n_0 ;
  wire [1:0]row_assign_7_i_fu_557_p2;
  wire shiftReg_ce;
  wire sig_hls_fast_corner_ap_start;
  wire [7:0]src_kernel_win_0_va_1_fu_158;
  wire src_kernel_win_0_va_1_fu_1580;
  wire [7:0]src_kernel_win_0_va_2_fu_162;
  wire src_kernel_win_0_va_2_fu_1620;
  wire [7:0]src_kernel_win_0_va_3_fu_166;
  wire [7:0]src_kernel_win_0_va_4_fu_170;
  wire src_kernel_win_0_va_4_fu_1700;
  wire [7:0]src_kernel_win_0_va_5_fu_174;
  wire [7:0]src_kernel_win_0_va_6_fu_824_p3;
  wire [7:0]src_kernel_win_0_va_6_reg_1236;
  wire [7:0]src_kernel_win_0_va_7_fu_842_p3;
  wire [7:0]src_kernel_win_0_va_7_reg_1243;
  wire [7:0]src_kernel_win_0_va_8_fu_860_p3;
  wire [7:0]src_kernel_win_0_va_8_reg_1250;
  wire [7:0]src_kernel_win_0_va_fu_154;
  wire t_V_5_reg_285;
  wire t_V_5_reg_2850;
  wire \t_V_5_reg_285[10]_i_4_n_0 ;
  wire \t_V_5_reg_285[1]_i_1_n_0 ;
  wire \t_V_5_reg_285[2]_i_1_n_0 ;
  wire \t_V_5_reg_285[3]_i_1_n_0 ;
  wire \t_V_5_reg_285[4]_i_1_n_0 ;
  wire \t_V_5_reg_285[5]_i_1_n_0 ;
  wire \t_V_5_reg_285[6]_i_1_n_0 ;
  wire \t_V_5_reg_285[7]_i_1_n_0 ;
  wire \t_V_5_reg_285[8]_i_1_n_0 ;
  wire [1:0]\t_V_5_reg_285_reg[0]_0 ;
  wire [10:0]\t_V_5_reg_285_reg[10]_0 ;
  wire \t_V_5_reg_285_reg[10]_1 ;
  wire \t_V_5_reg_285_reg[7]_0 ;
  wire \t_V_5_reg_285_reg[8]_0 ;
  wire \t_V_5_reg_285_reg[9]_0 ;
  wire t_V_reg_274;
  wire [9:0]\t_V_reg_274_reg[10]_0 ;
  wire \t_V_reg_274_reg_n_0_[8] ;
  wire [7:1]temp_0_i_i_i_059_i_1_fu_912_p3__23;
  wire [7:0]temp_0_i_i_i_059_i_2_fu_923_p3__23;
  wire [7:0]temp_0_i_i_i_059_i_4_fu_950_p3;
  wire [7:0]temp_0_i_i_i_059_i_4_reg_1265;
  wire temp_0_i_i_i_059_i_4_reg_12650;
  wire [7:0]temp_0_i_i_i_059_i_5_fu_980_p3__23;
  wire [7:0]temp_0_i_i_i_059_i_s_fu_879_p3;
  wire [7:0]temp_0_i_i_i_059_i_s_reg_1255;
  wire temp_0_i_i_i_059_i_s_reg_12550;
  wire tmp_147_not_i_fu_376_p2;
  wire tmp_147_not_i_reg_1147;
  wire \tmp_177_2_i_reg_1161[0]_i_1_n_0 ;
  wire \tmp_177_2_i_reg_1161_reg_n_0_[0] ;
  wire tmp_204_1_i_fu_491_p2;
  wire [0:0]tmp_204_1_i_fu_491_p2_carry__0_0;
  wire tmp_204_1_i_fu_491_p2_carry__0_i_1_n_0;
  wire tmp_204_1_i_fu_491_p2_carry__0_i_2_n_0;
  wire tmp_204_1_i_fu_491_p2_carry__0_i_3_n_0;
  wire tmp_204_1_i_fu_491_p2_carry__0_i_4_n_0;
  wire tmp_204_1_i_fu_491_p2_carry__0_n_3;
  wire tmp_204_1_i_fu_491_p2_carry_i_10_n_0;
  wire tmp_204_1_i_fu_491_p2_carry_i_1_n_0;
  wire tmp_204_1_i_fu_491_p2_carry_i_2_n_0;
  wire tmp_204_1_i_fu_491_p2_carry_i_3_n_0;
  wire tmp_204_1_i_fu_491_p2_carry_i_4_n_0;
  wire tmp_204_1_i_fu_491_p2_carry_i_5_n_0;
  wire tmp_204_1_i_fu_491_p2_carry_i_6_n_0;
  wire tmp_204_1_i_fu_491_p2_carry_i_7_n_0;
  wire tmp_204_1_i_fu_491_p2_carry_i_9_n_0;
  wire tmp_204_1_i_fu_491_p2_carry_n_0;
  wire tmp_204_1_i_fu_491_p2_carry_n_1;
  wire tmp_204_1_i_fu_491_p2_carry_n_2;
  wire tmp_204_1_i_fu_491_p2_carry_n_3;
  wire tmp_204_2_i_fu_530_p2;
  wire [0:0]tmp_204_2_i_fu_530_p2_carry__0_0;
  wire tmp_204_2_i_fu_530_p2_carry__0_i_1_n_0;
  wire tmp_204_2_i_fu_530_p2_carry__0_i_2_n_0;
  wire tmp_204_2_i_fu_530_p2_carry__0_i_3_n_0;
  wire tmp_204_2_i_fu_530_p2_carry__0_i_4_n_0;
  wire tmp_204_2_i_fu_530_p2_carry__0_i_5_n_0;
  wire tmp_204_2_i_fu_530_p2_carry__0_n_3;
  wire tmp_204_2_i_fu_530_p2_carry_i_10_n_0;
  wire tmp_204_2_i_fu_530_p2_carry_i_1_n_0;
  wire tmp_204_2_i_fu_530_p2_carry_i_2_n_0;
  wire tmp_204_2_i_fu_530_p2_carry_i_3_n_0;
  wire tmp_204_2_i_fu_530_p2_carry_i_4_n_0;
  wire tmp_204_2_i_fu_530_p2_carry_i_5_n_0;
  wire tmp_204_2_i_fu_530_p2_carry_i_6_n_0;
  wire tmp_204_2_i_fu_530_p2_carry_i_7_n_0;
  wire tmp_204_2_i_fu_530_p2_carry_i_9_n_0;
  wire tmp_204_2_i_fu_530_p2_carry_n_0;
  wire tmp_204_2_i_fu_530_p2_carry_n_1;
  wire tmp_204_2_i_fu_530_p2_carry_n_2;
  wire tmp_204_2_i_fu_530_p2_carry_n_3;
  wire tmp_20_i_fu_371_p2;
  wire tmp_20_i_fu_371_p2_carry__0_i_2_n_0;
  wire tmp_20_i_fu_371_p2_carry__0_i_3_n_0;
  wire tmp_20_i_fu_371_p2_carry__0_i_4_n_0;
  wire tmp_20_i_fu_371_p2_carry__0_n_3;
  wire tmp_20_i_fu_371_p2_carry_i_1_n_0;
  wire tmp_20_i_fu_371_p2_carry_i_2_n_0;
  wire tmp_20_i_fu_371_p2_carry_i_3_n_0;
  wire tmp_20_i_fu_371_p2_carry_i_4_n_0;
  wire tmp_20_i_fu_371_p2_carry_n_0;
  wire tmp_20_i_fu_371_p2_carry_n_1;
  wire tmp_20_i_fu_371_p2_carry_n_2;
  wire tmp_20_i_fu_371_p2_carry_n_3;
  wire tmp_20_i_reg_1143;
  wire [3:0]\tmp_20_i_reg_1143_reg[0]_0 ;
  wire [0:0]\tmp_20_i_reg_1143_reg[0]_1 ;
  wire tmp_223_0_1_i_fu_873_p2_carry_i_1_n_0;
  wire tmp_223_0_1_i_fu_873_p2_carry_i_2_n_0;
  wire tmp_223_0_1_i_fu_873_p2_carry_i_3_n_0;
  wire tmp_223_0_1_i_fu_873_p2_carry_i_4_n_0;
  wire tmp_223_0_1_i_fu_873_p2_carry_i_5_n_0;
  wire tmp_223_0_1_i_fu_873_p2_carry_i_6_n_0;
  wire tmp_223_0_1_i_fu_873_p2_carry_i_7_n_0;
  wire tmp_223_0_1_i_fu_873_p2_carry_i_8_n_0;
  wire tmp_223_0_1_i_fu_873_p2_carry_n_1;
  wire tmp_223_0_1_i_fu_873_p2_carry_n_2;
  wire tmp_223_0_1_i_fu_873_p2_carry_n_3;
  wire tmp_223_0_2_i_fu_887_p2;
  wire tmp_223_0_2_i_fu_887_p2_carry_n_1;
  wire tmp_223_0_2_i_fu_887_p2_carry_n_2;
  wire tmp_223_0_2_i_fu_887_p2_carry_n_3;
  wire tmp_223_0_2_i_reg_1260;
  wire tmp_223_1_1_i_fu_931_p2_carry_i_1_n_0;
  wire tmp_223_1_1_i_fu_931_p2_carry_i_2_n_0;
  wire tmp_223_1_1_i_fu_931_p2_carry_i_3_n_0;
  wire tmp_223_1_1_i_fu_931_p2_carry_i_4_n_0;
  wire tmp_223_1_1_i_fu_931_p2_carry_i_5_n_0;
  wire tmp_223_1_1_i_fu_931_p2_carry_i_6_n_0;
  wire tmp_223_1_1_i_fu_931_p2_carry_i_7_n_0;
  wire tmp_223_1_1_i_fu_931_p2_carry_i_8_n_0;
  wire tmp_223_1_1_i_fu_931_p2_carry_n_1;
  wire tmp_223_1_1_i_fu_931_p2_carry_n_2;
  wire tmp_223_1_1_i_fu_931_p2_carry_n_3;
  wire tmp_223_1_i_fu_917_p2_carry_i_1_n_0;
  wire tmp_223_1_i_fu_917_p2_carry_i_2_n_0;
  wire tmp_223_1_i_fu_917_p2_carry_i_3_n_0;
  wire tmp_223_1_i_fu_917_p2_carry_i_4_n_0;
  wire tmp_223_1_i_fu_917_p2_carry_i_5_n_0;
  wire tmp_223_1_i_fu_917_p2_carry_i_6_n_0;
  wire tmp_223_1_i_fu_917_p2_carry_i_7_n_0;
  wire tmp_223_1_i_fu_917_p2_carry_i_8_n_0;
  wire tmp_223_1_i_fu_917_p2_carry_n_0;
  wire tmp_223_1_i_fu_917_p2_carry_n_1;
  wire tmp_223_1_i_fu_917_p2_carry_n_2;
  wire tmp_223_1_i_fu_917_p2_carry_n_3;
  wire tmp_223_2_1_i_fu_987_p2_carry_i_1_n_0;
  wire tmp_223_2_1_i_fu_987_p2_carry_i_2_n_0;
  wire tmp_223_2_1_i_fu_987_p2_carry_i_3_n_0;
  wire tmp_223_2_1_i_fu_987_p2_carry_i_4_n_0;
  wire tmp_223_2_1_i_fu_987_p2_carry_i_5_n_0;
  wire tmp_223_2_1_i_fu_987_p2_carry_i_6_n_0;
  wire tmp_223_2_1_i_fu_987_p2_carry_i_7_n_0;
  wire tmp_223_2_1_i_fu_987_p2_carry_i_8_n_0;
  wire tmp_223_2_1_i_fu_987_p2_carry_n_0;
  wire tmp_223_2_1_i_fu_987_p2_carry_n_1;
  wire tmp_223_2_1_i_fu_987_p2_carry_n_2;
  wire tmp_223_2_1_i_fu_987_p2_carry_n_3;
  wire tmp_223_2_i_fu_975_p2_carry_i_1_n_0;
  wire tmp_223_2_i_fu_975_p2_carry_i_2_n_0;
  wire tmp_223_2_i_fu_975_p2_carry_i_3_n_0;
  wire tmp_223_2_i_fu_975_p2_carry_i_4_n_0;
  wire tmp_223_2_i_fu_975_p2_carry_i_5_n_0;
  wire tmp_223_2_i_fu_975_p2_carry_i_6_n_0;
  wire tmp_223_2_i_fu_975_p2_carry_i_7_n_0;
  wire tmp_223_2_i_fu_975_p2_carry_i_8_n_0;
  wire tmp_223_2_i_fu_975_p2_carry_n_0;
  wire tmp_223_2_i_fu_975_p2_carry_n_1;
  wire tmp_223_2_i_fu_975_p2_carry_n_2;
  wire tmp_223_2_i_fu_975_p2_carry_n_3;
  wire \tmp_22_i_reg_1157[0]_i_1_n_0 ;
  wire \tmp_22_i_reg_1157_reg_n_0_[0] ;
  wire tmp_23_i_fu_410_p2;
  wire tmp_23_i_fu_410_p2_carry__0_i_1_n_0;
  wire tmp_23_i_fu_410_p2_carry__0_i_2_n_0;
  wire tmp_23_i_fu_410_p2_carry__0_i_4_n_0;
  wire tmp_23_i_fu_410_p2_carry__0_n_3;
  wire tmp_23_i_fu_410_p2_carry_i_3_n_0;
  wire tmp_23_i_fu_410_p2_carry_i_4_n_0;
  wire tmp_23_i_fu_410_p2_carry_n_0;
  wire tmp_23_i_fu_410_p2_carry_n_1;
  wire tmp_23_i_fu_410_p2_carry_n_2;
  wire tmp_23_i_fu_410_p2_carry_n_3;
  wire tmp_23_i_reg_1165;
  wire [1:0]\tmp_23_i_reg_1165_reg[0]_0 ;
  wire [3:0]\tmp_23_i_reg_1165_reg[0]_1 ;
  wire [0:0]\tmp_23_i_reg_1165_reg[0]_2 ;
  wire [10:0]\tmp_23_i_reg_1165_reg[0]_3 ;
  wire tmp_26_i_fu_441_p2;
  wire [0:0]tmp_26_i_fu_441_p2_carry__0_0;
  wire tmp_26_i_fu_441_p2_carry__0_i_1_n_0;
  wire tmp_26_i_fu_441_p2_carry__0_i_2_n_0;
  wire tmp_26_i_fu_441_p2_carry__0_i_3_n_0;
  wire tmp_26_i_fu_441_p2_carry__0_i_4_n_0;
  wire tmp_26_i_fu_441_p2_carry__0_i_5_n_0;
  wire tmp_26_i_fu_441_p2_carry__0_n_3;
  wire tmp_26_i_fu_441_p2_carry_i_10_n_0;
  wire tmp_26_i_fu_441_p2_carry_i_11_n_0;
  wire tmp_26_i_fu_441_p2_carry_i_1_n_0;
  wire tmp_26_i_fu_441_p2_carry_i_2_n_0;
  wire tmp_26_i_fu_441_p2_carry_i_3_n_0;
  wire tmp_26_i_fu_441_p2_carry_i_5_n_0;
  wire tmp_26_i_fu_441_p2_carry_i_6_n_0;
  wire tmp_26_i_fu_441_p2_carry_i_7_n_0;
  wire tmp_26_i_fu_441_p2_carry_i_8_n_0;
  wire tmp_26_i_fu_441_p2_carry_i_9_n_0;
  wire tmp_26_i_fu_441_p2_carry_n_0;
  wire tmp_26_i_fu_441_p2_carry_n_1;
  wire tmp_26_i_fu_441_p2_carry_n_2;
  wire tmp_26_i_fu_441_p2_carry_n_3;
  wire [0:0]tmp_31_i_fu_675_p2_carry__0_0;
  wire tmp_31_i_fu_675_p2_carry__0_i_1_n_0;
  wire tmp_31_i_fu_675_p2_carry__0_i_3_n_0;
  wire tmp_31_i_fu_675_p2_carry__0_i_4_n_0;
  wire tmp_31_i_fu_675_p2_carry__0_n_3;
  wire tmp_31_i_fu_675_p2_carry_i_1_n_0;
  wire tmp_31_i_fu_675_p2_carry_i_2_n_0;
  wire tmp_31_i_fu_675_p2_carry_i_3_n_0;
  wire tmp_31_i_fu_675_p2_carry_i_5_n_0;
  wire tmp_31_i_fu_675_p2_carry_i_6_n_0;
  wire tmp_31_i_fu_675_p2_carry_i_7_n_0;
  wire tmp_31_i_fu_675_p2_carry_i_8_n_0;
  wire tmp_31_i_fu_675_p2_carry_i_9_n_0;
  wire tmp_31_i_fu_675_p2_carry_n_0;
  wire tmp_31_i_fu_675_p2_carry_n_1;
  wire tmp_31_i_fu_675_p2_carry_n_2;
  wire tmp_31_i_fu_675_p2_carry_n_3;
  wire [1:0]tmp_32_reg_1172;
  wire \tmp_32_reg_1172[1]_i_2_n_0 ;
  wire [7:0]tmp_39_fu_1006_p3;
  wire tmp_39_reg_12710;
  wire [7:0]\tmp_39_reg_1271_reg[7]_0 ;
  wire [3:0]NLW_exitcond388_i_i_i_fu_622_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond389_i_i_i_fu_360_p2_carry_O_UNCONNECTED;
  wire [3:0]\NLW_p_0_out_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__5/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__6/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_204_1_i_fu_491_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_204_1_i_fu_491_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_204_1_i_fu_491_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_204_2_i_fu_530_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_204_2_i_fu_530_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_204_2_i_fu_530_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_20_i_fu_371_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_20_i_fu_371_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_20_i_fu_371_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_223_0_1_i_fu_873_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_223_0_2_i_fu_887_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_223_1_1_i_fu_931_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_223_1_i_fu_917_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_223_2_1_i_fu_987_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_223_2_i_fu_975_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_23_i_fu_410_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_23_i_fu_410_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_23_i_fu_410_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_26_i_fu_441_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_26_i_fu_441_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_26_i_fu_441_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_31_i_fu_675_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_31_i_fu_675_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_31_i_fu_675_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(k_buf_0_val_5_U_n_12),
        .O(shiftReg_ce));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_state8),
        .I1(sig_hls_fast_corner_ap_start),
        .I2(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(CO),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h000000004F444444)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(k_buf_0_val_5_U_n_12),
        .O(\ap_CS_fsm[3]_i_2__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[0]_0 ),
        .Q(Q[0]),
        .S(ap_enable_reg_pp0_iter3_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_enable_reg_pp0_iter3_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_enable_reg_pp0_iter3_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__4_n_0 ),
        .Q(ap_CS_fsm_state8),
        .R(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(k_buf_0_val_5_U_n_12),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(aresetn),
        .I4(\icmp_reg_1152[0]_i_1_n_0 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(aresetn),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(k_buf_0_val_5_U_n_12),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(k_buf_0_val_5_U_n_12),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_enable_reg_pp0_iter3_reg_0));
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(k_buf_0_val_5_U_n_12),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'hD000F0F0D0000000)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(Q[1]),
        .I1(CO),
        .I2(aresetn),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .I4(k_buf_0_val_5_U_n_12),
        .I5(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1187_reg[0] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(exitcond388_i_i_i_reg_1187),
        .Q(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1187),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_reg_pp0_iter1_or_cond_i_i_i_reg_1232[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_12),
        .O(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870));
  FDRE \ap_reg_pp0_iter1_or_cond_i_i_i_reg_1232_reg[0] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(or_cond_i_i_i_reg_1232),
        .Q(ap_reg_pp0_iter1_or_cond_i_i_i_reg_1232),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1187_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1187),
        .Q(ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1187),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_reg_pp0_iter2_or_cond_i_i_i_reg_1232[0]_i_1 
       (.I0(k_buf_0_val_5_U_n_12),
        .O(ap_block_pp0_stage0_subdone2_in));
  FDRE \ap_reg_pp0_iter2_or_cond_i_i_i_reg_1232_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter1_or_cond_i_i_i_reg_1232),
        .Q(ap_reg_pp0_iter2_or_cond_i_i_i_reg_1232),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_6_reg_1236[0]),
        .Q(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_6_reg_1236[1]),
        .Q(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_6_reg_1236[2]),
        .Q(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_6_reg_1236[3]),
        .Q(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_6_reg_1236[4]),
        .Q(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_6_reg_1236[5]),
        .Q(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_6_reg_1236[6]),
        .Q(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_6_reg_1236[7]),
        .Q(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter2_or_cond_i_i_i_reg_1232),
        .Q(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_i_reg_1200[0]_i_1 
       (.I0(\_cols_reg[10] ),
        .I1(tmp_147_not_i_reg_1147),
        .O(brmerge_i_fu_713_p2));
  FDRE \brmerge_i_reg_1200_reg[0] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(brmerge_i_fu_713_p2),
        .Q(brmerge_i_reg_1200),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h44A4)) 
    \col_assign_1_t_i_reg_1213[0]_i_1 
       (.I0(ram_reg[0]),
        .I1(k_buf_0_val_5_U_n_13),
        .I2(p_1_in11_out),
        .I3(\t_V_5_reg_285_reg[10]_0 [0]),
        .O(\col_assign_1_t_i_reg_1213[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C4E82F082828282)) 
    \col_assign_1_t_i_reg_1213[1]_i_1 
       (.I0(k_buf_0_val_5_U_n_13),
        .I1(ram_reg[0]),
        .I2(ram_reg[1]),
        .I3(\t_V_5_reg_285_reg[10]_0 [0]),
        .I4(\t_V_5_reg_285_reg[10]_0 [1]),
        .I5(p_1_in11_out),
        .O(col_assign_1_t_i_fu_725_p2));
  FDRE \col_assign_1_t_i_reg_1213_reg[0] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(\col_assign_1_t_i_reg_1213[0]_i_1_n_0 ),
        .Q(col_assign_1_t_i_reg_1213[0]),
        .R(1'b0));
  FDRE \col_assign_1_t_i_reg_1213_reg[1] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(col_assign_1_t_i_fu_725_p2),
        .Q(col_assign_1_t_i_reg_1213[1]),
        .R(1'b0));
  CARRY4 exitcond388_i_i_i_fu_622_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,exitcond388_i_i_i_fu_622_p2_carry_n_1,exitcond388_i_i_i_fu_622_p2_carry_n_2,exitcond388_i_i_i_fu_622_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond388_i_i_i_fu_622_p2_carry_O_UNCONNECTED[3:0]),
        .S(\exitcond388_i_i_i_reg_1187_reg[0]_0 ));
  FDRE \exitcond388_i_i_i_reg_1187_reg[0] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(ap_condition_pp0_exit_iter0_state3),
        .Q(exitcond388_i_i_i_reg_1187),
        .R(1'b0));
  CARRY4 exitcond389_i_i_i_fu_360_p2_carry
       (.CI(1'b0),
        .CO({CO,exitcond389_i_i_i_fu_360_p2_carry_n_1,exitcond389_i_i_i_fu_360_p2_carry_n_2,exitcond389_i_i_i_fu_360_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond389_i_i_i_fu_360_p2_carry_O_UNCONNECTED[3:0]),
        .S({\t_V_5_reg_285_reg[0]_0 [1],exitcond389_i_i_i_fu_360_p2_carry_i_2_n_0,exitcond389_i_i_i_fu_360_p2_carry_i_3_n_0,\t_V_5_reg_285_reg[0]_0 [0]}));
  LUT6 #(
    .INIT(64'h8020018040102040)) 
    exitcond389_i_i_i_fu_360_p2_carry_i_2
       (.I0(\t_V_reg_274_reg[10]_0 [7]),
        .I1(\t_V_reg_274_reg[10]_0 [6]),
        .I2(exitcond389_i_i_i_fu_360_p2_carry_i_6_n_0),
        .I3(\tmp_23_i_reg_1165_reg[0]_3 [6]),
        .I4(exitcond389_i_i_i_fu_360_p2_carry_0),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [7]),
        .O(exitcond389_i_i_i_fu_360_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h8148000020120400)) 
    exitcond389_i_i_i_fu_360_p2_carry_i_3
       (.I0(\t_V_reg_274_reg[10]_0 [3]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [4]),
        .I2(exitcond389_i_i_i_fu_360_p2_carry_1),
        .I3(\tmp_23_i_reg_1165_reg[0]_3 [3]),
        .I4(exitcond389_i_i_i_fu_360_p2_carry_i_9_n_0),
        .I5(\t_V_reg_274_reg[10]_0 [4]),
        .O(exitcond389_i_i_i_fu_360_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    exitcond389_i_i_i_fu_360_p2_carry_i_6
       (.I0(\t_V_reg_274_reg_n_0_[8] ),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [8]),
        .O(exitcond389_i_i_i_fu_360_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    exitcond389_i_i_i_fu_360_p2_carry_i_9
       (.I0(\t_V_reg_274_reg[10]_0 [5]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [5]),
        .O(exitcond389_i_i_i_fu_360_p2_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_1138[0]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [0]),
        .O(i_V_fu_365_p2[0]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \i_V_reg_1138[10]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [9]),
        .I1(\t_V_reg_274_reg[10]_0 [8]),
        .I2(\t_V_reg_274_reg_n_0_[8] ),
        .I3(\t_V_reg_274_reg[10]_0 [7]),
        .I4(\i_V_reg_1138[10]_i_2_n_0 ),
        .I5(\t_V_reg_274_reg[10]_0 [6]),
        .O(i_V_fu_365_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_1138[10]_i_2 
       (.I0(\t_V_reg_274_reg[10]_0 [4]),
        .I1(\t_V_reg_274_reg[10]_0 [0]),
        .I2(\t_V_reg_274_reg[10]_0 [1]),
        .I3(\t_V_reg_274_reg[10]_0 [2]),
        .I4(\t_V_reg_274_reg[10]_0 [3]),
        .I5(\t_V_reg_274_reg[10]_0 [5]),
        .O(\i_V_reg_1138[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_1138[1]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [1]),
        .I1(\t_V_reg_274_reg[10]_0 [0]),
        .O(i_V_fu_365_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_1138[2]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [2]),
        .I1(\t_V_reg_274_reg[10]_0 [1]),
        .I2(\t_V_reg_274_reg[10]_0 [0]),
        .O(i_V_fu_365_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_1138[3]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [3]),
        .I1(\t_V_reg_274_reg[10]_0 [0]),
        .I2(\t_V_reg_274_reg[10]_0 [1]),
        .I3(\t_V_reg_274_reg[10]_0 [2]),
        .O(\i_V_reg_1138[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_1138[4]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [4]),
        .I1(\t_V_reg_274_reg[10]_0 [3]),
        .I2(\t_V_reg_274_reg[10]_0 [2]),
        .I3(\t_V_reg_274_reg[10]_0 [1]),
        .I4(\t_V_reg_274_reg[10]_0 [0]),
        .O(\i_V_reg_1138[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_1138[5]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [5]),
        .I1(\t_V_reg_274_reg[10]_0 [4]),
        .I2(\t_V_reg_274_reg[10]_0 [0]),
        .I3(\t_V_reg_274_reg[10]_0 [1]),
        .I4(\t_V_reg_274_reg[10]_0 [2]),
        .I5(\t_V_reg_274_reg[10]_0 [3]),
        .O(\i_V_reg_1138[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_1138[6]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [6]),
        .I1(\t_V_reg_274_reg[10]_0 [5]),
        .I2(\t_V_reg_274_reg[10]_0 [3]),
        .I3(\t_V_reg_274_reg[10]_0 [2]),
        .I4(\i_V_reg_1138[6]_i_2_n_0 ),
        .I5(\t_V_reg_274_reg[10]_0 [4]),
        .O(\i_V_reg_1138[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_V_reg_1138[6]_i_2 
       (.I0(\t_V_reg_274_reg[10]_0 [0]),
        .I1(\t_V_reg_274_reg[10]_0 [1]),
        .O(\i_V_reg_1138[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \i_V_reg_1138[7]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [7]),
        .I1(\t_V_reg_274_reg[10]_0 [6]),
        .I2(\i_V_reg_1138[10]_i_2_n_0 ),
        .O(\i_V_reg_1138[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_V_reg_1138[8]_i_1 
       (.I0(\t_V_reg_274_reg_n_0_[8] ),
        .I1(\t_V_reg_274_reg[10]_0 [7]),
        .I2(\i_V_reg_1138[10]_i_2_n_0 ),
        .I3(\t_V_reg_274_reg[10]_0 [6]),
        .O(\i_V_reg_1138[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_V_reg_1138[9]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [8]),
        .I1(\t_V_reg_274_reg[10]_0 [6]),
        .I2(\i_V_reg_1138[10]_i_2_n_0 ),
        .I3(\t_V_reg_274_reg[10]_0 [7]),
        .I4(\t_V_reg_274_reg_n_0_[8] ),
        .O(i_V_fu_365_p2[9]));
  FDRE \i_V_reg_1138_reg[0] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_365_p2[0]),
        .Q(i_V_reg_1138[0]),
        .R(1'b0));
  FDRE \i_V_reg_1138_reg[10] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_365_p2[10]),
        .Q(i_V_reg_1138[10]),
        .R(1'b0));
  FDRE \i_V_reg_1138_reg[1] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_365_p2[1]),
        .Q(i_V_reg_1138[1]),
        .R(1'b0));
  FDRE \i_V_reg_1138_reg[2] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_365_p2[2]),
        .Q(i_V_reg_1138[2]),
        .R(1'b0));
  FDRE \i_V_reg_1138_reg[3] 
       (.C(aclk),
        .CE(Q[1]),
        .D(\i_V_reg_1138[3]_i_1_n_0 ),
        .Q(i_V_reg_1138[3]),
        .R(1'b0));
  FDRE \i_V_reg_1138_reg[4] 
       (.C(aclk),
        .CE(Q[1]),
        .D(\i_V_reg_1138[4]_i_1_n_0 ),
        .Q(i_V_reg_1138[4]),
        .R(1'b0));
  FDRE \i_V_reg_1138_reg[5] 
       (.C(aclk),
        .CE(Q[1]),
        .D(\i_V_reg_1138[5]_i_1_n_0 ),
        .Q(i_V_reg_1138[5]),
        .R(1'b0));
  FDRE \i_V_reg_1138_reg[6] 
       (.C(aclk),
        .CE(Q[1]),
        .D(\i_V_reg_1138[6]_i_1_n_0 ),
        .Q(i_V_reg_1138[6]),
        .R(1'b0));
  FDRE \i_V_reg_1138_reg[7] 
       (.C(aclk),
        .CE(Q[1]),
        .D(\i_V_reg_1138[7]_i_1_n_0 ),
        .Q(i_V_reg_1138[7]),
        .R(1'b0));
  FDRE \i_V_reg_1138_reg[8] 
       (.C(aclk),
        .CE(Q[1]),
        .D(\i_V_reg_1138[8]_i_1_n_0 ),
        .Q(i_V_reg_1138[8]),
        .R(1'b0));
  FDRE \i_V_reg_1138_reg[9] 
       (.C(aclk),
        .CE(Q[1]),
        .D(i_V_fu_365_p2[9]),
        .Q(i_V_reg_1138[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__0
       (.I0(src_kernel_win_0_va_7_reg_1243[6]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[6]),
        .I2(temp_0_i_i_i_059_i_2_fu_923_p3__23[7]),
        .I3(src_kernel_win_0_va_7_reg_1243[7]),
        .O(i__carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__1
       (.I0(src_kernel_win_0_va_7_reg_1243[6]),
        .I1(src_kernel_win_0_va_2_fu_162[6]),
        .I2(src_kernel_win_0_va_2_fu_162[7]),
        .I3(src_kernel_win_0_va_7_reg_1243[7]),
        .O(i__carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    i__carry_i_1__2
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[6]),
        .I1(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[6]),
        .I3(src_kernel_win_0_va_1_fu_158[6]),
        .I4(temp_0_i_i_i_059_i_5_fu_980_p3__23[7]),
        .I5(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[7]),
        .O(i__carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__3
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[6]),
        .I1(src_kernel_win_0_va_fu_154[6]),
        .I2(src_kernel_win_0_va_fu_154[7]),
        .I3(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[7]),
        .O(i__carry_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__0
       (.I0(src_kernel_win_0_va_7_reg_1243[4]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[4]),
        .I2(temp_0_i_i_i_059_i_2_fu_923_p3__23[5]),
        .I3(src_kernel_win_0_va_7_reg_1243[5]),
        .O(i__carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__1
       (.I0(src_kernel_win_0_va_7_reg_1243[4]),
        .I1(src_kernel_win_0_va_2_fu_162[4]),
        .I2(src_kernel_win_0_va_2_fu_162[5]),
        .I3(src_kernel_win_0_va_7_reg_1243[5]),
        .O(i__carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    i__carry_i_2__2
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[4]),
        .I1(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[4]),
        .I3(src_kernel_win_0_va_1_fu_158[4]),
        .I4(temp_0_i_i_i_059_i_5_fu_980_p3__23[5]),
        .I5(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[5]),
        .O(i__carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__3
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[4]),
        .I1(src_kernel_win_0_va_fu_154[4]),
        .I2(src_kernel_win_0_va_fu_154[5]),
        .I3(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[5]),
        .O(i__carry_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__0
       (.I0(src_kernel_win_0_va_7_reg_1243[2]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[2]),
        .I2(temp_0_i_i_i_059_i_2_fu_923_p3__23[3]),
        .I3(src_kernel_win_0_va_7_reg_1243[3]),
        .O(i__carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__1
       (.I0(src_kernel_win_0_va_7_reg_1243[2]),
        .I1(src_kernel_win_0_va_2_fu_162[2]),
        .I2(src_kernel_win_0_va_2_fu_162[3]),
        .I3(src_kernel_win_0_va_7_reg_1243[3]),
        .O(i__carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    i__carry_i_3__2
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[2]),
        .I1(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[2]),
        .I3(src_kernel_win_0_va_1_fu_158[2]),
        .I4(temp_0_i_i_i_059_i_5_fu_980_p3__23[3]),
        .I5(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[3]),
        .O(i__carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__3
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[2]),
        .I1(src_kernel_win_0_va_fu_154[2]),
        .I2(src_kernel_win_0_va_fu_154[3]),
        .I3(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[3]),
        .O(i__carry_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__0
       (.I0(src_kernel_win_0_va_7_reg_1243[0]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[0]),
        .I2(temp_0_i_i_i_059_i_2_fu_923_p3__23[1]),
        .I3(src_kernel_win_0_va_7_reg_1243[1]),
        .O(i__carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__1
       (.I0(src_kernel_win_0_va_7_reg_1243[0]),
        .I1(src_kernel_win_0_va_2_fu_162[0]),
        .I2(src_kernel_win_0_va_2_fu_162[1]),
        .I3(src_kernel_win_0_va_7_reg_1243[1]),
        .O(i__carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    i__carry_i_4__2
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[0]),
        .I1(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[0]),
        .I3(src_kernel_win_0_va_1_fu_158[0]),
        .I4(temp_0_i_i_i_059_i_5_fu_980_p3__23[1]),
        .I5(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[1]),
        .O(i__carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__3
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[0]),
        .I1(src_kernel_win_0_va_fu_154[0]),
        .I2(src_kernel_win_0_va_fu_154[1]),
        .I3(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[1]),
        .O(i__carry_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(src_kernel_win_0_va_7_reg_1243[6]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[6]),
        .I2(src_kernel_win_0_va_7_reg_1243[7]),
        .I3(temp_0_i_i_i_059_i_2_fu_923_p3__23[7]),
        .O(i__carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__0
       (.I0(src_kernel_win_0_va_7_reg_1243[6]),
        .I1(src_kernel_win_0_va_2_fu_162[6]),
        .I2(src_kernel_win_0_va_7_reg_1243[7]),
        .I3(src_kernel_win_0_va_2_fu_162[7]),
        .O(i__carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    i__carry_i_5__1
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[6]),
        .I1(src_kernel_win_0_va_1_fu_158[6]),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[6]),
        .I3(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I4(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[7]),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[7]),
        .O(i__carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__2
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[6]),
        .I1(src_kernel_win_0_va_fu_154[6]),
        .I2(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[7]),
        .I3(src_kernel_win_0_va_fu_154[7]),
        .O(i__carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(src_kernel_win_0_va_7_reg_1243[4]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[4]),
        .I2(src_kernel_win_0_va_7_reg_1243[5]),
        .I3(temp_0_i_i_i_059_i_2_fu_923_p3__23[5]),
        .O(i__carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__0
       (.I0(src_kernel_win_0_va_7_reg_1243[4]),
        .I1(src_kernel_win_0_va_2_fu_162[4]),
        .I2(src_kernel_win_0_va_7_reg_1243[5]),
        .I3(src_kernel_win_0_va_2_fu_162[5]),
        .O(i__carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    i__carry_i_6__1
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[4]),
        .I1(src_kernel_win_0_va_1_fu_158[4]),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[4]),
        .I3(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I4(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[5]),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[5]),
        .O(i__carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__2
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[4]),
        .I1(src_kernel_win_0_va_fu_154[4]),
        .I2(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[5]),
        .I3(src_kernel_win_0_va_fu_154[5]),
        .O(i__carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(src_kernel_win_0_va_7_reg_1243[2]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[2]),
        .I2(src_kernel_win_0_va_7_reg_1243[3]),
        .I3(temp_0_i_i_i_059_i_2_fu_923_p3__23[3]),
        .O(i__carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__0
       (.I0(src_kernel_win_0_va_7_reg_1243[2]),
        .I1(src_kernel_win_0_va_2_fu_162[2]),
        .I2(src_kernel_win_0_va_7_reg_1243[3]),
        .I3(src_kernel_win_0_va_2_fu_162[3]),
        .O(i__carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    i__carry_i_7__1
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[2]),
        .I1(src_kernel_win_0_va_1_fu_158[2]),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[2]),
        .I3(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I4(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[3]),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[3]),
        .O(i__carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__2
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[2]),
        .I1(src_kernel_win_0_va_fu_154[2]),
        .I2(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[3]),
        .I3(src_kernel_win_0_va_fu_154[3]),
        .O(i__carry_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(src_kernel_win_0_va_7_reg_1243[0]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[0]),
        .I2(src_kernel_win_0_va_7_reg_1243[1]),
        .I3(temp_0_i_i_i_059_i_2_fu_923_p3__23[1]),
        .O(i__carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__0
       (.I0(src_kernel_win_0_va_7_reg_1243[0]),
        .I1(src_kernel_win_0_va_2_fu_162[0]),
        .I2(src_kernel_win_0_va_7_reg_1243[1]),
        .I3(src_kernel_win_0_va_2_fu_162[1]),
        .O(i__carry_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    i__carry_i_8__1
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[0]),
        .I1(src_kernel_win_0_va_1_fu_158[0]),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[0]),
        .I3(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I4(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[1]),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[1]),
        .O(i__carry_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__2
       (.I0(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[0]),
        .I1(src_kernel_win_0_va_fu_154[0]),
        .I2(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[1]),
        .I3(src_kernel_win_0_va_fu_154[1]),
        .O(i__carry_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_reg_1152[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(\icmp_reg_1152[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_reg_1152[0]_i_2 
       (.I0(\icmp_reg_1152[0]_i_3_n_0 ),
        .I1(\t_V_reg_274_reg[10]_0 [8]),
        .I2(\t_V_reg_274_reg[10]_0 [9]),
        .O(icmp_fu_392_p2));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1152[0]_i_3 
       (.I0(\t_V_reg_274_reg_n_0_[8] ),
        .I1(tmp_204_1_i_fu_491_p2_carry_i_9_n_0),
        .I2(\t_V_reg_274_reg[10]_0 [7]),
        .I3(\t_V_reg_274_reg[10]_0 [6]),
        .I4(\t_V_reg_274_reg[10]_0 [5]),
        .O(\icmp_reg_1152[0]_i_3_n_0 ));
  FDRE \icmp_reg_1152_reg[0] 
       (.C(aclk),
        .CE(\icmp_reg_1152[0]_i_1_n_0 ),
        .D(icmp_fu_392_p2),
        .Q(icmp_reg_1152),
        .R(1'b0));
  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_83 k_buf_0_val_3_U
       (.CO(p_0_in__0),
        .D({k_buf_0_val_5_U_n_2,k_buf_0_val_5_U_n_3,k_buf_0_val_5_U_n_4,D,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10,k_buf_0_val_5_U_n_11}),
        .DI({k_buf_0_val_3_U_n_20,k_buf_0_val_3_U_n_21}),
        .DIADI({k_buf_0_val_3_U_n_0,k_buf_0_val_3_U_n_1,k_buf_0_val_3_U_n_2,k_buf_0_val_3_U_n_3,k_buf_0_val_3_U_n_4,k_buf_0_val_3_U_n_5,k_buf_0_val_3_U_n_6,k_buf_0_val_3_U_n_7}),
        .Q(k_buf_0_val_5_addr_reg_1226),
        .S({k_buf_0_val_3_U_n_22,k_buf_0_val_3_U_n_23}),
        .aclk(aclk),
        .brmerge_i_reg_1200(brmerge_i_reg_1200),
        .col_buf_0_val_0_0_fu_755_p3(col_buf_0_val_0_0_fu_755_p3),
        .col_buf_0_val_1_0_fu_773_p3({col_buf_0_val_1_0_fu_773_p3[6:5],col_buf_0_val_1_0_fu_773_p3[3],col_buf_0_val_1_0_fu_773_p3[0]}),
        .icmp_reg_1152(icmp_reg_1152),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .mask_data_stream_0_s_dout(mask_data_stream_0_s_dout),
        .or_cond_i_i_i_i_reg_1196(or_cond_i_i_i_i_reg_1196),
        .ram_reg(k_buf_0_val_3_U_n_24),
        .ram_reg_0(\or_cond_i_i_i_i_reg_1196_reg[0]_0 ),
        .ram_reg_1(\tmp_177_2_i_reg_1161_reg_n_0_[0] ),
        .\right_border_buf_0_s_fu_178_reg[7] (col_assign_1_t_i_reg_1213),
        .\right_border_buf_0_s_fu_178_reg[7]_0 (right_border_buf_0_s_fu_178),
        .\row_assign_7_2_t_i_reg_1182_reg[0] ({src_kernel_win_0_va_8_fu_860_p3[6:5],src_kernel_win_0_va_8_fu_860_p3[3],src_kernel_win_0_va_8_fu_860_p3[0]}),
        .\src_kernel_win_0_va_8_reg_1250_reg[0] (k_buf_0_val_5_U_n_43),
        .\src_kernel_win_0_va_8_reg_1250_reg[3] (k_buf_0_val_5_U_n_46),
        .\src_kernel_win_0_va_8_reg_1250_reg[5] (k_buf_0_val_5_U_n_48),
        .\src_kernel_win_0_va_8_reg_1250_reg[6] (row_assign_7_2_t_i_reg_1182),
        .\src_kernel_win_0_va_8_reg_1250_reg[6]_0 (k_buf_0_val_5_U_n_49),
        .tmp_20_i_reg_1143(tmp_20_i_reg_1143),
        .\tmp_223_0_2_i_reg_1260_reg[0] (temp_0_i_i_i_059_i_s_fu_879_p3[5:2]),
        .\tmp_223_0_2_i_reg_1260_reg[0]_0 ({src_kernel_win_0_va_8_fu_860_p3[4],src_kernel_win_0_va_8_fu_860_p3[2]}),
        .\tmp_223_0_2_i_reg_1260_reg[0]_1 (src_kernel_win_0_va_5_fu_174[5:2]),
        .\tmp_223_0_2_i_reg_1260_reg[0]_2 (src_kernel_win_0_va_4_fu_170[5:2]),
        .tmp_23_i_reg_1165(tmp_23_i_reg_1165));
  FDRE \k_buf_0_val_3_addr_reg_1207_reg[0] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(k_buf_0_val_5_U_n_11),
        .Q(k_buf_0_val_5_addr_reg_1226[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1207_reg[10] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(k_buf_0_val_5_U_n_2),
        .Q(k_buf_0_val_5_addr_reg_1226[10]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1207_reg[1] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(k_buf_0_val_5_U_n_10),
        .Q(k_buf_0_val_5_addr_reg_1226[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1207_reg[2] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(k_buf_0_val_5_U_n_9),
        .Q(k_buf_0_val_5_addr_reg_1226[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1207_reg[3] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(k_buf_0_val_5_U_n_8),
        .Q(k_buf_0_val_5_addr_reg_1226[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1207_reg[4] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(k_buf_0_val_5_U_n_7),
        .Q(k_buf_0_val_5_addr_reg_1226[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1207_reg[5] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(k_buf_0_val_5_U_n_6),
        .Q(k_buf_0_val_5_addr_reg_1226[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1207_reg[6] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(k_buf_0_val_5_U_n_5),
        .Q(k_buf_0_val_5_addr_reg_1226[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1207_reg[7] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(D),
        .Q(k_buf_0_val_5_addr_reg_1226[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1207_reg[8] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(k_buf_0_val_5_U_n_4),
        .Q(k_buf_0_val_5_addr_reg_1226[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1207_reg[9] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(k_buf_0_val_5_U_n_3),
        .Q(k_buf_0_val_5_addr_reg_1226[9]),
        .R(1'b0));
  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_84 k_buf_0_val_4_U
       (.CO(p_0_in__0),
        .D({k_buf_0_val_5_U_n_2,k_buf_0_val_5_U_n_3,k_buf_0_val_5_U_n_4,D,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10,k_buf_0_val_5_U_n_11}),
        .DI({k_buf_0_val_4_U_n_10,k_buf_0_val_4_U_n_11}),
        .DIADI({k_buf_0_val_3_U_n_0,k_buf_0_val_3_U_n_1,k_buf_0_val_3_U_n_2,k_buf_0_val_3_U_n_3,k_buf_0_val_3_U_n_4,k_buf_0_val_3_U_n_5,k_buf_0_val_3_U_n_6,k_buf_0_val_3_U_n_7}),
        .Q(k_buf_0_val_5_addr_reg_1226),
        .S({k_buf_0_val_4_U_n_12,k_buf_0_val_4_U_n_13}),
        .WEA(k_buf_0_val_4_ce1),
        .aclk(aclk),
        .brmerge_i_reg_1200(brmerge_i_reg_1200),
        .col_buf_0_val_0_0_fu_755_p3({col_buf_0_val_0_0_fu_755_p3[4],col_buf_0_val_0_0_fu_755_p3[2:1]}),
        .col_buf_0_val_1_0_fu_773_p3(col_buf_0_val_1_0_fu_773_p3),
        .col_buf_0_val_2_0_fu_791_p3(col_buf_0_val_2_0_fu_791_p3[7]),
        .icmp_reg_1152(icmp_reg_1152),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .mask_data_stream_0_s_dout(mask_data_stream_0_s_dout),
        .or_cond_i_i_i_i_reg_1196(or_cond_i_i_i_i_reg_1196),
        .ram_reg({k_buf_0_val_4_U_n_0,k_buf_0_val_4_U_n_1,k_buf_0_val_4_U_n_2,k_buf_0_val_4_U_n_3,k_buf_0_val_4_U_n_4,k_buf_0_val_4_U_n_5,k_buf_0_val_4_U_n_6,k_buf_0_val_4_U_n_7}),
        .ram_reg_0(k_buf_0_val_4_U_n_9),
        .\right_border_buf_0_2_fu_186_reg[7] (col_assign_1_t_i_reg_1213),
        .\right_border_buf_0_2_fu_186_reg[7]_0 (right_border_buf_0_2_fu_186),
        .\row_assign_7_1_t_i_reg_1177_reg[0] (src_kernel_win_0_va_7_fu_842_p3[7]),
        .\row_assign_7_2_t_i_reg_1182_reg[0] ({src_kernel_win_0_va_8_fu_860_p3[7],src_kernel_win_0_va_8_fu_860_p3[4],src_kernel_win_0_va_8_fu_860_p3[2:1]}),
        .\src_kernel_win_0_va_7_reg_1243_reg[7] (row_assign_7_1_t_i_reg_1177),
        .\src_kernel_win_0_va_7_reg_1243_reg[7]_0 (k_buf_0_val_3_U_n_24),
        .\src_kernel_win_0_va_8_reg_1250_reg[1] (k_buf_0_val_5_U_n_44),
        .\src_kernel_win_0_va_8_reg_1250_reg[2] (k_buf_0_val_5_U_n_45),
        .\src_kernel_win_0_va_8_reg_1250_reg[4] (row_assign_7_2_t_i_reg_1182),
        .\src_kernel_win_0_va_8_reg_1250_reg[4]_0 (k_buf_0_val_5_U_n_47),
        .tmp_20_i_reg_1143(tmp_20_i_reg_1143),
        .\tmp_223_0_2_i_reg_1260_reg[0] ({temp_0_i_i_i_059_i_s_fu_879_p3[7:6],temp_0_i_i_i_059_i_s_fu_879_p3[1:0]}),
        .\tmp_223_0_2_i_reg_1260_reg[0]_0 ({src_kernel_win_0_va_8_fu_860_p3[6],src_kernel_win_0_va_8_fu_860_p3[0]}),
        .\tmp_223_0_2_i_reg_1260_reg[0]_1 ({src_kernel_win_0_va_5_fu_174[7:6],src_kernel_win_0_va_5_fu_174[1:0]}),
        .\tmp_223_0_2_i_reg_1260_reg[0]_2 ({src_kernel_win_0_va_4_fu_170[7:6],src_kernel_win_0_va_4_fu_170[1:0]}),
        .tmp_23_i_reg_1165(tmp_23_i_reg_1165));
  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_85 k_buf_0_val_5_U
       (.CO(\_cols_reg[10] ),
        .D({k_buf_0_val_5_U_n_2,k_buf_0_val_5_U_n_3,k_buf_0_val_5_U_n_4,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10,k_buf_0_val_5_U_n_11}),
        .Q(k_buf_0_val_5_addr_reg_1226),
        .WEA(k_buf_0_val_4_ce1),
        .aclk(aclk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232),
        .brmerge_i_reg_1200(brmerge_i_reg_1200),
        .col_buf_0_val_1_0_fu_773_p3(col_buf_0_val_1_0_fu_773_p3[6:0]),
        .dmask_data_stream_0_full_n(dmask_data_stream_0_full_n),
        .icmp_reg_1152(icmp_reg_1152),
        .internal_empty_n_reg(k_buf_0_val_5_U_n_12),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .mask_data_stream_0_s_empty_n(mask_data_stream_0_s_empty_n),
        .or_cond_i_i_i_i_reg_1196(or_cond_i_i_i_i_reg_1196),
        .\or_cond_i_i_i_i_reg_1196_reg[0] (\t_V_5_reg_285_reg[10]_0 ),
        .p_1_in11_out(p_1_in11_out),
        .ram_reg(col_buf_0_val_2_0_fu_791_p3),
        .ram_reg_0(k_buf_0_val_5_U_n_43),
        .ram_reg_1(k_buf_0_val_5_U_n_44),
        .ram_reg_10(\or_cond_i_i_i_i_reg_1196_reg[0]_0 ),
        .ram_reg_11(\tmp_22_i_reg_1157_reg_n_0_[0] ),
        .ram_reg_12(ap_enable_reg_pp0_iter1_reg_n_0),
        .ram_reg_13(ap_enable_reg_pp0_iter4_reg_n_0),
        .ram_reg_14({ram_reg[10:8],ram_reg[6:0]}),
        .ram_reg_15(ram_reg_0),
        .ram_reg_16(ram_reg_1),
        .ram_reg_17(ram_reg_2),
        .ram_reg_18(ram_reg_3),
        .ram_reg_19(ram_reg_4),
        .ram_reg_2(k_buf_0_val_5_U_n_45),
        .ram_reg_20(ram_reg_5),
        .ram_reg_3(k_buf_0_val_5_U_n_46),
        .ram_reg_4(k_buf_0_val_5_U_n_47),
        .ram_reg_5(k_buf_0_val_5_U_n_48),
        .ram_reg_6(k_buf_0_val_5_U_n_49),
        .ram_reg_7(D),
        .ram_reg_8({k_buf_0_val_4_U_n_0,k_buf_0_val_4_U_n_1,k_buf_0_val_4_U_n_2,k_buf_0_val_4_U_n_3,k_buf_0_val_4_U_n_4,k_buf_0_val_4_U_n_5,k_buf_0_val_4_U_n_6,k_buf_0_val_4_U_n_7}),
        .ram_reg_9(ap_CS_fsm_pp0_stage0),
        .\right_border_buf_0_1_fu_182_reg[6] (col_assign_1_t_i_reg_1213),
        .\right_border_buf_0_1_fu_182_reg[7] (right_border_buf_0_1_fu_182),
        .\src_kernel_win_0_va_6_reg_1236_reg[6] (tmp_32_reg_1172),
        .\src_kernel_win_0_va_6_reg_1236_reg[6]_0 (col_buf_0_val_0_0_fu_755_p3[6:0]),
        .\src_kernel_win_0_va_6_reg_1236_reg[7] (k_buf_0_val_4_U_n_9),
        .\src_kernel_win_0_va_6_reg_1236_reg[7]_0 (k_buf_0_val_3_U_n_24),
        .\src_kernel_win_0_va_7_reg_1243_reg[6] (row_assign_7_1_t_i_reg_1177),
        .\t_V_5_reg_285_reg[0] (k_buf_0_val_5_U_n_16),
        .\t_V_5_reg_285_reg[10] (k_buf_0_val_5_U_n_13),
        .\t_V_5_reg_285_reg[10]_0 (\t_V_5_reg_285_reg[10]_1 ),
        .\t_V_5_reg_285_reg[7] (k_buf_0_val_5_U_n_17),
        .\t_V_5_reg_285_reg[7]_0 (\t_V_5_reg_285_reg[7]_0 ),
        .\t_V_5_reg_285_reg[8] (\t_V_5_reg_285_reg[8]_0 ),
        .\t_V_5_reg_285_reg[9] (\t_V_5_reg_285_reg[9]_0 ),
        .tmp_20_i_reg_1143(tmp_20_i_reg_1143),
        .tmp_23_i_reg_1165(tmp_23_i_reg_1165),
        .\tmp_23_i_reg_1165_reg[0] (src_kernel_win_0_va_7_fu_842_p3[6:0]),
        .\tmp_32_reg_1172_reg[0] (src_kernel_win_0_va_6_fu_824_p3));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__1 
       (.I0(shiftReg_ce),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr_reg[0] ));
  LUT3 #(
    .INIT(8'h04)) 
    \or_cond_i_i_i_i_reg_1196[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_0_val_5_U_n_12),
        .O(brmerge_i_reg_12000));
  FDRE \or_cond_i_i_i_i_reg_1196_reg[0] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(p_1_in11_out),
        .Q(or_cond_i_i_i_i_reg_1196),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \or_cond_i_i_i_reg_1232[0]_i_1 
       (.I0(icmp_reg_1152),
        .I1(\t_V_5_reg_285_reg[10]_0 [7]),
        .I2(\t_V_5_reg_285_reg[10]_0 [6]),
        .I3(\t_V_5_reg_285_reg[10]_0 [8]),
        .I4(\t_V_5_reg_285_reg[10]_0 [5]),
        .I5(\or_cond_i_i_i_reg_1232[0]_i_2_n_0 ),
        .O(or_cond_i_i_i_fu_730_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond_i_i_i_reg_1232[0]_i_2 
       (.I0(\t_V_5_reg_285_reg[10]_0 [2]),
        .I1(\t_V_5_reg_285_reg[10]_0 [1]),
        .I2(\t_V_5_reg_285_reg[10]_0 [9]),
        .I3(\t_V_5_reg_285_reg[10]_0 [10]),
        .I4(\t_V_5_reg_285_reg[10]_0 [3]),
        .I5(\t_V_5_reg_285_reg[10]_0 [4]),
        .O(\or_cond_i_i_i_reg_1232[0]_i_2_n_0 ));
  FDRE \or_cond_i_i_i_reg_1232_reg[0] 
       (.C(aclk),
        .CE(brmerge_i_reg_12000),
        .D(or_cond_i_i_i_fu_730_p2),
        .Q(or_cond_i_i_i_reg_1232),
        .R(1'b0));
  CARRY4 \p_0_out_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__2/i__carry_n_0 ,\p_0_out_inferred__2/i__carry_n_1 ,\p_0_out_inferred__2/i__carry_n_2 ,\p_0_out_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}),
        .O(\NLW_p_0_out_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  CARRY4 \p_0_out_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__3/i__carry_n_0 ,\p_0_out_inferred__3/i__carry_n_1 ,\p_0_out_inferred__3/i__carry_n_2 ,\p_0_out_inferred__3/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}),
        .O(\NLW_p_0_out_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__0_n_0,i__carry_i_6__0_n_0,i__carry_i_7__0_n_0,i__carry_i_8__0_n_0}));
  CARRY4 \p_0_out_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__5/i__carry_n_0 ,\p_0_out_inferred__5/i__carry_n_1 ,\p_0_out_inferred__5/i__carry_n_2 ,\p_0_out_inferred__5/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__2_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0}),
        .O(\NLW_p_0_out_inferred__5/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__1_n_0,i__carry_i_6__1_n_0,i__carry_i_7__1_n_0,i__carry_i_8__1_n_0}));
  CARRY4 \p_0_out_inferred__6/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__6/i__carry_n_0 ,\p_0_out_inferred__6/i__carry_n_1 ,\p_0_out_inferred__6/i__carry_n_2 ,\p_0_out_inferred__6/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__3_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__3_n_0}),
        .O(\NLW_p_0_out_inferred__6/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__2_n_0,i__carry_i_6__2_n_0,i__carry_i_7__2_n_0,i__carry_i_8__2_n_0}));
  LUT6 #(
    .INIT(64'h00008A0000000000)) 
    ram_reg_i_15__0
       (.I0(or_cond_i_i_i_i_reg_1196),
        .I1(tmp_20_i_reg_1143),
        .I2(icmp_reg_1152),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(k_buf_0_val_5_U_n_12),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\or_cond_i_i_i_i_reg_1196_reg[0]_0 ));
  FDRE \right_border_buf_0_1_fu_182_reg[0] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_791_p3[0]),
        .Q(right_border_buf_0_1_fu_182[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_182_reg[1] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_791_p3[1]),
        .Q(right_border_buf_0_1_fu_182[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_182_reg[2] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_791_p3[2]),
        .Q(right_border_buf_0_1_fu_182[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_182_reg[3] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_791_p3[3]),
        .Q(right_border_buf_0_1_fu_182[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_182_reg[4] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_791_p3[4]),
        .Q(right_border_buf_0_1_fu_182[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_182_reg[5] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_791_p3[5]),
        .Q(right_border_buf_0_1_fu_182[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_182_reg[6] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_791_p3[6]),
        .Q(right_border_buf_0_1_fu_182[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_182_reg[7] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_791_p3[7]),
        .Q(right_border_buf_0_1_fu_182[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \right_border_buf_0_2_fu_186[7]_i_1 
       (.I0(or_cond_i_i_i_i_reg_1196),
        .I1(tmp_20_i_reg_1143),
        .I2(icmp_reg_1152),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(k_buf_0_val_5_U_n_12),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ce1121_out));
  FDRE \right_border_buf_0_2_fu_186_reg[0] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_773_p3[0]),
        .Q(right_border_buf_0_2_fu_186[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_186_reg[1] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_773_p3[1]),
        .Q(right_border_buf_0_2_fu_186[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_186_reg[2] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_773_p3[2]),
        .Q(right_border_buf_0_2_fu_186[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_186_reg[3] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_773_p3[3]),
        .Q(right_border_buf_0_2_fu_186[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_186_reg[4] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_773_p3[4]),
        .Q(right_border_buf_0_2_fu_186[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_186_reg[5] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_773_p3[5]),
        .Q(right_border_buf_0_2_fu_186[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_186_reg[6] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_773_p3[6]),
        .Q(right_border_buf_0_2_fu_186[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_186_reg[7] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_773_p3[7]),
        .Q(right_border_buf_0_2_fu_186[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_178_reg[0] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_755_p3[0]),
        .Q(right_border_buf_0_s_fu_178[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_178_reg[1] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_755_p3[1]),
        .Q(right_border_buf_0_s_fu_178[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_178_reg[2] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_755_p3[2]),
        .Q(right_border_buf_0_s_fu_178[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_178_reg[3] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_755_p3[3]),
        .Q(right_border_buf_0_s_fu_178[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_178_reg[4] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_755_p3[4]),
        .Q(right_border_buf_0_s_fu_178[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_178_reg[5] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_755_p3[5]),
        .Q(right_border_buf_0_s_fu_178[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_178_reg[6] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_755_p3[6]),
        .Q(right_border_buf_0_s_fu_178[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_178_reg[7] 
       (.C(aclk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_755_p3[7]),
        .Q(right_border_buf_0_s_fu_178[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h848484848484840F)) 
    \row_assign_7_1_t_i_reg_1177[0]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [0]),
        .I1(tmp_204_1_i_fu_491_p2),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [0]),
        .I3(\t_V_reg_274_reg[10]_0 [9]),
        .I4(\t_V_reg_274_reg[10]_0 [8]),
        .I5(\icmp_reg_1152[0]_i_3_n_0 ),
        .O(\row_assign_7_1_t_i_reg_1177[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD02FC00CE31CC00C)) 
    \row_assign_7_1_t_i_reg_1177[1]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [0]),
        .I1(\row_assign_7_1_t_i_reg_1177[1]_i_2_n_0 ),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [0]),
        .I3(\tmp_23_i_reg_1165_reg[0]_3 [1]),
        .I4(tmp_204_1_i_fu_491_p2),
        .I5(\t_V_reg_274_reg[10]_0 [1]),
        .O(row_assign_7_1_t_i_fu_587_p2));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \row_assign_7_1_t_i_reg_1177[1]_i_2 
       (.I0(\t_V_reg_274_reg[10]_0 [9]),
        .I1(\t_V_reg_274_reg[10]_0 [8]),
        .I2(\icmp_reg_1152[0]_i_3_n_0 ),
        .O(\row_assign_7_1_t_i_reg_1177[1]_i_2_n_0 ));
  FDRE \row_assign_7_1_t_i_reg_1177_reg[0] 
       (.C(aclk),
        .CE(\icmp_reg_1152[0]_i_1_n_0 ),
        .D(\row_assign_7_1_t_i_reg_1177[0]_i_1_n_0 ),
        .Q(row_assign_7_1_t_i_reg_1177[0]),
        .R(1'b0));
  FDRE \row_assign_7_1_t_i_reg_1177_reg[1] 
       (.C(aclk),
        .CE(\icmp_reg_1152[0]_i_1_n_0 ),
        .D(row_assign_7_1_t_i_fu_587_p2),
        .Q(row_assign_7_1_t_i_reg_1177[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4848480F48484848)) 
    \row_assign_7_2_t_i_reg_1182[0]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [0]),
        .I1(tmp_204_2_i_fu_530_p2),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [0]),
        .I3(\t_V_reg_274_reg[10]_0 [9]),
        .I4(\t_V_reg_274_reg[10]_0 [8]),
        .I5(\row_assign_7_2_t_i_reg_1182[0]_i_2_n_0 ),
        .O(\row_assign_7_2_t_i_reg_1182[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \row_assign_7_2_t_i_reg_1182[0]_i_2 
       (.I0(\t_V_reg_274_reg[10]_0 [7]),
        .I1(\t_V_reg_274_reg[10]_0 [6]),
        .I2(\t_V_reg_274_reg[10]_0 [5]),
        .I3(tmp_204_2_i_fu_530_p2_carry_i_9_n_0),
        .I4(\t_V_reg_274_reg_n_0_[8] ),
        .O(\row_assign_7_2_t_i_reg_1182[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC3416941E1414B41)) 
    \row_assign_7_2_t_i_reg_1182[1]_i_1 
       (.I0(\row_assign_7_2_t_i_reg_1182[1]_i_2_n_0 ),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [0]),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [1]),
        .I3(tmp_204_2_i_fu_530_p2),
        .I4(\t_V_reg_274_reg[10]_0 [1]),
        .I5(\t_V_reg_274_reg[10]_0 [0]),
        .O(row_assign_7_2_t_i_fu_613_p2));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \row_assign_7_2_t_i_reg_1182[1]_i_2 
       (.I0(\t_V_reg_274_reg[10]_0 [9]),
        .I1(\t_V_reg_274_reg[10]_0 [8]),
        .I2(\row_assign_7_2_t_i_reg_1182[0]_i_2_n_0 ),
        .O(\row_assign_7_2_t_i_reg_1182[1]_i_2_n_0 ));
  FDRE \row_assign_7_2_t_i_reg_1182_reg[0] 
       (.C(aclk),
        .CE(\icmp_reg_1152[0]_i_1_n_0 ),
        .D(\row_assign_7_2_t_i_reg_1182[0]_i_1_n_0 ),
        .Q(row_assign_7_2_t_i_reg_1182[0]),
        .R(1'b0));
  FDRE \row_assign_7_2_t_i_reg_1182_reg[1] 
       (.C(aclk),
        .CE(\icmp_reg_1152[0]_i_1_n_0 ),
        .D(row_assign_7_2_t_i_fu_613_p2),
        .Q(row_assign_7_2_t_i_reg_1182[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_158_reg[0] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(src_kernel_win_0_va_fu_154[0]),
        .Q(src_kernel_win_0_va_1_fu_158[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_158_reg[1] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(src_kernel_win_0_va_fu_154[1]),
        .Q(src_kernel_win_0_va_1_fu_158[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_158_reg[2] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(src_kernel_win_0_va_fu_154[2]),
        .Q(src_kernel_win_0_va_1_fu_158[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_158_reg[3] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(src_kernel_win_0_va_fu_154[3]),
        .Q(src_kernel_win_0_va_1_fu_158[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_158_reg[4] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(src_kernel_win_0_va_fu_154[4]),
        .Q(src_kernel_win_0_va_1_fu_158[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_158_reg[5] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(src_kernel_win_0_va_fu_154[5]),
        .Q(src_kernel_win_0_va_1_fu_158[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_158_reg[6] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(src_kernel_win_0_va_fu_154[6]),
        .Q(src_kernel_win_0_va_1_fu_158[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_158_reg[7] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(src_kernel_win_0_va_fu_154[7]),
        .Q(src_kernel_win_0_va_1_fu_158[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_2_fu_162[7]_i_1 
       (.I0(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1187),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(k_buf_0_val_5_U_n_12),
        .O(src_kernel_win_0_va_2_fu_1620));
  FDRE \src_kernel_win_0_va_2_fu_162_reg[0] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_7_reg_1243[0]),
        .Q(src_kernel_win_0_va_2_fu_162[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_162_reg[1] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_7_reg_1243[1]),
        .Q(src_kernel_win_0_va_2_fu_162[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_162_reg[2] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_7_reg_1243[2]),
        .Q(src_kernel_win_0_va_2_fu_162[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_162_reg[3] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_7_reg_1243[3]),
        .Q(src_kernel_win_0_va_2_fu_162[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_162_reg[4] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_7_reg_1243[4]),
        .Q(src_kernel_win_0_va_2_fu_162[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_162_reg[5] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_7_reg_1243[5]),
        .Q(src_kernel_win_0_va_2_fu_162[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_162_reg[6] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_7_reg_1243[6]),
        .Q(src_kernel_win_0_va_2_fu_162[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_162_reg[7] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_7_reg_1243[7]),
        .Q(src_kernel_win_0_va_2_fu_162[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_166_reg[0] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_2_fu_162[0]),
        .Q(src_kernel_win_0_va_3_fu_166[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_166_reg[1] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_2_fu_162[1]),
        .Q(src_kernel_win_0_va_3_fu_166[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_166_reg[2] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_2_fu_162[2]),
        .Q(src_kernel_win_0_va_3_fu_166[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_166_reg[3] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_2_fu_162[3]),
        .Q(src_kernel_win_0_va_3_fu_166[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_166_reg[4] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_2_fu_162[4]),
        .Q(src_kernel_win_0_va_3_fu_166[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_166_reg[5] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_2_fu_162[5]),
        .Q(src_kernel_win_0_va_3_fu_166[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_166_reg[6] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_2_fu_162[6]),
        .Q(src_kernel_win_0_va_3_fu_166[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_166_reg[7] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_2_fu_1620),
        .D(src_kernel_win_0_va_2_fu_162[7]),
        .Q(src_kernel_win_0_va_3_fu_166[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    \src_kernel_win_0_va_4_fu_170[7]_i_1 
       (.I0(exitcond388_i_i_i_reg_1187),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(k_buf_0_val_5_U_n_12),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(src_kernel_win_0_va_4_fu_1700));
  FDRE \src_kernel_win_0_va_4_fu_170_reg[0] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_8_fu_860_p3[0]),
        .Q(src_kernel_win_0_va_4_fu_170[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_170_reg[1] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_8_fu_860_p3[1]),
        .Q(src_kernel_win_0_va_4_fu_170[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_170_reg[2] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_8_fu_860_p3[2]),
        .Q(src_kernel_win_0_va_4_fu_170[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_170_reg[3] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_8_fu_860_p3[3]),
        .Q(src_kernel_win_0_va_4_fu_170[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_170_reg[4] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_8_fu_860_p3[4]),
        .Q(src_kernel_win_0_va_4_fu_170[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_170_reg[5] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_8_fu_860_p3[5]),
        .Q(src_kernel_win_0_va_4_fu_170[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_170_reg[6] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_8_fu_860_p3[6]),
        .Q(src_kernel_win_0_va_4_fu_170[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_170_reg[7] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_8_fu_860_p3[7]),
        .Q(src_kernel_win_0_va_4_fu_170[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_174_reg[0] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_4_fu_170[0]),
        .Q(src_kernel_win_0_va_5_fu_174[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_174_reg[1] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_4_fu_170[1]),
        .Q(src_kernel_win_0_va_5_fu_174[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_174_reg[2] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_4_fu_170[2]),
        .Q(src_kernel_win_0_va_5_fu_174[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_174_reg[3] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_4_fu_170[3]),
        .Q(src_kernel_win_0_va_5_fu_174[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_174_reg[4] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_4_fu_170[4]),
        .Q(src_kernel_win_0_va_5_fu_174[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_174_reg[5] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_4_fu_170[5]),
        .Q(src_kernel_win_0_va_5_fu_174[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_174_reg[6] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_4_fu_170[6]),
        .Q(src_kernel_win_0_va_5_fu_174[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_174_reg[7] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_4_fu_1700),
        .D(src_kernel_win_0_va_4_fu_170[7]),
        .Q(src_kernel_win_0_va_5_fu_174[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1236_reg[0] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_6_fu_824_p3[0]),
        .Q(src_kernel_win_0_va_6_reg_1236[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1236_reg[1] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_6_fu_824_p3[1]),
        .Q(src_kernel_win_0_va_6_reg_1236[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1236_reg[2] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_6_fu_824_p3[2]),
        .Q(src_kernel_win_0_va_6_reg_1236[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1236_reg[3] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_6_fu_824_p3[3]),
        .Q(src_kernel_win_0_va_6_reg_1236[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1236_reg[4] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_6_fu_824_p3[4]),
        .Q(src_kernel_win_0_va_6_reg_1236[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1236_reg[5] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_6_fu_824_p3[5]),
        .Q(src_kernel_win_0_va_6_reg_1236[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1236_reg[6] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_6_fu_824_p3[6]),
        .Q(src_kernel_win_0_va_6_reg_1236[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1236_reg[7] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_6_fu_824_p3[7]),
        .Q(src_kernel_win_0_va_6_reg_1236[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1243_reg[0] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_7_fu_842_p3[0]),
        .Q(src_kernel_win_0_va_7_reg_1243[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1243_reg[1] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_7_fu_842_p3[1]),
        .Q(src_kernel_win_0_va_7_reg_1243[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1243_reg[2] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_7_fu_842_p3[2]),
        .Q(src_kernel_win_0_va_7_reg_1243[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1243_reg[3] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_7_fu_842_p3[3]),
        .Q(src_kernel_win_0_va_7_reg_1243[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1243_reg[4] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_7_fu_842_p3[4]),
        .Q(src_kernel_win_0_va_7_reg_1243[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1243_reg[5] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_7_fu_842_p3[5]),
        .Q(src_kernel_win_0_va_7_reg_1243[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1243_reg[6] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_7_fu_842_p3[6]),
        .Q(src_kernel_win_0_va_7_reg_1243[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1243_reg[7] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_7_fu_842_p3[7]),
        .Q(src_kernel_win_0_va_7_reg_1243[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_1250_reg[0] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_8_fu_860_p3[0]),
        .Q(src_kernel_win_0_va_8_reg_1250[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_1250_reg[1] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_8_fu_860_p3[1]),
        .Q(src_kernel_win_0_va_8_reg_1250[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_1250_reg[2] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_8_fu_860_p3[2]),
        .Q(src_kernel_win_0_va_8_reg_1250[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_1250_reg[3] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_8_fu_860_p3[3]),
        .Q(src_kernel_win_0_va_8_reg_1250[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_1250_reg[4] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_8_fu_860_p3[4]),
        .Q(src_kernel_win_0_va_8_reg_1250[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_1250_reg[5] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_8_fu_860_p3[5]),
        .Q(src_kernel_win_0_va_8_reg_1250[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_1250_reg[6] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_8_fu_860_p3[6]),
        .Q(src_kernel_win_0_va_8_reg_1250[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_1250_reg[7] 
       (.C(aclk),
        .CE(ap_reg_pp0_iter1_exitcond388_i_i_i_reg_11870),
        .D(src_kernel_win_0_va_8_fu_860_p3[7]),
        .Q(src_kernel_win_0_va_8_reg_1250[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_fu_154[7]_i_1 
       (.I0(ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1187),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(k_buf_0_val_5_U_n_12),
        .O(src_kernel_win_0_va_1_fu_1580));
  FDRE \src_kernel_win_0_va_fu_154_reg[0] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[0]),
        .Q(src_kernel_win_0_va_fu_154[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_154_reg[1] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[1]),
        .Q(src_kernel_win_0_va_fu_154[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_154_reg[2] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[2]),
        .Q(src_kernel_win_0_va_fu_154[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_154_reg[3] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[3]),
        .Q(src_kernel_win_0_va_fu_154[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_154_reg[4] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[4]),
        .Q(src_kernel_win_0_va_fu_154[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_154_reg[5] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[5]),
        .Q(src_kernel_win_0_va_fu_154[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_154_reg[6] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[6]),
        .Q(src_kernel_win_0_va_fu_154[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_154_reg[7] 
       (.C(aclk),
        .CE(src_kernel_win_0_va_1_fu_1580),
        .D(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[7]),
        .Q(src_kernel_win_0_va_fu_154[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_5_reg_285[0]_i_1 
       (.I0(\t_V_5_reg_285_reg[10]_0 [0]),
        .O(ImagLoc_x_fu_649_p2__0));
  LUT6 #(
    .INIT(64'h0000FFBF00000000)) 
    \t_V_5_reg_285[10]_i_1 
       (.I0(k_buf_0_val_5_U_n_12),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(CO),
        .I5(Q[1]),
        .O(t_V_5_reg_285));
  LUT4 #(
    .INIT(16'h0040)) 
    \t_V_5_reg_285[10]_i_2 
       (.I0(k_buf_0_val_5_U_n_12),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_5_reg_2850));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \t_V_5_reg_285[10]_i_3 
       (.I0(\t_V_5_reg_285_reg[10]_0 [10]),
        .I1(\t_V_5_reg_285_reg[10]_0 [9]),
        .I2(\t_V_5_reg_285_reg[10]_0 [8]),
        .I3(\t_V_5_reg_285_reg[10]_0 [7]),
        .I4(\t_V_5_reg_285[10]_i_4_n_0 ),
        .I5(\t_V_5_reg_285_reg[10]_0 [6]),
        .O(j_V_fu_627_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_5_reg_285[10]_i_4 
       (.I0(\t_V_5_reg_285_reg[10]_0 [4]),
        .I1(\t_V_5_reg_285_reg[10]_0 [2]),
        .I2(\t_V_5_reg_285_reg[10]_0 [0]),
        .I3(\t_V_5_reg_285_reg[10]_0 [1]),
        .I4(\t_V_5_reg_285_reg[10]_0 [3]),
        .I5(\t_V_5_reg_285_reg[10]_0 [5]),
        .O(\t_V_5_reg_285[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_5_reg_285[1]_i_1 
       (.I0(\t_V_5_reg_285_reg[10]_0 [0]),
        .I1(\t_V_5_reg_285_reg[10]_0 [1]),
        .O(\t_V_5_reg_285[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_5_reg_285[2]_i_1 
       (.I0(\t_V_5_reg_285_reg[10]_0 [2]),
        .I1(\t_V_5_reg_285_reg[10]_0 [1]),
        .I2(\t_V_5_reg_285_reg[10]_0 [0]),
        .O(\t_V_5_reg_285[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_5_reg_285[3]_i_1 
       (.I0(\t_V_5_reg_285_reg[10]_0 [3]),
        .I1(\t_V_5_reg_285_reg[10]_0 [2]),
        .I2(\t_V_5_reg_285_reg[10]_0 [0]),
        .I3(\t_V_5_reg_285_reg[10]_0 [1]),
        .O(\t_V_5_reg_285[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_5_reg_285[4]_i_1 
       (.I0(\t_V_5_reg_285_reg[10]_0 [4]),
        .I1(\t_V_5_reg_285_reg[10]_0 [3]),
        .I2(\t_V_5_reg_285_reg[10]_0 [1]),
        .I3(\t_V_5_reg_285_reg[10]_0 [0]),
        .I4(\t_V_5_reg_285_reg[10]_0 [2]),
        .O(\t_V_5_reg_285[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_5_reg_285[5]_i_1 
       (.I0(\t_V_5_reg_285_reg[10]_0 [5]),
        .I1(\t_V_5_reg_285_reg[10]_0 [4]),
        .I2(\t_V_5_reg_285_reg[10]_0 [2]),
        .I3(\t_V_5_reg_285_reg[10]_0 [0]),
        .I4(\t_V_5_reg_285_reg[10]_0 [1]),
        .I5(\t_V_5_reg_285_reg[10]_0 [3]),
        .O(\t_V_5_reg_285[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_5_reg_285[6]_i_1 
       (.I0(\t_V_5_reg_285_reg[10]_0 [6]),
        .I1(\t_V_5_reg_285[10]_i_4_n_0 ),
        .O(\t_V_5_reg_285[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \t_V_5_reg_285[7]_i_1 
       (.I0(\t_V_5_reg_285_reg[10]_0 [7]),
        .I1(\t_V_5_reg_285_reg[10]_0 [6]),
        .I2(\t_V_5_reg_285[10]_i_4_n_0 ),
        .O(\t_V_5_reg_285[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \t_V_5_reg_285[8]_i_1 
       (.I0(\t_V_5_reg_285_reg[10]_0 [8]),
        .I1(\t_V_5_reg_285_reg[10]_0 [7]),
        .I2(\t_V_5_reg_285[10]_i_4_n_0 ),
        .I3(\t_V_5_reg_285_reg[10]_0 [6]),
        .O(\t_V_5_reg_285[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \t_V_5_reg_285[9]_i_1 
       (.I0(\t_V_5_reg_285_reg[10]_0 [9]),
        .I1(\t_V_5_reg_285_reg[10]_0 [6]),
        .I2(\t_V_5_reg_285[10]_i_4_n_0 ),
        .I3(\t_V_5_reg_285_reg[10]_0 [7]),
        .I4(\t_V_5_reg_285_reg[10]_0 [8]),
        .O(j_V_fu_627_p2[9]));
  FDRE \t_V_5_reg_285_reg[0] 
       (.C(aclk),
        .CE(t_V_5_reg_2850),
        .D(ImagLoc_x_fu_649_p2__0),
        .Q(\t_V_5_reg_285_reg[10]_0 [0]),
        .R(t_V_5_reg_285));
  FDRE \t_V_5_reg_285_reg[10] 
       (.C(aclk),
        .CE(t_V_5_reg_2850),
        .D(j_V_fu_627_p2[10]),
        .Q(\t_V_5_reg_285_reg[10]_0 [10]),
        .R(t_V_5_reg_285));
  FDRE \t_V_5_reg_285_reg[1] 
       (.C(aclk),
        .CE(t_V_5_reg_2850),
        .D(\t_V_5_reg_285[1]_i_1_n_0 ),
        .Q(\t_V_5_reg_285_reg[10]_0 [1]),
        .R(t_V_5_reg_285));
  FDRE \t_V_5_reg_285_reg[2] 
       (.C(aclk),
        .CE(t_V_5_reg_2850),
        .D(\t_V_5_reg_285[2]_i_1_n_0 ),
        .Q(\t_V_5_reg_285_reg[10]_0 [2]),
        .R(t_V_5_reg_285));
  FDRE \t_V_5_reg_285_reg[3] 
       (.C(aclk),
        .CE(t_V_5_reg_2850),
        .D(\t_V_5_reg_285[3]_i_1_n_0 ),
        .Q(\t_V_5_reg_285_reg[10]_0 [3]),
        .R(t_V_5_reg_285));
  FDRE \t_V_5_reg_285_reg[4] 
       (.C(aclk),
        .CE(t_V_5_reg_2850),
        .D(\t_V_5_reg_285[4]_i_1_n_0 ),
        .Q(\t_V_5_reg_285_reg[10]_0 [4]),
        .R(t_V_5_reg_285));
  FDRE \t_V_5_reg_285_reg[5] 
       (.C(aclk),
        .CE(t_V_5_reg_2850),
        .D(\t_V_5_reg_285[5]_i_1_n_0 ),
        .Q(\t_V_5_reg_285_reg[10]_0 [5]),
        .R(t_V_5_reg_285));
  FDRE \t_V_5_reg_285_reg[6] 
       (.C(aclk),
        .CE(t_V_5_reg_2850),
        .D(\t_V_5_reg_285[6]_i_1_n_0 ),
        .Q(\t_V_5_reg_285_reg[10]_0 [6]),
        .R(t_V_5_reg_285));
  FDRE \t_V_5_reg_285_reg[7] 
       (.C(aclk),
        .CE(t_V_5_reg_2850),
        .D(\t_V_5_reg_285[7]_i_1_n_0 ),
        .Q(\t_V_5_reg_285_reg[10]_0 [7]),
        .R(t_V_5_reg_285));
  FDRE \t_V_5_reg_285_reg[8] 
       (.C(aclk),
        .CE(t_V_5_reg_2850),
        .D(\t_V_5_reg_285[8]_i_1_n_0 ),
        .Q(\t_V_5_reg_285_reg[10]_0 [8]),
        .R(t_V_5_reg_285));
  FDRE \t_V_5_reg_285_reg[9] 
       (.C(aclk),
        .CE(t_V_5_reg_2850),
        .D(j_V_fu_627_p2[9]),
        .Q(\t_V_5_reg_285_reg[10]_0 [9]),
        .R(t_V_5_reg_285));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_274[10]_i_1 
       (.I0(sig_hls_fast_corner_ap_start),
        .I1(Q[0]),
        .I2(ap_CS_fsm_state8),
        .O(t_V_reg_274));
  FDRE \t_V_reg_274_reg[0] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_1138[0]),
        .Q(\t_V_reg_274_reg[10]_0 [0]),
        .R(t_V_reg_274));
  FDRE \t_V_reg_274_reg[10] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_1138[10]),
        .Q(\t_V_reg_274_reg[10]_0 [9]),
        .R(t_V_reg_274));
  FDRE \t_V_reg_274_reg[1] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_1138[1]),
        .Q(\t_V_reg_274_reg[10]_0 [1]),
        .R(t_V_reg_274));
  FDRE \t_V_reg_274_reg[2] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_1138[2]),
        .Q(\t_V_reg_274_reg[10]_0 [2]),
        .R(t_V_reg_274));
  FDRE \t_V_reg_274_reg[3] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_1138[3]),
        .Q(\t_V_reg_274_reg[10]_0 [3]),
        .R(t_V_reg_274));
  FDRE \t_V_reg_274_reg[4] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_1138[4]),
        .Q(\t_V_reg_274_reg[10]_0 [4]),
        .R(t_V_reg_274));
  FDRE \t_V_reg_274_reg[5] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_1138[5]),
        .Q(\t_V_reg_274_reg[10]_0 [5]),
        .R(t_V_reg_274));
  FDRE \t_V_reg_274_reg[6] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_1138[6]),
        .Q(\t_V_reg_274_reg[10]_0 [6]),
        .R(t_V_reg_274));
  FDRE \t_V_reg_274_reg[7] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_1138[7]),
        .Q(\t_V_reg_274_reg[10]_0 [7]),
        .R(t_V_reg_274));
  FDRE \t_V_reg_274_reg[8] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_1138[8]),
        .Q(\t_V_reg_274_reg_n_0_[8] ),
        .R(t_V_reg_274));
  FDRE \t_V_reg_274_reg[9] 
       (.C(aclk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_1138[9]),
        .Q(\t_V_reg_274_reg[10]_0 [8]),
        .R(t_V_reg_274));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_4_reg_1265[0]_i_1 
       (.I0(\p_0_out_inferred__3/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_2_fu_162[0]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_7_reg_1243[0]),
        .I4(\p_0_out_inferred__2/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_2_fu_923_p3__23[0]),
        .O(temp_0_i_i_i_059_i_4_fu_950_p3[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_4_reg_1265[0]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_166[0]),
        .I1(src_kernel_win_0_va_8_reg_1250[0]),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[0]),
        .I3(tmp_223_0_2_i_reg_1260),
        .I4(tmp_223_1_i_fu_917_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_2_fu_923_p3__23[0]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_4_reg_1265[1]_i_1 
       (.I0(\p_0_out_inferred__3/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_2_fu_162[1]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_7_reg_1243[1]),
        .I4(\p_0_out_inferred__2/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_2_fu_923_p3__23[1]),
        .O(temp_0_i_i_i_059_i_4_fu_950_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_4_reg_1265[1]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_166[1]),
        .I1(src_kernel_win_0_va_8_reg_1250[1]),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[1]),
        .I3(tmp_223_0_2_i_reg_1260),
        .I4(tmp_223_1_i_fu_917_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_2_fu_923_p3__23[1]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_4_reg_1265[2]_i_1 
       (.I0(\p_0_out_inferred__3/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_2_fu_162[2]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_7_reg_1243[2]),
        .I4(\p_0_out_inferred__2/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_2_fu_923_p3__23[2]),
        .O(temp_0_i_i_i_059_i_4_fu_950_p3[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_4_reg_1265[2]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_166[2]),
        .I1(src_kernel_win_0_va_8_reg_1250[2]),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[2]),
        .I3(tmp_223_0_2_i_reg_1260),
        .I4(tmp_223_1_i_fu_917_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_2_fu_923_p3__23[2]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_4_reg_1265[3]_i_1 
       (.I0(\p_0_out_inferred__3/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_2_fu_162[3]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_7_reg_1243[3]),
        .I4(\p_0_out_inferred__2/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_2_fu_923_p3__23[3]),
        .O(temp_0_i_i_i_059_i_4_fu_950_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_4_reg_1265[3]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_166[3]),
        .I1(src_kernel_win_0_va_8_reg_1250[3]),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[3]),
        .I3(tmp_223_0_2_i_reg_1260),
        .I4(tmp_223_1_i_fu_917_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_2_fu_923_p3__23[3]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_4_reg_1265[4]_i_1 
       (.I0(\p_0_out_inferred__3/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_2_fu_162[4]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_7_reg_1243[4]),
        .I4(\p_0_out_inferred__2/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_2_fu_923_p3__23[4]),
        .O(temp_0_i_i_i_059_i_4_fu_950_p3[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_4_reg_1265[4]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_166[4]),
        .I1(src_kernel_win_0_va_8_reg_1250[4]),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[4]),
        .I3(tmp_223_0_2_i_reg_1260),
        .I4(tmp_223_1_i_fu_917_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_2_fu_923_p3__23[4]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_4_reg_1265[5]_i_1 
       (.I0(\p_0_out_inferred__3/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_2_fu_162[5]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_7_reg_1243[5]),
        .I4(\p_0_out_inferred__2/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_2_fu_923_p3__23[5]),
        .O(temp_0_i_i_i_059_i_4_fu_950_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_4_reg_1265[5]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_166[5]),
        .I1(src_kernel_win_0_va_8_reg_1250[5]),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[5]),
        .I3(tmp_223_0_2_i_reg_1260),
        .I4(tmp_223_1_i_fu_917_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_2_fu_923_p3__23[5]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_4_reg_1265[6]_i_1 
       (.I0(\p_0_out_inferred__3/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_2_fu_162[6]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_7_reg_1243[6]),
        .I4(\p_0_out_inferred__2/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_2_fu_923_p3__23[6]),
        .O(temp_0_i_i_i_059_i_4_fu_950_p3[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_4_reg_1265[6]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_166[6]),
        .I1(src_kernel_win_0_va_8_reg_1250[6]),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[6]),
        .I3(tmp_223_0_2_i_reg_1260),
        .I4(tmp_223_1_i_fu_917_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_2_fu_923_p3__23[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_i_059_i_4_reg_1265[7]_i_1 
       (.I0(ap_reg_pp0_iter1_or_cond_i_i_i_reg_1232),
        .I1(k_buf_0_val_5_U_n_12),
        .O(temp_0_i_i_i_059_i_4_reg_12650));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_4_reg_1265[7]_i_2 
       (.I0(\p_0_out_inferred__3/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_2_fu_162[7]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_7_reg_1243[7]),
        .I4(\p_0_out_inferred__2/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_2_fu_923_p3__23[7]),
        .O(temp_0_i_i_i_059_i_4_fu_950_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_4_reg_1265[7]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_166[7]),
        .I1(src_kernel_win_0_va_8_reg_1250[7]),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[7]),
        .I3(tmp_223_0_2_i_reg_1260),
        .I4(tmp_223_1_i_fu_917_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_2_fu_923_p3__23[7]));
  FDRE \temp_0_i_i_i_059_i_4_reg_1265_reg[0] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_4_reg_12650),
        .D(temp_0_i_i_i_059_i_4_fu_950_p3[0]),
        .Q(temp_0_i_i_i_059_i_4_reg_1265[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_4_reg_1265_reg[1] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_4_reg_12650),
        .D(temp_0_i_i_i_059_i_4_fu_950_p3[1]),
        .Q(temp_0_i_i_i_059_i_4_reg_1265[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_4_reg_1265_reg[2] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_4_reg_12650),
        .D(temp_0_i_i_i_059_i_4_fu_950_p3[2]),
        .Q(temp_0_i_i_i_059_i_4_reg_1265[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_4_reg_1265_reg[3] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_4_reg_12650),
        .D(temp_0_i_i_i_059_i_4_fu_950_p3[3]),
        .Q(temp_0_i_i_i_059_i_4_reg_1265[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_4_reg_1265_reg[4] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_4_reg_12650),
        .D(temp_0_i_i_i_059_i_4_fu_950_p3[4]),
        .Q(temp_0_i_i_i_059_i_4_reg_1265[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_4_reg_1265_reg[5] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_4_reg_12650),
        .D(temp_0_i_i_i_059_i_4_fu_950_p3[5]),
        .Q(temp_0_i_i_i_059_i_4_reg_1265[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_4_reg_1265_reg[6] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_4_reg_12650),
        .D(temp_0_i_i_i_059_i_4_fu_950_p3[6]),
        .Q(temp_0_i_i_i_059_i_4_reg_1265[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_4_reg_1265_reg[7] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_4_reg_12650),
        .D(temp_0_i_i_i_059_i_4_fu_950_p3[7]),
        .Q(temp_0_i_i_i_059_i_4_reg_1265[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_s_reg_1255[0]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_170[0]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_174[0]),
        .O(temp_0_i_i_i_059_i_s_fu_879_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_s_reg_1255[1]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_170[1]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_174[1]),
        .O(temp_0_i_i_i_059_i_s_fu_879_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_s_reg_1255[2]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_170[2]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_174[2]),
        .O(temp_0_i_i_i_059_i_s_fu_879_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_s_reg_1255[3]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_170[3]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_174[3]),
        .O(temp_0_i_i_i_059_i_s_fu_879_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_s_reg_1255[4]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_170[4]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_174[4]),
        .O(temp_0_i_i_i_059_i_s_fu_879_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_s_reg_1255[5]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_170[5]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_174[5]),
        .O(temp_0_i_i_i_059_i_s_fu_879_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_s_reg_1255[6]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_170[6]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_174[6]),
        .O(temp_0_i_i_i_059_i_s_fu_879_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_0_i_i_i_059_i_s_reg_1255[7]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_170[7]),
        .I1(p_0_in__0),
        .I2(src_kernel_win_0_va_5_fu_174[7]),
        .O(temp_0_i_i_i_059_i_s_fu_879_p3[7]));
  FDRE \temp_0_i_i_i_059_i_s_reg_1255_reg[0] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_s_reg_12550),
        .D(temp_0_i_i_i_059_i_s_fu_879_p3[0]),
        .Q(temp_0_i_i_i_059_i_s_reg_1255[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1255_reg[1] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_s_reg_12550),
        .D(temp_0_i_i_i_059_i_s_fu_879_p3[1]),
        .Q(temp_0_i_i_i_059_i_s_reg_1255[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1255_reg[2] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_s_reg_12550),
        .D(temp_0_i_i_i_059_i_s_fu_879_p3[2]),
        .Q(temp_0_i_i_i_059_i_s_reg_1255[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1255_reg[3] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_s_reg_12550),
        .D(temp_0_i_i_i_059_i_s_fu_879_p3[3]),
        .Q(temp_0_i_i_i_059_i_s_reg_1255[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1255_reg[4] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_s_reg_12550),
        .D(temp_0_i_i_i_059_i_s_fu_879_p3[4]),
        .Q(temp_0_i_i_i_059_i_s_reg_1255[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1255_reg[5] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_s_reg_12550),
        .D(temp_0_i_i_i_059_i_s_fu_879_p3[5]),
        .Q(temp_0_i_i_i_059_i_s_reg_1255[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1255_reg[6] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_s_reg_12550),
        .D(temp_0_i_i_i_059_i_s_fu_879_p3[6]),
        .Q(temp_0_i_i_i_059_i_s_reg_1255[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1255_reg[7] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_s_reg_12550),
        .D(temp_0_i_i_i_059_i_s_fu_879_p3[7]),
        .Q(temp_0_i_i_i_059_i_s_reg_1255[7]),
        .R(1'b0));
  FDRE \tmp_147_not_i_reg_1147_reg[0] 
       (.C(aclk),
        .CE(\icmp_reg_1152[0]_i_1_n_0 ),
        .D(tmp_147_not_i_fu_376_p2),
        .Q(tmp_147_not_i_reg_1147),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBA8A8A8A)) 
    \tmp_177_2_i_reg_1161[0]_i_1 
       (.I0(\tmp_177_2_i_reg_1161_reg_n_0_[0] ),
        .I1(CO),
        .I2(Q[1]),
        .I3(\row_assign_7_1_t_i_reg_1177[1]_i_2_n_0 ),
        .I4(\t_V_reg_274_reg[10]_0 [0]),
        .O(\tmp_177_2_i_reg_1161[0]_i_1_n_0 ));
  FDRE \tmp_177_2_i_reg_1161_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp_177_2_i_reg_1161[0]_i_1_n_0 ),
        .Q(\tmp_177_2_i_reg_1161_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 tmp_204_1_i_fu_491_p2_carry
       (.CI(1'b0),
        .CO({tmp_204_1_i_fu_491_p2_carry_n_0,tmp_204_1_i_fu_491_p2_carry_n_1,tmp_204_1_i_fu_491_p2_carry_n_2,tmp_204_1_i_fu_491_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_204_1_i_fu_491_p2_carry_i_1_n_0,tmp_204_1_i_fu_491_p2_carry_i_2_n_0,tmp_204_1_i_fu_491_p2_carry_i_3_n_0,tmp_204_1_i_fu_491_p2_carry_i_4_n_0}),
        .O(NLW_tmp_204_1_i_fu_491_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_204_1_i_fu_491_p2_carry_i_5_n_0,tmp_204_1_i_fu_491_p2_carry_i_6_n_0,tmp_204_1_i_fu_491_p2_carry_i_7_n_0,tmp_204_1_i_fu_491_p2_carry__0_0}));
  CARRY4 tmp_204_1_i_fu_491_p2_carry__0
       (.CI(tmp_204_1_i_fu_491_p2_carry_n_0),
        .CO({NLW_tmp_204_1_i_fu_491_p2_carry__0_CO_UNCONNECTED[3:2],tmp_204_1_i_fu_491_p2,tmp_204_1_i_fu_491_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_204_1_i_fu_491_p2_carry__0_i_1_n_0,tmp_204_1_i_fu_491_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_204_1_i_fu_491_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_204_1_i_fu_491_p2_carry__0_i_3_n_0,tmp_204_1_i_fu_491_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h10F1)) 
    tmp_204_1_i_fu_491_p2_carry__0_i_1
       (.I0(\t_V_reg_274_reg[10]_0 [8]),
        .I1(\icmp_reg_1152[0]_i_3_n_0 ),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [10]),
        .I3(\t_V_reg_274_reg[10]_0 [9]),
        .O(tmp_204_1_i_fu_491_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h2A22BCBB0200A8AA)) 
    tmp_204_1_i_fu_491_p2_carry__0_i_2
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [9]),
        .I1(\t_V_reg_274_reg_n_0_[8] ),
        .I2(tmp_204_1_i_fu_491_p2_carry_i_9_n_0),
        .I3(tmp_204_2_i_fu_530_p2_carry__0_i_5_n_0),
        .I4(\t_V_reg_274_reg[10]_0 [8]),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [8]),
        .O(tmp_204_1_i_fu_491_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9992)) 
    tmp_204_1_i_fu_491_p2_carry__0_i_3
       (.I0(\t_V_reg_274_reg[10]_0 [9]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [10]),
        .I2(\icmp_reg_1152[0]_i_3_n_0 ),
        .I3(\t_V_reg_274_reg[10]_0 [8]),
        .O(tmp_204_1_i_fu_491_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9006909009900909)) 
    tmp_204_1_i_fu_491_p2_carry__0_i_4
       (.I0(\t_V_reg_274_reg[10]_0 [8]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [9]),
        .I2(\t_V_reg_274_reg_n_0_[8] ),
        .I3(tmp_204_1_i_fu_491_p2_carry_i_9_n_0),
        .I4(tmp_204_2_i_fu_530_p2_carry__0_i_5_n_0),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [8]),
        .O(tmp_204_1_i_fu_491_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h02AAABFC0002AAA8)) 
    tmp_204_1_i_fu_491_p2_carry_i_1
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [7]),
        .I1(tmp_204_1_i_fu_491_p2_carry_i_9_n_0),
        .I2(\t_V_reg_274_reg[10]_0 [5]),
        .I3(\t_V_reg_274_reg[10]_0 [6]),
        .I4(\t_V_reg_274_reg[10]_0 [7]),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [6]),
        .O(tmp_204_1_i_fu_491_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    tmp_204_1_i_fu_491_p2_carry_i_10
       (.I0(\t_V_reg_274_reg[10]_0 [3]),
        .I1(\t_V_reg_274_reg[10]_0 [2]),
        .I2(\t_V_reg_274_reg[10]_0 [1]),
        .O(tmp_204_1_i_fu_491_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h2ABC02A8)) 
    tmp_204_1_i_fu_491_p2_carry_i_2
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [5]),
        .I1(\t_V_reg_274_reg[10]_0 [4]),
        .I2(tmp_204_1_i_fu_491_p2_carry_i_10_n_0),
        .I3(\t_V_reg_274_reg[10]_0 [5]),
        .I4(\tmp_23_i_reg_1165_reg[0]_3 [4]),
        .O(tmp_204_1_i_fu_491_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h2ABC02A8)) 
    tmp_204_1_i_fu_491_p2_carry_i_3
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [3]),
        .I1(\t_V_reg_274_reg[10]_0 [1]),
        .I2(\t_V_reg_274_reg[10]_0 [2]),
        .I3(\t_V_reg_274_reg[10]_0 [3]),
        .I4(\tmp_23_i_reg_1165_reg[0]_3 [2]),
        .O(tmp_204_1_i_fu_491_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h88E8)) 
    tmp_204_1_i_fu_491_p2_carry_i_4
       (.I0(\t_V_reg_274_reg[10]_0 [1]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [1]),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [0]),
        .I3(\t_V_reg_274_reg[10]_0 [0]),
        .O(tmp_204_1_i_fu_491_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    tmp_204_1_i_fu_491_p2_carry_i_5
       (.I0(\t_V_reg_274_reg[10]_0 [7]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [7]),
        .I2(\t_V_reg_274_reg[10]_0 [6]),
        .I3(tmp_204_1_i_fu_491_p2_carry_i_9_n_0),
        .I4(\t_V_reg_274_reg[10]_0 [5]),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [6]),
        .O(tmp_204_1_i_fu_491_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h90060990)) 
    tmp_204_1_i_fu_491_p2_carry_i_6
       (.I0(\t_V_reg_274_reg[10]_0 [5]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [5]),
        .I2(\t_V_reg_274_reg[10]_0 [4]),
        .I3(tmp_204_1_i_fu_491_p2_carry_i_10_n_0),
        .I4(\tmp_23_i_reg_1165_reg[0]_3 [4]),
        .O(tmp_204_1_i_fu_491_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h90060990)) 
    tmp_204_1_i_fu_491_p2_carry_i_7
       (.I0(\t_V_reg_274_reg[10]_0 [3]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [3]),
        .I2(\t_V_reg_274_reg[10]_0 [1]),
        .I3(\t_V_reg_274_reg[10]_0 [2]),
        .I4(\tmp_23_i_reg_1165_reg[0]_3 [2]),
        .O(tmp_204_1_i_fu_491_p2_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_204_1_i_fu_491_p2_carry_i_9
       (.I0(\t_V_reg_274_reg[10]_0 [4]),
        .I1(\t_V_reg_274_reg[10]_0 [1]),
        .I2(\t_V_reg_274_reg[10]_0 [2]),
        .I3(\t_V_reg_274_reg[10]_0 [3]),
        .O(tmp_204_1_i_fu_491_p2_carry_i_9_n_0));
  CARRY4 tmp_204_2_i_fu_530_p2_carry
       (.CI(1'b0),
        .CO({tmp_204_2_i_fu_530_p2_carry_n_0,tmp_204_2_i_fu_530_p2_carry_n_1,tmp_204_2_i_fu_530_p2_carry_n_2,tmp_204_2_i_fu_530_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_204_2_i_fu_530_p2_carry_i_1_n_0,tmp_204_2_i_fu_530_p2_carry_i_2_n_0,tmp_204_2_i_fu_530_p2_carry_i_3_n_0,tmp_204_2_i_fu_530_p2_carry_i_4_n_0}),
        .O(NLW_tmp_204_2_i_fu_530_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_204_2_i_fu_530_p2_carry_i_5_n_0,tmp_204_2_i_fu_530_p2_carry_i_6_n_0,tmp_204_2_i_fu_530_p2_carry_i_7_n_0,tmp_204_2_i_fu_530_p2_carry__0_0}));
  CARRY4 tmp_204_2_i_fu_530_p2_carry__0
       (.CI(tmp_204_2_i_fu_530_p2_carry_n_0),
        .CO({NLW_tmp_204_2_i_fu_530_p2_carry__0_CO_UNCONNECTED[3:2],tmp_204_2_i_fu_530_p2,tmp_204_2_i_fu_530_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_204_2_i_fu_530_p2_carry__0_i_1_n_0,tmp_204_2_i_fu_530_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_204_2_i_fu_530_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_204_2_i_fu_530_p2_carry__0_i_3_n_0,tmp_204_2_i_fu_530_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h20F2)) 
    tmp_204_2_i_fu_530_p2_carry__0_i_1
       (.I0(\row_assign_7_2_t_i_reg_1182[0]_i_2_n_0 ),
        .I1(\t_V_reg_274_reg[10]_0 [8]),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [10]),
        .I3(\t_V_reg_274_reg[10]_0 [9]),
        .O(tmp_204_2_i_fu_530_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h80AAEA3F0080AA2A)) 
    tmp_204_2_i_fu_530_p2_carry__0_i_2
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [9]),
        .I1(tmp_204_2_i_fu_530_p2_carry__0_i_5_n_0),
        .I2(tmp_204_2_i_fu_530_p2_carry_i_9_n_0),
        .I3(\t_V_reg_274_reg_n_0_[8] ),
        .I4(\t_V_reg_274_reg[10]_0 [8]),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [8]),
        .O(tmp_204_2_i_fu_530_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9299)) 
    tmp_204_2_i_fu_530_p2_carry__0_i_3
       (.I0(\t_V_reg_274_reg[10]_0 [9]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [10]),
        .I2(\t_V_reg_274_reg[10]_0 [8]),
        .I3(\row_assign_7_2_t_i_reg_1182[0]_i_2_n_0 ),
        .O(tmp_204_2_i_fu_530_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0690909090090909)) 
    tmp_204_2_i_fu_530_p2_carry__0_i_4
       (.I0(\t_V_reg_274_reg[10]_0 [8]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [9]),
        .I2(\t_V_reg_274_reg_n_0_[8] ),
        .I3(tmp_204_2_i_fu_530_p2_carry__0_i_5_n_0),
        .I4(tmp_204_2_i_fu_530_p2_carry_i_9_n_0),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [8]),
        .O(tmp_204_2_i_fu_530_p2_carry__0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h01)) 
    tmp_204_2_i_fu_530_p2_carry__0_i_5
       (.I0(\t_V_reg_274_reg[10]_0 [7]),
        .I1(\t_V_reg_274_reg[10]_0 [6]),
        .I2(\t_V_reg_274_reg[10]_0 [5]),
        .O(tmp_204_2_i_fu_530_p2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h20AABACF0020AA8A)) 
    tmp_204_2_i_fu_530_p2_carry_i_1
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [7]),
        .I1(\t_V_reg_274_reg[10]_0 [5]),
        .I2(tmp_204_2_i_fu_530_p2_carry_i_9_n_0),
        .I3(\t_V_reg_274_reg[10]_0 [6]),
        .I4(\t_V_reg_274_reg[10]_0 [7]),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [6]),
        .O(tmp_204_2_i_fu_530_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    tmp_204_2_i_fu_530_p2_carry_i_10
       (.I0(\t_V_reg_274_reg[10]_0 [3]),
        .I1(\t_V_reg_274_reg[10]_0 [0]),
        .I2(\t_V_reg_274_reg[10]_0 [1]),
        .I3(\t_V_reg_274_reg[10]_0 [2]),
        .O(tmp_204_2_i_fu_530_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h2ABC02A8)) 
    tmp_204_2_i_fu_530_p2_carry_i_2
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [5]),
        .I1(\t_V_reg_274_reg[10]_0 [4]),
        .I2(tmp_204_2_i_fu_530_p2_carry_i_10_n_0),
        .I3(\t_V_reg_274_reg[10]_0 [5]),
        .I4(\tmp_23_i_reg_1165_reg[0]_3 [4]),
        .O(tmp_204_2_i_fu_530_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h2AAABCCC0222A888)) 
    tmp_204_2_i_fu_530_p2_carry_i_3
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [3]),
        .I1(\t_V_reg_274_reg[10]_0 [2]),
        .I2(\t_V_reg_274_reg[10]_0 [1]),
        .I3(\t_V_reg_274_reg[10]_0 [0]),
        .I4(\t_V_reg_274_reg[10]_0 [3]),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [2]),
        .O(tmp_204_2_i_fu_530_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hE844)) 
    tmp_204_2_i_fu_530_p2_carry_i_4
       (.I0(\t_V_reg_274_reg[10]_0 [1]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [1]),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [0]),
        .I3(\t_V_reg_274_reg[10]_0 [0]),
        .O(tmp_204_2_i_fu_530_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9006909009900909)) 
    tmp_204_2_i_fu_530_p2_carry_i_5
       (.I0(\t_V_reg_274_reg[10]_0 [7]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [7]),
        .I2(\t_V_reg_274_reg[10]_0 [6]),
        .I3(\t_V_reg_274_reg[10]_0 [5]),
        .I4(tmp_204_2_i_fu_530_p2_carry_i_9_n_0),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [6]),
        .O(tmp_204_2_i_fu_530_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h90060990)) 
    tmp_204_2_i_fu_530_p2_carry_i_6
       (.I0(\t_V_reg_274_reg[10]_0 [5]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [5]),
        .I2(\t_V_reg_274_reg[10]_0 [4]),
        .I3(tmp_204_2_i_fu_530_p2_carry_i_10_n_0),
        .I4(\tmp_23_i_reg_1165_reg[0]_3 [4]),
        .O(tmp_204_2_i_fu_530_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9006060609909090)) 
    tmp_204_2_i_fu_530_p2_carry_i_7
       (.I0(\t_V_reg_274_reg[10]_0 [3]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [3]),
        .I2(\t_V_reg_274_reg[10]_0 [2]),
        .I3(\t_V_reg_274_reg[10]_0 [1]),
        .I4(\t_V_reg_274_reg[10]_0 [0]),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [2]),
        .O(tmp_204_2_i_fu_530_p2_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h00000111)) 
    tmp_204_2_i_fu_530_p2_carry_i_9
       (.I0(\t_V_reg_274_reg[10]_0 [4]),
        .I1(\t_V_reg_274_reg[10]_0 [2]),
        .I2(\t_V_reg_274_reg[10]_0 [1]),
        .I3(\t_V_reg_274_reg[10]_0 [0]),
        .I4(\t_V_reg_274_reg[10]_0 [3]),
        .O(tmp_204_2_i_fu_530_p2_carry_i_9_n_0));
  CARRY4 tmp_20_i_fu_371_p2_carry
       (.CI(1'b0),
        .CO({tmp_20_i_fu_371_p2_carry_n_0,tmp_20_i_fu_371_p2_carry_n_1,tmp_20_i_fu_371_p2_carry_n_2,tmp_20_i_fu_371_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_20_i_fu_371_p2_carry_i_1_n_0,tmp_20_i_fu_371_p2_carry_i_2_n_0,tmp_20_i_fu_371_p2_carry_i_3_n_0,tmp_20_i_fu_371_p2_carry_i_4_n_0}),
        .O(NLW_tmp_20_i_fu_371_p2_carry_O_UNCONNECTED[3:0]),
        .S(\tmp_20_i_reg_1143_reg[0]_0 ));
  CARRY4 tmp_20_i_fu_371_p2_carry__0
       (.CI(tmp_20_i_fu_371_p2_carry_n_0),
        .CO({NLW_tmp_20_i_fu_371_p2_carry__0_CO_UNCONNECTED[3:2],tmp_20_i_fu_371_p2,tmp_20_i_fu_371_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_20_i_reg_1143_reg[0]_1 ,tmp_20_i_fu_371_p2_carry__0_i_2_n_0}),
        .O({NLW_tmp_20_i_fu_371_p2_carry__0_O_UNCONNECTED[3],tmp_147_not_i_fu_376_p2,NLW_tmp_20_i_fu_371_p2_carry__0_O_UNCONNECTED[1:0]}),
        .S({1'b0,1'b1,tmp_20_i_fu_371_p2_carry__0_i_3_n_0,tmp_20_i_fu_371_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_20_i_fu_371_p2_carry__0_i_2
       (.I0(\t_V_reg_274_reg_n_0_[8] ),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [8]),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [9]),
        .I3(\t_V_reg_274_reg[10]_0 [8]),
        .O(tmp_20_i_fu_371_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_20_i_fu_371_p2_carry__0_i_3
       (.I0(\t_V_reg_274_reg[10]_0 [9]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [10]),
        .O(tmp_20_i_fu_371_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_20_i_fu_371_p2_carry__0_i_4
       (.I0(\t_V_reg_274_reg_n_0_[8] ),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [8]),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [9]),
        .I3(\t_V_reg_274_reg[10]_0 [8]),
        .O(tmp_20_i_fu_371_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_20_i_fu_371_p2_carry_i_1
       (.I0(\t_V_reg_274_reg[10]_0 [6]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [6]),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [7]),
        .I3(\t_V_reg_274_reg[10]_0 [7]),
        .O(tmp_20_i_fu_371_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_20_i_fu_371_p2_carry_i_2
       (.I0(\t_V_reg_274_reg[10]_0 [4]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [4]),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [5]),
        .I3(\t_V_reg_274_reg[10]_0 [5]),
        .O(tmp_20_i_fu_371_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    tmp_20_i_fu_371_p2_carry_i_3
       (.I0(\t_V_reg_274_reg[10]_0 [3]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [3]),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [2]),
        .I3(\t_V_reg_274_reg[10]_0 [2]),
        .O(tmp_20_i_fu_371_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    tmp_20_i_fu_371_p2_carry_i_4
       (.I0(\t_V_reg_274_reg[10]_0 [1]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [1]),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [0]),
        .I3(\t_V_reg_274_reg[10]_0 [0]),
        .O(tmp_20_i_fu_371_p2_carry_i_4_n_0));
  FDRE \tmp_20_i_reg_1143_reg[0] 
       (.C(aclk),
        .CE(\icmp_reg_1152[0]_i_1_n_0 ),
        .D(tmp_20_i_fu_371_p2),
        .Q(tmp_20_i_reg_1143),
        .R(1'b0));
  CARRY4 tmp_223_0_1_i_fu_873_p2_carry
       (.CI(1'b0),
        .CO({p_0_in__0,tmp_223_0_1_i_fu_873_p2_carry_n_1,tmp_223_0_1_i_fu_873_p2_carry_n_2,tmp_223_0_1_i_fu_873_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_223_0_1_i_fu_873_p2_carry_i_1_n_0,tmp_223_0_1_i_fu_873_p2_carry_i_2_n_0,tmp_223_0_1_i_fu_873_p2_carry_i_3_n_0,tmp_223_0_1_i_fu_873_p2_carry_i_4_n_0}),
        .O(NLW_tmp_223_0_1_i_fu_873_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_223_0_1_i_fu_873_p2_carry_i_5_n_0,tmp_223_0_1_i_fu_873_p2_carry_i_6_n_0,tmp_223_0_1_i_fu_873_p2_carry_i_7_n_0,tmp_223_0_1_i_fu_873_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_223_0_1_i_fu_873_p2_carry_i_1
       (.I0(src_kernel_win_0_va_4_fu_170[7]),
        .I1(src_kernel_win_0_va_5_fu_174[7]),
        .I2(src_kernel_win_0_va_4_fu_170[6]),
        .I3(src_kernel_win_0_va_5_fu_174[6]),
        .O(tmp_223_0_1_i_fu_873_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_223_0_1_i_fu_873_p2_carry_i_2
       (.I0(src_kernel_win_0_va_4_fu_170[5]),
        .I1(src_kernel_win_0_va_5_fu_174[5]),
        .I2(src_kernel_win_0_va_4_fu_170[4]),
        .I3(src_kernel_win_0_va_5_fu_174[4]),
        .O(tmp_223_0_1_i_fu_873_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_223_0_1_i_fu_873_p2_carry_i_3
       (.I0(src_kernel_win_0_va_4_fu_170[3]),
        .I1(src_kernel_win_0_va_5_fu_174[3]),
        .I2(src_kernel_win_0_va_4_fu_170[2]),
        .I3(src_kernel_win_0_va_5_fu_174[2]),
        .O(tmp_223_0_1_i_fu_873_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_223_0_1_i_fu_873_p2_carry_i_4
       (.I0(src_kernel_win_0_va_4_fu_170[1]),
        .I1(src_kernel_win_0_va_5_fu_174[1]),
        .I2(src_kernel_win_0_va_4_fu_170[0]),
        .I3(src_kernel_win_0_va_5_fu_174[0]),
        .O(tmp_223_0_1_i_fu_873_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_223_0_1_i_fu_873_p2_carry_i_5
       (.I0(src_kernel_win_0_va_5_fu_174[7]),
        .I1(src_kernel_win_0_va_4_fu_170[7]),
        .I2(src_kernel_win_0_va_5_fu_174[6]),
        .I3(src_kernel_win_0_va_4_fu_170[6]),
        .O(tmp_223_0_1_i_fu_873_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_223_0_1_i_fu_873_p2_carry_i_6
       (.I0(src_kernel_win_0_va_5_fu_174[5]),
        .I1(src_kernel_win_0_va_4_fu_170[5]),
        .I2(src_kernel_win_0_va_5_fu_174[4]),
        .I3(src_kernel_win_0_va_4_fu_170[4]),
        .O(tmp_223_0_1_i_fu_873_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_223_0_1_i_fu_873_p2_carry_i_7
       (.I0(src_kernel_win_0_va_5_fu_174[3]),
        .I1(src_kernel_win_0_va_4_fu_170[3]),
        .I2(src_kernel_win_0_va_5_fu_174[2]),
        .I3(src_kernel_win_0_va_4_fu_170[2]),
        .O(tmp_223_0_1_i_fu_873_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_223_0_1_i_fu_873_p2_carry_i_8
       (.I0(src_kernel_win_0_va_5_fu_174[1]),
        .I1(src_kernel_win_0_va_4_fu_170[1]),
        .I2(src_kernel_win_0_va_5_fu_174[0]),
        .I3(src_kernel_win_0_va_4_fu_170[0]),
        .O(tmp_223_0_1_i_fu_873_p2_carry_i_8_n_0));
  CARRY4 tmp_223_0_2_i_fu_887_p2_carry
       (.CI(1'b0),
        .CO({tmp_223_0_2_i_fu_887_p2,tmp_223_0_2_i_fu_887_p2_carry_n_1,tmp_223_0_2_i_fu_887_p2_carry_n_2,tmp_223_0_2_i_fu_887_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({k_buf_0_val_4_U_n_10,k_buf_0_val_3_U_n_20,k_buf_0_val_3_U_n_21,k_buf_0_val_4_U_n_11}),
        .O(NLW_tmp_223_0_2_i_fu_887_p2_carry_O_UNCONNECTED[3:0]),
        .S({k_buf_0_val_4_U_n_12,k_buf_0_val_3_U_n_22,k_buf_0_val_3_U_n_23,k_buf_0_val_4_U_n_13}));
  LUT3 #(
    .INIT(8'h08)) 
    \tmp_223_0_2_i_reg_1260[0]_i_1 
       (.I0(or_cond_i_i_i_reg_1232),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_0_val_5_U_n_12),
        .O(temp_0_i_i_i_059_i_s_reg_12550));
  FDRE \tmp_223_0_2_i_reg_1260_reg[0] 
       (.C(aclk),
        .CE(temp_0_i_i_i_059_i_s_reg_12550),
        .D(tmp_223_0_2_i_fu_887_p2),
        .Q(tmp_223_0_2_i_reg_1260),
        .R(1'b0));
  CARRY4 tmp_223_1_1_i_fu_931_p2_carry
       (.CI(1'b0),
        .CO({p_0_in2_in,tmp_223_1_1_i_fu_931_p2_carry_n_1,tmp_223_1_1_i_fu_931_p2_carry_n_2,tmp_223_1_1_i_fu_931_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_223_1_1_i_fu_931_p2_carry_i_1_n_0,tmp_223_1_1_i_fu_931_p2_carry_i_2_n_0,tmp_223_1_1_i_fu_931_p2_carry_i_3_n_0,tmp_223_1_1_i_fu_931_p2_carry_i_4_n_0}),
        .O(NLW_tmp_223_1_1_i_fu_931_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_223_1_1_i_fu_931_p2_carry_i_5_n_0,tmp_223_1_1_i_fu_931_p2_carry_i_6_n_0,tmp_223_1_1_i_fu_931_p2_carry_i_7_n_0,tmp_223_1_1_i_fu_931_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_223_1_1_i_fu_931_p2_carry_i_1
       (.I0(src_kernel_win_0_va_2_fu_162[6]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[6]),
        .I2(temp_0_i_i_i_059_i_2_fu_923_p3__23[7]),
        .I3(src_kernel_win_0_va_2_fu_162[7]),
        .O(tmp_223_1_1_i_fu_931_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_223_1_1_i_fu_931_p2_carry_i_2
       (.I0(src_kernel_win_0_va_2_fu_162[4]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[4]),
        .I2(temp_0_i_i_i_059_i_2_fu_923_p3__23[5]),
        .I3(src_kernel_win_0_va_2_fu_162[5]),
        .O(tmp_223_1_1_i_fu_931_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_223_1_1_i_fu_931_p2_carry_i_3
       (.I0(src_kernel_win_0_va_2_fu_162[2]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[2]),
        .I2(temp_0_i_i_i_059_i_2_fu_923_p3__23[3]),
        .I3(src_kernel_win_0_va_2_fu_162[3]),
        .O(tmp_223_1_1_i_fu_931_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_223_1_1_i_fu_931_p2_carry_i_4
       (.I0(src_kernel_win_0_va_2_fu_162[0]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[0]),
        .I2(temp_0_i_i_i_059_i_2_fu_923_p3__23[1]),
        .I3(src_kernel_win_0_va_2_fu_162[1]),
        .O(tmp_223_1_1_i_fu_931_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_223_1_1_i_fu_931_p2_carry_i_5
       (.I0(src_kernel_win_0_va_2_fu_162[6]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[6]),
        .I2(src_kernel_win_0_va_2_fu_162[7]),
        .I3(temp_0_i_i_i_059_i_2_fu_923_p3__23[7]),
        .O(tmp_223_1_1_i_fu_931_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_223_1_1_i_fu_931_p2_carry_i_6
       (.I0(src_kernel_win_0_va_2_fu_162[4]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[4]),
        .I2(src_kernel_win_0_va_2_fu_162[5]),
        .I3(temp_0_i_i_i_059_i_2_fu_923_p3__23[5]),
        .O(tmp_223_1_1_i_fu_931_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_223_1_1_i_fu_931_p2_carry_i_7
       (.I0(src_kernel_win_0_va_2_fu_162[2]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[2]),
        .I2(src_kernel_win_0_va_2_fu_162[3]),
        .I3(temp_0_i_i_i_059_i_2_fu_923_p3__23[3]),
        .O(tmp_223_1_1_i_fu_931_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_223_1_1_i_fu_931_p2_carry_i_8
       (.I0(src_kernel_win_0_va_2_fu_162[0]),
        .I1(temp_0_i_i_i_059_i_2_fu_923_p3__23[0]),
        .I2(src_kernel_win_0_va_2_fu_162[1]),
        .I3(temp_0_i_i_i_059_i_2_fu_923_p3__23[1]),
        .O(tmp_223_1_1_i_fu_931_p2_carry_i_8_n_0));
  CARRY4 tmp_223_1_i_fu_917_p2_carry
       (.CI(1'b0),
        .CO({tmp_223_1_i_fu_917_p2_carry_n_0,tmp_223_1_i_fu_917_p2_carry_n_1,tmp_223_1_i_fu_917_p2_carry_n_2,tmp_223_1_i_fu_917_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_223_1_i_fu_917_p2_carry_i_1_n_0,tmp_223_1_i_fu_917_p2_carry_i_2_n_0,tmp_223_1_i_fu_917_p2_carry_i_3_n_0,tmp_223_1_i_fu_917_p2_carry_i_4_n_0}),
        .O(NLW_tmp_223_1_i_fu_917_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_223_1_i_fu_917_p2_carry_i_5_n_0,tmp_223_1_i_fu_917_p2_carry_i_6_n_0,tmp_223_1_i_fu_917_p2_carry_i_7_n_0,tmp_223_1_i_fu_917_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_223_1_i_fu_917_p2_carry_i_1
       (.I0(src_kernel_win_0_va_3_fu_166[6]),
        .I1(tmp_223_0_2_i_reg_1260),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[6]),
        .I3(src_kernel_win_0_va_8_reg_1250[6]),
        .I4(temp_0_i_i_i_059_i_1_fu_912_p3__23[7]),
        .I5(src_kernel_win_0_va_3_fu_166[7]),
        .O(tmp_223_1_i_fu_917_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_223_1_i_fu_917_p2_carry_i_10
       (.I0(src_kernel_win_0_va_8_reg_1250[5]),
        .I1(temp_0_i_i_i_059_i_s_reg_1255[5]),
        .I2(tmp_223_0_2_i_reg_1260),
        .O(temp_0_i_i_i_059_i_1_fu_912_p3__23[5]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_223_1_i_fu_917_p2_carry_i_11
       (.I0(src_kernel_win_0_va_8_reg_1250[3]),
        .I1(temp_0_i_i_i_059_i_s_reg_1255[3]),
        .I2(tmp_223_0_2_i_reg_1260),
        .O(temp_0_i_i_i_059_i_1_fu_912_p3__23[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_223_1_i_fu_917_p2_carry_i_12
       (.I0(src_kernel_win_0_va_8_reg_1250[1]),
        .I1(temp_0_i_i_i_059_i_s_reg_1255[1]),
        .I2(tmp_223_0_2_i_reg_1260),
        .O(temp_0_i_i_i_059_i_1_fu_912_p3__23[1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_223_1_i_fu_917_p2_carry_i_2
       (.I0(src_kernel_win_0_va_3_fu_166[4]),
        .I1(tmp_223_0_2_i_reg_1260),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[4]),
        .I3(src_kernel_win_0_va_8_reg_1250[4]),
        .I4(temp_0_i_i_i_059_i_1_fu_912_p3__23[5]),
        .I5(src_kernel_win_0_va_3_fu_166[5]),
        .O(tmp_223_1_i_fu_917_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_223_1_i_fu_917_p2_carry_i_3
       (.I0(src_kernel_win_0_va_3_fu_166[2]),
        .I1(tmp_223_0_2_i_reg_1260),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[2]),
        .I3(src_kernel_win_0_va_8_reg_1250[2]),
        .I4(temp_0_i_i_i_059_i_1_fu_912_p3__23[3]),
        .I5(src_kernel_win_0_va_3_fu_166[3]),
        .O(tmp_223_1_i_fu_917_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_223_1_i_fu_917_p2_carry_i_4
       (.I0(src_kernel_win_0_va_3_fu_166[0]),
        .I1(tmp_223_0_2_i_reg_1260),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[0]),
        .I3(src_kernel_win_0_va_8_reg_1250[0]),
        .I4(temp_0_i_i_i_059_i_1_fu_912_p3__23[1]),
        .I5(src_kernel_win_0_va_3_fu_166[1]),
        .O(tmp_223_1_i_fu_917_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_223_1_i_fu_917_p2_carry_i_5
       (.I0(src_kernel_win_0_va_3_fu_166[6]),
        .I1(src_kernel_win_0_va_8_reg_1250[6]),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[6]),
        .I3(tmp_223_0_2_i_reg_1260),
        .I4(src_kernel_win_0_va_3_fu_166[7]),
        .I5(temp_0_i_i_i_059_i_1_fu_912_p3__23[7]),
        .O(tmp_223_1_i_fu_917_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_223_1_i_fu_917_p2_carry_i_6
       (.I0(src_kernel_win_0_va_3_fu_166[4]),
        .I1(src_kernel_win_0_va_8_reg_1250[4]),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[4]),
        .I3(tmp_223_0_2_i_reg_1260),
        .I4(src_kernel_win_0_va_3_fu_166[5]),
        .I5(temp_0_i_i_i_059_i_1_fu_912_p3__23[5]),
        .O(tmp_223_1_i_fu_917_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_223_1_i_fu_917_p2_carry_i_7
       (.I0(src_kernel_win_0_va_3_fu_166[2]),
        .I1(src_kernel_win_0_va_8_reg_1250[2]),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[2]),
        .I3(tmp_223_0_2_i_reg_1260),
        .I4(src_kernel_win_0_va_3_fu_166[3]),
        .I5(temp_0_i_i_i_059_i_1_fu_912_p3__23[3]),
        .O(tmp_223_1_i_fu_917_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_223_1_i_fu_917_p2_carry_i_8
       (.I0(src_kernel_win_0_va_3_fu_166[0]),
        .I1(src_kernel_win_0_va_8_reg_1250[0]),
        .I2(temp_0_i_i_i_059_i_s_reg_1255[0]),
        .I3(tmp_223_0_2_i_reg_1260),
        .I4(src_kernel_win_0_va_3_fu_166[1]),
        .I5(temp_0_i_i_i_059_i_1_fu_912_p3__23[1]),
        .O(tmp_223_1_i_fu_917_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_223_1_i_fu_917_p2_carry_i_9
       (.I0(src_kernel_win_0_va_8_reg_1250[7]),
        .I1(temp_0_i_i_i_059_i_s_reg_1255[7]),
        .I2(tmp_223_0_2_i_reg_1260),
        .O(temp_0_i_i_i_059_i_1_fu_912_p3__23[7]));
  CARRY4 tmp_223_2_1_i_fu_987_p2_carry
       (.CI(1'b0),
        .CO({tmp_223_2_1_i_fu_987_p2_carry_n_0,tmp_223_2_1_i_fu_987_p2_carry_n_1,tmp_223_2_1_i_fu_987_p2_carry_n_2,tmp_223_2_1_i_fu_987_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_223_2_1_i_fu_987_p2_carry_i_1_n_0,tmp_223_2_1_i_fu_987_p2_carry_i_2_n_0,tmp_223_2_1_i_fu_987_p2_carry_i_3_n_0,tmp_223_2_1_i_fu_987_p2_carry_i_4_n_0}),
        .O(NLW_tmp_223_2_1_i_fu_987_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_223_2_1_i_fu_987_p2_carry_i_5_n_0,tmp_223_2_1_i_fu_987_p2_carry_i_6_n_0,tmp_223_2_1_i_fu_987_p2_carry_i_7_n_0,tmp_223_2_1_i_fu_987_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_223_2_1_i_fu_987_p2_carry_i_1
       (.I0(src_kernel_win_0_va_fu_154[6]),
        .I1(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[6]),
        .I3(src_kernel_win_0_va_1_fu_158[6]),
        .I4(temp_0_i_i_i_059_i_5_fu_980_p3__23[7]),
        .I5(src_kernel_win_0_va_fu_154[7]),
        .O(tmp_223_2_1_i_fu_987_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_223_2_1_i_fu_987_p2_carry_i_2
       (.I0(src_kernel_win_0_va_fu_154[4]),
        .I1(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[4]),
        .I3(src_kernel_win_0_va_1_fu_158[4]),
        .I4(temp_0_i_i_i_059_i_5_fu_980_p3__23[5]),
        .I5(src_kernel_win_0_va_fu_154[5]),
        .O(tmp_223_2_1_i_fu_987_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_223_2_1_i_fu_987_p2_carry_i_3
       (.I0(src_kernel_win_0_va_fu_154[2]),
        .I1(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[2]),
        .I3(src_kernel_win_0_va_1_fu_158[2]),
        .I4(temp_0_i_i_i_059_i_5_fu_980_p3__23[3]),
        .I5(src_kernel_win_0_va_fu_154[3]),
        .O(tmp_223_2_1_i_fu_987_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_223_2_1_i_fu_987_p2_carry_i_4
       (.I0(src_kernel_win_0_va_fu_154[0]),
        .I1(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[0]),
        .I3(src_kernel_win_0_va_1_fu_158[0]),
        .I4(temp_0_i_i_i_059_i_5_fu_980_p3__23[1]),
        .I5(src_kernel_win_0_va_fu_154[1]),
        .O(tmp_223_2_1_i_fu_987_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_223_2_1_i_fu_987_p2_carry_i_5
       (.I0(src_kernel_win_0_va_fu_154[6]),
        .I1(src_kernel_win_0_va_1_fu_158[6]),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[6]),
        .I3(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I4(src_kernel_win_0_va_fu_154[7]),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[7]),
        .O(tmp_223_2_1_i_fu_987_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_223_2_1_i_fu_987_p2_carry_i_6
       (.I0(src_kernel_win_0_va_fu_154[4]),
        .I1(src_kernel_win_0_va_1_fu_158[4]),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[4]),
        .I3(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I4(src_kernel_win_0_va_fu_154[5]),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[5]),
        .O(tmp_223_2_1_i_fu_987_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_223_2_1_i_fu_987_p2_carry_i_7
       (.I0(src_kernel_win_0_va_fu_154[2]),
        .I1(src_kernel_win_0_va_1_fu_158[2]),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[2]),
        .I3(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I4(src_kernel_win_0_va_fu_154[3]),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[3]),
        .O(tmp_223_2_1_i_fu_987_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_223_2_1_i_fu_987_p2_carry_i_8
       (.I0(src_kernel_win_0_va_fu_154[0]),
        .I1(src_kernel_win_0_va_1_fu_158[0]),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[0]),
        .I3(tmp_223_2_i_fu_975_p2_carry_n_0),
        .I4(src_kernel_win_0_va_fu_154[1]),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[1]),
        .O(tmp_223_2_1_i_fu_987_p2_carry_i_8_n_0));
  CARRY4 tmp_223_2_i_fu_975_p2_carry
       (.CI(1'b0),
        .CO({tmp_223_2_i_fu_975_p2_carry_n_0,tmp_223_2_i_fu_975_p2_carry_n_1,tmp_223_2_i_fu_975_p2_carry_n_2,tmp_223_2_i_fu_975_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_223_2_i_fu_975_p2_carry_i_1_n_0,tmp_223_2_i_fu_975_p2_carry_i_2_n_0,tmp_223_2_i_fu_975_p2_carry_i_3_n_0,tmp_223_2_i_fu_975_p2_carry_i_4_n_0}),
        .O(NLW_tmp_223_2_i_fu_975_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_223_2_i_fu_975_p2_carry_i_5_n_0,tmp_223_2_i_fu_975_p2_carry_i_6_n_0,tmp_223_2_i_fu_975_p2_carry_i_7_n_0,tmp_223_2_i_fu_975_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_223_2_i_fu_975_p2_carry_i_1
       (.I0(src_kernel_win_0_va_1_fu_158[6]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[6]),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[7]),
        .I3(src_kernel_win_0_va_1_fu_158[7]),
        .O(tmp_223_2_i_fu_975_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_223_2_i_fu_975_p2_carry_i_2
       (.I0(src_kernel_win_0_va_1_fu_158[4]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[4]),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[5]),
        .I3(src_kernel_win_0_va_1_fu_158[5]),
        .O(tmp_223_2_i_fu_975_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_223_2_i_fu_975_p2_carry_i_3
       (.I0(src_kernel_win_0_va_1_fu_158[2]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[2]),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[3]),
        .I3(src_kernel_win_0_va_1_fu_158[3]),
        .O(tmp_223_2_i_fu_975_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_223_2_i_fu_975_p2_carry_i_4
       (.I0(src_kernel_win_0_va_1_fu_158[0]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[0]),
        .I2(temp_0_i_i_i_059_i_4_reg_1265[1]),
        .I3(src_kernel_win_0_va_1_fu_158[1]),
        .O(tmp_223_2_i_fu_975_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_223_2_i_fu_975_p2_carry_i_5
       (.I0(src_kernel_win_0_va_1_fu_158[6]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[6]),
        .I2(src_kernel_win_0_va_1_fu_158[7]),
        .I3(temp_0_i_i_i_059_i_4_reg_1265[7]),
        .O(tmp_223_2_i_fu_975_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_223_2_i_fu_975_p2_carry_i_6
       (.I0(src_kernel_win_0_va_1_fu_158[4]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[4]),
        .I2(src_kernel_win_0_va_1_fu_158[5]),
        .I3(temp_0_i_i_i_059_i_4_reg_1265[5]),
        .O(tmp_223_2_i_fu_975_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_223_2_i_fu_975_p2_carry_i_7
       (.I0(src_kernel_win_0_va_1_fu_158[2]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[2]),
        .I2(src_kernel_win_0_va_1_fu_158[3]),
        .I3(temp_0_i_i_i_059_i_4_reg_1265[3]),
        .O(tmp_223_2_i_fu_975_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_223_2_i_fu_975_p2_carry_i_8
       (.I0(src_kernel_win_0_va_1_fu_158[0]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[0]),
        .I2(src_kernel_win_0_va_1_fu_158[1]),
        .I3(temp_0_i_i_i_059_i_4_reg_1265[1]),
        .O(tmp_223_2_i_fu_975_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hAA3A)) 
    \tmp_22_i_reg_1157[0]_i_1 
       (.I0(\tmp_22_i_reg_1157_reg_n_0_[0] ),
        .I1(\tmp_32_reg_1172[1]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(CO),
        .O(\tmp_22_i_reg_1157[0]_i_1_n_0 ));
  FDRE \tmp_22_i_reg_1157_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp_22_i_reg_1157[0]_i_1_n_0 ),
        .Q(\tmp_22_i_reg_1157_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 tmp_23_i_fu_410_p2_carry
       (.CI(1'b0),
        .CO({tmp_23_i_fu_410_p2_carry_n_0,tmp_23_i_fu_410_p2_carry_n_1,tmp_23_i_fu_410_p2_carry_n_2,tmp_23_i_fu_410_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\tmp_23_i_reg_1165_reg[0]_0 ,tmp_23_i_fu_410_p2_carry_i_3_n_0,tmp_23_i_fu_410_p2_carry_i_4_n_0}),
        .O(NLW_tmp_23_i_fu_410_p2_carry_O_UNCONNECTED[3:0]),
        .S(\tmp_23_i_reg_1165_reg[0]_1 ));
  CARRY4 tmp_23_i_fu_410_p2_carry__0
       (.CI(tmp_23_i_fu_410_p2_carry_n_0),
        .CO({NLW_tmp_23_i_fu_410_p2_carry__0_CO_UNCONNECTED[3:2],tmp_23_i_fu_410_p2,tmp_23_i_fu_410_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_23_i_fu_410_p2_carry__0_i_1_n_0,tmp_23_i_fu_410_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_23_i_fu_410_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_23_i_reg_1165_reg[0]_2 ,tmp_23_i_fu_410_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_23_i_fu_410_p2_carry__0_i_1
       (.I0(\t_V_reg_274_reg[10]_0 [9]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [10]),
        .O(tmp_23_i_fu_410_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2B22)) 
    tmp_23_i_fu_410_p2_carry__0_i_2
       (.I0(\t_V_reg_274_reg[10]_0 [8]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [9]),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [8]),
        .I3(\t_V_reg_274_reg_n_0_[8] ),
        .O(tmp_23_i_fu_410_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_23_i_fu_410_p2_carry__0_i_4
       (.I0(\t_V_reg_274_reg_n_0_[8] ),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [8]),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [9]),
        .I3(\t_V_reg_274_reg[10]_0 [8]),
        .O(tmp_23_i_fu_410_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_23_i_fu_410_p2_carry_i_3
       (.I0(\t_V_reg_274_reg[10]_0 [3]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [3]),
        .I2(\t_V_reg_274_reg[10]_0 [2]),
        .I3(\tmp_23_i_reg_1165_reg[0]_3 [2]),
        .O(tmp_23_i_fu_410_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_23_i_fu_410_p2_carry_i_4
       (.I0(\t_V_reg_274_reg[10]_0 [1]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [1]),
        .I2(\t_V_reg_274_reg[10]_0 [0]),
        .I3(\tmp_23_i_reg_1165_reg[0]_3 [0]),
        .O(tmp_23_i_fu_410_p2_carry_i_4_n_0));
  FDRE \tmp_23_i_reg_1165_reg[0] 
       (.C(aclk),
        .CE(\icmp_reg_1152[0]_i_1_n_0 ),
        .D(tmp_23_i_fu_410_p2),
        .Q(tmp_23_i_reg_1165),
        .R(1'b0));
  CARRY4 tmp_26_i_fu_441_p2_carry
       (.CI(1'b0),
        .CO({tmp_26_i_fu_441_p2_carry_n_0,tmp_26_i_fu_441_p2_carry_n_1,tmp_26_i_fu_441_p2_carry_n_2,tmp_26_i_fu_441_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_26_i_fu_441_p2_carry_i_1_n_0,tmp_26_i_fu_441_p2_carry_i_2_n_0,tmp_26_i_fu_441_p2_carry_i_3_n_0,tmp_26_i_fu_441_p2_carry__0_0}),
        .O(NLW_tmp_26_i_fu_441_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_26_i_fu_441_p2_carry_i_5_n_0,tmp_26_i_fu_441_p2_carry_i_6_n_0,tmp_26_i_fu_441_p2_carry_i_7_n_0,tmp_26_i_fu_441_p2_carry_i_8_n_0}));
  CARRY4 tmp_26_i_fu_441_p2_carry__0
       (.CI(tmp_26_i_fu_441_p2_carry_n_0),
        .CO({NLW_tmp_26_i_fu_441_p2_carry__0_CO_UNCONNECTED[3:2],tmp_26_i_fu_441_p2,tmp_26_i_fu_441_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_26_i_fu_441_p2_carry__0_i_1_n_0,tmp_26_i_fu_441_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_26_i_fu_441_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_26_i_fu_441_p2_carry__0_i_3_n_0,tmp_26_i_fu_441_p2_carry__0_i_4_n_0}));
  LUT5 #(
    .INIT(32'h0100FF01)) 
    tmp_26_i_fu_441_p2_carry__0_i_1
       (.I0(\icmp_reg_1152[0]_i_3_n_0 ),
        .I1(\t_V_reg_274_reg[10]_0 [0]),
        .I2(\t_V_reg_274_reg[10]_0 [8]),
        .I3(\tmp_23_i_reg_1165_reg[0]_3 [10]),
        .I4(\t_V_reg_274_reg[10]_0 [9]),
        .O(tmp_26_i_fu_441_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'hABFE02A802A802A8)) 
    tmp_26_i_fu_441_p2_carry__0_i_2
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [9]),
        .I1(\t_V_reg_274_reg[10]_0 [0]),
        .I2(\icmp_reg_1152[0]_i_3_n_0 ),
        .I3(\t_V_reg_274_reg[10]_0 [8]),
        .I4(tmp_26_i_fu_441_p2_carry__0_i_5_n_0),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [8]),
        .O(tmp_26_i_fu_441_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h99999992)) 
    tmp_26_i_fu_441_p2_carry__0_i_3
       (.I0(\t_V_reg_274_reg[10]_0 [9]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [10]),
        .I2(\t_V_reg_274_reg[10]_0 [8]),
        .I3(\t_V_reg_274_reg[10]_0 [0]),
        .I4(\icmp_reg_1152[0]_i_3_n_0 ),
        .O(tmp_26_i_fu_441_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000A956A9560000)) 
    tmp_26_i_fu_441_p2_carry__0_i_4
       (.I0(\t_V_reg_274_reg[10]_0 [8]),
        .I1(\icmp_reg_1152[0]_i_3_n_0 ),
        .I2(\t_V_reg_274_reg[10]_0 [0]),
        .I3(\tmp_23_i_reg_1165_reg[0]_3 [9]),
        .I4(tmp_26_i_fu_441_p2_carry__0_i_5_n_0),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [8]),
        .O(tmp_26_i_fu_441_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    tmp_26_i_fu_441_p2_carry__0_i_5
       (.I0(\t_V_reg_274_reg_n_0_[8] ),
        .I1(\t_V_reg_274_reg[10]_0 [0]),
        .I2(tmp_204_1_i_fu_491_p2_carry_i_9_n_0),
        .I3(\t_V_reg_274_reg[10]_0 [7]),
        .I4(\t_V_reg_274_reg[10]_0 [6]),
        .I5(\t_V_reg_274_reg[10]_0 [5]),
        .O(tmp_26_i_fu_441_p2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h88E8EE8E88888888)) 
    tmp_26_i_fu_441_p2_carry_i_1
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [7]),
        .I1(tmp_26_i_fu_441_p2_carry_i_9_n_0),
        .I2(tmp_26_i_fu_441_p2_carry_i_10_n_0),
        .I3(\t_V_reg_274_reg[10]_0 [0]),
        .I4(\t_V_reg_274_reg[10]_0 [6]),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [6]),
        .O(tmp_26_i_fu_441_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    tmp_26_i_fu_441_p2_carry_i_10
       (.I0(\t_V_reg_274_reg[10]_0 [5]),
        .I1(\t_V_reg_274_reg[10]_0 [3]),
        .I2(\t_V_reg_274_reg[10]_0 [2]),
        .I3(\t_V_reg_274_reg[10]_0 [1]),
        .I4(\t_V_reg_274_reg[10]_0 [4]),
        .O(tmp_26_i_fu_441_p2_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    tmp_26_i_fu_441_p2_carry_i_11
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [7]),
        .I1(tmp_204_1_i_fu_491_p2_carry_i_9_n_0),
        .I2(\t_V_reg_274_reg[10]_0 [0]),
        .I3(\t_V_reg_274_reg[10]_0 [6]),
        .I4(\t_V_reg_274_reg[10]_0 [5]),
        .I5(\t_V_reg_274_reg[10]_0 [7]),
        .O(tmp_26_i_fu_441_p2_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'h02AAABFC0002AAA8)) 
    tmp_26_i_fu_441_p2_carry_i_2
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [5]),
        .I1(\t_V_reg_274_reg[10]_0 [0]),
        .I2(tmp_204_1_i_fu_491_p2_carry_i_10_n_0),
        .I3(\t_V_reg_274_reg[10]_0 [4]),
        .I4(\t_V_reg_274_reg[10]_0 [5]),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [4]),
        .O(tmp_26_i_fu_441_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0A2AAFBC0002AAA8)) 
    tmp_26_i_fu_441_p2_carry_i_3
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [3]),
        .I1(\t_V_reg_274_reg[10]_0 [0]),
        .I2(\t_V_reg_274_reg[10]_0 [2]),
        .I3(\t_V_reg_274_reg[10]_0 [1]),
        .I4(\t_V_reg_274_reg[10]_0 [3]),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [2]),
        .O(tmp_26_i_fu_441_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h8888888222222228)) 
    tmp_26_i_fu_441_p2_carry_i_5
       (.I0(tmp_26_i_fu_441_p2_carry_i_11_n_0),
        .I1(\t_V_reg_274_reg[10]_0 [6]),
        .I2(\t_V_reg_274_reg[10]_0 [0]),
        .I3(\t_V_reg_274_reg[10]_0 [5]),
        .I4(tmp_204_1_i_fu_491_p2_carry_i_9_n_0),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [6]),
        .O(tmp_26_i_fu_441_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    tmp_26_i_fu_441_p2_carry_i_6
       (.I0(\t_V_reg_274_reg[10]_0 [5]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [5]),
        .I2(\t_V_reg_274_reg[10]_0 [4]),
        .I3(tmp_204_1_i_fu_491_p2_carry_i_10_n_0),
        .I4(\t_V_reg_274_reg[10]_0 [0]),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [4]),
        .O(tmp_26_i_fu_441_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    tmp_26_i_fu_441_p2_carry_i_7
       (.I0(\t_V_reg_274_reg[10]_0 [3]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [3]),
        .I2(\t_V_reg_274_reg[10]_0 [2]),
        .I3(\t_V_reg_274_reg[10]_0 [1]),
        .I4(\t_V_reg_274_reg[10]_0 [0]),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [2]),
        .O(tmp_26_i_fu_441_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h0960)) 
    tmp_26_i_fu_441_p2_carry_i_8
       (.I0(\t_V_reg_274_reg[10]_0 [1]),
        .I1(\tmp_23_i_reg_1165_reg[0]_3 [1]),
        .I2(\tmp_23_i_reg_1165_reg[0]_3 [0]),
        .I3(\t_V_reg_274_reg[10]_0 [0]),
        .O(tmp_26_i_fu_441_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    tmp_26_i_fu_441_p2_carry_i_9
       (.I0(\t_V_reg_274_reg[10]_0 [7]),
        .I1(\t_V_reg_274_reg[10]_0 [5]),
        .I2(\t_V_reg_274_reg[10]_0 [6]),
        .I3(\t_V_reg_274_reg[10]_0 [0]),
        .I4(tmp_204_1_i_fu_491_p2_carry_i_9_n_0),
        .O(tmp_26_i_fu_441_p2_carry_i_9_n_0));
  CARRY4 tmp_31_i_fu_675_p2_carry
       (.CI(1'b0),
        .CO({tmp_31_i_fu_675_p2_carry_n_0,tmp_31_i_fu_675_p2_carry_n_1,tmp_31_i_fu_675_p2_carry_n_2,tmp_31_i_fu_675_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_31_i_fu_675_p2_carry_i_1_n_0,tmp_31_i_fu_675_p2_carry_i_2_n_0,tmp_31_i_fu_675_p2_carry_i_3_n_0,tmp_31_i_fu_675_p2_carry__0_0}),
        .O(NLW_tmp_31_i_fu_675_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_31_i_fu_675_p2_carry_i_5_n_0,tmp_31_i_fu_675_p2_carry_i_6_n_0,tmp_31_i_fu_675_p2_carry_i_7_n_0,tmp_31_i_fu_675_p2_carry_i_8_n_0}));
  CARRY4 tmp_31_i_fu_675_p2_carry__0
       (.CI(tmp_31_i_fu_675_p2_carry_n_0),
        .CO({NLW_tmp_31_i_fu_675_p2_carry__0_CO_UNCONNECTED[3:2],\_cols_reg[10] ,tmp_31_i_fu_675_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_31_i_fu_675_p2_carry__0_i_1_n_0,\or_cond_i_i_i_i_reg_1196_reg[0]_1 }),
        .O(NLW_tmp_31_i_fu_675_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_31_i_fu_675_p2_carry__0_i_3_n_0,tmp_31_i_fu_675_p2_carry__0_i_4_n_0}));
  LUT5 #(
    .INIT(32'h22222B22)) 
    tmp_31_i_fu_675_p2_carry__0_i_1
       (.I0(ram_reg[10]),
        .I1(\t_V_5_reg_285_reg[10]_0 [10]),
        .I2(\t_V_5_reg_285_reg[10]_0 [9]),
        .I3(k_buf_0_val_5_U_n_16),
        .I4(k_buf_0_val_5_U_n_17),
        .O(tmp_31_i_fu_675_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hAA8A5565)) 
    tmp_31_i_fu_675_p2_carry__0_i_3
       (.I0(\t_V_5_reg_285_reg[10]_0 [10]),
        .I1(\t_V_5_reg_285_reg[10]_0 [9]),
        .I2(k_buf_0_val_5_U_n_16),
        .I3(k_buf_0_val_5_U_n_17),
        .I4(ram_reg[10]),
        .O(tmp_31_i_fu_675_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    tmp_31_i_fu_675_p2_carry__0_i_4
       (.I0(\t_V_5_reg_285_reg[9]_0 ),
        .I1(ram_reg[9]),
        .I2(\t_V_5_reg_285_reg[8]_0 ),
        .I3(ram_reg[8]),
        .O(tmp_31_i_fu_675_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h20AABACF0020AA8A)) 
    tmp_31_i_fu_675_p2_carry_i_1
       (.I0(ram_reg[7]),
        .I1(\t_V_5_reg_285_reg[10]_0 [5]),
        .I2(k_buf_0_val_5_U_n_16),
        .I3(\t_V_5_reg_285_reg[10]_0 [6]),
        .I4(\t_V_5_reg_285_reg[10]_0 [7]),
        .I5(ram_reg[6]),
        .O(tmp_31_i_fu_675_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h0A2AAFBC0002AAA8)) 
    tmp_31_i_fu_675_p2_carry_i_2
       (.I0(ram_reg[5]),
        .I1(tmp_31_i_fu_675_p2_carry_i_9_n_0),
        .I2(\t_V_5_reg_285_reg[10]_0 [4]),
        .I3(\t_V_5_reg_285_reg[10]_0 [3]),
        .I4(\t_V_5_reg_285_reg[10]_0 [5]),
        .I5(ram_reg[4]),
        .O(tmp_31_i_fu_675_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222ABBBC0002AAA8)) 
    tmp_31_i_fu_675_p2_carry_i_3
       (.I0(ram_reg[3]),
        .I1(\t_V_5_reg_285_reg[10]_0 [2]),
        .I2(\t_V_5_reg_285_reg[10]_0 [1]),
        .I3(\t_V_5_reg_285_reg[10]_0 [0]),
        .I4(\t_V_5_reg_285_reg[10]_0 [3]),
        .I5(ram_reg[2]),
        .O(tmp_31_i_fu_675_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9006909009900909)) 
    tmp_31_i_fu_675_p2_carry_i_5
       (.I0(\t_V_5_reg_285_reg[10]_0 [7]),
        .I1(ram_reg[7]),
        .I2(\t_V_5_reg_285_reg[10]_0 [6]),
        .I3(\t_V_5_reg_285_reg[10]_0 [5]),
        .I4(k_buf_0_val_5_U_n_16),
        .I5(ram_reg[6]),
        .O(tmp_31_i_fu_675_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    tmp_31_i_fu_675_p2_carry_i_6
       (.I0(\t_V_5_reg_285_reg[10]_0 [5]),
        .I1(ram_reg[5]),
        .I2(\t_V_5_reg_285_reg[10]_0 [4]),
        .I3(tmp_31_i_fu_675_p2_carry_i_9_n_0),
        .I4(\t_V_5_reg_285_reg[10]_0 [3]),
        .I5(ram_reg[4]),
        .O(tmp_31_i_fu_675_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9090900609090990)) 
    tmp_31_i_fu_675_p2_carry_i_7
       (.I0(\t_V_5_reg_285_reg[10]_0 [3]),
        .I1(ram_reg[3]),
        .I2(\t_V_5_reg_285_reg[10]_0 [2]),
        .I3(\t_V_5_reg_285_reg[10]_0 [1]),
        .I4(\t_V_5_reg_285_reg[10]_0 [0]),
        .I5(ram_reg[2]),
        .O(tmp_31_i_fu_675_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h0960)) 
    tmp_31_i_fu_675_p2_carry_i_8
       (.I0(\t_V_5_reg_285_reg[10]_0 [1]),
        .I1(ram_reg[1]),
        .I2(ram_reg[0]),
        .I3(\t_V_5_reg_285_reg[10]_0 [0]),
        .O(tmp_31_i_fu_675_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    tmp_31_i_fu_675_p2_carry_i_9
       (.I0(\t_V_5_reg_285_reg[10]_0 [2]),
        .I1(\t_V_5_reg_285_reg[10]_0 [1]),
        .I2(\t_V_5_reg_285_reg[10]_0 [0]),
        .O(tmp_31_i_fu_675_p2_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h5555AAA900000001)) 
    \tmp_32_reg_1172[0]_i_1 
       (.I0(\tmp_23_i_reg_1165_reg[0]_3 [0]),
        .I1(\t_V_reg_274_reg[10]_0 [9]),
        .I2(\t_V_reg_274_reg[10]_0 [8]),
        .I3(\icmp_reg_1152[0]_i_3_n_0 ),
        .I4(\t_V_reg_274_reg[10]_0 [0]),
        .I5(tmp_26_i_fu_441_p2),
        .O(row_assign_7_i_fu_557_p2[0]));
  LUT6 #(
    .INIT(64'h30FF9000C00060FF)) 
    \tmp_32_reg_1172[1]_i_1 
       (.I0(\t_V_reg_274_reg[10]_0 [0]),
        .I1(\t_V_reg_274_reg[10]_0 [1]),
        .I2(tmp_26_i_fu_441_p2),
        .I3(\tmp_32_reg_1172[1]_i_2_n_0 ),
        .I4(\tmp_23_i_reg_1165_reg[0]_3 [0]),
        .I5(\tmp_23_i_reg_1165_reg[0]_3 [1]),
        .O(row_assign_7_i_fu_557_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_32_reg_1172[1]_i_2 
       (.I0(\t_V_reg_274_reg[10]_0 [9]),
        .I1(\t_V_reg_274_reg[10]_0 [8]),
        .I2(\icmp_reg_1152[0]_i_3_n_0 ),
        .I3(\t_V_reg_274_reg[10]_0 [0]),
        .O(\tmp_32_reg_1172[1]_i_2_n_0 ));
  FDRE \tmp_32_reg_1172_reg[0] 
       (.C(aclk),
        .CE(\icmp_reg_1152[0]_i_1_n_0 ),
        .D(row_assign_7_i_fu_557_p2[0]),
        .Q(tmp_32_reg_1172[0]),
        .R(1'b0));
  FDRE \tmp_32_reg_1172_reg[1] 
       (.C(aclk),
        .CE(\icmp_reg_1152[0]_i_1_n_0 ),
        .D(row_assign_7_i_fu_557_p2[1]),
        .Q(tmp_32_reg_1172[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \tmp_39_reg_1271[0]_i_1 
       (.I0(\p_0_out_inferred__6/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_fu_154[0]),
        .I2(tmp_223_2_1_i_fu_987_p2_carry_n_0),
        .I3(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[0]),
        .I4(\p_0_out_inferred__5/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[0]),
        .O(tmp_39_fu_1006_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_39_reg_1271[0]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_158[0]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[0]),
        .I2(tmp_223_2_i_fu_975_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_5_fu_980_p3__23[0]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \tmp_39_reg_1271[1]_i_1 
       (.I0(\p_0_out_inferred__6/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_fu_154[1]),
        .I2(tmp_223_2_1_i_fu_987_p2_carry_n_0),
        .I3(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[1]),
        .I4(\p_0_out_inferred__5/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[1]),
        .O(tmp_39_fu_1006_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_39_reg_1271[1]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_158[1]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[1]),
        .I2(tmp_223_2_i_fu_975_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_5_fu_980_p3__23[1]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \tmp_39_reg_1271[2]_i_1 
       (.I0(\p_0_out_inferred__6/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_fu_154[2]),
        .I2(tmp_223_2_1_i_fu_987_p2_carry_n_0),
        .I3(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[2]),
        .I4(\p_0_out_inferred__5/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[2]),
        .O(tmp_39_fu_1006_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_39_reg_1271[2]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_158[2]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[2]),
        .I2(tmp_223_2_i_fu_975_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_5_fu_980_p3__23[2]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \tmp_39_reg_1271[3]_i_1 
       (.I0(\p_0_out_inferred__6/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_fu_154[3]),
        .I2(tmp_223_2_1_i_fu_987_p2_carry_n_0),
        .I3(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[3]),
        .I4(\p_0_out_inferred__5/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[3]),
        .O(tmp_39_fu_1006_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_39_reg_1271[3]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_158[3]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[3]),
        .I2(tmp_223_2_i_fu_975_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_5_fu_980_p3__23[3]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \tmp_39_reg_1271[4]_i_1 
       (.I0(\p_0_out_inferred__6/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_fu_154[4]),
        .I2(tmp_223_2_1_i_fu_987_p2_carry_n_0),
        .I3(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[4]),
        .I4(\p_0_out_inferred__5/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[4]),
        .O(tmp_39_fu_1006_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_39_reg_1271[4]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_158[4]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[4]),
        .I2(tmp_223_2_i_fu_975_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_5_fu_980_p3__23[4]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \tmp_39_reg_1271[5]_i_1 
       (.I0(\p_0_out_inferred__6/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_fu_154[5]),
        .I2(tmp_223_2_1_i_fu_987_p2_carry_n_0),
        .I3(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[5]),
        .I4(\p_0_out_inferred__5/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[5]),
        .O(tmp_39_fu_1006_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_39_reg_1271[5]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_158[5]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[5]),
        .I2(tmp_223_2_i_fu_975_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_5_fu_980_p3__23[5]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \tmp_39_reg_1271[6]_i_1 
       (.I0(\p_0_out_inferred__6/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_fu_154[6]),
        .I2(tmp_223_2_1_i_fu_987_p2_carry_n_0),
        .I3(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[6]),
        .I4(\p_0_out_inferred__5/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[6]),
        .O(tmp_39_fu_1006_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_39_reg_1271[6]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_158[6]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[6]),
        .I2(tmp_223_2_i_fu_975_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_5_fu_980_p3__23[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_39_reg_1271[7]_i_1 
       (.I0(ap_reg_pp0_iter2_or_cond_i_i_i_reg_1232),
        .I1(k_buf_0_val_5_U_n_12),
        .O(tmp_39_reg_12710));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \tmp_39_reg_1271[7]_i_2 
       (.I0(\p_0_out_inferred__6/i__carry_n_0 ),
        .I1(src_kernel_win_0_va_fu_154[7]),
        .I2(tmp_223_2_1_i_fu_987_p2_carry_n_0),
        .I3(ap_reg_pp0_iter2_src_kernel_win_0_va_6_reg_1236[7]),
        .I4(\p_0_out_inferred__5/i__carry_n_0 ),
        .I5(temp_0_i_i_i_059_i_5_fu_980_p3__23[7]),
        .O(tmp_39_fu_1006_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_39_reg_1271[7]_i_3 
       (.I0(src_kernel_win_0_va_1_fu_158[7]),
        .I1(temp_0_i_i_i_059_i_4_reg_1265[7]),
        .I2(tmp_223_2_i_fu_975_p2_carry_n_0),
        .O(temp_0_i_i_i_059_i_5_fu_980_p3__23[7]));
  FDRE \tmp_39_reg_1271_reg[0] 
       (.C(aclk),
        .CE(tmp_39_reg_12710),
        .D(tmp_39_fu_1006_p3[0]),
        .Q(\tmp_39_reg_1271_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_39_reg_1271_reg[1] 
       (.C(aclk),
        .CE(tmp_39_reg_12710),
        .D(tmp_39_fu_1006_p3[1]),
        .Q(\tmp_39_reg_1271_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_39_reg_1271_reg[2] 
       (.C(aclk),
        .CE(tmp_39_reg_12710),
        .D(tmp_39_fu_1006_p3[2]),
        .Q(\tmp_39_reg_1271_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_39_reg_1271_reg[3] 
       (.C(aclk),
        .CE(tmp_39_reg_12710),
        .D(tmp_39_fu_1006_p3[3]),
        .Q(\tmp_39_reg_1271_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_39_reg_1271_reg[4] 
       (.C(aclk),
        .CE(tmp_39_reg_12710),
        .D(tmp_39_fu_1006_p3[4]),
        .Q(\tmp_39_reg_1271_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_39_reg_1271_reg[5] 
       (.C(aclk),
        .CE(tmp_39_reg_12710),
        .D(tmp_39_fu_1006_p3[5]),
        .Q(\tmp_39_reg_1271_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_39_reg_1271_reg[6] 
       (.C(aclk),
        .CE(tmp_39_reg_12710),
        .D(tmp_39_fu_1006_p3[6]),
        .Q(\tmp_39_reg_1271_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_39_reg_1271_reg[7] 
       (.C(aclk),
        .CE(tmp_39_reg_12710),
        .D(tmp_39_fu_1006_p3[7]),
        .Q(\tmp_39_reg_1271_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Duplicate" *) 
module miz_sys_hls_fast_corner_0_1_Duplicate
   (\exitcond_i_reg_363_reg[0]_0 ,
    \exitcond_i_reg_363_reg[0]_1 ,
    DI,
    \exitcond_i_reg_363_reg[0]_2 ,
    \exitcond_i_reg_363_reg[0]_3 ,
    \exitcond_i_reg_363_reg[0]_4 ,
    \exitcond_i_reg_363_reg[0]_5 ,
    \exitcond_i_reg_363_reg[0]_6 ,
    \exitcond_i_reg_363_reg[0]_7 ,
    \exitcond_i_reg_363_reg[0]_8 ,
    E,
    Q,
    \t_V_reg_292_reg[10]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    \exitcond_i_reg_363_reg[0]_9 ,
    \exitcond_i_reg_363_reg[0]_10 ,
    \exitcond_i_reg_363_reg[0]_11 ,
    WEA,
    \exitcond_i_reg_363_reg[0]_12 ,
    \exitcond_i_reg_363_reg[0]_13 ,
    \exitcond_i_reg_363_reg[0]_14 ,
    \exitcond_i_reg_363_reg[0]_15 ,
    \t_V_4_reg_303_reg[0]_0 ,
    \t_V_4_reg_303_reg[0]_1 ,
    aclk,
    aresetn,
    pop,
    pop_0,
    pop_1,
    \ap_CS_fsm_reg[2]_0 ,
    src0_data_stream_0_s_full_n,
    src0_data_stream_1_s_full_n,
    src0_data_stream_2_s_full_n,
    sig_hls_fast_corner_ap_start,
    \ap_CS_fsm_reg[1]_0 );
  output \exitcond_i_reg_363_reg[0]_0 ;
  output \exitcond_i_reg_363_reg[0]_1 ;
  output [0:0]DI;
  output \exitcond_i_reg_363_reg[0]_2 ;
  output \exitcond_i_reg_363_reg[0]_3 ;
  output [0:0]\exitcond_i_reg_363_reg[0]_4 ;
  output \exitcond_i_reg_363_reg[0]_5 ;
  output \exitcond_i_reg_363_reg[0]_6 ;
  output [0:0]\exitcond_i_reg_363_reg[0]_7 ;
  output \exitcond_i_reg_363_reg[0]_8 ;
  output [0:0]E;
  output [10:0]Q;
  output [10:0]\t_V_reg_292_reg[10]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \exitcond_i_reg_363_reg[0]_9 ;
  output \exitcond_i_reg_363_reg[0]_10 ;
  output \exitcond_i_reg_363_reg[0]_11 ;
  output [1:0]WEA;
  output [1:0]\exitcond_i_reg_363_reg[0]_12 ;
  output [1:0]\exitcond_i_reg_363_reg[0]_13 ;
  output [1:0]\exitcond_i_reg_363_reg[0]_14 ;
  output [1:0]\exitcond_i_reg_363_reg[0]_15 ;
  input [3:0]\t_V_4_reg_303_reg[0]_0 ;
  input [3:0]\t_V_4_reg_303_reg[0]_1 ;
  input aclk;
  input aresetn;
  input pop;
  input pop_0;
  input pop_1;
  input \ap_CS_fsm_reg[2]_0 ;
  input src0_data_stream_0_s_full_n;
  input src0_data_stream_1_s_full_n;
  input src0_data_stream_2_s_full_n;
  input sig_hls_fast_corner_ap_start;
  input \ap_CS_fsm_reg[1]_0 ;

  wire [0:0]DI;
  wire [0:0]E;
  wire [10:0]Q;
  wire [1:0]WEA;
  wire aclk;
  wire \ap_CS_fsm[2]_i_2__0_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire aresetn;
  wire exitcond1_i_fu_322_p2;
  wire exitcond1_i_fu_322_p2_carry_n_1;
  wire exitcond1_i_fu_322_p2_carry_n_2;
  wire exitcond1_i_fu_322_p2_carry_n_3;
  wire exitcond_i_fu_333_p2_carry_n_1;
  wire exitcond_i_fu_333_p2_carry_n_2;
  wire exitcond_i_fu_333_p2_carry_n_3;
  wire \exitcond_i_reg_363[0]_i_1_n_0 ;
  wire \exitcond_i_reg_363_reg[0]_0 ;
  wire \exitcond_i_reg_363_reg[0]_1 ;
  wire \exitcond_i_reg_363_reg[0]_10 ;
  wire \exitcond_i_reg_363_reg[0]_11 ;
  wire [1:0]\exitcond_i_reg_363_reg[0]_12 ;
  wire [1:0]\exitcond_i_reg_363_reg[0]_13 ;
  wire [1:0]\exitcond_i_reg_363_reg[0]_14 ;
  wire [1:0]\exitcond_i_reg_363_reg[0]_15 ;
  wire \exitcond_i_reg_363_reg[0]_2 ;
  wire \exitcond_i_reg_363_reg[0]_3 ;
  wire [0:0]\exitcond_i_reg_363_reg[0]_4 ;
  wire \exitcond_i_reg_363_reg[0]_5 ;
  wire \exitcond_i_reg_363_reg[0]_6 ;
  wire [0:0]\exitcond_i_reg_363_reg[0]_7 ;
  wire \exitcond_i_reg_363_reg[0]_8 ;
  wire \exitcond_i_reg_363_reg[0]_9 ;
  wire \exitcond_i_reg_363_reg_n_0_[0] ;
  wire [10:0]i_V_fu_327_p2;
  wire [10:0]i_V_reg_358;
  wire \i_V_reg_358[10]_i_2_n_0 ;
  wire \i_V_reg_358[5]_i_1_n_0 ;
  wire \i_V_reg_358[7]_i_1_n_0 ;
  wire \i_V_reg_358[9]_i_2_n_0 ;
  wire [10:0]j_V_fu_338_p2;
  wire pop;
  wire pop_0;
  wire pop_1;
  wire sig_hls_fast_corner_ap_start;
  wire src0_data_stream_0_s_full_n;
  wire src0_data_stream_1_s_full_n;
  wire src0_data_stream_2_s_full_n;
  wire t_V_4_reg_303;
  wire t_V_4_reg_3030;
  wire \t_V_4_reg_303[10]_i_4_n_0 ;
  wire \t_V_4_reg_303[5]_i_1_n_0 ;
  wire \t_V_4_reg_303[8]_i_1_n_0 ;
  wire \t_V_4_reg_303[9]_i_2_n_0 ;
  wire [3:0]\t_V_4_reg_303_reg[0]_0 ;
  wire [3:0]\t_V_4_reg_303_reg[0]_1 ;
  wire t_V_reg_292;
  wire [10:0]\t_V_reg_292_reg[10]_0 ;
  wire [3:0]NLW_exitcond1_i_fu_322_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_333_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_i_fu_322_p2),
        .I2(sig_hls_fast_corner_ap_start),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(sig_hls_fast_corner_ap_start),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFF4FFF44444444)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(exitcond1_i_fu_322_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h4044444444444444)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(src0_data_stream_0_s_full_n),
        .I4(src0_data_stream_1_s_full_n),
        .I5(src0_data_stream_2_s_full_n),
        .O(\ap_CS_fsm[2]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D000D00000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .I2(aresetn),
        .I3(exitcond1_i_fu_322_p2),
        .I4(ap_CS_fsm_state2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4000400040CC4000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(aresetn),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_i_fu_322_p2),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  CARRY4 exitcond1_i_fu_322_p2_carry
       (.CI(1'b0),
        .CO({exitcond1_i_fu_322_p2,exitcond1_i_fu_322_p2_carry_n_1,exitcond1_i_fu_322_p2_carry_n_2,exitcond1_i_fu_322_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond1_i_fu_322_p2_carry_O_UNCONNECTED[3:0]),
        .S(\t_V_4_reg_303_reg[0]_1 ));
  CARRY4 exitcond_i_fu_333_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,exitcond_i_fu_333_p2_carry_n_1,exitcond_i_fu_333_p2_carry_n_2,exitcond_i_fu_333_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_333_p2_carry_O_UNCONNECTED[3:0]),
        .S(\t_V_4_reg_303_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_i_reg_363[0]_i_1 
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .O(\exitcond_i_reg_363[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_363_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\exitcond_i_reg_363[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_363_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_358[0]_i_1 
       (.I0(\t_V_reg_292_reg[10]_0 [0]),
        .O(i_V_fu_327_p2[0]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_V_reg_358[10]_i_1 
       (.I0(\t_V_reg_292_reg[10]_0 [10]),
        .I1(\t_V_reg_292_reg[10]_0 [8]),
        .I2(\i_V_reg_358[10]_i_2_n_0 ),
        .I3(\t_V_reg_292_reg[10]_0 [7]),
        .I4(\t_V_reg_292_reg[10]_0 [9]),
        .O(i_V_fu_327_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \i_V_reg_358[10]_i_2 
       (.I0(\t_V_reg_292_reg[10]_0 [5]),
        .I1(\i_V_reg_358[9]_i_2_n_0 ),
        .I2(\t_V_reg_292_reg[10]_0 [6]),
        .O(\i_V_reg_358[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_358[1]_i_1 
       (.I0(\t_V_reg_292_reg[10]_0 [0]),
        .I1(\t_V_reg_292_reg[10]_0 [1]),
        .O(i_V_fu_327_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_358[2]_i_1 
       (.I0(\t_V_reg_292_reg[10]_0 [2]),
        .I1(\t_V_reg_292_reg[10]_0 [0]),
        .I2(\t_V_reg_292_reg[10]_0 [1]),
        .O(i_V_fu_327_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_358[3]_i_1 
       (.I0(\t_V_reg_292_reg[10]_0 [3]),
        .I1(\t_V_reg_292_reg[10]_0 [1]),
        .I2(\t_V_reg_292_reg[10]_0 [0]),
        .I3(\t_V_reg_292_reg[10]_0 [2]),
        .O(i_V_fu_327_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_358[4]_i_1 
       (.I0(\t_V_reg_292_reg[10]_0 [4]),
        .I1(\t_V_reg_292_reg[10]_0 [2]),
        .I2(\t_V_reg_292_reg[10]_0 [0]),
        .I3(\t_V_reg_292_reg[10]_0 [1]),
        .I4(\t_V_reg_292_reg[10]_0 [3]),
        .O(i_V_fu_327_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_358[5]_i_1 
       (.I0(\t_V_reg_292_reg[10]_0 [5]),
        .I1(\t_V_reg_292_reg[10]_0 [4]),
        .I2(\t_V_reg_292_reg[10]_0 [2]),
        .I3(\t_V_reg_292_reg[10]_0 [0]),
        .I4(\t_V_reg_292_reg[10]_0 [1]),
        .I5(\t_V_reg_292_reg[10]_0 [3]),
        .O(\i_V_reg_358[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_V_reg_358[6]_i_1 
       (.I0(\t_V_reg_292_reg[10]_0 [6]),
        .I1(\i_V_reg_358[9]_i_2_n_0 ),
        .I2(\t_V_reg_292_reg[10]_0 [5]),
        .O(i_V_fu_327_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_V_reg_358[7]_i_1 
       (.I0(\t_V_reg_292_reg[10]_0 [7]),
        .I1(\t_V_reg_292_reg[10]_0 [6]),
        .I2(\i_V_reg_358[9]_i_2_n_0 ),
        .I3(\t_V_reg_292_reg[10]_0 [5]),
        .O(\i_V_reg_358[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_V_reg_358[8]_i_1 
       (.I0(\t_V_reg_292_reg[10]_0 [8]),
        .I1(\t_V_reg_292_reg[10]_0 [5]),
        .I2(\i_V_reg_358[9]_i_2_n_0 ),
        .I3(\t_V_reg_292_reg[10]_0 [6]),
        .I4(\t_V_reg_292_reg[10]_0 [7]),
        .O(i_V_fu_327_p2[8]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_V_reg_358[9]_i_1 
       (.I0(\t_V_reg_292_reg[10]_0 [9]),
        .I1(\t_V_reg_292_reg[10]_0 [7]),
        .I2(\t_V_reg_292_reg[10]_0 [6]),
        .I3(\i_V_reg_358[9]_i_2_n_0 ),
        .I4(\t_V_reg_292_reg[10]_0 [5]),
        .I5(\t_V_reg_292_reg[10]_0 [8]),
        .O(i_V_fu_327_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_V_reg_358[9]_i_2 
       (.I0(\t_V_reg_292_reg[10]_0 [3]),
        .I1(\t_V_reg_292_reg[10]_0 [1]),
        .I2(\t_V_reg_292_reg[10]_0 [0]),
        .I3(\t_V_reg_292_reg[10]_0 [2]),
        .I4(\t_V_reg_292_reg[10]_0 [4]),
        .O(\i_V_reg_358[9]_i_2_n_0 ));
  FDRE \i_V_reg_358_reg[0] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_327_p2[0]),
        .Q(i_V_reg_358[0]),
        .R(1'b0));
  FDRE \i_V_reg_358_reg[10] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_327_p2[10]),
        .Q(i_V_reg_358[10]),
        .R(1'b0));
  FDRE \i_V_reg_358_reg[1] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_327_p2[1]),
        .Q(i_V_reg_358[1]),
        .R(1'b0));
  FDRE \i_V_reg_358_reg[2] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_327_p2[2]),
        .Q(i_V_reg_358[2]),
        .R(1'b0));
  FDRE \i_V_reg_358_reg[3] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_327_p2[3]),
        .Q(i_V_reg_358[3]),
        .R(1'b0));
  FDRE \i_V_reg_358_reg[4] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_327_p2[4]),
        .Q(i_V_reg_358[4]),
        .R(1'b0));
  FDRE \i_V_reg_358_reg[5] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_358[5]_i_1_n_0 ),
        .Q(i_V_reg_358[5]),
        .R(1'b0));
  FDRE \i_V_reg_358_reg[6] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_327_p2[6]),
        .Q(i_V_reg_358[6]),
        .R(1'b0));
  FDRE \i_V_reg_358_reg[7] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_358[7]_i_1_n_0 ),
        .Q(i_V_reg_358[7]),
        .R(1'b0));
  FDRE \i_V_reg_358_reg[8] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_327_p2[8]),
        .Q(i_V_reg_358[8]),
        .R(1'b0));
  FDRE \i_V_reg_358_reg[9] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_327_p2[9]),
        .Q(i_V_reg_358[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \mOutPtr[1]_i_3__0 
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_11 ));
  LUT3 #(
    .INIT(8'h04)) 
    \mOutPtr[1]_i_4 
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_16
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(WEA[0]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_16__0
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_12 [1]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_16__1
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_14 [0]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_1_i_1
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_14 [1]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_2_i_1
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(WEA[1]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_2_i_1__0
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_13 [0]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_4_i_1
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_13 [1]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_4_i_1__0
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_15 [0]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_5_i_1
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_12 [0]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_6_i_1
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_15 [1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[2]_i_6 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(sig_hls_fast_corner_ap_start),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    show_ahead_i_2
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_8 ));
  LUT3 #(
    .INIT(8'h04)) 
    show_ahead_i_2__0
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    show_ahead_i_2__1
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_303[0]_i_1 
       (.I0(Q[0]),
        .O(j_V_fu_338_p2[0]));
  LUT5 #(
    .INIT(32'h00FB0000)) 
    \t_V_4_reg_303[10]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(exitcond1_i_fu_322_p2),
        .I4(ap_CS_fsm_state2),
        .O(t_V_4_reg_303));
  LUT3 #(
    .INIT(8'h04)) 
    \t_V_4_reg_303[10]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_4_reg_3030));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \t_V_4_reg_303[10]_i_3 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(\t_V_4_reg_303[10]_i_4_n_0 ),
        .I3(Q[9]),
        .O(j_V_fu_338_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \t_V_4_reg_303[10]_i_4 
       (.I0(Q[6]),
        .I1(\t_V_4_reg_303[9]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .O(\t_V_4_reg_303[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_4_reg_303[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(j_V_fu_338_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_4_reg_303[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(j_V_fu_338_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_4_reg_303[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(j_V_fu_338_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_4_reg_303[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(j_V_fu_338_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_4_reg_303[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\t_V_4_reg_303[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \t_V_4_reg_303[6]_i_1 
       (.I0(Q[6]),
        .I1(\t_V_4_reg_303[9]_i_2_n_0 ),
        .I2(Q[5]),
        .O(j_V_fu_338_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \t_V_4_reg_303[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\t_V_4_reg_303[9]_i_2_n_0 ),
        .I3(Q[6]),
        .O(j_V_fu_338_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \t_V_4_reg_303[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\t_V_4_reg_303[9]_i_2_n_0 ),
        .I4(Q[6]),
        .O(\t_V_4_reg_303[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \t_V_4_reg_303[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(\t_V_4_reg_303[9]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(j_V_fu_338_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \t_V_4_reg_303[9]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\t_V_4_reg_303[9]_i_2_n_0 ));
  FDRE \t_V_4_reg_303_reg[0] 
       (.C(aclk),
        .CE(t_V_4_reg_3030),
        .D(j_V_fu_338_p2[0]),
        .Q(Q[0]),
        .R(t_V_4_reg_303));
  FDRE \t_V_4_reg_303_reg[10] 
       (.C(aclk),
        .CE(t_V_4_reg_3030),
        .D(j_V_fu_338_p2[10]),
        .Q(Q[10]),
        .R(t_V_4_reg_303));
  FDRE \t_V_4_reg_303_reg[1] 
       (.C(aclk),
        .CE(t_V_4_reg_3030),
        .D(j_V_fu_338_p2[1]),
        .Q(Q[1]),
        .R(t_V_4_reg_303));
  FDRE \t_V_4_reg_303_reg[2] 
       (.C(aclk),
        .CE(t_V_4_reg_3030),
        .D(j_V_fu_338_p2[2]),
        .Q(Q[2]),
        .R(t_V_4_reg_303));
  FDRE \t_V_4_reg_303_reg[3] 
       (.C(aclk),
        .CE(t_V_4_reg_3030),
        .D(j_V_fu_338_p2[3]),
        .Q(Q[3]),
        .R(t_V_4_reg_303));
  FDRE \t_V_4_reg_303_reg[4] 
       (.C(aclk),
        .CE(t_V_4_reg_3030),
        .D(j_V_fu_338_p2[4]),
        .Q(Q[4]),
        .R(t_V_4_reg_303));
  FDRE \t_V_4_reg_303_reg[5] 
       (.C(aclk),
        .CE(t_V_4_reg_3030),
        .D(\t_V_4_reg_303[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(t_V_4_reg_303));
  FDRE \t_V_4_reg_303_reg[6] 
       (.C(aclk),
        .CE(t_V_4_reg_3030),
        .D(j_V_fu_338_p2[6]),
        .Q(Q[6]),
        .R(t_V_4_reg_303));
  FDRE \t_V_4_reg_303_reg[7] 
       (.C(aclk),
        .CE(t_V_4_reg_3030),
        .D(j_V_fu_338_p2[7]),
        .Q(Q[7]),
        .R(t_V_4_reg_303));
  FDRE \t_V_4_reg_303_reg[8] 
       (.C(aclk),
        .CE(t_V_4_reg_3030),
        .D(\t_V_4_reg_303[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(t_V_4_reg_303));
  FDRE \t_V_4_reg_303_reg[9] 
       (.C(aclk),
        .CE(t_V_4_reg_3030),
        .D(j_V_fu_338_p2[9]),
        .Q(Q[9]),
        .R(t_V_4_reg_303));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_292[10]_i_1 
       (.I0(sig_hls_fast_corner_ap_start),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state5),
        .O(t_V_reg_292));
  FDRE \t_V_reg_292_reg[0] 
       (.C(aclk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_358[0]),
        .Q(\t_V_reg_292_reg[10]_0 [0]),
        .R(t_V_reg_292));
  FDRE \t_V_reg_292_reg[10] 
       (.C(aclk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_358[10]),
        .Q(\t_V_reg_292_reg[10]_0 [10]),
        .R(t_V_reg_292));
  FDRE \t_V_reg_292_reg[1] 
       (.C(aclk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_358[1]),
        .Q(\t_V_reg_292_reg[10]_0 [1]),
        .R(t_V_reg_292));
  FDRE \t_V_reg_292_reg[2] 
       (.C(aclk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_358[2]),
        .Q(\t_V_reg_292_reg[10]_0 [2]),
        .R(t_V_reg_292));
  FDRE \t_V_reg_292_reg[3] 
       (.C(aclk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_358[3]),
        .Q(\t_V_reg_292_reg[10]_0 [3]),
        .R(t_V_reg_292));
  FDRE \t_V_reg_292_reg[4] 
       (.C(aclk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_358[4]),
        .Q(\t_V_reg_292_reg[10]_0 [4]),
        .R(t_V_reg_292));
  FDRE \t_V_reg_292_reg[5] 
       (.C(aclk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_358[5]),
        .Q(\t_V_reg_292_reg[10]_0 [5]),
        .R(t_V_reg_292));
  FDRE \t_V_reg_292_reg[6] 
       (.C(aclk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_358[6]),
        .Q(\t_V_reg_292_reg[10]_0 [6]),
        .R(t_V_reg_292));
  FDRE \t_V_reg_292_reg[7] 
       (.C(aclk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_358[7]),
        .Q(\t_V_reg_292_reg[10]_0 [7]),
        .R(t_V_reg_292));
  FDRE \t_V_reg_292_reg[8] 
       (.C(aclk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_358[8]),
        .Q(\t_V_reg_292_reg[10]_0 [8]),
        .R(t_V_reg_292));
  FDRE \t_V_reg_292_reg[9] 
       (.C(aclk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_358[9]),
        .Q(\t_V_reg_292_reg[10]_0 [9]),
        .R(t_V_reg_292));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[0]_i_1 
       (.I0(\exitcond_i_reg_363_reg[0]_1 ),
        .I1(pop),
        .O(\exitcond_i_reg_363_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[0]_i_1__0 
       (.I0(\exitcond_i_reg_363_reg[0]_2 ),
        .I1(pop_0),
        .O(\exitcond_i_reg_363_reg[0]_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[0]_i_1__1 
       (.I0(\exitcond_i_reg_363_reg[0]_5 ),
        .I1(pop_1),
        .O(\exitcond_i_reg_363_reg[0]_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \usedw[0]_i_7 
       (.I0(\exitcond_i_reg_363_reg[0]_2 ),
        .I1(pop),
        .O(DI));
  LUT2 #(
    .INIT(4'h2)) 
    \usedw[0]_i_7__0 
       (.I0(\exitcond_i_reg_363_reg[0]_5 ),
        .I1(pop_0),
        .O(\exitcond_i_reg_363_reg[0]_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \usedw[0]_i_7__1 
       (.I0(\exitcond_i_reg_363_reg[0]_8 ),
        .I1(pop_1),
        .O(\exitcond_i_reg_363_reg[0]_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    \usedw[4]_i_10 
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_10 ));
  LUT3 #(
    .INIT(8'h04)) 
    \usedw[8]_i_10 
       (.I0(\exitcond_i_reg_363_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\exitcond_i_reg_363_reg[0]_9 ));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr
   (FAST_t_opr_U0_gray_data_stream_0_s_read,
    D,
    grp_reg_int_s_fu_3497_ap_ce,
    ap_block_pp0_stage0_subdone6_in,
    or_cond4_i_i_reg_4561,
    ap_reg_pp0_iter4_exitcond4_i_i_reg_4507,
    ap_reg_pp0_iter5_exitcond4_i_i_reg_4507,
    tmp_12_i_i_reg_4557,
    ap_reg_pp0_iter4_tmp_12_i_i_reg_4557,
    ap_reg_pp0_iter5_tmp_12_i_i_reg_4557,
    p_0_in,
    ap_reg_pp0_iter5_or_cond20_i_i_reg_4920,
    tmp_60_10_i_i_reg_4863,
    tmp_62_8_i_i_reg_4868,
    tmp_64_1_i_i_reg_4873,
    tmp10_i_reg_4942,
    tmp11_i_reg_4947,
    or_cond_i_i_reg_4516,
    tmp_2_i_i_reg_4488,
    ap_enable_reg_pp0_iter20_reg_0,
    \icmp_reg_4502_reg[0]_0 ,
    tmp_4_i_i_reg_4497,
    or_cond1_i_i_reg_4493,
    tmp_64_12_i_i_reg_4952,
    tmp_64_5_i_i_reg_4931,
    tmp13_i_reg_4963,
    ap_reg_pp0_iter19_or_cond4_i_i_reg_4561,
    \ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[8]__0_0 ,
    Q,
    \ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[8]__0_0 ,
    \r_V_5_i_i_reg_4664_reg[8]_0 ,
    \ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[8]__0_0 ,
    \r_V_6_4_i_i_reg_4706_reg[8]_0 ,
    \ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[8]__0_0 ,
    \r_V_3_i_i_reg_4650_reg[8]_0 ,
    \ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[8]__0_0 ,
    \r_V_6_2_i_i_reg_4692_reg[8]_0 ,
    \ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[8]__0_0 ,
    \r_V_1_i_i_reg_4636_reg[8]_0 ,
    \ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[8]__0_0 ,
    \r_V_6_7_i_i_reg_4737_reg[8]_0 ,
    \ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[8]__0_0 ,
    \r_V_i_i_reg_4629_reg[8]_0 ,
    \ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[8]__0_0 ,
    \r_V_2_i_i_reg_4643_reg[8]_0 ,
    \ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[8]__0_0 ,
    \r_V_4_i_i_reg_4657_reg[8]_0 ,
    \ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[8]__0_0 ,
    \ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[8]__0_0 ,
    \ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[8]__0_0 ,
    \r_V_6_5_i_i_reg_4713_reg[8]_0 ,
    \ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[8]__0_0 ,
    \r_V_6_3_i_i_reg_4699_reg[8]_0 ,
    \ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[8]__0_0 ,
    \ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[8]__0_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    \j_V_reg_4511_reg[0]_0 ,
    \j_V_reg_4511_reg[1]_0 ,
    \j_V_reg_4511_reg[2]_0 ,
    \j_V_reg_4511_reg[1]_1 ,
    \j_V_reg_4511_reg[4]_0 ,
    \_cols_reg[7] ,
    \_cols_reg[10] ,
    E,
    \or_cond1_i_i_reg_4493_reg[0]_0 ,
    \t_V_reg_562_reg[10]_0 ,
    \t_V_reg_562_reg[6]_0 ,
    p_0_in5_in,
    \count_1_i_7_i_i_reg_4840_reg[0]_i_3_0 ,
    \r_V_5_i_i_reg_4664_reg[8]_1 ,
    \r_V_4_i_i_reg_4657_reg[8]_1 ,
    \r_V_3_i_i_reg_4650_reg[8]_1 ,
    \or_cond7_i_i_reg_4780_reg[0]_i_2 ,
    \r_V_1_i_i_reg_4636_reg[8]_1 ,
    \r_V_2_i_i_reg_4643_reg[8]_1 ,
    \r_V_i_i_reg_4629_reg[8]_1 ,
    \t_V_reg_562_reg[7]_0 ,
    \lhs_V_i_i_reg_4615_reg[7]_0 ,
    \lhs_V_i_i_reg_4615_reg[7]_1 ,
    \lhs_V_i_i_reg_4615_reg[7]_2 ,
    \lhs_V_i_i_reg_4615_reg[7]_3 ,
    \lhs_V_i_i_reg_4615_reg[7]_4 ,
    \r_V_5_i_i_reg_4664_reg[7]_0 ,
    \r_V_5_i_i_reg_4664_reg[8]_2 ,
    \r_V_4_i_i_reg_4657_reg[7]_0 ,
    \r_V_4_i_i_reg_4657_reg[8]_2 ,
    \r_V_3_i_i_reg_4650_reg[7]_0 ,
    \r_V_3_i_i_reg_4650_reg[8]_2 ,
    \r_V_2_i_i_reg_4643_reg[7]_0 ,
    \r_V_2_i_i_reg_4643_reg[8]_2 ,
    \r_V_1_i_i_reg_4636_reg[7]_0 ,
    \r_V_1_i_i_reg_4636_reg[8]_2 ,
    \r_V_i_i_reg_4629_reg[7]_0 ,
    \r_V_i_i_reg_4629_reg[8]_2 ,
    \r_V_6_7_i_i_reg_4737_reg[7]_0 ,
    \r_V_6_7_i_i_reg_4737_reg[8]_1 ,
    \r_V_6_6_i_i_reg_4725_reg[7]_0 ,
    \r_V_6_6_i_i_reg_4725_reg[8]_0 ,
    \r_V_6_5_i_i_reg_4713_reg[7]_0 ,
    \r_V_6_5_i_i_reg_4713_reg[8]_1 ,
    \r_V_6_4_i_i_reg_4706_reg[7]_0 ,
    \r_V_6_4_i_i_reg_4706_reg[8]_1 ,
    \r_V_6_3_i_i_reg_4699_reg[7]_0 ,
    \r_V_6_3_i_i_reg_4699_reg[8]_1 ,
    \r_V_6_2_i_i_reg_4692_reg[7]_0 ,
    \r_V_6_2_i_i_reg_4692_reg[8]_1 ,
    \lhs_V_i_i_reg_4615_reg[7]_5 ,
    \_threhold_reg[7] ,
    \lhs_V_i_i_reg_4615_reg[7]_6 ,
    \_threhold_reg[7]_0 ,
    \lhs_V_i_i_reg_4615_reg[7]_7 ,
    \_threhold_reg[7]_1 ,
    \_rows_reg[10] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7] ,
    internal_full_n_reg,
    tmp11_i_fu_3140_p2,
    \tmp_62_10_i_i_reg_4890_reg[0]_0 ,
    tmp_64_5_i_i_fu_3121_p2,
    tmp_64_12_i_i_fu_3260_p2,
    \ap_reg_pp0_iter5_or_cond5_i_i_reg_4749_reg[0]_0 ,
    aclk,
    DIADI,
    \exitcond4_i_i_reg_4507_reg[0]_0 ,
    ap_enable_reg_pp0_iter18_reg_0,
    p_10_in,
    p_9_in,
    tmp_62_i_i_fu_2298_p2,
    p_8_in,
    tmp_62_3_i_i_fu_2352_p2,
    tmp_62_5_i_i_fu_2388_p2,
    tmp_62_4_i_i_fu_2370_p2,
    tmp_62_2_i_i_fu_2334_p2,
    tmp_62_1_i_i_fu_2316_p2,
    tmp_64_7_i_i_fu_2510_p2,
    \tmp_2_i_i_reg_4488_reg[0]_0 ,
    \or_cond_i_i_reg_4516_reg[0]_0 ,
    \or_cond4_i_i_reg_4561_reg[0]_0 ,
    \tmp_4_i_i_reg_4497_reg[0]_0 ,
    \or_cond1_i_i_reg_4493_reg[0]_1 ,
    \tmp_12_i_i_reg_4557_reg[0]_0 ,
    \tmp_64_12_i_i_reg_4952_reg[0]_0 ,
    \tmp_64_5_i_i_reg_4931_reg[0]_0 ,
    \tmp13_i_reg_4963_reg[0]_0 ,
    \tmp10_i_reg_4942_reg[0]_0 ,
    \tmp11_i_reg_4947_reg[0]_0 ,
    CO,
    aresetn,
    sig_hls_fast_corner_ap_start,
    \k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 ,
    \exitcond4_i_i_reg_4507_reg[0]_1 ,
    \or_cond12_i_i_reg_4830_reg[0]_0 ,
    \or_cond12_i_i_reg_4830_reg[0]_1 ,
    \tmp_60_12_i_i_reg_4896_reg[0]_0 ,
    \tmp_60_11_i_i_reg_4884_reg[0]_0 ,
    \tmp_60_12_i_i_reg_4896_reg[0]_1 ,
    \tmp_60_10_i_i_reg_4863_reg[0]_0 ,
    mask_data_stream_0_s_full_n,
    gray_data_stream_0_s_empty_n,
    \count_1_i_7_i_i_reg_4840_reg[0]_0 ,
    \tmp_60_4_not_i_i_reg_4800_reg[0]_0 ,
    \tmp_60_3_not_i_i_reg_4785_reg[0]_0 ,
    \tmp_60_2_not_i_i_reg_4770_reg[0]_0 ,
    \or_cond5_i_i_reg_4749_reg[0]_0 ,
    \tmp_60_1_not_i_i_reg_4755_reg[0]_0 ,
    \flag_val_V_assign_lo_reg_4676_reg[0]_0 ,
    \tmp_60_13_i_i_reg_4908_reg[0]_0 ,
    \flag_val_V_assign_lo_3_reg_4686_reg[0]_0 ,
    \tmp_2_i_i_reg_4488_reg[0]_i_2_0 ,
    \ap_CS_fsm_reg[0]_i_2 ,
    \a0_1_i_i_reg_5152_reg[7]_0 ,
    \b0_1_i_i_reg_5162_reg[31]_0 ,
    \b0_1_i_i_reg_5162_reg[7]_0 ,
    \b0_1_i_i_reg_5162_reg[6]_0 ,
    \b0_1_i_i_reg_5162_reg[5]_0 ,
    \b0_1_i_i_reg_5162_reg[4]_0 ,
    \count_1_i_1_i_i_reg_4878_reg[3]_0 ,
    S,
    DI,
    \tmp_2_i_i_reg_4488_reg[0]_1 ,
    \count_1_i_7_i_i_reg_4840_reg[0]_i_3_1 ,
    \count_1_i_7_i_i_reg_4840_reg[0]_i_4_0 ,
    \count_1_i_7_i_i_reg_4840_reg[0]_i_4_1 ,
    \not_or_cond11_i_i_reg_4852_reg[0]_0 ,
    \or_cond9_i_i_reg_4810_reg[0]_i_4_0 ,
    \or_cond9_i_i_reg_4810_reg[0]_i_4_1 ,
    \tmp_60_4_not_i_i_reg_4800_reg[0]_1 ,
    \or_cond9_i_i_reg_4810_reg[0]_i_3_0 ,
    \or_cond9_i_i_reg_4810_reg[0]_i_3_1 ,
    \tmp_60_3_not_i_i_reg_4785_reg[0]_1 ,
    \or_cond8_i_i_reg_4795_reg[0]_i_2_0 ,
    \or_cond8_i_i_reg_4795_reg[0]_i_2_1 ,
    \tmp_60_2_not_i_i_reg_4770_reg[0]_1 ,
    \or_cond7_i_i_reg_4780_reg[0]_i_3_0 ,
    \or_cond7_i_i_reg_4780_reg[0]_i_3_1 ,
    \tmp_60_1_not_i_i_reg_4755_reg[0]_1 ,
    \or_cond5_i_i_reg_4749_reg[0]_i_3_0 ,
    \or_cond5_i_i_reg_4749_reg[0]_i_3_1 ,
    \or_cond5_i_i_reg_4749_reg[0]_1 ,
    \or_cond5_i_i_reg_4749_reg[0]_i_2_0 ,
    \or_cond5_i_i_reg_4749_reg[0]_i_2_1 ,
    \flag_val_V_assign_lo_reg_4676_reg[1]_0 ,
    \or_cond20_i_i_reg_4920_reg[0]_i_4_0 ,
    \or_cond20_i_i_reg_4920_reg[0]_i_4_1 ,
    \tmp_60_13_i_i_reg_4908_reg[0]_1 ,
    \tmp_60_13_i_i_reg_4908_reg[0]_i_2_0 ,
    \tmp_60_13_i_i_reg_4908_reg[0]_i_2_1 ,
    \tmp_60_12_i_i_reg_4896_reg[0]_2 ,
    \tmp_60_12_i_i_reg_4896_reg[0]_i_2_0 ,
    \tmp_60_12_i_i_reg_4896_reg[0]_i_2_1 ,
    \tmp_60_12_i_i_reg_4896_reg[0]_3 ,
    \tmp_60_11_i_i_reg_4884_reg[0]_i_2_0 ,
    \tmp_60_11_i_i_reg_4884_reg[0]_i_2_1 ,
    \tmp_60_11_i_i_reg_4884_reg[0]_1 ,
    \count_1_i_1_i_i_reg_4878_reg[3]_i_3_0 ,
    \count_1_i_1_i_i_reg_4878_reg[3]_i_3_1 ,
    \tmp_60_10_i_i_reg_4863_reg[0]_1 ,
    \count_1_i_1_i_i_reg_4878_reg[3]_i_12_0 ,
    \count_1_i_1_i_i_reg_4878_reg[3]_i_12_1 ,
    \count_1_i_1_i_i_reg_4878[2]_i_2_0 ,
    \flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_0 ,
    \flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_1 ,
    \flag_val_V_assign_lo_3_reg_4686_reg[1]_0 ,
    \or_cond13_i_i_reg_4846_reg[0]_i_2_0 ,
    \or_cond13_i_i_reg_4846_reg[0]_i_2_1 ,
    \or_cond12_i_i_reg_4830_reg[0]_2 ,
    \count_1_i_7_i_i_reg_4840_reg[3]_i_4_0 ,
    \count_1_i_7_i_i_reg_4840_reg[3]_i_4_1 ,
    \or_cond12_i_i_reg_4830_reg[0]_3 ,
    \SRL_SIG_reg[0]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    \count_1_i_7_i_i_reg_4840_reg[3]_0 ,
    \ap_return_reg[31]_i_4 ,
    \ap_return_reg[31]_i_4_0 ,
    \ap_return_reg[31]_i_3 ,
    \ap_return_reg[31]_i_3_0 ,
    \ap_return_reg[31] ,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_i_3__0 ,
    \ap_return_reg[31]_i_3__0_0 ,
    \ap_return_reg[31]_i_2 ,
    \ap_return_reg[31]_i_2_0 ,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_2 ,
    \ap_return_reg[31]_i_3__1 ,
    \ap_return_reg[31]_i_3__1_0 ,
    \ap_return_reg[31]_i_2__0 ,
    \ap_return_reg[31]_i_2__0_0 ,
    \ap_return_reg[31]_3 ,
    \ap_return_reg[31]_4 ,
    \ap_return_reg[31]_i_3__2 ,
    \ap_return_reg[31]_i_3__2_0 ,
    \ap_return_reg[31]_i_2__1 ,
    \ap_return_reg[31]_i_2__1_0 ,
    \ap_return_reg[31]_5 ,
    \ap_return_reg[31]_6 ,
    \ap_return_reg[31]_i_3__3 ,
    \ap_return_reg[31]_i_3__3_0 ,
    \ap_return_reg[31]_i_2__2 ,
    \ap_return_reg[31]_i_2__2_0 ,
    \ap_return_reg[31]_7 ,
    \ap_return_reg[31]_8 ,
    \ap_return_reg[31]_i_3__6 ,
    \ap_return_reg[31]_i_3__6_0 ,
    \ap_return_reg[31]_i_2__5 ,
    \ap_return_reg[31]_i_2__5_0 ,
    \ap_return_reg[31]_9 ,
    \ap_return_reg[31]_10 ,
    \ap_return_reg[31]_i_3__9 ,
    \ap_return_reg[31]_i_3__9_0 ,
    \ap_return_reg[31]_i_2__8 ,
    \ap_return_reg[31]_i_2__8_0 ,
    \ap_return_reg[31]_11 ,
    \ap_return_reg[31]_12 ,
    \ap_return_reg[31]_i_3__10 ,
    \ap_return_reg[31]_i_3__10_0 ,
    \ap_return_reg[31]_i_2__9 ,
    \ap_return_reg[31]_i_2__9_0 ,
    \ap_return_reg[31]_13 ,
    \ap_return_reg[31]_14 ,
    \b0_1_i_i_reg_5162_reg[2]_0 ,
    \b0_1_i_i_reg_5162_reg[3]_0 ,
    \ap_return_reg[31]_i_3__18 ,
    \ap_return_reg[31]_i_3__18_0 ,
    \ap_return_reg[31]_i_2__17 ,
    \ap_return_reg[31]_i_2__17_0 ,
    \ap_return_reg[31]_15 ,
    \ap_return_reg[31]_16 ,
    \ap_return_reg[31]_i_3__19 ,
    \ap_return_reg[31]_i_3__19_0 ,
    \ap_return_reg[31]_i_2__18 ,
    \ap_return_reg[31]_i_2__18_0 ,
    \ap_return_reg[31]_17 ,
    \ap_return_reg[31]_18 ,
    \ap_return_reg[31]_i_3__20 ,
    \ap_return_reg[31]_i_3__20_0 ,
    \ap_return_reg[31]_i_2__19 ,
    \ap_return_reg[31]_i_2__19_0 ,
    \ap_return_reg[31]_19 ,
    \ap_return_reg[31]_20 ,
    \ap_return_reg[31]_i_3__21 ,
    \ap_return_reg[31]_i_3__21_0 ,
    \ap_return_reg[31]_i_2__20 ,
    \ap_return_reg[31]_i_2__20_0 ,
    \ap_return_reg[31]_21 ,
    \ap_return_reg[31]_22 ,
    \ap_return_reg[31]_i_3__22 ,
    \ap_return_reg[31]_i_3__22_0 ,
    \ap_return_reg[31]_i_2__21 ,
    \ap_return_reg[31]_i_2__21_0 ,
    \ap_return_reg[31]_23 ,
    \ap_return_reg[31]_24 ,
    \ap_return_reg[31]_i_3__25 ,
    \ap_return_reg[31]_i_3__25_0 ,
    \ap_return_reg[31]_i_2__24 ,
    \ap_return_reg[31]_i_2__24_0 ,
    \ap_return_reg[31]_25 ,
    \ap_return_reg[31]_26 ,
    \ap_return_reg[31]_i_3__28 ,
    \ap_return_reg[31]_i_3__28_0 ,
    \ap_return_reg[31]_i_2__27 ,
    \ap_return_reg[31]_i_2__27_0 ,
    \ap_return_reg[31]_27 ,
    \ap_return_reg[31]_28 ,
    \ap_return_reg[31]_i_3__29 ,
    \ap_return_reg[31]_i_3__29_0 ,
    \ap_return_reg[31]_i_2__28 ,
    \ap_return_reg[31]_i_2__28_0 ,
    \ap_return_reg[31]_29 ,
    \ap_return_reg[31]_30 );
  output FAST_t_opr_U0_gray_data_stream_0_s_read;
  output [1:0]D;
  output grp_reg_int_s_fu_3497_ap_ce;
  output ap_block_pp0_stage0_subdone6_in;
  output or_cond4_i_i_reg_4561;
  output ap_reg_pp0_iter4_exitcond4_i_i_reg_4507;
  output ap_reg_pp0_iter5_exitcond4_i_i_reg_4507;
  output tmp_12_i_i_reg_4557;
  output ap_reg_pp0_iter4_tmp_12_i_i_reg_4557;
  output ap_reg_pp0_iter5_tmp_12_i_i_reg_4557;
  output p_0_in;
  output ap_reg_pp0_iter5_or_cond20_i_i_reg_4920;
  output tmp_60_10_i_i_reg_4863;
  output tmp_62_8_i_i_reg_4868;
  output tmp_64_1_i_i_reg_4873;
  output tmp10_i_reg_4942;
  output tmp11_i_reg_4947;
  output or_cond_i_i_reg_4516;
  output tmp_2_i_i_reg_4488;
  output ap_enable_reg_pp0_iter20_reg_0;
  output \icmp_reg_4502_reg[0]_0 ;
  output tmp_4_i_i_reg_4497;
  output or_cond1_i_i_reg_4493;
  output tmp_64_12_i_i_reg_4952;
  output tmp_64_5_i_i_reg_4931;
  output tmp13_i_reg_4963;
  output ap_reg_pp0_iter19_or_cond4_i_i_reg_4561;
  output [0:0]\ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[8]__0_0 ;
  output [8:0]Q;
  output [0:0]\ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[8]__0_0 ;
  output [8:0]\r_V_5_i_i_reg_4664_reg[8]_0 ;
  output [0:0]\ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[8]__0_0 ;
  output [8:0]\r_V_6_4_i_i_reg_4706_reg[8]_0 ;
  output [0:0]\ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[8]__0_0 ;
  output [8:0]\r_V_3_i_i_reg_4650_reg[8]_0 ;
  output [0:0]\ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[8]__0_0 ;
  output [8:0]\r_V_6_2_i_i_reg_4692_reg[8]_0 ;
  output [0:0]\ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[8]__0_0 ;
  output [8:0]\r_V_1_i_i_reg_4636_reg[8]_0 ;
  output [0:0]\ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[8]__0_0 ;
  output [8:0]\r_V_6_7_i_i_reg_4737_reg[8]_0 ;
  output [0:0]\ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[8]__0_0 ;
  output [8:0]\r_V_i_i_reg_4629_reg[8]_0 ;
  output [0:0]\ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[8]__0_0 ;
  output [8:0]\r_V_2_i_i_reg_4643_reg[8]_0 ;
  output [0:0]\ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[8]__0_0 ;
  output [8:0]\r_V_4_i_i_reg_4657_reg[8]_0 ;
  output [0:0]\ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[8]__0_0 ;
  output [0:0]\ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[8]__0_0 ;
  output [0:0]\ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[8]__0_0 ;
  output [8:0]\r_V_6_5_i_i_reg_4713_reg[8]_0 ;
  output [0:0]\ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[8]__0_0 ;
  output [8:0]\r_V_6_3_i_i_reg_4699_reg[8]_0 ;
  output [0:0]\ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[8]__0_0 ;
  output [0:0]\ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[8]__0_0 ;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [0:0]\j_V_reg_4511_reg[0]_0 ;
  output \j_V_reg_4511_reg[1]_0 ;
  output \j_V_reg_4511_reg[2]_0 ;
  output \j_V_reg_4511_reg[1]_1 ;
  output \j_V_reg_4511_reg[4]_0 ;
  output [1:0]\_cols_reg[7] ;
  output [0:0]\_cols_reg[10] ;
  output [0:0]E;
  output [0:0]\or_cond1_i_i_reg_4493_reg[0]_0 ;
  output [10:0]\t_V_reg_562_reg[10]_0 ;
  output \t_V_reg_562_reg[6]_0 ;
  output p_0_in5_in;
  output \count_1_i_7_i_i_reg_4840_reg[0]_i_3_0 ;
  output [0:0]\r_V_5_i_i_reg_4664_reg[8]_1 ;
  output [0:0]\r_V_4_i_i_reg_4657_reg[8]_1 ;
  output [0:0]\r_V_3_i_i_reg_4650_reg[8]_1 ;
  output \or_cond7_i_i_reg_4780_reg[0]_i_2 ;
  output [0:0]\r_V_1_i_i_reg_4636_reg[8]_1 ;
  output [0:0]\r_V_2_i_i_reg_4643_reg[8]_1 ;
  output [0:0]\r_V_i_i_reg_4629_reg[8]_1 ;
  output [1:0]\t_V_reg_562_reg[7]_0 ;
  output [0:0]\lhs_V_i_i_reg_4615_reg[7]_0 ;
  output [5:0]\lhs_V_i_i_reg_4615_reg[7]_1 ;
  output [7:0]\lhs_V_i_i_reg_4615_reg[7]_2 ;
  output [7:0]\lhs_V_i_i_reg_4615_reg[7]_3 ;
  output [7:0]\lhs_V_i_i_reg_4615_reg[7]_4 ;
  output [3:0]\r_V_5_i_i_reg_4664_reg[7]_0 ;
  output [0:0]\r_V_5_i_i_reg_4664_reg[8]_2 ;
  output [3:0]\r_V_4_i_i_reg_4657_reg[7]_0 ;
  output [0:0]\r_V_4_i_i_reg_4657_reg[8]_2 ;
  output [3:0]\r_V_3_i_i_reg_4650_reg[7]_0 ;
  output [0:0]\r_V_3_i_i_reg_4650_reg[8]_2 ;
  output [3:0]\r_V_2_i_i_reg_4643_reg[7]_0 ;
  output [0:0]\r_V_2_i_i_reg_4643_reg[8]_2 ;
  output [3:0]\r_V_1_i_i_reg_4636_reg[7]_0 ;
  output [0:0]\r_V_1_i_i_reg_4636_reg[8]_2 ;
  output [3:0]\r_V_i_i_reg_4629_reg[7]_0 ;
  output [0:0]\r_V_i_i_reg_4629_reg[8]_2 ;
  output [3:0]\r_V_6_7_i_i_reg_4737_reg[7]_0 ;
  output [0:0]\r_V_6_7_i_i_reg_4737_reg[8]_1 ;
  output [3:0]\r_V_6_6_i_i_reg_4725_reg[7]_0 ;
  output [0:0]\r_V_6_6_i_i_reg_4725_reg[8]_0 ;
  output [3:0]\r_V_6_5_i_i_reg_4713_reg[7]_0 ;
  output [0:0]\r_V_6_5_i_i_reg_4713_reg[8]_1 ;
  output [3:0]\r_V_6_4_i_i_reg_4706_reg[7]_0 ;
  output [0:0]\r_V_6_4_i_i_reg_4706_reg[8]_1 ;
  output [3:0]\r_V_6_3_i_i_reg_4699_reg[7]_0 ;
  output [0:0]\r_V_6_3_i_i_reg_4699_reg[8]_1 ;
  output [3:0]\r_V_6_2_i_i_reg_4692_reg[7]_0 ;
  output [0:0]\r_V_6_2_i_i_reg_4692_reg[8]_1 ;
  output [0:0]\lhs_V_i_i_reg_4615_reg[7]_5 ;
  output [3:0]\_threhold_reg[7] ;
  output [0:0]\lhs_V_i_i_reg_4615_reg[7]_6 ;
  output [3:0]\_threhold_reg[7]_0 ;
  output [0:0]\lhs_V_i_i_reg_4615_reg[7]_7 ;
  output [3:0]\_threhold_reg[7]_1 ;
  output [0:0]\_rows_reg[10] ;
  output shiftReg_ce;
  output \SRL_SIG_reg[0][7] ;
  output internal_full_n_reg;
  output tmp11_i_fu_3140_p2;
  output \tmp_62_10_i_i_reg_4890_reg[0]_0 ;
  output tmp_64_5_i_i_fu_3121_p2;
  output tmp_64_12_i_i_fu_3260_p2;
  output \ap_reg_pp0_iter5_or_cond5_i_i_reg_4749_reg[0]_0 ;
  input aclk;
  input [7:0]DIADI;
  input [0:0]\exitcond4_i_i_reg_4507_reg[0]_0 ;
  input ap_enable_reg_pp0_iter18_reg_0;
  input p_10_in;
  input p_9_in;
  input tmp_62_i_i_fu_2298_p2;
  input p_8_in;
  input tmp_62_3_i_i_fu_2352_p2;
  input tmp_62_5_i_i_fu_2388_p2;
  input tmp_62_4_i_i_fu_2370_p2;
  input tmp_62_2_i_i_fu_2334_p2;
  input tmp_62_1_i_i_fu_2316_p2;
  input tmp_64_7_i_i_fu_2510_p2;
  input \tmp_2_i_i_reg_4488_reg[0]_0 ;
  input \or_cond_i_i_reg_4516_reg[0]_0 ;
  input \or_cond4_i_i_reg_4561_reg[0]_0 ;
  input \tmp_4_i_i_reg_4497_reg[0]_0 ;
  input \or_cond1_i_i_reg_4493_reg[0]_1 ;
  input \tmp_12_i_i_reg_4557_reg[0]_0 ;
  input \tmp_64_12_i_i_reg_4952_reg[0]_0 ;
  input \tmp_64_5_i_i_reg_4931_reg[0]_0 ;
  input \tmp13_i_reg_4963_reg[0]_0 ;
  input \tmp10_i_reg_4942_reg[0]_0 ;
  input \tmp11_i_reg_4947_reg[0]_0 ;
  input [0:0]CO;
  input aresetn;
  input sig_hls_fast_corner_ap_start;
  input [10:0]\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 ;
  input \exitcond4_i_i_reg_4507_reg[0]_1 ;
  input [0:0]\or_cond12_i_i_reg_4830_reg[0]_0 ;
  input [0:0]\or_cond12_i_i_reg_4830_reg[0]_1 ;
  input [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_0 ;
  input [0:0]\tmp_60_11_i_i_reg_4884_reg[0]_0 ;
  input [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_1 ;
  input [0:0]\tmp_60_10_i_i_reg_4863_reg[0]_0 ;
  input mask_data_stream_0_s_full_n;
  input gray_data_stream_0_s_empty_n;
  input \count_1_i_7_i_i_reg_4840_reg[0]_0 ;
  input [0:0]\tmp_60_4_not_i_i_reg_4800_reg[0]_0 ;
  input [0:0]\tmp_60_3_not_i_i_reg_4785_reg[0]_0 ;
  input [0:0]\tmp_60_2_not_i_i_reg_4770_reg[0]_0 ;
  input [0:0]\or_cond5_i_i_reg_4749_reg[0]_0 ;
  input [0:0]\tmp_60_1_not_i_i_reg_4755_reg[0]_0 ;
  input [0:0]\flag_val_V_assign_lo_reg_4676_reg[0]_0 ;
  input [0:0]\tmp_60_13_i_i_reg_4908_reg[0]_0 ;
  input [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[0]_0 ;
  input [10:0]\tmp_2_i_i_reg_4488_reg[0]_i_2_0 ;
  input \ap_CS_fsm_reg[0]_i_2 ;
  input [7:0]\a0_1_i_i_reg_5152_reg[7]_0 ;
  input \b0_1_i_i_reg_5162_reg[31]_0 ;
  input \b0_1_i_i_reg_5162_reg[7]_0 ;
  input \b0_1_i_i_reg_5162_reg[6]_0 ;
  input \b0_1_i_i_reg_5162_reg[5]_0 ;
  input \b0_1_i_i_reg_5162_reg[4]_0 ;
  input [0:0]\count_1_i_1_i_i_reg_4878_reg[3]_0 ;
  input [3:0]S;
  input [0:0]DI;
  input [0:0]\tmp_2_i_i_reg_4488_reg[0]_1 ;
  input [2:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_3_1 ;
  input [0:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_4_0 ;
  input [2:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_4_1 ;
  input [0:0]\not_or_cond11_i_i_reg_4852_reg[0]_0 ;
  input [0:0]\or_cond9_i_i_reg_4810_reg[0]_i_4_0 ;
  input [2:0]\or_cond9_i_i_reg_4810_reg[0]_i_4_1 ;
  input [0:0]\tmp_60_4_not_i_i_reg_4800_reg[0]_1 ;
  input [0:0]\or_cond9_i_i_reg_4810_reg[0]_i_3_0 ;
  input [2:0]\or_cond9_i_i_reg_4810_reg[0]_i_3_1 ;
  input [0:0]\tmp_60_3_not_i_i_reg_4785_reg[0]_1 ;
  input [0:0]\or_cond8_i_i_reg_4795_reg[0]_i_2_0 ;
  input [2:0]\or_cond8_i_i_reg_4795_reg[0]_i_2_1 ;
  input [0:0]\tmp_60_2_not_i_i_reg_4770_reg[0]_1 ;
  input [0:0]\or_cond7_i_i_reg_4780_reg[0]_i_3_0 ;
  input [2:0]\or_cond7_i_i_reg_4780_reg[0]_i_3_1 ;
  input [0:0]\tmp_60_1_not_i_i_reg_4755_reg[0]_1 ;
  input [0:0]\or_cond5_i_i_reg_4749_reg[0]_i_3_0 ;
  input [2:0]\or_cond5_i_i_reg_4749_reg[0]_i_3_1 ;
  input [0:0]\or_cond5_i_i_reg_4749_reg[0]_1 ;
  input [0:0]\or_cond5_i_i_reg_4749_reg[0]_i_2_0 ;
  input [2:0]\or_cond5_i_i_reg_4749_reg[0]_i_2_1 ;
  input [0:0]\flag_val_V_assign_lo_reg_4676_reg[1]_0 ;
  input [0:0]\or_cond20_i_i_reg_4920_reg[0]_i_4_0 ;
  input [2:0]\or_cond20_i_i_reg_4920_reg[0]_i_4_1 ;
  input [0:0]\tmp_60_13_i_i_reg_4908_reg[0]_1 ;
  input [0:0]\tmp_60_13_i_i_reg_4908_reg[0]_i_2_0 ;
  input [2:0]\tmp_60_13_i_i_reg_4908_reg[0]_i_2_1 ;
  input [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_2 ;
  input [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_i_2_0 ;
  input [2:0]\tmp_60_12_i_i_reg_4896_reg[0]_i_2_1 ;
  input [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_3 ;
  input [0:0]\tmp_60_11_i_i_reg_4884_reg[0]_i_2_0 ;
  input [2:0]\tmp_60_11_i_i_reg_4884_reg[0]_i_2_1 ;
  input [0:0]\tmp_60_11_i_i_reg_4884_reg[0]_1 ;
  input [0:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_3_0 ;
  input [2:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_3_1 ;
  input [0:0]\tmp_60_10_i_i_reg_4863_reg[0]_1 ;
  input [0:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_12_0 ;
  input [2:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_12_1 ;
  input [0:0]\count_1_i_1_i_i_reg_4878[2]_i_2_0 ;
  input [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_0 ;
  input [2:0]\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_1 ;
  input [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[1]_0 ;
  input [0:0]\or_cond13_i_i_reg_4846_reg[0]_i_2_0 ;
  input [2:0]\or_cond13_i_i_reg_4846_reg[0]_i_2_1 ;
  input [0:0]\or_cond12_i_i_reg_4830_reg[0]_2 ;
  input [0:0]\count_1_i_7_i_i_reg_4840_reg[3]_i_4_0 ;
  input [2:0]\count_1_i_7_i_i_reg_4840_reg[3]_i_4_1 ;
  input [0:0]\or_cond12_i_i_reg_4830_reg[0]_3 ;
  input [0:0]\SRL_SIG_reg[0]_0 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input [2:0]\count_1_i_7_i_i_reg_4840_reg[3]_0 ;
  input [3:0]\ap_return_reg[31]_i_4 ;
  input [3:0]\ap_return_reg[31]_i_4_0 ;
  input [3:0]\ap_return_reg[31]_i_3 ;
  input [3:0]\ap_return_reg[31]_i_3_0 ;
  input [3:0]\ap_return_reg[31] ;
  input [3:0]\ap_return_reg[31]_0 ;
  input [3:0]\ap_return_reg[31]_i_3__0 ;
  input [3:0]\ap_return_reg[31]_i_3__0_0 ;
  input [3:0]\ap_return_reg[31]_i_2 ;
  input [3:0]\ap_return_reg[31]_i_2_0 ;
  input [3:0]\ap_return_reg[31]_1 ;
  input [3:0]\ap_return_reg[31]_2 ;
  input [3:0]\ap_return_reg[31]_i_3__1 ;
  input [3:0]\ap_return_reg[31]_i_3__1_0 ;
  input [3:0]\ap_return_reg[31]_i_2__0 ;
  input [3:0]\ap_return_reg[31]_i_2__0_0 ;
  input [3:0]\ap_return_reg[31]_3 ;
  input [3:0]\ap_return_reg[31]_4 ;
  input [3:0]\ap_return_reg[31]_i_3__2 ;
  input [3:0]\ap_return_reg[31]_i_3__2_0 ;
  input [3:0]\ap_return_reg[31]_i_2__1 ;
  input [3:0]\ap_return_reg[31]_i_2__1_0 ;
  input [3:0]\ap_return_reg[31]_5 ;
  input [3:0]\ap_return_reg[31]_6 ;
  input [3:0]\ap_return_reg[31]_i_3__3 ;
  input [3:0]\ap_return_reg[31]_i_3__3_0 ;
  input [3:0]\ap_return_reg[31]_i_2__2 ;
  input [3:0]\ap_return_reg[31]_i_2__2_0 ;
  input [3:0]\ap_return_reg[31]_7 ;
  input [3:0]\ap_return_reg[31]_8 ;
  input [3:0]\ap_return_reg[31]_i_3__6 ;
  input [3:0]\ap_return_reg[31]_i_3__6_0 ;
  input [3:0]\ap_return_reg[31]_i_2__5 ;
  input [3:0]\ap_return_reg[31]_i_2__5_0 ;
  input [3:0]\ap_return_reg[31]_9 ;
  input [3:0]\ap_return_reg[31]_10 ;
  input [3:0]\ap_return_reg[31]_i_3__9 ;
  input [3:0]\ap_return_reg[31]_i_3__9_0 ;
  input [3:0]\ap_return_reg[31]_i_2__8 ;
  input [3:0]\ap_return_reg[31]_i_2__8_0 ;
  input [3:0]\ap_return_reg[31]_11 ;
  input [3:0]\ap_return_reg[31]_12 ;
  input [3:0]\ap_return_reg[31]_i_3__10 ;
  input [3:0]\ap_return_reg[31]_i_3__10_0 ;
  input [3:0]\ap_return_reg[31]_i_2__9 ;
  input [3:0]\ap_return_reg[31]_i_2__9_0 ;
  input [3:0]\ap_return_reg[31]_13 ;
  input [3:0]\ap_return_reg[31]_14 ;
  input \b0_1_i_i_reg_5162_reg[2]_0 ;
  input \b0_1_i_i_reg_5162_reg[3]_0 ;
  input [3:0]\ap_return_reg[31]_i_3__18 ;
  input [3:0]\ap_return_reg[31]_i_3__18_0 ;
  input [3:0]\ap_return_reg[31]_i_2__17 ;
  input [3:0]\ap_return_reg[31]_i_2__17_0 ;
  input [3:0]\ap_return_reg[31]_15 ;
  input [3:0]\ap_return_reg[31]_16 ;
  input [3:0]\ap_return_reg[31]_i_3__19 ;
  input [3:0]\ap_return_reg[31]_i_3__19_0 ;
  input [3:0]\ap_return_reg[31]_i_2__18 ;
  input [3:0]\ap_return_reg[31]_i_2__18_0 ;
  input [3:0]\ap_return_reg[31]_17 ;
  input [3:0]\ap_return_reg[31]_18 ;
  input [3:0]\ap_return_reg[31]_i_3__20 ;
  input [3:0]\ap_return_reg[31]_i_3__20_0 ;
  input [3:0]\ap_return_reg[31]_i_2__19 ;
  input [3:0]\ap_return_reg[31]_i_2__19_0 ;
  input [3:0]\ap_return_reg[31]_19 ;
  input [3:0]\ap_return_reg[31]_20 ;
  input [3:0]\ap_return_reg[31]_i_3__21 ;
  input [3:0]\ap_return_reg[31]_i_3__21_0 ;
  input [3:0]\ap_return_reg[31]_i_2__20 ;
  input [3:0]\ap_return_reg[31]_i_2__20_0 ;
  input [3:0]\ap_return_reg[31]_21 ;
  input [3:0]\ap_return_reg[31]_22 ;
  input [3:0]\ap_return_reg[31]_i_3__22 ;
  input [3:0]\ap_return_reg[31]_i_3__22_0 ;
  input [3:0]\ap_return_reg[31]_i_2__21 ;
  input [3:0]\ap_return_reg[31]_i_2__21_0 ;
  input [3:0]\ap_return_reg[31]_23 ;
  input [3:0]\ap_return_reg[31]_24 ;
  input [3:0]\ap_return_reg[31]_i_3__25 ;
  input [3:0]\ap_return_reg[31]_i_3__25_0 ;
  input [3:0]\ap_return_reg[31]_i_2__24 ;
  input [3:0]\ap_return_reg[31]_i_2__24_0 ;
  input [3:0]\ap_return_reg[31]_25 ;
  input [3:0]\ap_return_reg[31]_26 ;
  input [3:0]\ap_return_reg[31]_i_3__28 ;
  input [3:0]\ap_return_reg[31]_i_3__28_0 ;
  input [3:0]\ap_return_reg[31]_i_2__27 ;
  input [3:0]\ap_return_reg[31]_i_2__27_0 ;
  input [3:0]\ap_return_reg[31]_27 ;
  input [3:0]\ap_return_reg[31]_28 ;
  input [3:0]\ap_return_reg[31]_i_3__29 ;
  input [3:0]\ap_return_reg[31]_i_3__29_0 ;
  input [3:0]\ap_return_reg[31]_i_2__28 ;
  input [3:0]\ap_return_reg[31]_i_2__28_0 ;
  input [3:0]\ap_return_reg[31]_29 ;
  input [3:0]\ap_return_reg[31]_30 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire FAST_t_opr_U0_gray_data_stream_0_s_read;
  wire [8:0]Q;
  wire [3:0]S;
  wire \SRL_SIG[0][7]_i_10_n_0 ;
  wire \SRL_SIG[0][7]_i_11_n_0 ;
  wire \SRL_SIG[0][7]_i_12_n_0 ;
  wire \SRL_SIG[0][7]_i_13_n_0 ;
  wire \SRL_SIG[0][7]_i_14_n_0 ;
  wire \SRL_SIG[0][7]_i_16_n_0 ;
  wire \SRL_SIG[0][7]_i_17_n_0 ;
  wire \SRL_SIG[0][7]_i_18_n_0 ;
  wire \SRL_SIG[0][7]_i_19_n_0 ;
  wire \SRL_SIG[0][7]_i_20_n_0 ;
  wire \SRL_SIG[0][7]_i_21_n_0 ;
  wire \SRL_SIG[0][7]_i_22_n_0 ;
  wire \SRL_SIG[0][7]_i_23_n_0 ;
  wire \SRL_SIG[0][7]_i_25_n_0 ;
  wire \SRL_SIG[0][7]_i_26_n_0 ;
  wire \SRL_SIG[0][7]_i_27_n_0 ;
  wire \SRL_SIG[0][7]_i_28_n_0 ;
  wire \SRL_SIG[0][7]_i_29_n_0 ;
  wire \SRL_SIG[0][7]_i_30_n_0 ;
  wire \SRL_SIG[0][7]_i_31_n_0 ;
  wire \SRL_SIG[0][7]_i_32_n_0 ;
  wire \SRL_SIG[0][7]_i_33_n_0 ;
  wire \SRL_SIG[0][7]_i_34_n_0 ;
  wire \SRL_SIG[0][7]_i_35_n_0 ;
  wire \SRL_SIG[0][7]_i_36_n_0 ;
  wire \SRL_SIG[0][7]_i_37_n_0 ;
  wire \SRL_SIG[0][7]_i_38_n_0 ;
  wire \SRL_SIG[0][7]_i_39_n_0 ;
  wire \SRL_SIG[0][7]_i_40_n_0 ;
  wire \SRL_SIG[0][7]_i_41_n_0 ;
  wire \SRL_SIG[0][7]_i_42_n_0 ;
  wire \SRL_SIG[0][7]_i_43_n_0 ;
  wire \SRL_SIG[0][7]_i_44_n_0 ;
  wire \SRL_SIG[0][7]_i_45_n_0 ;
  wire \SRL_SIG[0][7]_i_46_n_0 ;
  wire \SRL_SIG[0][7]_i_47_n_0 ;
  wire \SRL_SIG[0][7]_i_48_n_0 ;
  wire \SRL_SIG[0][7]_i_49_n_0 ;
  wire \SRL_SIG[0][7]_i_50_n_0 ;
  wire \SRL_SIG[0][7]_i_51_n_0 ;
  wire \SRL_SIG[0][7]_i_52_n_0 ;
  wire \SRL_SIG[0][7]_i_53_n_0 ;
  wire \SRL_SIG[0][7]_i_54_n_0 ;
  wire \SRL_SIG[0][7]_i_55_n_0 ;
  wire \SRL_SIG[0][7]_i_56_n_0 ;
  wire \SRL_SIG[0][7]_i_5_n_0 ;
  wire \SRL_SIG[0][7]_i_7_n_0 ;
  wire \SRL_SIG[0][7]_i_8_n_0 ;
  wire \SRL_SIG[0][7]_i_9_n_0 ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_i_15_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_15_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_15_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_15_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_24_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_24_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_24_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_24_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_2_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_2_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_2_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_4_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_4_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_4_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_6_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_6_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_6_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_6_n_3 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\_cols_reg[10] ;
  wire [1:0]\_cols_reg[7] ;
  wire [0:0]\_rows_reg[10] ;
  wire [3:0]\_threhold_reg[7] ;
  wire [3:0]\_threhold_reg[7]_0 ;
  wire [3:0]\_threhold_reg[7]_1 ;
  wire [31:0]a0_1_1_i_i_max_int_s_fu_1085_ap_return;
  wire [31:0]a0_1_1_i_i_reg_5182;
  wire a0_1_1_i_i_reg_51820;
  wire \a0_1_1_i_i_reg_5182[31]_i_10_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_11_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_12_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_13_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_23_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_24_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_25_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_26_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_27_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_28_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_29_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_30_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_46_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_47_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_48_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_49_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_50_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_51_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_52_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_53_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_68_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_69_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_6_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_70_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_71_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_72_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_73_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_74_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_75_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_7_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_8_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_9_n_0 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_22_n_0 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_22_n_1 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_22_n_2 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_22_n_3 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_2_n_1 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_2_n_2 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_2_n_3 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_45_n_0 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_45_n_1 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_45_n_2 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_45_n_3 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_5_n_0 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_5_n_1 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_5_n_2 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_5_n_3 ;
  wire [31:0]a0_1_2_i_i_max_int_s_fu_1142_ap_return;
  wire [31:0]a0_1_2_i_i_reg_5242;
  wire a0_1_2_i_i_reg_52420;
  wire \a0_1_2_i_i_reg_5242[31]_i_10_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_11_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_12_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_13_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_23_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_24_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_25_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_26_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_27_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_28_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_29_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_30_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_46_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_47_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_48_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_49_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_50_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_51_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_52_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_53_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_68_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_69_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_6_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_70_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_71_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_72_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_73_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_74_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_75_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_7_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_8_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_9_n_0 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_22_n_0 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_22_n_1 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_22_n_2 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_22_n_3 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_2_n_1 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_2_n_2 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_2_n_3 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_45_n_0 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_45_n_1 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_45_n_2 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_45_n_3 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_5_n_0 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_5_n_1 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_5_n_2 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_5_n_3 ;
  wire [31:0]a0_1_3_i_i_max_int_s_fu_1169_ap_return;
  wire [31:0]a0_1_3_i_i_reg_5262;
  wire a0_1_3_i_i_reg_52620;
  wire \a0_1_3_i_i_reg_5262[31]_i_10_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_11_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_12_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_13_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_14_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_24_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_25_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_26_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_27_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_28_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_29_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_30_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_31_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_47_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_48_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_49_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_50_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_51_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_52_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_53_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_54_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_69_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_70_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_71_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_72_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_73_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_74_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_75_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_76_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_7_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_8_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_9_n_0 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_23_n_0 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_23_n_1 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_23_n_2 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_23_n_3 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_3_n_1 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_3_n_2 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_3_n_3 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_46_n_0 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_46_n_1 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_46_n_2 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_46_n_3 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_6_n_0 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_6_n_1 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_6_n_2 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_6_n_3 ;
  wire [31:0]a0_1_4_i_i_max_int_s_fu_1196_ap_return;
  wire [31:0]a0_1_4_i_i_reg_5282;
  wire a0_1_4_i_i_reg_52820;
  wire \a0_1_4_i_i_reg_5282[31]_i_10_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_11_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_12_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_13_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_14_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_24_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_25_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_26_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_27_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_28_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_29_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_30_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_31_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_47_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_48_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_49_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_50_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_51_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_52_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_53_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_54_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_69_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_70_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_71_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_72_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_73_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_74_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_75_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_76_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_7_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_8_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_9_n_0 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_23_n_0 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_23_n_1 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_23_n_2 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_23_n_3 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_3_n_1 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_3_n_2 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_3_n_3 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_46_n_0 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_46_n_1 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_46_n_2 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_46_n_3 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_6_n_0 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_6_n_1 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_6_n_2 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_6_n_3 ;
  wire [31:0]a0_1_5_i_i_max_int_s_fu_1223_ap_return;
  wire [31:0]a0_1_5_i_i_reg_5302;
  wire a0_1_5_i_i_reg_53020;
  wire \a0_1_5_i_i_reg_5302[31]_i_10_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_11_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_12_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_13_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_14_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_24_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_25_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_26_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_27_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_28_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_29_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_30_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_31_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_47_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_48_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_49_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_50_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_51_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_52_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_53_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_54_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_69_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_70_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_71_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_72_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_73_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_74_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_75_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_76_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_7_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_8_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_9_n_0 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_23_n_0 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_23_n_1 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_23_n_2 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_23_n_3 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_3_n_1 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_3_n_2 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_3_n_3 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_46_n_0 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_46_n_1 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_46_n_2 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_46_n_3 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_6_n_0 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_6_n_1 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_6_n_2 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_6_n_3 ;
  wire [31:0]a0_1_6_i_i_max_int_s_fu_1250_ap_return;
  wire [31:0]a0_1_6_i_i_reg_5322;
  wire a0_1_6_i_i_reg_53220;
  wire \a0_1_6_i_i_reg_5322[31]_i_10_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_11_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_12_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_13_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_14_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_24_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_25_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_26_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_27_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_28_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_29_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_30_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_31_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_47_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_48_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_49_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_50_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_51_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_52_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_53_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_54_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_69_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_70_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_71_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_72_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_73_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_74_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_75_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_76_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_7_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_8_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_9_n_0 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_23_n_0 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_23_n_1 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_23_n_2 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_23_n_3 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_3_n_1 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_3_n_2 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_3_n_3 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_46_n_0 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_46_n_1 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_46_n_2 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_46_n_3 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_6_n_0 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_6_n_1 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_6_n_2 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_6_n_3 ;
  wire [31:0]a0_1_7_i_i_max_int_s_fu_1277_ap_return;
  wire [31:0]a0_1_7_i_i_reg_5342;
  wire a0_1_7_i_i_reg_53420;
  wire \a0_1_7_i_i_reg_5342[31]_i_10_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_11_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_12_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_13_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_14_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_24_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_25_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_26_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_27_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_28_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_29_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_30_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_31_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_47_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_48_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_49_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_50_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_51_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_52_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_53_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_54_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_69_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_70_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_71_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_72_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_73_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_74_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_75_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_76_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_7_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_8_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_9_n_0 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_23_n_0 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_23_n_1 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_23_n_2 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_23_n_3 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_3_n_1 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_3_n_2 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_3_n_3 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_46_n_0 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_46_n_1 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_46_n_2 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_46_n_3 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_6_n_0 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_6_n_1 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_6_n_2 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_6_n_3 ;
  wire [7:0]a0_1_i_i_max_int_s_fu_1035_ap_return;
  wire [31:0]a0_1_i_i_reg_5152;
  wire a0_1_i_i_reg_51520;
  wire [7:0]\a0_1_i_i_reg_5152_reg[7]_0 ;
  wire \a0_2_1_i_i_max_int_s_fu_1136/p_0_in ;
  wire [7:0]a0_2_1_i_i_max_int_s_fu_1136_ap_return;
  wire \a0_2_2_i_i_max_int_s_fu_1163/p_0_in ;
  wire [7:0]a0_2_2_i_i_max_int_s_fu_1163_ap_return;
  wire \a0_2_3_i_i_max_int_s_fu_1190/p_0_in ;
  wire [7:0]a0_2_3_i_i_max_int_s_fu_1190_ap_return;
  wire \a0_2_4_i_i_max_int_s_fu_1217/p_0_in ;
  wire [7:0]a0_2_4_i_i_max_int_s_fu_1217_ap_return;
  wire \a0_2_5_i_i_max_int_s_fu_1244/p_0_in ;
  wire [7:0]a0_2_5_i_i_max_int_s_fu_1244_ap_return;
  wire \a0_2_6_i_i_max_int_s_fu_1271/p_0_in ;
  wire [7:0]a0_2_6_i_i_max_int_s_fu_1271_ap_return;
  wire \a0_2_7_i_i_max_int_s_fu_1298/p_0_in ;
  wire [31:0]a0_2_7_i_i_max_int_s_fu_1298_ap_return;
  wire [31:0]a0_2_7_i_i_reg_5374;
  wire a0_2_7_i_i_reg_53740;
  wire \a0_2_7_i_i_reg_5374[31]_i_10_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_11_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_12_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_14_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_15_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_16_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_17_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_18_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_19_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_20_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_21_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_23_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_24_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_25_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_26_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_27_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_28_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_29_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_30_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_31_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_32_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_33_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_34_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_35_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_36_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_37_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_38_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_5_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_6_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_7_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_8_n_0 ;
  wire \a0_2_7_i_i_reg_5374[31]_i_9_n_0 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_13_n_0 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_13_n_1 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_13_n_2 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_13_n_3 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_22_n_0 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_22_n_1 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_22_n_2 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_22_n_3 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_3_n_1 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_3_n_2 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_3_n_3 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_4_n_0 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_4_n_1 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_4_n_2 ;
  wire \a0_2_7_i_i_reg_5374_reg[31]_i_4_n_3 ;
  wire \a0_2_i_i_max_int_s_fu_1079/p_0_in ;
  wire [7:0]a0_2_i_i_max_int_s_fu_1079_ap_return;
  wire aclk;
  wire \ap_CS_fsm[0]_i_10_n_0 ;
  wire \ap_CS_fsm[0]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_1__5_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_i_2 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state24;
  wire [3:1]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone6_in;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter18_reg_0;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20_i_1_n_0;
  wire ap_enable_reg_pp0_iter20_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire [15:0]ap_phi_reg_pp0_iter20_core_1_i_i_reg_585;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_10_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_11_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_12_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_14_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_15_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_16_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_17_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_18_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_19_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_20_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_21_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_25_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_26_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_27_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_28_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_29_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_30_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_31_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_32_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_35_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_36_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_37_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_38_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_39_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_40_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_41_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_42_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_43_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_44_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_45_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_46_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_47_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_48_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_49_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_50_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_51_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_52_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_53_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_54_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_55_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_56_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_57_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_58_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_5_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_6_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_7_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_8_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_9_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_11_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_12_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_13_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_14_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_6_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_7_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_8_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_9_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_10_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_11_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_12_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_5_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_6_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_7_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_9_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_10_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_7_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_8_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_9_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_6_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_7_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_8_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_9_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_13_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_13_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_13_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_13_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_4 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_5 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_6 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_7 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_4 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_5 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_6 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_7 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_24_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_24_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_24_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_24_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_2_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_2_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_4 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_5 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_6 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_7 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_4 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_5 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_6 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_7 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_4 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_6 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_4_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_4_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_4_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_4_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_4 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_6 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_7 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_1_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_2_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_4 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_6 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_7 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[4]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[4]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[4]_i_1_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_3 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_4 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_6 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_7 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_1_n_2 ;
  wire \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_1_n_3 ;
  wire ap_reg_pp0_iter10_exitcond4_i_i_reg_4507;
  wire [8:0]ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062;
  wire [8:0]ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980;
  wire \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[0]_srl3_n_0 ;
  wire \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[1]_srl3_n_0 ;
  wire \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[2]_srl3_n_0 ;
  wire \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[3]_srl3_n_0 ;
  wire \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[4]_srl3_n_0 ;
  wire \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[5]_srl3_n_0 ;
  wire \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[6]_srl3_n_0 ;
  wire \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[7]_srl3_n_0 ;
  wire \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[8]_srl3_n_0 ;
  wire [31:0]ap_reg_pp0_iter10_flag_d_max2_1_reg_5037;
  wire [31:0]ap_reg_pp0_iter10_flag_d_max4_1_reg_5089;
  wire [31:0]ap_reg_pp0_iter10_flag_d_max4_5_reg_5099;
  wire [31:0]ap_reg_pp0_iter10_flag_d_min2_1_reg_5032;
  wire [31:0]ap_reg_pp0_iter10_flag_d_min4_1_reg_5084;
  wire [31:0]ap_reg_pp0_iter10_flag_d_min4_5_reg_5094;
  wire ap_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5016;
  wire ap_reg_pp0_iter10_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter11_exitcond4_i_i_reg_4507;
  wire [8:0]ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104;
  wire [8:0]ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116;
  wire [8:0]ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992;
  wire \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[0]_srl4_n_0 ;
  wire \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[1]_srl4_n_0 ;
  wire \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[2]_srl4_n_0 ;
  wire \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[3]_srl4_n_0 ;
  wire \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[4]_srl4_n_0 ;
  wire \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[5]_srl4_n_0 ;
  wire \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[6]_srl4_n_0 ;
  wire \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[7]_srl4_n_0 ;
  wire \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[8]_srl4_n_0 ;
  wire [31:0]ap_reg_pp0_iter11_flag_d_max4_1_reg_5089;
  wire [31:0]ap_reg_pp0_iter11_flag_d_max4_3_reg_5137;
  wire [31:0]ap_reg_pp0_iter11_flag_d_max4_7_reg_5147;
  wire [31:0]ap_reg_pp0_iter11_flag_d_min4_1_reg_5084;
  wire [31:0]ap_reg_pp0_iter11_flag_d_min4_3_reg_5132;
  wire [31:0]ap_reg_pp0_iter11_flag_d_min4_7_reg_5142;
  wire ap_reg_pp0_iter11_iscorner_2_i_16_i_i_reg_5016;
  wire ap_reg_pp0_iter11_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter12_exitcond4_i_i_reg_4507;
  wire [8:0]ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116;
  wire \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[0]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[1]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[2]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[3]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[4]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[5]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[6]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[7]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[8]_srl5_n_0 ;
  wire [8:0]ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004;
  wire \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[0]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[1]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[2]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[3]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[4]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[5]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[6]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[7]_srl5_n_0 ;
  wire \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[8]_srl5_n_0 ;
  wire ap_reg_pp0_iter12_iscorner_2_i_16_i_i_reg_5016;
  wire ap_reg_pp0_iter12_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter13_exitcond4_i_i_reg_4507;
  wire \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[0]_srl5_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[1]_srl5_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[2]_srl5_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[3]_srl5_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[4]_srl5_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[5]_srl5_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[6]_srl5_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[7]_srl5_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[8]_srl5_n_0 ;
  wire [8:0]ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974;
  wire \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[0]_srl6_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[1]_srl6_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[2]_srl6_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[3]_srl6_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[4]_srl6_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[5]_srl6_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[6]_srl6_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[7]_srl6_n_0 ;
  wire \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[8]_srl6_n_0 ;
  wire [8:0]ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968;
  wire ap_reg_pp0_iter13_iscorner_2_i_16_i_i_reg_5016;
  wire ap_reg_pp0_iter13_tmp_12_i_i_reg_4557;
  wire [31:0]ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222;
  wire [31:0]ap_reg_pp0_iter13_tmp_81_i_i_reg_5212;
  wire [31:0]ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227;
  wire [31:0]ap_reg_pp0_iter13_tmp_83_i_i_reg_5217;
  wire ap_reg_pp0_iter14_exitcond4_i_i_reg_4507;
  wire [8:0]ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026;
  wire \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[0]_srl5_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[1]_srl5_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[2]_srl5_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[3]_srl5_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[4]_srl5_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[5]_srl5_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[6]_srl5_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[7]_srl5_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[8]_srl5_n_0 ;
  wire [8:0]ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986;
  wire \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[0]_srl7_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[1]_srl7_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[2]_srl7_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[3]_srl7_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[4]_srl7_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[5]_srl7_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[6]_srl7_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[7]_srl7_n_0 ;
  wire \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[8]_srl7_n_0 ;
  wire ap_reg_pp0_iter14_iscorner_2_i_16_i_i_reg_5016;
  wire ap_reg_pp0_iter14_tmp_12_i_i_reg_4557;
  wire [31:0]ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222;
  wire [31:0]ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227;
  wire ap_reg_pp0_iter15_exitcond4_i_i_reg_4507;
  wire [8:0]ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068;
  wire \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[0]_srl5_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[1]_srl5_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[2]_srl5_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[3]_srl5_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[4]_srl5_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[5]_srl5_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[6]_srl5_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[7]_srl5_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[8]_srl5_n_0 ;
  wire [8:0]ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998;
  wire \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[0]_srl8_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[1]_srl8_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[2]_srl8_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[3]_srl8_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[4]_srl8_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[5]_srl8_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[6]_srl8_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[7]_srl8_n_0 ;
  wire \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[8]_srl8_n_0 ;
  wire ap_reg_pp0_iter15_iscorner_2_i_16_i_i_reg_5016;
  wire ap_reg_pp0_iter15_tmp_12_i_i_reg_4557;
  wire [31:0]ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232;
  wire [31:0]ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237;
  wire ap_reg_pp0_iter16_exitcond4_i_i_reg_4507;
  wire [8:0]ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110;
  wire [8:0]ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010;
  wire ap_reg_pp0_iter16_iscorner_2_i_16_i_i_reg_5016;
  wire \ap_reg_pp0_iter16_t_V_3_reg_573_reg[0]_srl15_n_0 ;
  wire \ap_reg_pp0_iter16_t_V_3_reg_573_reg[10]_srl15_n_0 ;
  wire \ap_reg_pp0_iter16_t_V_3_reg_573_reg[1]_srl15_n_0 ;
  wire \ap_reg_pp0_iter16_t_V_3_reg_573_reg[2]_srl15_n_0 ;
  wire \ap_reg_pp0_iter16_t_V_3_reg_573_reg[3]_srl15_n_0 ;
  wire \ap_reg_pp0_iter16_t_V_3_reg_573_reg[4]_srl15_n_0 ;
  wire \ap_reg_pp0_iter16_t_V_3_reg_573_reg[5]_srl15_n_0 ;
  wire \ap_reg_pp0_iter16_t_V_3_reg_573_reg[6]_srl15_n_0 ;
  wire \ap_reg_pp0_iter16_t_V_3_reg_573_reg[7]_srl15_n_0 ;
  wire \ap_reg_pp0_iter16_t_V_3_reg_573_reg[8]_srl15_n_0 ;
  wire \ap_reg_pp0_iter16_t_V_3_reg_573_reg[9]_srl15_n_0 ;
  wire ap_reg_pp0_iter16_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter17_exitcond4_i_i_reg_4507;
  wire ap_reg_pp0_iter17_iscorner_2_i_16_i_i_reg_5016;
  wire [10:0]ap_reg_pp0_iter17_t_V_3_reg_573;
  wire ap_reg_pp0_iter17_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter18_exitcond4_i_i_reg_4507;
  wire ap_reg_pp0_iter18_iscorner_2_i_16_i_i_reg_5016;
  wire \ap_reg_pp0_iter18_or_cond4_i_i_reg_4561_reg[0]_srl17_n_0 ;
  wire \ap_reg_pp0_iter18_or_cond_i_i_reg_4516_reg[0]_srl17_n_0 ;
  wire ap_reg_pp0_iter18_tmp_12_i_i_reg_4557;
  wire [10:0]ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368;
  wire ap_reg_pp0_iter19_exitcond4_i_i_reg_4507;
  wire ap_reg_pp0_iter19_or_cond4_i_i_reg_4561;
  wire ap_reg_pp0_iter19_or_cond_i_i_reg_4516;
  wire ap_reg_pp0_iter1_exitcond4_i_i_reg_4507;
  wire ap_reg_pp0_iter1_or_cond4_i_i_reg_4561;
  wire ap_reg_pp0_iter1_or_cond_i_i_reg_4516;
  wire [10:0]ap_reg_pp0_iter1_t_V_3_reg_573;
  wire ap_reg_pp0_iter1_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter2_exitcond4_i_i_reg_4507;
  wire ap_reg_pp0_iter2_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter3_exitcond4_i_i_reg_4507;
  wire ap_reg_pp0_iter3_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter4_exitcond4_i_i_reg_4507;
  wire ap_reg_pp0_iter4_or_cond5_i_i_reg_4749;
  wire ap_reg_pp0_iter4_or_cond6_i_i_reg_4765;
  wire ap_reg_pp0_iter4_or_cond7_i_i_reg_4780;
  wire ap_reg_pp0_iter4_or_cond8_i_i_reg_4795;
  wire ap_reg_pp0_iter4_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter4_tmp_60_1_not_i_i_reg_4755;
  wire ap_reg_pp0_iter4_tmp_60_2_not_i_i_reg_4770;
  wire ap_reg_pp0_iter4_tmp_62_1_i_i_reg_4760;
  wire ap_reg_pp0_iter4_tmp_62_2_i_i_reg_4775;
  wire ap_reg_pp0_iter5_exitcond4_i_i_reg_4507;
  wire \ap_reg_pp0_iter5_not_or_cond11_i_i_reg_4852_reg[0]_srl2_n_0 ;
  wire ap_reg_pp0_iter5_not_or_cond12_i_i_reg_4858;
  wire \ap_reg_pp0_iter5_or_cond10_i_i_reg_4825_reg[0]_srl2_n_0 ;
  wire ap_reg_pp0_iter5_or_cond20_i_i_reg_4920;
  wire ap_reg_pp0_iter5_or_cond5_i_i_reg_4749;
  wire \ap_reg_pp0_iter5_or_cond5_i_i_reg_4749_reg[0]_0 ;
  wire ap_reg_pp0_iter5_or_cond6_i_i_reg_4765;
  wire ap_reg_pp0_iter5_or_cond7_i_i_reg_4780;
  wire ap_reg_pp0_iter5_or_cond8_i_i_reg_4795;
  wire \ap_reg_pp0_iter5_or_cond9_i_i_reg_4810_reg[0]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[0]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[1]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[2]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[3]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[4]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[5]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[6]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[7]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[8]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[0]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[1]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[2]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[3]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[4]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[5]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[6]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[7]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[8]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[0]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[1]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[2]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[3]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[4]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[5]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[6]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[7]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[8]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[0]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[1]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[2]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[3]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[4]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[5]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[6]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[7]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[8]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[0]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[1]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[2]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[3]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[4]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[5]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[6]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[7]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[8]_srl3_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[0]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[1]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[2]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[3]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[4]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[5]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[6]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[7]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[8]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[0]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[1]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[2]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[3]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[4]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[5]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[6]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[7]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[8]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[0]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[1]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[2]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[3]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[4]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[5]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[6]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[7]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[8]_srl2_n_0 ;
  wire ap_reg_pp0_iter5_tmp6_i_reg_4926;
  wire ap_reg_pp0_iter5_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter5_tmp_60_1_not_i_i_reg_4755;
  wire ap_reg_pp0_iter5_tmp_60_2_not_i_i_reg_4770;
  wire \ap_reg_pp0_iter5_tmp_60_3_not_i_i_reg_4785_reg[0]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_tmp_60_4_not_i_i_reg_4800_reg[0]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_tmp_60_5_not_i_i_reg_4815_reg[0]_srl2_n_0 ;
  wire ap_reg_pp0_iter5_tmp_62_1_i_i_reg_4760;
  wire ap_reg_pp0_iter5_tmp_62_2_i_i_reg_4775;
  wire \ap_reg_pp0_iter5_tmp_62_3_i_i_reg_4790_reg[0]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_tmp_62_4_i_i_reg_4805_reg[0]_srl2_n_0 ;
  wire \ap_reg_pp0_iter5_tmp_62_5_i_i_reg_4820_reg[0]_srl2_n_0 ;
  wire ap_reg_pp0_iter6_exitcond4_i_i_reg_4507;
  wire ap_reg_pp0_iter6_not_or_cond11_i_i_reg_4852;
  wire ap_reg_pp0_iter6_not_or_cond12_i_i_reg_4858;
  wire ap_reg_pp0_iter6_or_cond10_i_i_reg_4825;
  wire ap_reg_pp0_iter6_or_cond9_i_i_reg_4810;
  wire [7:0]ap_reg_pp0_iter6_r_V_1_i_i_reg_4636;
  wire [0:0]\ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[8]__0_0 ;
  wire [7:0]ap_reg_pp0_iter6_r_V_2_i_i_reg_4643;
  wire [0:0]\ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[8]__0_0 ;
  wire [7:0]ap_reg_pp0_iter6_r_V_3_i_i_reg_4650;
  wire [0:0]\ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[8]__0_0 ;
  wire [7:0]ap_reg_pp0_iter6_r_V_4_i_i_reg_4657;
  wire [0:0]\ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[8]__0_0 ;
  wire [7:0]ap_reg_pp0_iter6_r_V_5_i_i_reg_4664;
  wire [0:0]\ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[8]__0_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[0]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[1]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[2]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[3]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[4]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[5]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[6]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[7]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[8]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[0]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[1]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[2]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[3]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[4]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[5]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[6]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[7]_srl3_n_0 ;
  wire \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[8]_srl3_n_0 ;
  wire [7:0]ap_reg_pp0_iter6_r_V_6_i_i_reg_4671;
  wire [0:0]\ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[8]__0_0 ;
  wire [7:0]ap_reg_pp0_iter6_r_V_8_i_i_reg_4732;
  wire [0:0]\ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[8]__0_0 ;
  wire [7:0]ap_reg_pp0_iter6_r_V_i_i_64_reg_4720;
  wire [0:0]\ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[8]__0_0 ;
  wire ap_reg_pp0_iter6_tmp10_i_reg_4942;
  wire ap_reg_pp0_iter6_tmp11_i_reg_4947;
  wire ap_reg_pp0_iter6_tmp6_i_reg_4926;
  wire ap_reg_pp0_iter6_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter6_tmp_60_3_not_i_i_reg_4785;
  wire ap_reg_pp0_iter6_tmp_60_4_not_i_i_reg_4800;
  wire ap_reg_pp0_iter6_tmp_60_5_not_i_i_reg_4815;
  wire ap_reg_pp0_iter6_tmp_62_3_i_i_reg_4790;
  wire ap_reg_pp0_iter6_tmp_62_4_i_i_reg_4805;
  wire ap_reg_pp0_iter6_tmp_62_5_i_i_reg_4820;
  wire ap_reg_pp0_iter7_exitcond4_i_i_reg_4507;
  wire [7:0]ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681;
  wire [0:0]\ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[8]__0_0 ;
  wire [7:0]ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692;
  wire [0:0]\ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[8]__0_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[0]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[1]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[2]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[3]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[4]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[5]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[6]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[7]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[8]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[0]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[1]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[2]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[3]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[4]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[5]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[6]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[7]_srl4_n_0 ;
  wire \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[8]_srl4_n_0 ;
  wire ap_reg_pp0_iter7_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter8_exitcond4_i_i_reg_4507;
  wire ap_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5016;
  wire [7:0]ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699;
  wire [0:0]\ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[8]__0_0 ;
  wire [7:0]ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706;
  wire [0:0]\ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[8]__0_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[0]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[1]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[2]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[3]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[4]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[5]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[6]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[7]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[8]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[0]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[1]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[2]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[3]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[4]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[5]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[6]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[7]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[8]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[0]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[1]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[2]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[3]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[4]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[5]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[6]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[7]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[8]_srl5_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[0]_srl6_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[1]_srl6_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[2]_srl6_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[3]_srl6_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[4]_srl6_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[5]_srl6_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[6]_srl6_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[7]_srl6_n_0 ;
  wire \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[8]_srl6_n_0 ;
  wire ap_reg_pp0_iter8_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter9_exitcond4_i_i_reg_4507;
  wire \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[0]_srl2_n_0 ;
  wire \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[1]_srl2_n_0 ;
  wire \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[2]_srl2_n_0 ;
  wire \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[3]_srl2_n_0 ;
  wire \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[4]_srl2_n_0 ;
  wire \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[5]_srl2_n_0 ;
  wire \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[6]_srl2_n_0 ;
  wire \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[7]_srl2_n_0 ;
  wire \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[8]_srl2_n_0 ;
  wire [8:0]ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020;
  wire [31:0]ap_reg_pp0_iter9_flag_d_max2_1_reg_5037;
  wire [31:0]ap_reg_pp0_iter9_flag_d_min2_1_reg_5032;
  wire ap_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5016;
  wire [7:0]ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713;
  wire [0:0]\ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[8]__0_0 ;
  wire [7:0]ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725;
  wire [0:0]\ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[8]__0_0 ;
  wire [7:0]ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737;
  wire [0:0]\ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[8]__0_0 ;
  wire [7:0]ap_reg_pp0_iter9_r_V_i_i_reg_4629;
  wire [0:0]\ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[8]__0_0 ;
  wire ap_reg_pp0_iter9_tmp_12_i_i_reg_4557;
  wire [3:0]\ap_return_reg[31] ;
  wire [3:0]\ap_return_reg[31]_0 ;
  wire [3:0]\ap_return_reg[31]_1 ;
  wire [3:0]\ap_return_reg[31]_10 ;
  wire [3:0]\ap_return_reg[31]_11 ;
  wire [3:0]\ap_return_reg[31]_12 ;
  wire [3:0]\ap_return_reg[31]_13 ;
  wire [3:0]\ap_return_reg[31]_14 ;
  wire [3:0]\ap_return_reg[31]_15 ;
  wire [3:0]\ap_return_reg[31]_16 ;
  wire [3:0]\ap_return_reg[31]_17 ;
  wire [3:0]\ap_return_reg[31]_18 ;
  wire [3:0]\ap_return_reg[31]_19 ;
  wire [3:0]\ap_return_reg[31]_2 ;
  wire [3:0]\ap_return_reg[31]_20 ;
  wire [3:0]\ap_return_reg[31]_21 ;
  wire [3:0]\ap_return_reg[31]_22 ;
  wire [3:0]\ap_return_reg[31]_23 ;
  wire [3:0]\ap_return_reg[31]_24 ;
  wire [3:0]\ap_return_reg[31]_25 ;
  wire [3:0]\ap_return_reg[31]_26 ;
  wire [3:0]\ap_return_reg[31]_27 ;
  wire [3:0]\ap_return_reg[31]_28 ;
  wire [3:0]\ap_return_reg[31]_29 ;
  wire [3:0]\ap_return_reg[31]_3 ;
  wire [3:0]\ap_return_reg[31]_30 ;
  wire [3:0]\ap_return_reg[31]_4 ;
  wire [3:0]\ap_return_reg[31]_5 ;
  wire [3:0]\ap_return_reg[31]_6 ;
  wire [3:0]\ap_return_reg[31]_7 ;
  wire [3:0]\ap_return_reg[31]_8 ;
  wire [3:0]\ap_return_reg[31]_9 ;
  wire [3:0]\ap_return_reg[31]_i_2 ;
  wire [3:0]\ap_return_reg[31]_i_2_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__0 ;
  wire [3:0]\ap_return_reg[31]_i_2__0_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__1 ;
  wire [3:0]\ap_return_reg[31]_i_2__17 ;
  wire [3:0]\ap_return_reg[31]_i_2__17_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__18 ;
  wire [3:0]\ap_return_reg[31]_i_2__18_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__19 ;
  wire [3:0]\ap_return_reg[31]_i_2__19_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__1_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__2 ;
  wire [3:0]\ap_return_reg[31]_i_2__20 ;
  wire [3:0]\ap_return_reg[31]_i_2__20_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__21 ;
  wire [3:0]\ap_return_reg[31]_i_2__21_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__24 ;
  wire [3:0]\ap_return_reg[31]_i_2__24_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__27 ;
  wire [3:0]\ap_return_reg[31]_i_2__27_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__28 ;
  wire [3:0]\ap_return_reg[31]_i_2__28_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__2_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__5 ;
  wire [3:0]\ap_return_reg[31]_i_2__5_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__8 ;
  wire [3:0]\ap_return_reg[31]_i_2__8_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__9 ;
  wire [3:0]\ap_return_reg[31]_i_2__9_0 ;
  wire [3:0]\ap_return_reg[31]_i_3 ;
  wire [3:0]\ap_return_reg[31]_i_3_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__0 ;
  wire [3:0]\ap_return_reg[31]_i_3__0_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__1 ;
  wire [3:0]\ap_return_reg[31]_i_3__10 ;
  wire [3:0]\ap_return_reg[31]_i_3__10_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__18 ;
  wire [3:0]\ap_return_reg[31]_i_3__18_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__19 ;
  wire [3:0]\ap_return_reg[31]_i_3__19_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__1_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__2 ;
  wire [3:0]\ap_return_reg[31]_i_3__20 ;
  wire [3:0]\ap_return_reg[31]_i_3__20_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__21 ;
  wire [3:0]\ap_return_reg[31]_i_3__21_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__22 ;
  wire [3:0]\ap_return_reg[31]_i_3__22_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__25 ;
  wire [3:0]\ap_return_reg[31]_i_3__25_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__28 ;
  wire [3:0]\ap_return_reg[31]_i_3__28_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__29 ;
  wire [3:0]\ap_return_reg[31]_i_3__29_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__2_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__3 ;
  wire [3:0]\ap_return_reg[31]_i_3__3_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__6 ;
  wire [3:0]\ap_return_reg[31]_i_3__6_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__9 ;
  wire [3:0]\ap_return_reg[31]_i_3__9_0 ;
  wire [3:0]\ap_return_reg[31]_i_4 ;
  wire [3:0]\ap_return_reg[31]_i_4_0 ;
  wire aresetn;
  wire [31:0]b0_1_1_i_i_min_int_s_fu_752_ap_return;
  wire [31:0]b0_1_1_i_i_reg_5192;
  wire \b0_1_1_i_i_reg_5192[31]_i_10_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_11_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_12_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_13_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_23_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_24_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_25_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_26_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_27_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_28_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_29_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_30_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_46_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_47_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_48_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_49_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_50_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_51_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_52_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_53_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_68_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_69_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_6_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_70_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_71_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_72_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_73_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_74_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_75_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_7_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_8_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_9_n_0 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_22_n_0 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_22_n_1 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_22_n_2 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_22_n_3 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_2_n_1 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_2_n_2 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_2_n_3 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_45_n_0 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_45_n_1 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_45_n_2 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_45_n_3 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_5_n_0 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_5_n_1 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_5_n_2 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_5_n_3 ;
  wire [31:0]b0_1_2_i_i_min_int_s_fu_807_ap_return;
  wire [31:0]b0_1_2_i_i_reg_5252;
  wire \b0_1_2_i_i_reg_5252[31]_i_10_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_11_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_12_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_13_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_23_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_24_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_25_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_26_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_27_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_28_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_29_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_30_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_46_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_47_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_48_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_49_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_50_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_51_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_52_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_53_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_68_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_69_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_6_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_70_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_71_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_72_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_73_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_74_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_75_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_7_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_8_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_9_n_0 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_22_n_0 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_22_n_1 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_22_n_2 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_22_n_3 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_2_n_1 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_2_n_2 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_2_n_3 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_45_n_0 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_45_n_1 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_45_n_2 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_45_n_3 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_5_n_0 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_5_n_1 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_5_n_2 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_5_n_3 ;
  wire [31:0]b0_1_3_i_i_min_int_s_fu_832_ap_return;
  wire [31:0]b0_1_3_i_i_reg_5272;
  wire \b0_1_3_i_i_reg_5272[31]_i_10_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_11_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_12_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_13_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_23_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_24_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_25_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_26_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_27_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_28_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_29_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_30_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_46_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_47_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_48_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_49_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_50_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_51_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_52_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_53_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_68_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_69_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_6_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_70_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_71_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_72_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_73_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_74_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_75_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_7_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_8_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_9_n_0 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_22_n_0 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_22_n_1 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_22_n_2 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_22_n_3 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_2_n_1 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_2_n_2 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_2_n_3 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_45_n_0 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_45_n_1 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_45_n_2 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_45_n_3 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_5_n_0 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_5_n_1 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_5_n_2 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_5_n_3 ;
  wire [31:0]b0_1_4_i_i_min_int_s_fu_857_ap_return;
  wire [31:0]b0_1_4_i_i_reg_5292;
  wire \b0_1_4_i_i_reg_5292[31]_i_10_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_11_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_12_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_13_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_23_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_24_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_25_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_26_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_27_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_28_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_29_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_30_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_46_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_47_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_48_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_49_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_50_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_51_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_52_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_53_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_68_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_69_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_6_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_70_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_71_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_72_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_73_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_74_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_75_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_7_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_8_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_9_n_0 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_22_n_0 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_22_n_1 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_22_n_2 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_22_n_3 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_2_n_1 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_2_n_2 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_2_n_3 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_45_n_0 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_45_n_1 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_45_n_2 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_45_n_3 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_5_n_0 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_5_n_1 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_5_n_2 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_5_n_3 ;
  wire [31:0]b0_1_5_i_i_min_int_s_fu_882_ap_return;
  wire [31:0]b0_1_5_i_i_reg_5312;
  wire \b0_1_5_i_i_reg_5312[31]_i_10_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_11_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_12_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_13_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_23_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_24_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_25_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_26_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_27_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_28_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_29_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_30_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_46_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_47_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_48_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_49_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_50_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_51_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_52_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_53_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_68_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_69_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_6_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_70_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_71_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_72_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_73_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_74_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_75_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_7_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_8_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_9_n_0 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_22_n_0 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_22_n_1 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_22_n_2 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_22_n_3 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_2_n_1 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_2_n_2 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_2_n_3 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_45_n_0 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_45_n_1 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_45_n_2 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_45_n_3 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_5_n_0 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_5_n_1 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_5_n_2 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_5_n_3 ;
  wire [31:0]b0_1_6_i_i_min_int_s_fu_907_ap_return;
  wire [31:0]b0_1_6_i_i_reg_5332;
  wire \b0_1_6_i_i_reg_5332[31]_i_10_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_11_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_12_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_13_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_23_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_24_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_25_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_26_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_27_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_28_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_29_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_30_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_46_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_47_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_48_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_49_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_50_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_51_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_52_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_53_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_68_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_69_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_6_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_70_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_71_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_72_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_73_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_74_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_75_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_7_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_8_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_9_n_0 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_22_n_0 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_22_n_1 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_22_n_2 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_22_n_3 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_2_n_1 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_2_n_2 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_2_n_3 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_45_n_0 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_45_n_1 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_45_n_2 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_45_n_3 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_5_n_0 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_5_n_1 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_5_n_2 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_5_n_3 ;
  wire [31:0]b0_1_7_i_i_min_int_s_fu_932_ap_return;
  wire [31:0]b0_1_7_i_i_reg_5352;
  wire \b0_1_7_i_i_reg_5352[31]_i_10_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_11_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_12_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_13_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_23_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_24_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_25_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_26_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_27_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_28_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_29_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_30_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_46_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_47_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_48_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_49_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_50_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_51_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_52_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_53_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_68_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_69_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_6_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_70_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_71_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_72_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_73_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_74_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_75_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_7_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_8_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_9_n_0 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_22_n_0 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_22_n_1 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_22_n_2 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_22_n_3 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_2_n_1 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_2_n_2 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_2_n_3 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_45_n_0 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_45_n_1 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_45_n_2 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_45_n_3 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_5_n_0 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_5_n_1 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_5_n_2 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_5_n_3 ;
  wire [31:0]b0_1_i_i_min_int_s_fu_704_ap_return;
  wire [31:0]b0_1_i_i_reg_5162;
  wire \b0_1_i_i_reg_5162_reg[2]_0 ;
  wire \b0_1_i_i_reg_5162_reg[31]_0 ;
  wire \b0_1_i_i_reg_5162_reg[3]_0 ;
  wire \b0_1_i_i_reg_5162_reg[4]_0 ;
  wire \b0_1_i_i_reg_5162_reg[5]_0 ;
  wire \b0_1_i_i_reg_5162_reg[6]_0 ;
  wire \b0_1_i_i_reg_5162_reg[7]_0 ;
  wire \b0_2_1_i_i_min_int_s_fu_801/p_0_in ;
  wire [7:0]b0_2_1_i_i_min_int_s_fu_801_ap_return;
  wire \b0_2_2_i_i_min_int_s_fu_826/p_0_in ;
  wire [7:0]b0_2_2_i_i_min_int_s_fu_826_ap_return;
  wire \b0_2_3_i_i_min_int_s_fu_851/p_0_in ;
  wire [7:0]b0_2_3_i_i_min_int_s_fu_851_ap_return;
  wire \b0_2_4_i_i_min_int_s_fu_876/p_0_in ;
  wire [7:0]b0_2_4_i_i_min_int_s_fu_876_ap_return;
  wire \b0_2_5_i_i_min_int_s_fu_901/p_0_in ;
  wire [7:0]b0_2_5_i_i_min_int_s_fu_901_ap_return;
  wire \b0_2_6_i_i_min_int_s_fu_926/p_0_in ;
  wire [7:0]b0_2_6_i_i_min_int_s_fu_926_ap_return;
  wire \b0_2_7_i_i_min_int_s_fu_939/p_0_in ;
  wire [15:0]b0_2_7_i_i_min_int_s_fu_939_ap_return;
  wire [15:0]b0_2_7_i_i_reg_5379;
  wire \b0_2_7_i_i_reg_5379[15]_i_10_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_11_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_13_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_14_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_15_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_16_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_17_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_18_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_19_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_20_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_22_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_23_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_24_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_25_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_26_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_27_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_28_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_29_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_30_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_31_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_32_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_33_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_34_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_35_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_36_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_37_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_4_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_5_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_6_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_7_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_8_n_0 ;
  wire \b0_2_7_i_i_reg_5379[15]_i_9_n_0 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_12_n_0 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_12_n_1 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_12_n_2 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_12_n_3 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_21_n_0 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_21_n_1 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_21_n_2 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_21_n_3 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_2_n_1 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_2_n_2 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_2_n_3 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_3_n_0 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_3_n_1 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_3_n_2 ;
  wire \b0_2_7_i_i_reg_5379_reg[15]_i_3_n_3 ;
  wire \b0_2_7_i_i_reg_5379_reg[1]_inv_n_0 ;
  wire \b0_2_7_i_i_reg_5379_reg[2]_inv_n_0 ;
  wire \b0_2_7_i_i_reg_5379_reg[3]_inv_n_0 ;
  wire \b0_2_7_i_i_reg_5379_reg[4]_inv_n_0 ;
  wire \b0_2_7_i_i_reg_5379_reg[5]_inv_n_0 ;
  wire \b0_2_7_i_i_reg_5379_reg[6]_inv_n_0 ;
  wire \b0_2_7_i_i_reg_5379_reg[7]_inv_n_0 ;
  wire \b0_2_i_i_min_int_s_fu_746/p_0_in ;
  wire [7:0]b0_2_i_i_min_int_s_fu_746_ap_return;
  wire core_buf_val_0_V_ad_reg_53620;
  wire core_buf_val_0_V_ce0;
  wire core_buf_val_0_V_ce1;
  wire [15:0]core_buf_val_0_V_q0;
  wire core_buf_val_0_V_we1;
  wire [10:0]core_buf_val_1_V_ad_reg_5368;
  wire core_buf_val_1_V_ce1;
  wire [15:0]core_buf_val_1_V_q0;
  wire [15:0]core_win_val_0_V_0_fu_204;
  wire [15:0]core_win_val_0_V_1_fu_200;
  wire [15:0]core_win_val_1_V_0_fu_196;
  wire [15:0]core_win_val_1_V_1_1_reg_5394;
  wire [15:0]core_win_val_1_V_1_fu_192;
  wire [15:0]core_win_val_2_V_0_fu_188;
  wire core_win_val_2_V_0_fu_1880;
  wire [15:0]core_win_val_2_V_1_fu_184;
  wire \core_win_val_2_V_1_fu_184[15]_i_1_n_0 ;
  wire [4:0]count_1_i_12_i_i_fu_3253_p3;
  wire count_1_i_13_i_i_reg_4957;
  wire \count_1_i_13_i_i_reg_4957_reg_n_0_[0] ;
  wire \count_1_i_13_i_i_reg_4957_reg_n_0_[1] ;
  wire \count_1_i_13_i_i_reg_4957_reg_n_0_[2] ;
  wire \count_1_i_13_i_i_reg_4957_reg_n_0_[3] ;
  wire \count_1_i_13_i_i_reg_4957_reg_n_0_[4] ;
  wire count_1_i_1_i_i_reg_4878;
  wire count_1_i_1_i_i_reg_48780;
  wire [0:0]\count_1_i_1_i_i_reg_4878[2]_i_2_0 ;
  wire \count_1_i_1_i_i_reg_4878[2]_i_2_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_14_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_15_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_17_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_21_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_31_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_35_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_36_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_38_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_42_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_5_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_6_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_8_n_0 ;
  wire [0:0]\count_1_i_1_i_i_reg_4878_reg[3]_0 ;
  wire [0:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_12_0 ;
  wire [2:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_12_1 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_30_n_0 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_30_n_1 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_30_n_2 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_30_n_3 ;
  wire [0:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_3_0 ;
  wire [2:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_3_1 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_7_n_0 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_7_n_1 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_7_n_2 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_7_n_3 ;
  wire \count_1_i_1_i_i_reg_4878_reg_n_0_[0] ;
  wire \count_1_i_1_i_i_reg_4878_reg_n_0_[1] ;
  wire \count_1_i_1_i_i_reg_4878_reg_n_0_[2] ;
  wire \count_1_i_1_i_i_reg_4878_reg_n_0_[3] ;
  wire [4:0]count_1_i_4_i_i_fu_3113_p3;
  wire count_1_i_5_i_i_reg_4936;
  wire \count_1_i_5_i_i_reg_4936[2]_i_2_n_0 ;
  wire \count_1_i_5_i_i_reg_4936[4]_i_4_n_0 ;
  wire \count_1_i_5_i_i_reg_4936_reg_n_0_[0] ;
  wire \count_1_i_5_i_i_reg_4936_reg_n_0_[1] ;
  wire \count_1_i_5_i_i_reg_4936_reg_n_0_[2] ;
  wire \count_1_i_5_i_i_reg_4936_reg_n_0_[3] ;
  wire \count_1_i_5_i_i_reg_4936_reg_n_0_[4] ;
  wire [0:0]count_1_i_6_i_i_fu_2484_p3;
  wire count_1_i_7_i_i_reg_4840;
  wire count_1_i_7_i_i_reg_48400;
  wire \count_1_i_7_i_i_reg_4840[0]_i_10_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[0]_i_11_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[0]_i_12_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[0]_i_13_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[0]_i_17_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[0]_i_18_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[0]_i_19_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[0]_i_21_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[0]_i_25_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[0]_i_8_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[3]_i_10_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[3]_i_20_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[3]_i_21_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[3]_i_23_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[3]_i_27_n_0 ;
  wire \count_1_i_7_i_i_reg_4840_reg[0]_0 ;
  wire \count_1_i_7_i_i_reg_4840_reg[0]_i_3_0 ;
  wire [2:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_3_1 ;
  wire [0:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_4_0 ;
  wire [2:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_4_1 ;
  wire \count_1_i_7_i_i_reg_4840_reg[0]_i_6_n_0 ;
  wire \count_1_i_7_i_i_reg_4840_reg[0]_i_6_n_1 ;
  wire \count_1_i_7_i_i_reg_4840_reg[0]_i_6_n_2 ;
  wire \count_1_i_7_i_i_reg_4840_reg[0]_i_6_n_3 ;
  wire \count_1_i_7_i_i_reg_4840_reg[0]_i_7_n_0 ;
  wire \count_1_i_7_i_i_reg_4840_reg[0]_i_7_n_1 ;
  wire \count_1_i_7_i_i_reg_4840_reg[0]_i_7_n_2 ;
  wire \count_1_i_7_i_i_reg_4840_reg[0]_i_7_n_3 ;
  wire [2:0]\count_1_i_7_i_i_reg_4840_reg[3]_0 ;
  wire [0:0]\count_1_i_7_i_i_reg_4840_reg[3]_i_4_0 ;
  wire [2:0]\count_1_i_7_i_i_reg_4840_reg[3]_i_4_1 ;
  wire \count_1_i_7_i_i_reg_4840_reg[3]_i_9_n_0 ;
  wire \count_1_i_7_i_i_reg_4840_reg[3]_i_9_n_1 ;
  wire \count_1_i_7_i_i_reg_4840_reg[3]_i_9_n_2 ;
  wire \count_1_i_7_i_i_reg_4840_reg[3]_i_9_n_3 ;
  wire \count_1_i_7_i_i_reg_4840_reg_n_0_[0] ;
  wire \count_1_i_7_i_i_reg_4840_reg_n_0_[1] ;
  wire \count_1_i_7_i_i_reg_4840_reg_n_0_[2] ;
  wire \count_1_i_7_i_i_reg_4840_reg_n_0_[3] ;
  wire [3:0]count_1_i_i_i_fu_2874_p3;
  wire exitcond4_i_i_reg_4507;
  wire \exitcond4_i_i_reg_4507[0]_i_10_n_0 ;
  wire \exitcond4_i_i_reg_4507[0]_i_11_n_0 ;
  wire \exitcond4_i_i_reg_4507[0]_i_7_n_0 ;
  wire \exitcond4_i_i_reg_4507[0]_i_9_n_0 ;
  wire [0:0]\exitcond4_i_i_reg_4507_reg[0]_0 ;
  wire \exitcond4_i_i_reg_4507_reg[0]_1 ;
  wire [8:0]flag_d_assign_10_i_i_reg_5026;
  wire flag_d_assign_10_i_i_reg_50260;
  wire [8:0]flag_d_assign_11_i_i_reg_5062;
  wire flag_d_assign_11_i_i_reg_50620;
  wire [8:0]flag_d_assign_12_i_i_reg_5068;
  wire [8:0]flag_d_assign_13_i_i_reg_5104;
  wire flag_d_assign_13_i_i_reg_51040;
  wire [8:0]flag_d_assign_14_i_i_reg_5110;
  wire [8:0]flag_d_assign_15_i_i_reg_5116;
  wire [8:0]flag_d_assign_1_i_i_reg_4974;
  wire flag_d_assign_1_i_i_reg_49740;
  wire [8:0]flag_d_assign_2_i_i_reg_4980;
  wire [8:0]flag_d_assign_3_i_i_reg_4986;
  wire [8:0]flag_d_assign_4_i_i_reg_4992;
  wire [8:0]flag_d_assign_5_i_i_reg_4998;
  wire [8:0]flag_d_assign_6_i_i_reg_5004;
  wire [8:0]flag_d_assign_7_i_i_reg_5010;
  wire [8:0]flag_d_assign_8_i_i_reg_4968;
  wire [8:0]flag_d_assign_9_i_i_reg_5020;
  wire [31:0]flag_d_max2_11_reg_5127;
  wire [31:0]flag_d_max2_1_reg_5037;
  wire flag_d_max2_1_reg_50370;
  wire [31:0]flag_d_max2_7_reg_5047;
  wire [31:0]flag_d_max2_9_reg_5079;
  wire flag_d_max2_9_reg_50790;
  wire [31:0]flag_d_max4_1_reg_5089;
  wire [31:0]flag_d_max4_3_reg_5137;
  wire [31:0]flag_d_max4_5_reg_5099;
  wire [31:0]flag_d_max4_7_reg_5147;
  wire [31:0]flag_d_max4_9_reg_5177;
  wire [31:0]flag_d_min2_11_reg_5122;
  wire [31:0]flag_d_min2_1_reg_5032;
  wire [31:0]flag_d_min2_7_reg_5042;
  wire [31:0]flag_d_min2_9_reg_5074;
  wire [31:0]flag_d_min4_1_reg_5084;
  wire [31:0]flag_d_min4_3_reg_5132;
  wire [31:0]flag_d_min4_5_reg_5094;
  wire [31:0]flag_d_min4_7_reg_5142;
  wire [31:0]flag_d_min4_9_reg_5172;
  wire [1:1]flag_val_V_assign_lo_3_fu_2036_p3;
  wire [1:0]flag_val_V_assign_lo_3_reg_4686;
  wire \flag_val_V_assign_lo_3_reg_4686[1]_i_13_n_0 ;
  wire \flag_val_V_assign_lo_3_reg_4686[1]_i_4_n_0 ;
  wire \flag_val_V_assign_lo_3_reg_4686[1]_i_6_n_0 ;
  wire \flag_val_V_assign_lo_3_reg_4686[1]_i_7_n_0 ;
  wire \flag_val_V_assign_lo_3_reg_4686[1]_i_9_n_0 ;
  wire [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[0]_0 ;
  wire [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[1]_0 ;
  wire [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_0 ;
  wire [2:0]\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_1 ;
  wire \flag_val_V_assign_lo_3_reg_4686_reg[1]_i_3_n_0 ;
  wire \flag_val_V_assign_lo_3_reg_4686_reg[1]_i_3_n_1 ;
  wire \flag_val_V_assign_lo_3_reg_4686_reg[1]_i_3_n_2 ;
  wire \flag_val_V_assign_lo_3_reg_4686_reg[1]_i_3_n_3 ;
  wire [1:1]flag_val_V_assign_lo_fu_1934_p3;
  wire [1:0]flag_val_V_assign_lo_reg_4676;
  wire [0:0]\flag_val_V_assign_lo_reg_4676_reg[0]_0 ;
  wire [0:0]\flag_val_V_assign_lo_reg_4676_reg[1]_0 ;
  wire gray_data_stream_0_s_empty_n;
  wire grp_reg_int_s_fu_3497_ap_ce;
  wire [31:0]grp_reg_int_s_fu_3497_ap_return;
  wire [31:0]grp_reg_int_s_fu_3504_ap_return;
  wire grp_reg_int_s_fu_3504_n_10;
  wire grp_reg_int_s_fu_3504_n_9;
  wire [31:0]grp_reg_int_s_fu_3511_ap_return;
  wire grp_reg_int_s_fu_3511_n_10;
  wire grp_reg_int_s_fu_3511_n_9;
  wire [31:0]grp_reg_int_s_fu_3519_ap_return;
  wire grp_reg_int_s_fu_3519_n_10;
  wire grp_reg_int_s_fu_3519_n_9;
  wire [31:0]grp_reg_int_s_fu_3527_ap_return;
  wire grp_reg_int_s_fu_3527_n_10;
  wire grp_reg_int_s_fu_3527_n_9;
  wire [31:0]grp_reg_int_s_fu_3535_ap_return;
  wire grp_reg_int_s_fu_3535_n_10;
  wire grp_reg_int_s_fu_3535_n_9;
  wire [31:0]grp_reg_int_s_fu_3543_ap_return;
  wire grp_reg_int_s_fu_3543_n_10;
  wire grp_reg_int_s_fu_3543_n_9;
  wire [31:0]grp_reg_int_s_fu_3550_ap_return;
  wire [31:0]grp_reg_int_s_fu_3567_ap_return;
  wire [31:0]grp_reg_int_s_fu_3574_ap_return;
  wire [31:0]grp_reg_int_s_fu_3581_ap_return;
  wire [31:0]grp_reg_int_s_fu_3588_ap_return;
  wire grp_reg_int_s_fu_3588_n_10;
  wire grp_reg_int_s_fu_3588_n_9;
  wire [31:0]grp_reg_int_s_fu_3595_ap_return;
  wire grp_reg_int_s_fu_3595_n_10;
  wire grp_reg_int_s_fu_3595_n_9;
  wire [31:0]grp_reg_int_s_fu_3602_ap_return;
  wire [31:0]grp_reg_int_s_fu_3619_ap_return;
  wire [31:0]grp_reg_int_s_fu_3626_ap_return;
  wire [31:0]grp_reg_int_s_fu_3633_ap_return;
  wire [31:0]grp_reg_int_s_fu_3639_ap_return;
  wire grp_reg_int_s_fu_3639_n_10;
  wire grp_reg_int_s_fu_3639_n_9;
  wire [31:0]grp_reg_int_s_fu_3645_ap_return;
  wire grp_reg_int_s_fu_3645_n_10;
  wire grp_reg_int_s_fu_3645_n_9;
  wire [31:0]grp_reg_int_s_fu_3652_ap_return;
  wire grp_reg_int_s_fu_3659_n_0;
  wire [31:0]grp_reg_int_s_fu_3697_ap_return;
  wire [31:0]grp_reg_int_s_fu_3705_ap_return;
  wire grp_reg_int_s_fu_3705_n_10;
  wire grp_reg_int_s_fu_3705_n_9;
  wire [31:0]grp_reg_int_s_fu_3713_ap_return;
  wire grp_reg_int_s_fu_3713_n_10;
  wire grp_reg_int_s_fu_3713_n_9;
  wire [31:0]grp_reg_int_s_fu_3721_ap_return;
  wire [31:0]grp_reg_int_s_fu_3729_ap_return;
  wire [31:0]grp_reg_int_s_fu_3736_ap_return;
  wire [31:0]grp_reg_int_s_fu_3759_ap_return;
  wire [31:0]grp_reg_int_s_fu_3767_ap_return;
  wire grp_reg_int_s_fu_3767_n_10;
  wire grp_reg_int_s_fu_3767_n_9;
  wire [31:0]grp_reg_int_s_fu_3791_ap_return;
  wire grp_reg_int_s_fu_3791_n_10;
  wire grp_reg_int_s_fu_3791_n_9;
  wire [31:0]grp_reg_int_s_fu_3799_ap_return;
  wire [10:0]i_V_fu_1357_p2;
  wire [10:0]i_V_reg_4483;
  wire \i_V_reg_4483[10]_i_2_n_0 ;
  wire \i_V_reg_4483[3]_i_1_n_0 ;
  wire \i_V_reg_4483[5]_i_1_n_0 ;
  wire \i_V_reg_4483[6]_i_1_n_0 ;
  wire \i_V_reg_4483[7]_i_1_n_0 ;
  wire \i_V_reg_4483[8]_i_1_n_0 ;
  wire \i_V_reg_4483[9]_i_2_n_0 ;
  wire \icmp_reg_4502[0]_i_1_n_0 ;
  wire \icmp_reg_4502[0]_i_3_n_0 ;
  wire \icmp_reg_4502_reg[0]_0 ;
  wire internal_full_n_reg;
  wire iscorner_2_i_16_i_i_fu_3491_p2;
  wire iscorner_2_i_16_i_i_reg_5016;
  wire \iscorner_2_i_16_i_i_reg_5016[0]_i_10_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5016[0]_i_3_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5016[0]_i_4_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5016[0]_i_5_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5016[0]_i_6_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5016[0]_i_7_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5016[0]_i_8_n_0 ;
  wire \iscorner_2_i_16_i_i_reg_5016[0]_i_9_n_0 ;
  wire [10:1]j_V_fu_1407_p2;
  wire \j_V_reg_4511[10]_i_2_n_0 ;
  wire \j_V_reg_4511[4]_i_2_n_0 ;
  wire \j_V_reg_4511[5]_i_2_n_0 ;
  wire \j_V_reg_4511[6]_i_1_n_0 ;
  wire \j_V_reg_4511[6]_i_2_n_0 ;
  wire \j_V_reg_4511[7]_i_1_n_0 ;
  wire \j_V_reg_4511[9]_i_2_n_0 ;
  wire [0:0]\j_V_reg_4511_reg[0]_0 ;
  wire \j_V_reg_4511_reg[1]_0 ;
  wire \j_V_reg_4511_reg[1]_1 ;
  wire \j_V_reg_4511_reg[2]_0 ;
  wire \j_V_reg_4511_reg[4]_0 ;
  wire [10:0]j_V_reg_4511_reg__0;
  wire k_buf_val_0_V_addr_reg_45210;
  wire \k_buf_val_0_V_addr_reg_4521[10]_i_10_n_0 ;
  wire \k_buf_val_0_V_addr_reg_4521[10]_i_11_n_0 ;
  wire \k_buf_val_0_V_addr_reg_4521[10]_i_12_n_0 ;
  wire \k_buf_val_0_V_addr_reg_4521[10]_i_13_n_0 ;
  wire \k_buf_val_0_V_addr_reg_4521[10]_i_14_n_0 ;
  wire \k_buf_val_0_V_addr_reg_4521[10]_i_15_n_0 ;
  wire \k_buf_val_0_V_addr_reg_4521[10]_i_16_n_0 ;
  wire \k_buf_val_0_V_addr_reg_4521[10]_i_4_n_0 ;
  wire \k_buf_val_0_V_addr_reg_4521[10]_i_5_n_0 ;
  wire \k_buf_val_0_V_addr_reg_4521[10]_i_6_n_0 ;
  wire \k_buf_val_0_V_addr_reg_4521[10]_i_7_n_0 ;
  wire \k_buf_val_0_V_addr_reg_4521[10]_i_8_n_0 ;
  wire \k_buf_val_0_V_addr_reg_4521[10]_i_9_n_0 ;
  wire [10:0]\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 ;
  wire \k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_n_3 ;
  wire \k_buf_val_0_V_addr_reg_4521_reg[10]_i_3_n_0 ;
  wire \k_buf_val_0_V_addr_reg_4521_reg[10]_i_3_n_1 ;
  wire \k_buf_val_0_V_addr_reg_4521_reg[10]_i_3_n_2 ;
  wire \k_buf_val_0_V_addr_reg_4521_reg[10]_i_3_n_3 ;
  wire k_buf_val_0_V_ce0;
  wire k_buf_val_0_V_ce1;
  wire [7:0]k_buf_val_1_V_q0;
  wire [7:0]k_buf_val_2_V_q0;
  wire [7:0]k_buf_val_3_V_q0;
  wire [7:0]k_buf_val_4_V_q0;
  wire k_buf_val_5_V_U_n_18;
  wire k_buf_val_5_V_U_n_19;
  wire [10:0]k_buf_val_5_V_addr_reg_4551;
  wire [7:0]k_buf_val_5_V_q0;
  wire [7:0]lhs_V_i_i_reg_4615;
  wire [0:0]\lhs_V_i_i_reg_4615_reg[7]_0 ;
  wire [5:0]\lhs_V_i_i_reg_4615_reg[7]_1 ;
  wire [7:0]\lhs_V_i_i_reg_4615_reg[7]_2 ;
  wire [7:0]\lhs_V_i_i_reg_4615_reg[7]_3 ;
  wire [7:0]\lhs_V_i_i_reg_4615_reg[7]_4 ;
  wire [0:0]\lhs_V_i_i_reg_4615_reg[7]_5 ;
  wire [0:0]\lhs_V_i_i_reg_4615_reg[7]_6 ;
  wire [0:0]\lhs_V_i_i_reg_4615_reg[7]_7 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire mask_data_stream_0_s_full_n;
  wire not_or_cond11_i_i_fu_2542_p2;
  wire not_or_cond11_i_i_reg_4852;
  wire [0:0]\not_or_cond11_i_i_reg_4852_reg[0]_0 ;
  wire not_or_cond12_i_i_fu_2728_p2;
  wire not_or_cond12_i_i_reg_4858;
  wire or_cond10_i_i_reg_4825;
  wire or_cond12_i_i_reg_4830;
  wire [0:0]\or_cond12_i_i_reg_4830_reg[0]_0 ;
  wire [0:0]\or_cond12_i_i_reg_4830_reg[0]_1 ;
  wire [0:0]\or_cond12_i_i_reg_4830_reg[0]_2 ;
  wire [0:0]\or_cond12_i_i_reg_4830_reg[0]_3 ;
  wire or_cond13_i_i_fu_2530_p2;
  wire or_cond13_i_i_reg_4846;
  wire \or_cond13_i_i_reg_4846[0]_i_11_n_0 ;
  wire \or_cond13_i_i_reg_4846[0]_i_15_n_0 ;
  wire \or_cond13_i_i_reg_4846[0]_i_5_n_0 ;
  wire \or_cond13_i_i_reg_4846[0]_i_8_n_0 ;
  wire \or_cond13_i_i_reg_4846[0]_i_9_n_0 ;
  wire [0:0]\or_cond13_i_i_reg_4846_reg[0]_i_2_0 ;
  wire [2:0]\or_cond13_i_i_reg_4846_reg[0]_i_2_1 ;
  wire \or_cond13_i_i_reg_4846_reg[0]_i_4_n_0 ;
  wire \or_cond13_i_i_reg_4846_reg[0]_i_4_n_1 ;
  wire \or_cond13_i_i_reg_4846_reg[0]_i_4_n_2 ;
  wire \or_cond13_i_i_reg_4846_reg[0]_i_4_n_3 ;
  wire or_cond1_i_i_reg_4493;
  wire [0:0]\or_cond1_i_i_reg_4493_reg[0]_0 ;
  wire \or_cond1_i_i_reg_4493_reg[0]_1 ;
  wire or_cond20_i_i_fu_2955_p2;
  wire or_cond20_i_i_reg_4920;
  wire \or_cond20_i_i_reg_4920[0]_i_18_n_0 ;
  wire \or_cond20_i_i_reg_4920[0]_i_19_n_0 ;
  wire \or_cond20_i_i_reg_4920[0]_i_21_n_0 ;
  wire \or_cond20_i_i_reg_4920[0]_i_25_n_0 ;
  wire \or_cond20_i_i_reg_4920[0]_i_8_n_0 ;
  wire [0:0]\or_cond20_i_i_reg_4920_reg[0]_i_4_0 ;
  wire [2:0]\or_cond20_i_i_reg_4920_reg[0]_i_4_1 ;
  wire \or_cond20_i_i_reg_4920_reg[0]_i_7_n_0 ;
  wire \or_cond20_i_i_reg_4920_reg[0]_i_7_n_1 ;
  wire \or_cond20_i_i_reg_4920_reg[0]_i_7_n_2 ;
  wire \or_cond20_i_i_reg_4920_reg[0]_i_7_n_3 ;
  wire or_cond4_i_i_reg_4561;
  wire \or_cond4_i_i_reg_4561[0]_i_3_n_0 ;
  wire \or_cond4_i_i_reg_4561_reg[0]_0 ;
  wire or_cond5_i_i_reg_4749;
  wire \or_cond5_i_i_reg_4749[0]_i_13_n_0 ;
  wire \or_cond5_i_i_reg_4749[0]_i_14_n_0 ;
  wire \or_cond5_i_i_reg_4749[0]_i_16_n_0 ;
  wire \or_cond5_i_i_reg_4749[0]_i_20_n_0 ;
  wire \or_cond5_i_i_reg_4749[0]_i_21_n_0 ;
  wire \or_cond5_i_i_reg_4749[0]_i_22_n_0 ;
  wire \or_cond5_i_i_reg_4749[0]_i_24_n_0 ;
  wire \or_cond5_i_i_reg_4749[0]_i_28_n_0 ;
  wire \or_cond5_i_i_reg_4749[0]_i_6_n_0 ;
  wire \or_cond5_i_i_reg_4749[0]_i_9_n_0 ;
  wire [0:0]\or_cond5_i_i_reg_4749_reg[0]_0 ;
  wire [0:0]\or_cond5_i_i_reg_4749_reg[0]_1 ;
  wire [0:0]\or_cond5_i_i_reg_4749_reg[0]_i_2_0 ;
  wire [2:0]\or_cond5_i_i_reg_4749_reg[0]_i_2_1 ;
  wire [0:0]\or_cond5_i_i_reg_4749_reg[0]_i_3_0 ;
  wire [2:0]\or_cond5_i_i_reg_4749_reg[0]_i_3_1 ;
  wire \or_cond5_i_i_reg_4749_reg[0]_i_5_n_0 ;
  wire \or_cond5_i_i_reg_4749_reg[0]_i_5_n_1 ;
  wire \or_cond5_i_i_reg_4749_reg[0]_i_5_n_2 ;
  wire \or_cond5_i_i_reg_4749_reg[0]_i_5_n_3 ;
  wire \or_cond5_i_i_reg_4749_reg[0]_i_8_n_0 ;
  wire \or_cond5_i_i_reg_4749_reg[0]_i_8_n_1 ;
  wire \or_cond5_i_i_reg_4749_reg[0]_i_8_n_2 ;
  wire \or_cond5_i_i_reg_4749_reg[0]_i_8_n_3 ;
  wire or_cond6_i_i_reg_4765;
  wire or_cond7_i_i_reg_4780;
  wire \or_cond7_i_i_reg_4780[0]_i_17_n_0 ;
  wire \or_cond7_i_i_reg_4780[0]_i_18_n_0 ;
  wire \or_cond7_i_i_reg_4780[0]_i_20_n_0 ;
  wire \or_cond7_i_i_reg_4780[0]_i_24_n_0 ;
  wire \or_cond7_i_i_reg_4780[0]_i_7_n_0 ;
  wire \or_cond7_i_i_reg_4780_reg[0]_i_2 ;
  wire [0:0]\or_cond7_i_i_reg_4780_reg[0]_i_3_0 ;
  wire [2:0]\or_cond7_i_i_reg_4780_reg[0]_i_3_1 ;
  wire \or_cond7_i_i_reg_4780_reg[0]_i_6_n_0 ;
  wire \or_cond7_i_i_reg_4780_reg[0]_i_6_n_1 ;
  wire \or_cond7_i_i_reg_4780_reg[0]_i_6_n_2 ;
  wire \or_cond7_i_i_reg_4780_reg[0]_i_6_n_3 ;
  wire or_cond8_i_i_reg_4795;
  wire \or_cond8_i_i_reg_4795[0]_i_10_n_0 ;
  wire \or_cond8_i_i_reg_4795[0]_i_12_n_0 ;
  wire \or_cond8_i_i_reg_4795[0]_i_16_n_0 ;
  wire \or_cond8_i_i_reg_4795[0]_i_5_n_0 ;
  wire \or_cond8_i_i_reg_4795[0]_i_9_n_0 ;
  wire [0:0]\or_cond8_i_i_reg_4795_reg[0]_i_2_0 ;
  wire [2:0]\or_cond8_i_i_reg_4795_reg[0]_i_2_1 ;
  wire \or_cond8_i_i_reg_4795_reg[0]_i_4_n_0 ;
  wire \or_cond8_i_i_reg_4795_reg[0]_i_4_n_1 ;
  wire \or_cond8_i_i_reg_4795_reg[0]_i_4_n_2 ;
  wire \or_cond8_i_i_reg_4795_reg[0]_i_4_n_3 ;
  wire or_cond9_i_i_reg_4810;
  wire \or_cond9_i_i_reg_4810[0]_i_11_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_17_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_18_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_20_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_24_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_25_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_26_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_28_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_32_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_8_n_0 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_10_n_0 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_10_n_1 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_10_n_2 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_10_n_3 ;
  wire [0:0]\or_cond9_i_i_reg_4810_reg[0]_i_3_0 ;
  wire [2:0]\or_cond9_i_i_reg_4810_reg[0]_i_3_1 ;
  wire [0:0]\or_cond9_i_i_reg_4810_reg[0]_i_4_0 ;
  wire [2:0]\or_cond9_i_i_reg_4810_reg[0]_i_4_1 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_7_n_0 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_7_n_1 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_7_n_2 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_7_n_3 ;
  wire or_cond_i_i_reg_4516;
  wire \or_cond_i_i_reg_4516_reg[0]_0 ;
  wire p_0_in;
  wire p_0_in5_in;
  wire p_10_in;
  wire p_11_in;
  wire p_12_in;
  wire p_1_in;
  wire p_8_in;
  wire p_9_in;
  wire [15:0]phitmp_i_i_fu_3917_p2;
  wire [8:0]r_V_1_i_i_fu_1858_p2;
  wire r_V_1_i_i_reg_46360;
  wire \r_V_1_i_i_reg_4636[3]_i_2_n_0 ;
  wire \r_V_1_i_i_reg_4636[3]_i_3_n_0 ;
  wire \r_V_1_i_i_reg_4636[3]_i_4_n_0 ;
  wire \r_V_1_i_i_reg_4636[3]_i_5_n_0 ;
  wire \r_V_1_i_i_reg_4636[7]_i_2_n_0 ;
  wire \r_V_1_i_i_reg_4636[7]_i_3_n_0 ;
  wire \r_V_1_i_i_reg_4636[7]_i_4_n_0 ;
  wire \r_V_1_i_i_reg_4636[7]_i_5_n_0 ;
  wire \r_V_1_i_i_reg_4636_reg[3]_i_1_n_0 ;
  wire \r_V_1_i_i_reg_4636_reg[3]_i_1_n_1 ;
  wire \r_V_1_i_i_reg_4636_reg[3]_i_1_n_2 ;
  wire \r_V_1_i_i_reg_4636_reg[3]_i_1_n_3 ;
  wire [3:0]\r_V_1_i_i_reg_4636_reg[7]_0 ;
  wire \r_V_1_i_i_reg_4636_reg[7]_i_1_n_0 ;
  wire \r_V_1_i_i_reg_4636_reg[7]_i_1_n_1 ;
  wire \r_V_1_i_i_reg_4636_reg[7]_i_1_n_2 ;
  wire \r_V_1_i_i_reg_4636_reg[7]_i_1_n_3 ;
  wire [8:0]\r_V_1_i_i_reg_4636_reg[8]_0 ;
  wire [0:0]\r_V_1_i_i_reg_4636_reg[8]_1 ;
  wire [0:0]\r_V_1_i_i_reg_4636_reg[8]_2 ;
  wire [8:0]r_V_2_i_i_fu_1868_p2;
  wire \r_V_2_i_i_reg_4643[3]_i_2_n_0 ;
  wire \r_V_2_i_i_reg_4643[3]_i_3_n_0 ;
  wire \r_V_2_i_i_reg_4643[3]_i_4_n_0 ;
  wire \r_V_2_i_i_reg_4643[3]_i_5_n_0 ;
  wire \r_V_2_i_i_reg_4643[7]_i_2_n_0 ;
  wire \r_V_2_i_i_reg_4643[7]_i_3_n_0 ;
  wire \r_V_2_i_i_reg_4643[7]_i_4_n_0 ;
  wire \r_V_2_i_i_reg_4643[7]_i_5_n_0 ;
  wire \r_V_2_i_i_reg_4643_reg[3]_i_1_n_0 ;
  wire \r_V_2_i_i_reg_4643_reg[3]_i_1_n_1 ;
  wire \r_V_2_i_i_reg_4643_reg[3]_i_1_n_2 ;
  wire \r_V_2_i_i_reg_4643_reg[3]_i_1_n_3 ;
  wire [3:0]\r_V_2_i_i_reg_4643_reg[7]_0 ;
  wire \r_V_2_i_i_reg_4643_reg[7]_i_1_n_0 ;
  wire \r_V_2_i_i_reg_4643_reg[7]_i_1_n_1 ;
  wire \r_V_2_i_i_reg_4643_reg[7]_i_1_n_2 ;
  wire \r_V_2_i_i_reg_4643_reg[7]_i_1_n_3 ;
  wire [8:0]\r_V_2_i_i_reg_4643_reg[8]_0 ;
  wire [0:0]\r_V_2_i_i_reg_4643_reg[8]_1 ;
  wire [0:0]\r_V_2_i_i_reg_4643_reg[8]_2 ;
  wire [8:0]r_V_3_i_i_fu_1878_p2;
  wire \r_V_3_i_i_reg_4650[3]_i_2_n_0 ;
  wire \r_V_3_i_i_reg_4650[3]_i_3_n_0 ;
  wire \r_V_3_i_i_reg_4650[3]_i_4_n_0 ;
  wire \r_V_3_i_i_reg_4650[3]_i_5_n_0 ;
  wire \r_V_3_i_i_reg_4650[7]_i_2_n_0 ;
  wire \r_V_3_i_i_reg_4650[7]_i_3_n_0 ;
  wire \r_V_3_i_i_reg_4650[7]_i_4_n_0 ;
  wire \r_V_3_i_i_reg_4650[7]_i_5_n_0 ;
  wire \r_V_3_i_i_reg_4650_reg[3]_i_1_n_0 ;
  wire \r_V_3_i_i_reg_4650_reg[3]_i_1_n_1 ;
  wire \r_V_3_i_i_reg_4650_reg[3]_i_1_n_2 ;
  wire \r_V_3_i_i_reg_4650_reg[3]_i_1_n_3 ;
  wire [3:0]\r_V_3_i_i_reg_4650_reg[7]_0 ;
  wire \r_V_3_i_i_reg_4650_reg[7]_i_1_n_0 ;
  wire \r_V_3_i_i_reg_4650_reg[7]_i_1_n_1 ;
  wire \r_V_3_i_i_reg_4650_reg[7]_i_1_n_2 ;
  wire \r_V_3_i_i_reg_4650_reg[7]_i_1_n_3 ;
  wire [8:0]\r_V_3_i_i_reg_4650_reg[8]_0 ;
  wire [0:0]\r_V_3_i_i_reg_4650_reg[8]_1 ;
  wire [0:0]\r_V_3_i_i_reg_4650_reg[8]_2 ;
  wire [8:0]r_V_4_i_i_fu_1888_p2;
  wire \r_V_4_i_i_reg_4657[3]_i_2_n_0 ;
  wire \r_V_4_i_i_reg_4657[3]_i_3_n_0 ;
  wire \r_V_4_i_i_reg_4657[3]_i_4_n_0 ;
  wire \r_V_4_i_i_reg_4657[3]_i_5_n_0 ;
  wire \r_V_4_i_i_reg_4657[7]_i_2_n_0 ;
  wire \r_V_4_i_i_reg_4657[7]_i_3_n_0 ;
  wire \r_V_4_i_i_reg_4657[7]_i_4_n_0 ;
  wire \r_V_4_i_i_reg_4657[7]_i_5_n_0 ;
  wire \r_V_4_i_i_reg_4657_reg[3]_i_1_n_0 ;
  wire \r_V_4_i_i_reg_4657_reg[3]_i_1_n_1 ;
  wire \r_V_4_i_i_reg_4657_reg[3]_i_1_n_2 ;
  wire \r_V_4_i_i_reg_4657_reg[3]_i_1_n_3 ;
  wire [3:0]\r_V_4_i_i_reg_4657_reg[7]_0 ;
  wire \r_V_4_i_i_reg_4657_reg[7]_i_1_n_0 ;
  wire \r_V_4_i_i_reg_4657_reg[7]_i_1_n_1 ;
  wire \r_V_4_i_i_reg_4657_reg[7]_i_1_n_2 ;
  wire \r_V_4_i_i_reg_4657_reg[7]_i_1_n_3 ;
  wire [8:0]\r_V_4_i_i_reg_4657_reg[8]_0 ;
  wire [0:0]\r_V_4_i_i_reg_4657_reg[8]_1 ;
  wire [0:0]\r_V_4_i_i_reg_4657_reg[8]_2 ;
  wire [8:0]r_V_5_i_i_fu_1898_p2;
  wire \r_V_5_i_i_reg_4664[3]_i_2_n_0 ;
  wire \r_V_5_i_i_reg_4664[3]_i_3_n_0 ;
  wire \r_V_5_i_i_reg_4664[3]_i_4_n_0 ;
  wire \r_V_5_i_i_reg_4664[3]_i_5_n_0 ;
  wire \r_V_5_i_i_reg_4664[7]_i_2_n_0 ;
  wire \r_V_5_i_i_reg_4664[7]_i_3_n_0 ;
  wire \r_V_5_i_i_reg_4664[7]_i_4_n_0 ;
  wire \r_V_5_i_i_reg_4664[7]_i_5_n_0 ;
  wire \r_V_5_i_i_reg_4664_reg[3]_i_1_n_0 ;
  wire \r_V_5_i_i_reg_4664_reg[3]_i_1_n_1 ;
  wire \r_V_5_i_i_reg_4664_reg[3]_i_1_n_2 ;
  wire \r_V_5_i_i_reg_4664_reg[3]_i_1_n_3 ;
  wire [3:0]\r_V_5_i_i_reg_4664_reg[7]_0 ;
  wire \r_V_5_i_i_reg_4664_reg[7]_i_1_n_0 ;
  wire \r_V_5_i_i_reg_4664_reg[7]_i_1_n_1 ;
  wire \r_V_5_i_i_reg_4664_reg[7]_i_1_n_2 ;
  wire \r_V_5_i_i_reg_4664_reg[7]_i_1_n_3 ;
  wire [8:0]\r_V_5_i_i_reg_4664_reg[8]_0 ;
  wire [0:0]\r_V_5_i_i_reg_4664_reg[8]_1 ;
  wire [0:0]\r_V_5_i_i_reg_4664_reg[8]_2 ;
  wire [8:8]r_V_6_1_i_i_fu_1977_p26_out;
  wire [8:0]r_V_6_1_i_i_reg_4681;
  wire \r_V_6_1_i_i_reg_4681[3]_i_2_n_0 ;
  wire \r_V_6_1_i_i_reg_4681[3]_i_3_n_0 ;
  wire \r_V_6_1_i_i_reg_4681[3]_i_4_n_0 ;
  wire \r_V_6_1_i_i_reg_4681[3]_i_5_n_0 ;
  wire \r_V_6_1_i_i_reg_4681[7]_i_2_n_0 ;
  wire \r_V_6_1_i_i_reg_4681[7]_i_3_n_0 ;
  wire \r_V_6_1_i_i_reg_4681[7]_i_4_n_0 ;
  wire \r_V_6_1_i_i_reg_4681[7]_i_5_n_0 ;
  wire \r_V_6_1_i_i_reg_4681_reg[3]_i_1_n_0 ;
  wire \r_V_6_1_i_i_reg_4681_reg[3]_i_1_n_1 ;
  wire \r_V_6_1_i_i_reg_4681_reg[3]_i_1_n_2 ;
  wire \r_V_6_1_i_i_reg_4681_reg[3]_i_1_n_3 ;
  wire \r_V_6_1_i_i_reg_4681_reg[7]_i_1_n_0 ;
  wire \r_V_6_1_i_i_reg_4681_reg[7]_i_1_n_1 ;
  wire \r_V_6_1_i_i_reg_4681_reg[7]_i_1_n_2 ;
  wire \r_V_6_1_i_i_reg_4681_reg[7]_i_1_n_3 ;
  wire [8:0]r_V_6_2_i_i_fu_2047_p25_out;
  wire \r_V_6_2_i_i_reg_4692[3]_i_2_n_0 ;
  wire \r_V_6_2_i_i_reg_4692[3]_i_3_n_0 ;
  wire \r_V_6_2_i_i_reg_4692[3]_i_4_n_0 ;
  wire \r_V_6_2_i_i_reg_4692[3]_i_5_n_0 ;
  wire \r_V_6_2_i_i_reg_4692[7]_i_2_n_0 ;
  wire \r_V_6_2_i_i_reg_4692[7]_i_3_n_0 ;
  wire \r_V_6_2_i_i_reg_4692[7]_i_4_n_0 ;
  wire \r_V_6_2_i_i_reg_4692[7]_i_5_n_0 ;
  wire \r_V_6_2_i_i_reg_4692_reg[3]_i_1_n_0 ;
  wire \r_V_6_2_i_i_reg_4692_reg[3]_i_1_n_1 ;
  wire \r_V_6_2_i_i_reg_4692_reg[3]_i_1_n_2 ;
  wire \r_V_6_2_i_i_reg_4692_reg[3]_i_1_n_3 ;
  wire [3:0]\r_V_6_2_i_i_reg_4692_reg[7]_0 ;
  wire \r_V_6_2_i_i_reg_4692_reg[7]_i_1_n_0 ;
  wire \r_V_6_2_i_i_reg_4692_reg[7]_i_1_n_1 ;
  wire \r_V_6_2_i_i_reg_4692_reg[7]_i_1_n_2 ;
  wire \r_V_6_2_i_i_reg_4692_reg[7]_i_1_n_3 ;
  wire [8:0]\r_V_6_2_i_i_reg_4692_reg[8]_0 ;
  wire [0:0]\r_V_6_2_i_i_reg_4692_reg[8]_1 ;
  wire [8:0]r_V_6_3_i_i_fu_2085_p24_out;
  wire \r_V_6_3_i_i_reg_4699[3]_i_2_n_0 ;
  wire \r_V_6_3_i_i_reg_4699[3]_i_3_n_0 ;
  wire \r_V_6_3_i_i_reg_4699[3]_i_4_n_0 ;
  wire \r_V_6_3_i_i_reg_4699[3]_i_5_n_0 ;
  wire \r_V_6_3_i_i_reg_4699[7]_i_2_n_0 ;
  wire \r_V_6_3_i_i_reg_4699[7]_i_3_n_0 ;
  wire \r_V_6_3_i_i_reg_4699[7]_i_4_n_0 ;
  wire \r_V_6_3_i_i_reg_4699[7]_i_5_n_0 ;
  wire \r_V_6_3_i_i_reg_4699_reg[3]_i_1_n_0 ;
  wire \r_V_6_3_i_i_reg_4699_reg[3]_i_1_n_1 ;
  wire \r_V_6_3_i_i_reg_4699_reg[3]_i_1_n_2 ;
  wire \r_V_6_3_i_i_reg_4699_reg[3]_i_1_n_3 ;
  wire [3:0]\r_V_6_3_i_i_reg_4699_reg[7]_0 ;
  wire \r_V_6_3_i_i_reg_4699_reg[7]_i_1_n_0 ;
  wire \r_V_6_3_i_i_reg_4699_reg[7]_i_1_n_1 ;
  wire \r_V_6_3_i_i_reg_4699_reg[7]_i_1_n_2 ;
  wire \r_V_6_3_i_i_reg_4699_reg[7]_i_1_n_3 ;
  wire [8:0]\r_V_6_3_i_i_reg_4699_reg[8]_0 ;
  wire [0:0]\r_V_6_3_i_i_reg_4699_reg[8]_1 ;
  wire [8:0]r_V_6_4_i_i_fu_2123_p23_out;
  wire \r_V_6_4_i_i_reg_4706[3]_i_2_n_0 ;
  wire \r_V_6_4_i_i_reg_4706[3]_i_3_n_0 ;
  wire \r_V_6_4_i_i_reg_4706[3]_i_4_n_0 ;
  wire \r_V_6_4_i_i_reg_4706[3]_i_5_n_0 ;
  wire \r_V_6_4_i_i_reg_4706[7]_i_2_n_0 ;
  wire \r_V_6_4_i_i_reg_4706[7]_i_3_n_0 ;
  wire \r_V_6_4_i_i_reg_4706[7]_i_4_n_0 ;
  wire \r_V_6_4_i_i_reg_4706[7]_i_5_n_0 ;
  wire \r_V_6_4_i_i_reg_4706_reg[3]_i_1_n_0 ;
  wire \r_V_6_4_i_i_reg_4706_reg[3]_i_1_n_1 ;
  wire \r_V_6_4_i_i_reg_4706_reg[3]_i_1_n_2 ;
  wire \r_V_6_4_i_i_reg_4706_reg[3]_i_1_n_3 ;
  wire [3:0]\r_V_6_4_i_i_reg_4706_reg[7]_0 ;
  wire \r_V_6_4_i_i_reg_4706_reg[7]_i_1_n_0 ;
  wire \r_V_6_4_i_i_reg_4706_reg[7]_i_1_n_1 ;
  wire \r_V_6_4_i_i_reg_4706_reg[7]_i_1_n_2 ;
  wire \r_V_6_4_i_i_reg_4706_reg[7]_i_1_n_3 ;
  wire [8:0]\r_V_6_4_i_i_reg_4706_reg[8]_0 ;
  wire [0:0]\r_V_6_4_i_i_reg_4706_reg[8]_1 ;
  wire [8:0]r_V_6_5_i_i_fu_2161_p22_out;
  wire \r_V_6_5_i_i_reg_4713[3]_i_2_n_0 ;
  wire \r_V_6_5_i_i_reg_4713[3]_i_3_n_0 ;
  wire \r_V_6_5_i_i_reg_4713[3]_i_4_n_0 ;
  wire \r_V_6_5_i_i_reg_4713[3]_i_5_n_0 ;
  wire \r_V_6_5_i_i_reg_4713[7]_i_2_n_0 ;
  wire \r_V_6_5_i_i_reg_4713[7]_i_3_n_0 ;
  wire \r_V_6_5_i_i_reg_4713[7]_i_4_n_0 ;
  wire \r_V_6_5_i_i_reg_4713[7]_i_5_n_0 ;
  wire \r_V_6_5_i_i_reg_4713_reg[3]_i_1_n_0 ;
  wire \r_V_6_5_i_i_reg_4713_reg[3]_i_1_n_1 ;
  wire \r_V_6_5_i_i_reg_4713_reg[3]_i_1_n_2 ;
  wire \r_V_6_5_i_i_reg_4713_reg[3]_i_1_n_3 ;
  wire [3:0]\r_V_6_5_i_i_reg_4713_reg[7]_0 ;
  wire \r_V_6_5_i_i_reg_4713_reg[7]_i_1_n_0 ;
  wire \r_V_6_5_i_i_reg_4713_reg[7]_i_1_n_1 ;
  wire \r_V_6_5_i_i_reg_4713_reg[7]_i_1_n_2 ;
  wire \r_V_6_5_i_i_reg_4713_reg[7]_i_1_n_3 ;
  wire [8:0]\r_V_6_5_i_i_reg_4713_reg[8]_0 ;
  wire [0:0]\r_V_6_5_i_i_reg_4713_reg[8]_1 ;
  wire [8:0]r_V_6_6_i_i_fu_2207_p21_out;
  wire \r_V_6_6_i_i_reg_4725[3]_i_2_n_0 ;
  wire \r_V_6_6_i_i_reg_4725[3]_i_3_n_0 ;
  wire \r_V_6_6_i_i_reg_4725[3]_i_4_n_0 ;
  wire \r_V_6_6_i_i_reg_4725[3]_i_5_n_0 ;
  wire \r_V_6_6_i_i_reg_4725[7]_i_2_n_0 ;
  wire \r_V_6_6_i_i_reg_4725[7]_i_3_n_0 ;
  wire \r_V_6_6_i_i_reg_4725[7]_i_4_n_0 ;
  wire \r_V_6_6_i_i_reg_4725[7]_i_5_n_0 ;
  wire \r_V_6_6_i_i_reg_4725_reg[3]_i_1_n_0 ;
  wire \r_V_6_6_i_i_reg_4725_reg[3]_i_1_n_1 ;
  wire \r_V_6_6_i_i_reg_4725_reg[3]_i_1_n_2 ;
  wire \r_V_6_6_i_i_reg_4725_reg[3]_i_1_n_3 ;
  wire [3:0]\r_V_6_6_i_i_reg_4725_reg[7]_0 ;
  wire \r_V_6_6_i_i_reg_4725_reg[7]_i_1_n_0 ;
  wire \r_V_6_6_i_i_reg_4725_reg[7]_i_1_n_1 ;
  wire \r_V_6_6_i_i_reg_4725_reg[7]_i_1_n_2 ;
  wire \r_V_6_6_i_i_reg_4725_reg[7]_i_1_n_3 ;
  wire [0:0]\r_V_6_6_i_i_reg_4725_reg[8]_0 ;
  wire [8:0]r_V_6_7_i_i_fu_2255_p20_out;
  wire \r_V_6_7_i_i_reg_4737[3]_i_2_n_0 ;
  wire \r_V_6_7_i_i_reg_4737[3]_i_3_n_0 ;
  wire \r_V_6_7_i_i_reg_4737[3]_i_4_n_0 ;
  wire \r_V_6_7_i_i_reg_4737[3]_i_5_n_0 ;
  wire \r_V_6_7_i_i_reg_4737[7]_i_2_n_0 ;
  wire \r_V_6_7_i_i_reg_4737[7]_i_3_n_0 ;
  wire \r_V_6_7_i_i_reg_4737[7]_i_4_n_0 ;
  wire \r_V_6_7_i_i_reg_4737[7]_i_5_n_0 ;
  wire \r_V_6_7_i_i_reg_4737_reg[3]_i_1_n_0 ;
  wire \r_V_6_7_i_i_reg_4737_reg[3]_i_1_n_1 ;
  wire \r_V_6_7_i_i_reg_4737_reg[3]_i_1_n_2 ;
  wire \r_V_6_7_i_i_reg_4737_reg[3]_i_1_n_3 ;
  wire [3:0]\r_V_6_7_i_i_reg_4737_reg[7]_0 ;
  wire \r_V_6_7_i_i_reg_4737_reg[7]_i_1_n_0 ;
  wire \r_V_6_7_i_i_reg_4737_reg[7]_i_1_n_1 ;
  wire \r_V_6_7_i_i_reg_4737_reg[7]_i_1_n_2 ;
  wire \r_V_6_7_i_i_reg_4737_reg[7]_i_1_n_3 ;
  wire [8:0]\r_V_6_7_i_i_reg_4737_reg[8]_0 ;
  wire [0:0]\r_V_6_7_i_i_reg_4737_reg[8]_1 ;
  wire [8:8]r_V_6_i_i_fu_1907_p27_out;
  wire [8:0]r_V_6_i_i_reg_4671;
  wire \r_V_6_i_i_reg_4671[3]_i_2_n_0 ;
  wire \r_V_6_i_i_reg_4671[3]_i_3_n_0 ;
  wire \r_V_6_i_i_reg_4671[3]_i_4_n_0 ;
  wire \r_V_6_i_i_reg_4671[3]_i_5_n_0 ;
  wire \r_V_6_i_i_reg_4671[7]_i_2_n_0 ;
  wire \r_V_6_i_i_reg_4671[7]_i_3_n_0 ;
  wire \r_V_6_i_i_reg_4671[7]_i_4_n_0 ;
  wire \r_V_6_i_i_reg_4671[7]_i_5_n_0 ;
  wire \r_V_6_i_i_reg_4671_reg[3]_i_1_n_0 ;
  wire \r_V_6_i_i_reg_4671_reg[3]_i_1_n_1 ;
  wire \r_V_6_i_i_reg_4671_reg[3]_i_1_n_2 ;
  wire \r_V_6_i_i_reg_4671_reg[3]_i_1_n_3 ;
  wire \r_V_6_i_i_reg_4671_reg[7]_i_1_n_0 ;
  wire \r_V_6_i_i_reg_4671_reg[7]_i_1_n_1 ;
  wire \r_V_6_i_i_reg_4671_reg[7]_i_1_n_2 ;
  wire \r_V_6_i_i_reg_4671_reg[7]_i_1_n_3 ;
  wire [8:8]r_V_8_i_i_fu_2247_p28_out;
  wire [8:0]r_V_8_i_i_reg_4732;
  wire \r_V_8_i_i_reg_4732[3]_i_2_n_0 ;
  wire \r_V_8_i_i_reg_4732[3]_i_3_n_0 ;
  wire \r_V_8_i_i_reg_4732[3]_i_4_n_0 ;
  wire \r_V_8_i_i_reg_4732[3]_i_5_n_0 ;
  wire \r_V_8_i_i_reg_4732[7]_i_2_n_0 ;
  wire \r_V_8_i_i_reg_4732[7]_i_3_n_0 ;
  wire \r_V_8_i_i_reg_4732[7]_i_4_n_0 ;
  wire \r_V_8_i_i_reg_4732[7]_i_5_n_0 ;
  wire \r_V_8_i_i_reg_4732_reg[3]_i_1_n_0 ;
  wire \r_V_8_i_i_reg_4732_reg[3]_i_1_n_1 ;
  wire \r_V_8_i_i_reg_4732_reg[3]_i_1_n_2 ;
  wire \r_V_8_i_i_reg_4732_reg[3]_i_1_n_3 ;
  wire \r_V_8_i_i_reg_4732_reg[7]_i_1_n_0 ;
  wire \r_V_8_i_i_reg_4732_reg[7]_i_1_n_1 ;
  wire \r_V_8_i_i_reg_4732_reg[7]_i_1_n_2 ;
  wire \r_V_8_i_i_reg_4732_reg[7]_i_1_n_3 ;
  wire [8:0]r_V_i_i_64_fu_2199_p29_out;
  wire [8:0]r_V_i_i_64_reg_4720;
  wire \r_V_i_i_64_reg_4720[3]_i_2_n_0 ;
  wire \r_V_i_i_64_reg_4720[3]_i_3_n_0 ;
  wire \r_V_i_i_64_reg_4720[3]_i_4_n_0 ;
  wire \r_V_i_i_64_reg_4720[3]_i_5_n_0 ;
  wire \r_V_i_i_64_reg_4720[7]_i_2_n_0 ;
  wire \r_V_i_i_64_reg_4720[7]_i_3_n_0 ;
  wire \r_V_i_i_64_reg_4720[7]_i_4_n_0 ;
  wire \r_V_i_i_64_reg_4720[7]_i_5_n_0 ;
  wire \r_V_i_i_64_reg_4720_reg[3]_i_1_n_0 ;
  wire \r_V_i_i_64_reg_4720_reg[3]_i_1_n_1 ;
  wire \r_V_i_i_64_reg_4720_reg[3]_i_1_n_2 ;
  wire \r_V_i_i_64_reg_4720_reg[3]_i_1_n_3 ;
  wire \r_V_i_i_64_reg_4720_reg[7]_i_1_n_0 ;
  wire \r_V_i_i_64_reg_4720_reg[7]_i_1_n_1 ;
  wire \r_V_i_i_64_reg_4720_reg[7]_i_1_n_2 ;
  wire \r_V_i_i_64_reg_4720_reg[7]_i_1_n_3 ;
  wire [8:0]r_V_i_i_fu_1848_p2;
  wire \r_V_i_i_reg_4629[3]_i_2_n_0 ;
  wire \r_V_i_i_reg_4629[3]_i_3_n_0 ;
  wire \r_V_i_i_reg_4629[3]_i_4_n_0 ;
  wire \r_V_i_i_reg_4629[3]_i_5_n_0 ;
  wire \r_V_i_i_reg_4629[7]_i_2_n_0 ;
  wire \r_V_i_i_reg_4629[7]_i_3_n_0 ;
  wire \r_V_i_i_reg_4629[7]_i_4_n_0 ;
  wire \r_V_i_i_reg_4629[7]_i_5_n_0 ;
  wire \r_V_i_i_reg_4629_reg[3]_i_1_n_0 ;
  wire \r_V_i_i_reg_4629_reg[3]_i_1_n_1 ;
  wire \r_V_i_i_reg_4629_reg[3]_i_1_n_2 ;
  wire \r_V_i_i_reg_4629_reg[3]_i_1_n_3 ;
  wire [3:0]\r_V_i_i_reg_4629_reg[7]_0 ;
  wire \r_V_i_i_reg_4629_reg[7]_i_1_n_0 ;
  wire \r_V_i_i_reg_4629_reg[7]_i_1_n_1 ;
  wire \r_V_i_i_reg_4629_reg[7]_i_1_n_2 ;
  wire \r_V_i_i_reg_4629_reg[7]_i_1_n_3 ;
  wire [8:0]\r_V_i_i_reg_4629_reg[8]_0 ;
  wire [0:0]\r_V_i_i_reg_4629_reg[8]_1 ;
  wire [0:0]\r_V_i_i_reg_4629_reg[8]_2 ;
  wire shiftReg_ce;
  wire sig_hls_fast_corner_ap_start;
  wire t_V_3_reg_573;
  wire t_V_3_reg_5730;
  wire \t_V_3_reg_573_reg_n_0_[0] ;
  wire \t_V_3_reg_573_reg_n_0_[10] ;
  wire \t_V_3_reg_573_reg_n_0_[1] ;
  wire \t_V_3_reg_573_reg_n_0_[2] ;
  wire \t_V_3_reg_573_reg_n_0_[3] ;
  wire \t_V_3_reg_573_reg_n_0_[4] ;
  wire \t_V_3_reg_573_reg_n_0_[5] ;
  wire \t_V_3_reg_573_reg_n_0_[6] ;
  wire \t_V_3_reg_573_reg_n_0_[7] ;
  wire \t_V_3_reg_573_reg_n_0_[8] ;
  wire \t_V_3_reg_573_reg_n_0_[9] ;
  wire t_V_reg_562;
  wire [10:0]\t_V_reg_562_reg[10]_0 ;
  wire \t_V_reg_562_reg[6]_0 ;
  wire [1:0]\t_V_reg_562_reg[7]_0 ;
  wire tmp10_i_reg_4942;
  wire \tmp10_i_reg_4942_reg[0]_0 ;
  wire tmp11_i_fu_3140_p2;
  wire tmp11_i_reg_4947;
  wire \tmp11_i_reg_4947[0]_i_3_n_0 ;
  wire \tmp11_i_reg_4947[0]_i_4_n_0 ;
  wire \tmp11_i_reg_4947_reg[0]_0 ;
  wire tmp13_i_reg_4963;
  wire \tmp13_i_reg_4963[0]_i_3_n_0 ;
  wire \tmp13_i_reg_4963[0]_i_4_n_0 ;
  wire \tmp13_i_reg_4963_reg[0]_0 ;
  wire tmp20_i_fu_3987_p2;
  wire tmp20_i_reg_5416;
  wire \tmp20_i_reg_5416[0]_i_10_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_11_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_12_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_13_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_14_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_15_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_16_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_18_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_19_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_20_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_21_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_22_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_23_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_24_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_25_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_26_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_27_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_28_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_29_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_2_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_30_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_31_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_32_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_33_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_34_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_35_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_36_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_37_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_38_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_39_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_3_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_40_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_41_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_6_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_7_n_0 ;
  wire \tmp20_i_reg_5416[0]_i_9_n_0 ;
  wire \tmp20_i_reg_5416_reg[0]_i_17_n_0 ;
  wire \tmp20_i_reg_5416_reg[0]_i_17_n_1 ;
  wire \tmp20_i_reg_5416_reg[0]_i_17_n_2 ;
  wire \tmp20_i_reg_5416_reg[0]_i_17_n_3 ;
  wire \tmp20_i_reg_5416_reg[0]_i_4_n_1 ;
  wire \tmp20_i_reg_5416_reg[0]_i_4_n_2 ;
  wire \tmp20_i_reg_5416_reg[0]_i_4_n_3 ;
  wire \tmp20_i_reg_5416_reg[0]_i_5_n_1 ;
  wire \tmp20_i_reg_5416_reg[0]_i_5_n_2 ;
  wire \tmp20_i_reg_5416_reg[0]_i_5_n_3 ;
  wire \tmp20_i_reg_5416_reg[0]_i_8_n_0 ;
  wire \tmp20_i_reg_5416_reg[0]_i_8_n_1 ;
  wire \tmp20_i_reg_5416_reg[0]_i_8_n_2 ;
  wire \tmp20_i_reg_5416_reg[0]_i_8_n_3 ;
  wire tmp6_i_fu_2972_p2;
  wire tmp6_i_reg_4926;
  wire \tmp6_i_reg_4926[0]_i_2_n_0 ;
  wire \tmp6_i_reg_4926[0]_i_3_n_0 ;
  wire \tmp6_i_reg_4926[0]_i_4_n_0 ;
  wire [31:0]tmp_100_1_i_i_max_int_s_fu_1100_ap_return;
  wire [31:0]tmp_100_1_i_i_reg_5197;
  wire [31:0]tmp_100_2_i_i_max_int_s_fu_1157_ap_return;
  wire [31:0]tmp_100_2_i_i_reg_5257;
  wire [31:0]tmp_100_3_i_i_max_int_s_fu_1184_ap_return;
  wire [31:0]tmp_100_3_i_i_reg_5277;
  wire [31:0]tmp_100_4_i_i_max_int_s_fu_1211_ap_return;
  wire [31:0]tmp_100_4_i_i_reg_5297;
  wire [31:0]tmp_100_5_i_i_max_int_s_fu_1238_ap_return;
  wire [31:0]tmp_100_5_i_i_reg_5317;
  wire [31:0]tmp_100_6_i_i_max_int_s_fu_1265_ap_return;
  wire [31:0]tmp_100_6_i_i_reg_5337;
  wire [15:0]tmp_100_7_i_i_max_int_s_fu_1292_ap_return;
  wire [15:0]tmp_100_7_i_i_reg_5357;
  wire [31:0]tmp_100_i_i_max_int_s_fu_1049_ap_return;
  wire [31:0]tmp_100_i_i_reg_5167;
  wire tmp_106_1_i_i_fu_3947_p2;
  wire tmp_106_2_i_i_fu_3953_p2;
  wire tmp_106_2_i_i_reg_5401;
  wire tmp_106_i_i_fu_3941_p2;
  wire tmp_109_1_i_i_fu_4038_p2;
  wire tmp_109_2_i_i_fu_4043_p2;
  wire tmp_109_i_i_fu_4033_p2;
  wire tmp_12_i_i_reg_4557;
  wire \tmp_12_i_i_reg_4557_reg[0]_0 ;
  wire [6:0]tmp_15_fu_1445_p4;
  wire \tmp_19_i_i_max_int_s_fu_1304/p_0_in ;
  wire [14:0]tmp_19_i_i_max_int_s_fu_1304_ap_return;
  wire tmp_22_i_i_fu_3901_p2__0;
  wire tmp_22_i_i_reg_5384;
  wire \tmp_22_i_i_reg_5384[0]_i_2_n_0 ;
  wire tmp_23_i_i_fu_3959_p2;
  wire tmp_23_i_i_reg_5406;
  wire \tmp_23_i_i_reg_5406[0]_i_10_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_11_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_12_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_13_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_14_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_15_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_16_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_17_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_18_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_3_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_4_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_5_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_6_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_7_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_8_n_0 ;
  wire \tmp_23_i_i_reg_5406[0]_i_9_n_0 ;
  wire \tmp_23_i_i_reg_5406_reg[0]_i_1_n_1 ;
  wire \tmp_23_i_i_reg_5406_reg[0]_i_1_n_2 ;
  wire \tmp_23_i_i_reg_5406_reg[0]_i_1_n_3 ;
  wire \tmp_23_i_i_reg_5406_reg[0]_i_2_n_0 ;
  wire \tmp_23_i_i_reg_5406_reg[0]_i_2_n_1 ;
  wire \tmp_23_i_i_reg_5406_reg[0]_i_2_n_2 ;
  wire \tmp_23_i_i_reg_5406_reg[0]_i_2_n_3 ;
  wire tmp_24_i_i_fu_3965_p2;
  wire tmp_24_i_i_reg_5411;
  wire tmp_2_i_i_reg_4488;
  wire \tmp_2_i_i_reg_4488[0]_i_10_n_0 ;
  wire \tmp_2_i_i_reg_4488[0]_i_11_n_0 ;
  wire \tmp_2_i_i_reg_4488[0]_i_5_n_0 ;
  wire \tmp_2_i_i_reg_4488[0]_i_6_n_0 ;
  wire \tmp_2_i_i_reg_4488[0]_i_8_n_0 ;
  wire \tmp_2_i_i_reg_4488[0]_i_9_n_0 ;
  wire \tmp_2_i_i_reg_4488_reg[0]_0 ;
  wire [0:0]\tmp_2_i_i_reg_4488_reg[0]_1 ;
  wire [10:0]\tmp_2_i_i_reg_4488_reg[0]_i_2_0 ;
  wire \tmp_2_i_i_reg_4488_reg[0]_i_2_n_3 ;
  wire \tmp_2_i_i_reg_4488_reg[0]_i_3_n_0 ;
  wire \tmp_2_i_i_reg_4488_reg[0]_i_3_n_1 ;
  wire \tmp_2_i_i_reg_4488_reg[0]_i_3_n_2 ;
  wire \tmp_2_i_i_reg_4488_reg[0]_i_3_n_3 ;
  wire tmp_4_i_i_reg_4497;
  wire \tmp_4_i_i_reg_4497_reg[0]_0 ;
  wire tmp_55_6_i_i_fu_2212_p2;
  wire tmp_56_6_i_i_fu_2217_p2;
  wire tmp_56_7_i_i_fu_2265_p2;
  wire tmp_60_10_i_i_fu_2882_p2;
  wire tmp_60_10_i_i_reg_4863;
  wire [0:0]\tmp_60_10_i_i_reg_4863_reg[0]_0 ;
  wire [0:0]\tmp_60_10_i_i_reg_4863_reg[0]_1 ;
  wire tmp_60_11_i_i_fu_2914_p2;
  wire tmp_60_11_i_i_reg_4884;
  wire \tmp_60_11_i_i_reg_4884[0]_i_10_n_0 ;
  wire \tmp_60_11_i_i_reg_4884[0]_i_12_n_0 ;
  wire \tmp_60_11_i_i_reg_4884[0]_i_16_n_0 ;
  wire \tmp_60_11_i_i_reg_4884[0]_i_5_n_0 ;
  wire \tmp_60_11_i_i_reg_4884[0]_i_9_n_0 ;
  wire [0:0]\tmp_60_11_i_i_reg_4884_reg[0]_0 ;
  wire [0:0]\tmp_60_11_i_i_reg_4884_reg[0]_1 ;
  wire [0:0]\tmp_60_11_i_i_reg_4884_reg[0]_i_2_0 ;
  wire [2:0]\tmp_60_11_i_i_reg_4884_reg[0]_i_2_1 ;
  wire \tmp_60_11_i_i_reg_4884_reg[0]_i_4_n_0 ;
  wire \tmp_60_11_i_i_reg_4884_reg[0]_i_4_n_1 ;
  wire \tmp_60_11_i_i_reg_4884_reg[0]_i_4_n_2 ;
  wire \tmp_60_11_i_i_reg_4884_reg[0]_i_4_n_3 ;
  wire tmp_60_12_i_i_fu_2926_p2;
  wire tmp_60_12_i_i_reg_4896;
  wire \tmp_60_12_i_i_reg_4896[0]_i_10_n_0 ;
  wire \tmp_60_12_i_i_reg_4896[0]_i_12_n_0 ;
  wire \tmp_60_12_i_i_reg_4896[0]_i_16_n_0 ;
  wire \tmp_60_12_i_i_reg_4896[0]_i_5_n_0 ;
  wire \tmp_60_12_i_i_reg_4896[0]_i_9_n_0 ;
  wire [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_0 ;
  wire [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_1 ;
  wire [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_2 ;
  wire [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_3 ;
  wire [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_i_2_0 ;
  wire [2:0]\tmp_60_12_i_i_reg_4896_reg[0]_i_2_1 ;
  wire \tmp_60_12_i_i_reg_4896_reg[0]_i_4_n_0 ;
  wire \tmp_60_12_i_i_reg_4896_reg[0]_i_4_n_1 ;
  wire \tmp_60_12_i_i_reg_4896_reg[0]_i_4_n_2 ;
  wire \tmp_60_12_i_i_reg_4896_reg[0]_i_4_n_3 ;
  wire tmp_60_13_i_i_fu_2938_p2;
  wire tmp_60_13_i_i_reg_4908;
  wire \tmp_60_13_i_i_reg_4908[0]_i_10_n_0 ;
  wire \tmp_60_13_i_i_reg_4908[0]_i_12_n_0 ;
  wire \tmp_60_13_i_i_reg_4908[0]_i_16_n_0 ;
  wire \tmp_60_13_i_i_reg_4908[0]_i_5_n_0 ;
  wire \tmp_60_13_i_i_reg_4908[0]_i_9_n_0 ;
  wire [0:0]\tmp_60_13_i_i_reg_4908_reg[0]_0 ;
  wire [0:0]\tmp_60_13_i_i_reg_4908_reg[0]_1 ;
  wire [0:0]\tmp_60_13_i_i_reg_4908_reg[0]_i_2_0 ;
  wire [2:0]\tmp_60_13_i_i_reg_4908_reg[0]_i_2_1 ;
  wire \tmp_60_13_i_i_reg_4908_reg[0]_i_4_n_0 ;
  wire \tmp_60_13_i_i_reg_4908_reg[0]_i_4_n_1 ;
  wire \tmp_60_13_i_i_reg_4908_reg[0]_i_4_n_2 ;
  wire \tmp_60_13_i_i_reg_4908_reg[0]_i_4_n_3 ;
  wire tmp_60_1_not_i_i_fu_2310_p2;
  wire tmp_60_1_not_i_i_reg_4755;
  wire [0:0]\tmp_60_1_not_i_i_reg_4755_reg[0]_0 ;
  wire [0:0]\tmp_60_1_not_i_i_reg_4755_reg[0]_1 ;
  wire tmp_60_2_not_i_i_fu_2328_p2;
  wire tmp_60_2_not_i_i_reg_4770;
  wire [0:0]\tmp_60_2_not_i_i_reg_4770_reg[0]_0 ;
  wire [0:0]\tmp_60_2_not_i_i_reg_4770_reg[0]_1 ;
  wire tmp_60_3_not_i_i_fu_2346_p2;
  wire tmp_60_3_not_i_i_reg_4785;
  wire [0:0]\tmp_60_3_not_i_i_reg_4785_reg[0]_0 ;
  wire [0:0]\tmp_60_3_not_i_i_reg_4785_reg[0]_1 ;
  wire tmp_60_4_not_i_i_fu_2364_p2;
  wire tmp_60_4_not_i_i_reg_4800;
  wire [0:0]\tmp_60_4_not_i_i_reg_4800_reg[0]_0 ;
  wire [0:0]\tmp_60_4_not_i_i_reg_4800_reg[0]_1 ;
  wire tmp_60_5_not_i_i_fu_2382_p2;
  wire tmp_60_5_not_i_i_reg_4815;
  wire \tmp_62_10_i_i_reg_4890[0]_i_1_n_0 ;
  wire \tmp_62_10_i_i_reg_4890_reg[0]_0 ;
  wire \tmp_62_10_i_i_reg_4890_reg_n_0_[0] ;
  wire \tmp_62_11_i_i_reg_4902[0]_i_1_n_0 ;
  wire \tmp_62_11_i_i_reg_4902_reg_n_0_[0] ;
  wire \tmp_62_12_i_i_reg_4914[0]_i_1_n_0 ;
  wire \tmp_62_12_i_i_reg_4914_reg_n_0_[0] ;
  wire tmp_62_1_i_i_fu_2316_p2;
  wire tmp_62_1_i_i_reg_4760;
  wire tmp_62_2_i_i_fu_2334_p2;
  wire tmp_62_2_i_i_reg_4775;
  wire tmp_62_3_i_i_fu_2352_p2;
  wire tmp_62_3_i_i_reg_4790;
  wire tmp_62_4_i_i_fu_2370_p2;
  wire tmp_62_4_i_i_reg_4805;
  wire tmp_62_5_i_i_fu_2388_p2;
  wire tmp_62_5_i_i_reg_4820;
  wire tmp_62_8_i_i_fu_2888_p2;
  wire tmp_62_8_i_i_reg_4868;
  wire tmp_62_i_i_fu_2298_p2;
  wire tmp_62_i_i_reg_4744;
  wire tmp_63_1_i_i_fu_2017_p2;
  wire tmp_63_2_i_i_fu_2552_p2;
  wire tmp_63_3_i_i_fu_2582_p2;
  wire tmp_63_4_i_i_fu_2612_p2;
  wire tmp_63_5_i_i_fu_2642_p2;
  wire tmp_63_6_i_i_fu_2672_p2;
  wire tmp_63_7_i_i_fu_2702_p2;
  wire tmp_63_i_i_fu_1947_p2;
  wire tmp_64_12_i_i_fu_3260_p2;
  wire tmp_64_12_i_i_reg_4952;
  wire \tmp_64_12_i_i_reg_4952[0]_i_3_n_0 ;
  wire \tmp_64_12_i_i_reg_4952_reg[0]_0 ;
  wire tmp_64_1_i_i_fu_2900_p2;
  wire tmp_64_1_i_i_reg_4873;
  wire tmp_64_5_i_i_fu_3121_p2;
  wire tmp_64_5_i_i_reg_4931;
  wire \tmp_64_5_i_i_reg_4931_reg[0]_0 ;
  wire tmp_64_7_i_i_fu_2510_p2;
  wire tmp_64_7_i_i_reg_4835;
  wire [31:0]tmp_74_1_i_i_min_int_s_fu_632_ap_return;
  wire [31:0]tmp_74_2_i_i_min_int_s_fu_716_ap_return;
  wire [31:0]tmp_74_3_i_i_min_int_s_fu_638_ap_return;
  wire [31:0]tmp_74_3_i_i_reg_5052;
  wire [31:0]tmp_74_4_i_i_min_int_s_fu_722_ap_return;
  wire [31:0]tmp_74_5_i_i_min_int_s_fu_644_ap_return;
  wire [31:0]tmp_74_7_i_i_min_int_s_fu_656_ap_return;
  wire [31:0]tmp_74_9_i_i_min_int_s_fu_680_ap_return;
  wire [31:0]tmp_74_i_i_min_int_s_fu_710_ap_return;
  wire [31:0]tmp_76_1_i_i_max_int_s_fu_975_ap_return;
  wire [31:0]tmp_76_2_i_i_max_int_s_fu_1061_ap_return;
  wire [31:0]tmp_76_3_i_i_max_int_s_fu_981_ap_return;
  wire [31:0]tmp_76_3_i_i_reg_5057;
  wire [31:0]tmp_76_4_i_i_max_int_s_fu_1067_ap_return;
  wire [31:0]tmp_76_5_i_i_max_int_s_fu_987_ap_return;
  wire [31:0]tmp_76_7_i_i_max_int_s_fu_999_ap_return;
  wire [31:0]tmp_76_9_i_i_max_int_s_fu_1023_ap_return;
  wire [31:0]tmp_76_i_i_max_int_s_fu_1055_ap_return;
  wire [31:0]tmp_81_1_i_i_min_int_s_fu_662_ap_return;
  wire [31:0]tmp_81_2_i_i_min_int_s_fu_777_ap_return;
  wire [31:0]tmp_81_2_i_i_reg_5222;
  wire [31:0]tmp_81_3_i_i_min_int_s_fu_686_ap_return;
  wire [31:0]tmp_81_4_i_i_min_int_s_fu_783_ap_return;
  wire [31:0]tmp_81_4_i_i_reg_5232;
  wire [31:0]tmp_81_5_i_i_min_int_s_fu_728_ap_return;
  wire [31:0]tmp_81_7_i_i_min_int_s_fu_759_ap_return;
  wire [31:0]tmp_81_9_i_i_min_int_s_fu_765_ap_return;
  wire [31:0]tmp_81_9_i_i_reg_5202;
  wire [31:0]tmp_81_i_i_min_int_s_fu_771_ap_return;
  wire [31:0]tmp_81_i_i_reg_5212;
  wire [31:0]tmp_83_1_i_i_max_int_s_fu_1005_ap_return;
  wire [31:0]tmp_83_2_i_i_max_int_s_fu_1124_ap_return;
  wire [31:0]tmp_83_2_i_i_reg_5227;
  wire [31:0]tmp_83_3_i_i_max_int_s_fu_1029_ap_return;
  wire [31:0]tmp_83_4_i_i_max_int_s_fu_1130_ap_return;
  wire [31:0]tmp_83_4_i_i_reg_5237;
  wire [31:0]tmp_83_5_i_i_max_int_s_fu_1073_ap_return;
  wire [31:0]tmp_83_7_i_i_max_int_s_fu_1106_ap_return;
  wire [31:0]tmp_83_9_i_i_max_int_s_fu_1112_ap_return;
  wire [31:0]tmp_83_9_i_i_reg_5207;
  wire [31:0]tmp_83_i_i_max_int_s_fu_1118_ap_return;
  wire [31:0]tmp_83_i_i_reg_5217;
  wire [31:0]tmp_92_1_i_i_min_int_s_fu_740_ap_return;
  wire [31:0]tmp_92_1_i_i_reg_5187;
  wire [31:0]tmp_92_2_i_i_min_int_s_fu_795_ap_return;
  wire [31:0]tmp_92_2_i_i_reg_5247;
  wire [31:0]tmp_92_3_i_i_min_int_s_fu_820_ap_return;
  wire [31:0]tmp_92_3_i_i_reg_5267;
  wire [31:0]tmp_92_4_i_i_min_int_s_fu_845_ap_return;
  wire [31:0]tmp_92_4_i_i_reg_5287;
  wire [31:0]tmp_92_5_i_i_min_int_s_fu_870_ap_return;
  wire [31:0]tmp_92_5_i_i_reg_5307;
  wire [31:0]tmp_92_6_i_i_min_int_s_fu_895_ap_return;
  wire [31:0]tmp_92_6_i_i_reg_5327;
  wire [31:0]tmp_92_7_i_i_min_int_s_fu_920_ap_return;
  wire [31:0]tmp_92_7_i_i_reg_5347;
  wire [31:0]tmp_92_i_i_min_int_s_fu_698_ap_return;
  wire [31:0]tmp_92_i_i_reg_5157;
  wire [7:0]win_val_0_V_2_1_fu_212;
  wire [7:0]win_val_0_V_2_fu_208;
  wire [7:0]win_val_0_V_2_load_reg_4565;
  wire [7:0]win_val_0_V_3_fu_216;
  wire [7:0]win_val_0_V_4_fu_220;
  wire [7:0]win_val_0_V_5_fu_224;
  wire [7:0]win_val_1_V_1_fu_228;
  wire [7:0]win_val_1_V_1_load_reg_4570;
  wire [7:0]win_val_1_V_4_fu_244;
  wire [7:0]win_val_1_V_5_fu_248;
  wire [7:0]win_val_2_V_0_fu_252;
  wire [7:0]win_val_2_V_0_load_reg_4575;
  wire [7:0]win_val_2_V_5_fu_276;
  wire [7:0]win_val_3_V_0_fu_280;
  wire [7:0]win_val_3_V_0_load_reg_4580;
  wire [7:0]win_val_3_V_2_fu_292;
  wire \win_val_3_V_3_fu_296_reg[0]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_296_reg[1]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_296_reg[2]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_296_reg[3]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_296_reg[4]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_296_reg[5]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_296_reg[6]_srl2_n_0 ;
  wire \win_val_3_V_3_fu_296_reg[7]_srl2_n_0 ;
  wire [7:0]win_val_3_V_5_fu_304;
  wire [7:0]win_val_4_V_0_fu_308;
  wire [7:0]win_val_4_V_0_load_reg_4585;
  wire [7:0]win_val_4_V_5_fu_332;
  wire [7:0]win_val_5_V_1_fu_336;
  wire [7:0]win_val_5_V_1_load_reg_4590;
  wire [7:0]win_val_5_V_4_fu_352;
  wire [7:0]win_val_5_V_4_load_reg_4595;
  wire [7:0]win_val_5_V_5_fu_356;
  wire [7:0]win_val_6_V_2_1_fu_364;
  wire [7:0]win_val_6_V_2_1_lo_reg_4605;
  wire [7:0]win_val_6_V_2_fu_360;
  wire [7:0]win_val_6_V_2_load_reg_4600;
  wire [7:0]win_val_6_V_3_fu_368;
  wire [7:0]win_val_6_V_3_load_reg_4610;
  wire \win_val_6_V_4_fu_372_reg[0]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_372_reg[1]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_372_reg[2]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_372_reg[3]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_372_reg[4]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_372_reg[5]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_372_reg[6]_srl2_n_0 ;
  wire \win_val_6_V_4_fu_372_reg[7]_srl2_n_0 ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_2_7_i_i_reg_5374_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_2_7_i_i_reg_5374_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_2_7_i_i_reg_5374_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_2_7_i_i_reg_5374_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_2_O_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter18_or_cond4_i_i_reg_4561_reg[0]_srl17_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter18_or_cond_i_i_reg_4516_reg[0]_srl17_Q31_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_2_7_i_i_reg_5379_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_2_7_i_i_reg_5379_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_2_7_i_i_reg_5379_reg[15]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_2_7_i_i_reg_5379_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_7_i_i_reg_4840_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_7_i_i_reg_4840_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_7_i_i_reg_4840_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_7_i_i_reg_4840_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_7_i_i_reg_4840_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_7_i_i_reg_4840_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_7_i_i_reg_4840_reg[3]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_7_i_i_reg_4840_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_7_i_i_reg_4840_reg[3]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_flag_val_V_assign_lo_3_reg_4686_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_3_reg_4686_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_3_reg_4686_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_k_buf_val_0_V_addr_reg_4521_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond13_i_i_reg_4846_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond13_i_i_reg_4846_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond13_i_i_reg_4846_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond20_i_i_reg_4920_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond20_i_i_reg_4920_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond20_i_i_reg_4920_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond5_i_i_reg_4749_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond5_i_i_reg_4749_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond5_i_i_reg_4749_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond5_i_i_reg_4749_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond5_i_i_reg_4749_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond5_i_i_reg_4749_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond7_i_i_reg_4780_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond7_i_i_reg_4780_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond7_i_i_reg_4780_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond8_i_i_reg_4795_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond8_i_i_reg_4795_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond8_i_i_reg_4795_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond9_i_i_reg_4810_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond9_i_i_reg_4810_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond9_i_i_reg_4810_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond9_i_i_reg_4810_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond9_i_i_reg_4810_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond9_i_i_reg_4810_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_1_i_i_reg_4636_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_i_i_reg_4636_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_2_i_i_reg_4643_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_2_i_i_reg_4643_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_3_i_i_reg_4650_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_3_i_i_reg_4650_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_4_i_i_reg_4657_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_4_i_i_reg_4657_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_5_i_i_reg_4664_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_5_i_i_reg_4664_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_6_2_i_i_reg_4692_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_6_2_i_i_reg_4692_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_6_3_i_i_reg_4699_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_6_3_i_i_reg_4699_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_6_4_i_i_reg_4706_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_6_4_i_i_reg_4706_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_6_5_i_i_reg_4713_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_6_5_i_i_reg_4713_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_6_6_i_i_reg_4725_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_6_6_i_i_reg_4725_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_6_7_i_i_reg_4737_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_6_7_i_i_reg_4737_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_6_i_i_reg_4671_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_6_i_i_reg_4671_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_8_i_i_reg_4732_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_8_i_i_reg_4732_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_i_i_64_reg_4720_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_i_i_64_reg_4720_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_i_i_reg_4629_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_i_i_reg_4629_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp20_i_reg_5416_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp20_i_reg_5416_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp20_i_reg_5416_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp20_i_reg_5416_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_23_i_i_reg_5406_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_23_i_i_reg_5406_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_2_i_i_reg_4488_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_i_i_reg_4488_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_i_i_reg_4488_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_60_11_i_i_reg_4884_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_11_i_i_reg_4884_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_11_i_i_reg_4884_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_60_12_i_i_reg_4896_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_12_i_i_reg_4896_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_12_i_i_reg_4896_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_60_13_i_i_reg_4908_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_13_i_i_reg_4908_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_13_i_i_reg_4908_reg[0]_i_4_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_10 
       (.I0(core_win_val_1_V_1_1_reg_5394[8]),
        .I1(core_win_val_2_V_1_fu_184[8]),
        .I2(core_win_val_2_V_1_fu_184[9]),
        .I3(core_win_val_1_V_1_1_reg_5394[9]),
        .O(\SRL_SIG[0][7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_11 
       (.I0(core_win_val_1_V_1_1_reg_5394[14]),
        .I1(core_win_val_2_V_1_fu_184[14]),
        .I2(core_win_val_2_V_1_fu_184[15]),
        .I3(core_win_val_1_V_1_1_reg_5394[15]),
        .O(\SRL_SIG[0][7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_12 
       (.I0(core_win_val_1_V_1_1_reg_5394[12]),
        .I1(core_win_val_2_V_1_fu_184[12]),
        .I2(core_win_val_1_V_1_1_reg_5394[13]),
        .I3(core_win_val_2_V_1_fu_184[13]),
        .O(\SRL_SIG[0][7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_13 
       (.I0(core_win_val_1_V_1_1_reg_5394[10]),
        .I1(core_win_val_2_V_1_fu_184[10]),
        .I2(core_win_val_1_V_1_1_reg_5394[11]),
        .I3(core_win_val_2_V_1_fu_184[11]),
        .O(\SRL_SIG[0][7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_14 
       (.I0(core_win_val_1_V_1_1_reg_5394[8]),
        .I1(core_win_val_2_V_1_fu_184[8]),
        .I2(core_win_val_1_V_1_1_reg_5394[9]),
        .I3(core_win_val_2_V_1_fu_184[9]),
        .O(\SRL_SIG[0][7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_16 
       (.I0(core_win_val_1_V_1_1_reg_5394[14]),
        .I1(core_win_val_2_V_0_fu_188[14]),
        .I2(core_win_val_1_V_1_1_reg_5394[15]),
        .I3(core_win_val_2_V_0_fu_188[15]),
        .O(\SRL_SIG[0][7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_17 
       (.I0(core_win_val_1_V_1_1_reg_5394[12]),
        .I1(core_win_val_2_V_0_fu_188[12]),
        .I2(core_win_val_2_V_0_fu_188[13]),
        .I3(core_win_val_1_V_1_1_reg_5394[13]),
        .O(\SRL_SIG[0][7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_18 
       (.I0(core_win_val_1_V_1_1_reg_5394[10]),
        .I1(core_win_val_2_V_0_fu_188[10]),
        .I2(core_win_val_2_V_0_fu_188[11]),
        .I3(core_win_val_1_V_1_1_reg_5394[11]),
        .O(\SRL_SIG[0][7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_19 
       (.I0(core_win_val_1_V_1_1_reg_5394[8]),
        .I1(core_win_val_2_V_0_fu_188[8]),
        .I2(core_win_val_2_V_0_fu_188[9]),
        .I3(core_win_val_1_V_1_1_reg_5394[9]),
        .O(\SRL_SIG[0][7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(tmp_109_1_i_i_fu_4038_p2),
        .I1(tmp_109_i_i_fu_4033_p2),
        .I2(tmp_109_2_i_i_fu_4043_p2),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(shiftReg_ce),
        .I5(\SRL_SIG_reg[0]_0 ),
        .O(\SRL_SIG_reg[0][7] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_20 
       (.I0(core_win_val_1_V_1_1_reg_5394[14]),
        .I1(core_win_val_2_V_0_fu_188[14]),
        .I2(core_win_val_2_V_0_fu_188[15]),
        .I3(core_win_val_1_V_1_1_reg_5394[15]),
        .O(\SRL_SIG[0][7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_21 
       (.I0(core_win_val_1_V_1_1_reg_5394[12]),
        .I1(core_win_val_2_V_0_fu_188[12]),
        .I2(core_win_val_1_V_1_1_reg_5394[13]),
        .I3(core_win_val_2_V_0_fu_188[13]),
        .O(\SRL_SIG[0][7]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_22 
       (.I0(core_win_val_1_V_1_1_reg_5394[10]),
        .I1(core_win_val_2_V_0_fu_188[10]),
        .I2(core_win_val_1_V_1_1_reg_5394[11]),
        .I3(core_win_val_2_V_0_fu_188[11]),
        .O(\SRL_SIG[0][7]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_23 
       (.I0(core_win_val_1_V_1_1_reg_5394[8]),
        .I1(core_win_val_2_V_0_fu_188[8]),
        .I2(core_win_val_1_V_1_1_reg_5394[9]),
        .I3(core_win_val_2_V_0_fu_188[9]),
        .O(\SRL_SIG[0][7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h2F0A020A)) 
    \SRL_SIG[0][7]_i_25 
       (.I0(core_win_val_1_V_1_1_reg_5394[14]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[14]),
        .I2(core_win_val_1_V_1_1_reg_5394[15]),
        .I3(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I4(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]),
        .O(\SRL_SIG[0][7]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h2FFF0A2A)) 
    \SRL_SIG[0][7]_i_26 
       (.I0(core_win_val_1_V_1_1_reg_5394[12]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]),
        .I2(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I3(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[13]),
        .I4(core_win_val_1_V_1_1_reg_5394[13]),
        .O(\SRL_SIG[0][7]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h2FFF0A2A)) 
    \SRL_SIG[0][7]_i_27 
       (.I0(core_win_val_1_V_1_1_reg_5394[10]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[10]),
        .I2(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I3(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[11]),
        .I4(core_win_val_1_V_1_1_reg_5394[11]),
        .O(\SRL_SIG[0][7]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h2FFF0A2A)) 
    \SRL_SIG[0][7]_i_28 
       (.I0(core_win_val_1_V_1_1_reg_5394[8]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]),
        .I2(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I3(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[9]),
        .I4(core_win_val_1_V_1_1_reg_5394[9]),
        .O(\SRL_SIG[0][7]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h90000595)) 
    \SRL_SIG[0][7]_i_29 
       (.I0(core_win_val_1_V_1_1_reg_5394[14]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[14]),
        .I2(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I3(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]),
        .I4(core_win_val_1_V_1_1_reg_5394[15]),
        .O(\SRL_SIG[0][7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h90050905)) 
    \SRL_SIG[0][7]_i_30 
       (.I0(core_win_val_1_V_1_1_reg_5394[12]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]),
        .I2(core_win_val_1_V_1_1_reg_5394[13]),
        .I3(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I4(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[13]),
        .O(\SRL_SIG[0][7]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h90050905)) 
    \SRL_SIG[0][7]_i_31 
       (.I0(core_win_val_1_V_1_1_reg_5394[10]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[10]),
        .I2(core_win_val_1_V_1_1_reg_5394[11]),
        .I3(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I4(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[11]),
        .O(\SRL_SIG[0][7]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h90050905)) 
    \SRL_SIG[0][7]_i_32 
       (.I0(core_win_val_1_V_1_1_reg_5394[8]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]),
        .I2(core_win_val_1_V_1_1_reg_5394[9]),
        .I3(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I4(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[9]),
        .O(\SRL_SIG[0][7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_33 
       (.I0(core_win_val_1_V_1_1_reg_5394[6]),
        .I1(core_win_val_2_V_1_fu_184[6]),
        .I2(core_win_val_2_V_1_fu_184[7]),
        .I3(core_win_val_1_V_1_1_reg_5394[7]),
        .O(\SRL_SIG[0][7]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_34 
       (.I0(core_win_val_1_V_1_1_reg_5394[4]),
        .I1(core_win_val_2_V_1_fu_184[4]),
        .I2(core_win_val_2_V_1_fu_184[5]),
        .I3(core_win_val_1_V_1_1_reg_5394[5]),
        .O(\SRL_SIG[0][7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_35 
       (.I0(core_win_val_1_V_1_1_reg_5394[2]),
        .I1(core_win_val_2_V_1_fu_184[2]),
        .I2(core_win_val_2_V_1_fu_184[3]),
        .I3(core_win_val_1_V_1_1_reg_5394[3]),
        .O(\SRL_SIG[0][7]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_36 
       (.I0(core_win_val_1_V_1_1_reg_5394[0]),
        .I1(core_win_val_2_V_1_fu_184[0]),
        .I2(core_win_val_2_V_1_fu_184[1]),
        .I3(core_win_val_1_V_1_1_reg_5394[1]),
        .O(\SRL_SIG[0][7]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_37 
       (.I0(core_win_val_1_V_1_1_reg_5394[6]),
        .I1(core_win_val_2_V_1_fu_184[6]),
        .I2(core_win_val_1_V_1_1_reg_5394[7]),
        .I3(core_win_val_2_V_1_fu_184[7]),
        .O(\SRL_SIG[0][7]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_38 
       (.I0(core_win_val_1_V_1_1_reg_5394[4]),
        .I1(core_win_val_2_V_1_fu_184[4]),
        .I2(core_win_val_1_V_1_1_reg_5394[5]),
        .I3(core_win_val_2_V_1_fu_184[5]),
        .O(\SRL_SIG[0][7]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_39 
       (.I0(core_win_val_1_V_1_1_reg_5394[2]),
        .I1(core_win_val_2_V_1_fu_184[2]),
        .I2(core_win_val_1_V_1_1_reg_5394[3]),
        .I3(core_win_val_2_V_1_fu_184[3]),
        .O(\SRL_SIG[0][7]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_40 
       (.I0(core_win_val_1_V_1_1_reg_5394[0]),
        .I1(core_win_val_2_V_1_fu_184[0]),
        .I2(core_win_val_1_V_1_1_reg_5394[1]),
        .I3(core_win_val_2_V_1_fu_184[1]),
        .O(\SRL_SIG[0][7]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_41 
       (.I0(core_win_val_1_V_1_1_reg_5394[6]),
        .I1(core_win_val_2_V_0_fu_188[6]),
        .I2(core_win_val_2_V_0_fu_188[7]),
        .I3(core_win_val_1_V_1_1_reg_5394[7]),
        .O(\SRL_SIG[0][7]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_42 
       (.I0(core_win_val_1_V_1_1_reg_5394[4]),
        .I1(core_win_val_2_V_0_fu_188[4]),
        .I2(core_win_val_2_V_0_fu_188[5]),
        .I3(core_win_val_1_V_1_1_reg_5394[5]),
        .O(\SRL_SIG[0][7]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_43 
       (.I0(core_win_val_1_V_1_1_reg_5394[2]),
        .I1(core_win_val_2_V_0_fu_188[2]),
        .I2(core_win_val_2_V_0_fu_188[3]),
        .I3(core_win_val_1_V_1_1_reg_5394[3]),
        .O(\SRL_SIG[0][7]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_44 
       (.I0(core_win_val_1_V_1_1_reg_5394[0]),
        .I1(core_win_val_2_V_0_fu_188[0]),
        .I2(core_win_val_2_V_0_fu_188[1]),
        .I3(core_win_val_1_V_1_1_reg_5394[1]),
        .O(\SRL_SIG[0][7]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_45 
       (.I0(core_win_val_1_V_1_1_reg_5394[6]),
        .I1(core_win_val_2_V_0_fu_188[6]),
        .I2(core_win_val_1_V_1_1_reg_5394[7]),
        .I3(core_win_val_2_V_0_fu_188[7]),
        .O(\SRL_SIG[0][7]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_46 
       (.I0(core_win_val_1_V_1_1_reg_5394[4]),
        .I1(core_win_val_2_V_0_fu_188[4]),
        .I2(core_win_val_1_V_1_1_reg_5394[5]),
        .I3(core_win_val_2_V_0_fu_188[5]),
        .O(\SRL_SIG[0][7]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_47 
       (.I0(core_win_val_1_V_1_1_reg_5394[2]),
        .I1(core_win_val_2_V_0_fu_188[2]),
        .I2(core_win_val_1_V_1_1_reg_5394[3]),
        .I3(core_win_val_2_V_0_fu_188[3]),
        .O(\SRL_SIG[0][7]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_48 
       (.I0(core_win_val_1_V_1_1_reg_5394[0]),
        .I1(core_win_val_2_V_0_fu_188[0]),
        .I2(core_win_val_1_V_1_1_reg_5394[1]),
        .I3(core_win_val_2_V_0_fu_188[1]),
        .O(\SRL_SIG[0][7]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h2FFF0A2A)) 
    \SRL_SIG[0][7]_i_49 
       (.I0(core_win_val_1_V_1_1_reg_5394[6]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[6]),
        .I2(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I3(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[7]),
        .I4(core_win_val_1_V_1_1_reg_5394[7]),
        .O(\SRL_SIG[0][7]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(tmp_24_i_i_reg_5411),
        .I1(tmp_23_i_i_reg_5406),
        .I2(tmp_106_2_i_i_reg_5401),
        .I3(tmp20_i_reg_5416),
        .O(\SRL_SIG[0][7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h2FFF0A2A)) 
    \SRL_SIG[0][7]_i_50 
       (.I0(core_win_val_1_V_1_1_reg_5394[4]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]),
        .I2(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I3(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[5]),
        .I4(core_win_val_1_V_1_1_reg_5394[5]),
        .O(\SRL_SIG[0][7]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h2FFF0A2A)) 
    \SRL_SIG[0][7]_i_51 
       (.I0(core_win_val_1_V_1_1_reg_5394[2]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[2]),
        .I2(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I3(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[3]),
        .I4(core_win_val_1_V_1_1_reg_5394[3]),
        .O(\SRL_SIG[0][7]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h2FFF0A2A)) 
    \SRL_SIG[0][7]_i_52 
       (.I0(core_win_val_1_V_1_1_reg_5394[0]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]),
        .I2(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I3(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[1]),
        .I4(core_win_val_1_V_1_1_reg_5394[1]),
        .O(\SRL_SIG[0][7]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h90050905)) 
    \SRL_SIG[0][7]_i_53 
       (.I0(core_win_val_1_V_1_1_reg_5394[6]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[6]),
        .I2(core_win_val_1_V_1_1_reg_5394[7]),
        .I3(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I4(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[7]),
        .O(\SRL_SIG[0][7]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h90050905)) 
    \SRL_SIG[0][7]_i_54 
       (.I0(core_win_val_1_V_1_1_reg_5394[4]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]),
        .I2(core_win_val_1_V_1_1_reg_5394[5]),
        .I3(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I4(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[5]),
        .O(\SRL_SIG[0][7]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h90050905)) 
    \SRL_SIG[0][7]_i_55 
       (.I0(core_win_val_1_V_1_1_reg_5394[2]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[2]),
        .I2(core_win_val_1_V_1_1_reg_5394[3]),
        .I3(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I4(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[3]),
        .O(\SRL_SIG[0][7]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'h90050905)) 
    \SRL_SIG[0][7]_i_56 
       (.I0(core_win_val_1_V_1_1_reg_5394[0]),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]),
        .I2(core_win_val_1_V_1_1_reg_5394[1]),
        .I3(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I4(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[1]),
        .O(\SRL_SIG[0][7]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_7 
       (.I0(core_win_val_1_V_1_1_reg_5394[14]),
        .I1(core_win_val_2_V_1_fu_184[14]),
        .I2(core_win_val_1_V_1_1_reg_5394[15]),
        .I3(core_win_val_2_V_1_fu_184[15]),
        .O(\SRL_SIG[0][7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_8 
       (.I0(core_win_val_1_V_1_1_reg_5394[12]),
        .I1(core_win_val_2_V_1_fu_184[12]),
        .I2(core_win_val_2_V_1_fu_184[13]),
        .I3(core_win_val_1_V_1_1_reg_5394[13]),
        .O(\SRL_SIG[0][7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_9 
       (.I0(core_win_val_1_V_1_1_reg_5394[10]),
        .I1(core_win_val_2_V_1_fu_184[10]),
        .I2(core_win_val_2_V_1_fu_184[11]),
        .I3(core_win_val_1_V_1_1_reg_5394[11]),
        .O(\SRL_SIG[0][7]_i_9_n_0 ));
  CARRY4 \SRL_SIG_reg[0][7]_i_15 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][7]_i_15_n_0 ,\SRL_SIG_reg[0][7]_i_15_n_1 ,\SRL_SIG_reg[0][7]_i_15_n_2 ,\SRL_SIG_reg[0][7]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_41_n_0 ,\SRL_SIG[0][7]_i_42_n_0 ,\SRL_SIG[0][7]_i_43_n_0 ,\SRL_SIG[0][7]_i_44_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_15_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_45_n_0 ,\SRL_SIG[0][7]_i_46_n_0 ,\SRL_SIG[0][7]_i_47_n_0 ,\SRL_SIG[0][7]_i_48_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_2 
       (.CI(\SRL_SIG_reg[0][7]_i_6_n_0 ),
        .CO({tmp_109_1_i_i_fu_4038_p2,\SRL_SIG_reg[0][7]_i_2_n_1 ,\SRL_SIG_reg[0][7]_i_2_n_2 ,\SRL_SIG_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_7_n_0 ,\SRL_SIG[0][7]_i_8_n_0 ,\SRL_SIG[0][7]_i_9_n_0 ,\SRL_SIG[0][7]_i_10_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_2_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_11_n_0 ,\SRL_SIG[0][7]_i_12_n_0 ,\SRL_SIG[0][7]_i_13_n_0 ,\SRL_SIG[0][7]_i_14_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_24 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][7]_i_24_n_0 ,\SRL_SIG_reg[0][7]_i_24_n_1 ,\SRL_SIG_reg[0][7]_i_24_n_2 ,\SRL_SIG_reg[0][7]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_49_n_0 ,\SRL_SIG[0][7]_i_50_n_0 ,\SRL_SIG[0][7]_i_51_n_0 ,\SRL_SIG[0][7]_i_52_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_24_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_53_n_0 ,\SRL_SIG[0][7]_i_54_n_0 ,\SRL_SIG[0][7]_i_55_n_0 ,\SRL_SIG[0][7]_i_56_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_3 
       (.CI(\SRL_SIG_reg[0][7]_i_15_n_0 ),
        .CO({tmp_109_i_i_fu_4033_p2,\SRL_SIG_reg[0][7]_i_3_n_1 ,\SRL_SIG_reg[0][7]_i_3_n_2 ,\SRL_SIG_reg[0][7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_16_n_0 ,\SRL_SIG[0][7]_i_17_n_0 ,\SRL_SIG[0][7]_i_18_n_0 ,\SRL_SIG[0][7]_i_19_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_20_n_0 ,\SRL_SIG[0][7]_i_21_n_0 ,\SRL_SIG[0][7]_i_22_n_0 ,\SRL_SIG[0][7]_i_23_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_4 
       (.CI(\SRL_SIG_reg[0][7]_i_24_n_0 ),
        .CO({tmp_109_2_i_i_fu_4043_p2,\SRL_SIG_reg[0][7]_i_4_n_1 ,\SRL_SIG_reg[0][7]_i_4_n_2 ,\SRL_SIG_reg[0][7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_25_n_0 ,\SRL_SIG[0][7]_i_26_n_0 ,\SRL_SIG[0][7]_i_27_n_0 ,\SRL_SIG[0][7]_i_28_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_4_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_29_n_0 ,\SRL_SIG[0][7]_i_30_n_0 ,\SRL_SIG[0][7]_i_31_n_0 ,\SRL_SIG[0][7]_i_32_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_6 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][7]_i_6_n_0 ,\SRL_SIG_reg[0][7]_i_6_n_1 ,\SRL_SIG_reg[0][7]_i_6_n_2 ,\SRL_SIG_reg[0][7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_33_n_0 ,\SRL_SIG[0][7]_i_34_n_0 ,\SRL_SIG[0][7]_i_35_n_0 ,\SRL_SIG[0][7]_i_36_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_6_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_37_n_0 ,\SRL_SIG[0][7]_i_38_n_0 ,\SRL_SIG[0][7]_i_39_n_0 ,\SRL_SIG[0][7]_i_40_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_10 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[31]_i_101 
       (.I0(a0_1_i_i_reg_5152[7]),
        .I1(tmp_92_i_i_reg_5157[7]),
        .I2(\a0_2_i_i_max_int_s_fu_1079/p_0_in ),
        .O(a0_2_i_i_max_int_s_fu_1079_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[31]_i_102 
       (.I0(a0_1_i_i_reg_5152[5]),
        .I1(tmp_92_i_i_reg_5157[5]),
        .I2(\a0_2_i_i_max_int_s_fu_1079/p_0_in ),
        .O(a0_2_i_i_max_int_s_fu_1079_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[31]_i_103 
       (.I0(a0_1_i_i_reg_5152[3]),
        .I1(tmp_92_i_i_reg_5157[3]),
        .I2(\a0_2_i_i_max_int_s_fu_1079/p_0_in ),
        .O(a0_2_i_i_max_int_s_fu_1079_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[31]_i_104 
       (.I0(a0_1_i_i_reg_5152[1]),
        .I1(tmp_92_i_i_reg_5157[1]),
        .I2(\a0_2_i_i_max_int_s_fu_1079/p_0_in ),
        .O(a0_2_i_i_max_int_s_fu_1079_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[31]_i_105 
       (.I0(a0_1_i_i_reg_5152[6]),
        .I1(tmp_92_i_i_reg_5157[6]),
        .I2(\a0_2_i_i_max_int_s_fu_1079/p_0_in ),
        .O(a0_2_i_i_max_int_s_fu_1079_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[31]_i_107 
       (.I0(a0_1_i_i_reg_5152[4]),
        .I1(tmp_92_i_i_reg_5157[4]),
        .I2(\a0_2_i_i_max_int_s_fu_1079/p_0_in ),
        .O(a0_2_i_i_max_int_s_fu_1079_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[31]_i_109 
       (.I0(a0_1_i_i_reg_5152[2]),
        .I1(tmp_92_i_i_reg_5157[2]),
        .I2(\a0_2_i_i_max_int_s_fu_1079/p_0_in ),
        .O(a0_2_i_i_max_int_s_fu_1079_ap_return[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_11 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[31]_i_111 
       (.I0(a0_1_i_i_reg_5152[0]),
        .I1(tmp_92_i_i_reg_5157[0]),
        .I2(\a0_2_i_i_max_int_s_fu_1079/p_0_in ),
        .O(a0_2_i_i_max_int_s_fu_1079_ap_return[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_12 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_13 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_23 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_24 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_25 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_26 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_27 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_28 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_29 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_30 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_46 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_47 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_48 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_49 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_50 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_51 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_52 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_53 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_6 
       (.I0(a0_1_i_i_reg_5152[31]),
        .I1(tmp_92_i_i_reg_5157[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_1_i_i_reg_5182[31]_i_68 
       (.I0(a0_1_i_i_reg_5152[6]),
        .I1(tmp_92_i_i_reg_5157[6]),
        .I2(tmp_92_i_i_reg_5157[7]),
        .I3(a0_1_i_i_reg_5152[7]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_1_i_i_reg_5182[31]_i_69 
       (.I0(a0_1_i_i_reg_5152[4]),
        .I1(tmp_92_i_i_reg_5157[4]),
        .I2(tmp_92_i_i_reg_5157[5]),
        .I3(a0_1_i_i_reg_5152[5]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_7 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_1_i_i_reg_5182[31]_i_70 
       (.I0(a0_1_i_i_reg_5152[2]),
        .I1(tmp_92_i_i_reg_5157[2]),
        .I2(tmp_92_i_i_reg_5157[3]),
        .I3(a0_1_i_i_reg_5152[3]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_1_i_i_reg_5182[31]_i_71 
       (.I0(a0_1_i_i_reg_5152[0]),
        .I1(tmp_92_i_i_reg_5157[0]),
        .I2(tmp_92_i_i_reg_5157[1]),
        .I3(a0_1_i_i_reg_5152[1]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_1_i_i_reg_5182[31]_i_72 
       (.I0(a0_1_i_i_reg_5152[6]),
        .I1(tmp_92_i_i_reg_5157[6]),
        .I2(a0_1_i_i_reg_5152[7]),
        .I3(tmp_92_i_i_reg_5157[7]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_1_i_i_reg_5182[31]_i_73 
       (.I0(a0_1_i_i_reg_5152[4]),
        .I1(tmp_92_i_i_reg_5157[4]),
        .I2(a0_1_i_i_reg_5152[5]),
        .I3(tmp_92_i_i_reg_5157[5]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_1_i_i_reg_5182[31]_i_74 
       (.I0(a0_1_i_i_reg_5152[2]),
        .I1(tmp_92_i_i_reg_5157[2]),
        .I2(a0_1_i_i_reg_5152[3]),
        .I3(tmp_92_i_i_reg_5157[3]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_1_i_i_reg_5182[31]_i_75 
       (.I0(a0_1_i_i_reg_5152[0]),
        .I1(tmp_92_i_i_reg_5157[0]),
        .I2(a0_1_i_i_reg_5152[1]),
        .I3(tmp_92_i_i_reg_5157[1]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_8 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_9 
       (.I0(tmp_92_i_i_reg_5157[31]),
        .I1(a0_1_i_i_reg_5152[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_9_n_0 ));
  FDRE \a0_1_1_i_i_reg_5182_reg[0] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(a0_1_1_i_i_max_int_s_fu_1085_ap_return[0]),
        .Q(a0_1_1_i_i_reg_5182[0]),
        .R(1'b0));
  FDRE \a0_1_1_i_i_reg_5182_reg[1] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(a0_1_1_i_i_max_int_s_fu_1085_ap_return[1]),
        .Q(a0_1_1_i_i_reg_5182[1]),
        .R(1'b0));
  FDRE \a0_1_1_i_i_reg_5182_reg[2] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(a0_1_1_i_i_max_int_s_fu_1085_ap_return[2]),
        .Q(a0_1_1_i_i_reg_5182[2]),
        .R(1'b0));
  FDRE \a0_1_1_i_i_reg_5182_reg[31] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(a0_1_1_i_i_max_int_s_fu_1085_ap_return[31]),
        .Q(a0_1_1_i_i_reg_5182[31]),
        .R(1'b0));
  CARRY4 \a0_1_1_i_i_reg_5182_reg[31]_i_2 
       (.CI(\a0_1_1_i_i_reg_5182_reg[31]_i_5_n_0 ),
        .CO({\a0_2_i_i_max_int_s_fu_1079/p_0_in ,\a0_1_1_i_i_reg_5182_reg[31]_i_2_n_1 ,\a0_1_1_i_i_reg_5182_reg[31]_i_2_n_2 ,\a0_1_1_i_i_reg_5182_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_1_i_i_reg_5182[31]_i_6_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_7_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_8_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_9_n_0 }),
        .O(\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\a0_1_1_i_i_reg_5182[31]_i_10_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_11_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_12_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_13_n_0 }));
  CARRY4 \a0_1_1_i_i_reg_5182_reg[31]_i_22 
       (.CI(\a0_1_1_i_i_reg_5182_reg[31]_i_45_n_0 ),
        .CO({\a0_1_1_i_i_reg_5182_reg[31]_i_22_n_0 ,\a0_1_1_i_i_reg_5182_reg[31]_i_22_n_1 ,\a0_1_1_i_i_reg_5182_reg[31]_i_22_n_2 ,\a0_1_1_i_i_reg_5182_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_1_i_i_reg_5182[31]_i_46_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_47_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_48_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_49_n_0 }),
        .O(\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\a0_1_1_i_i_reg_5182[31]_i_50_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_51_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_52_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_53_n_0 }));
  CARRY4 \a0_1_1_i_i_reg_5182_reg[31]_i_45 
       (.CI(1'b0),
        .CO({\a0_1_1_i_i_reg_5182_reg[31]_i_45_n_0 ,\a0_1_1_i_i_reg_5182_reg[31]_i_45_n_1 ,\a0_1_1_i_i_reg_5182_reg[31]_i_45_n_2 ,\a0_1_1_i_i_reg_5182_reg[31]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_1_i_i_reg_5182[31]_i_68_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_69_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_70_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_71_n_0 }),
        .O(\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_45_O_UNCONNECTED [3:0]),
        .S({\a0_1_1_i_i_reg_5182[31]_i_72_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_73_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_74_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_75_n_0 }));
  CARRY4 \a0_1_1_i_i_reg_5182_reg[31]_i_5 
       (.CI(\a0_1_1_i_i_reg_5182_reg[31]_i_22_n_0 ),
        .CO({\a0_1_1_i_i_reg_5182_reg[31]_i_5_n_0 ,\a0_1_1_i_i_reg_5182_reg[31]_i_5_n_1 ,\a0_1_1_i_i_reg_5182_reg[31]_i_5_n_2 ,\a0_1_1_i_i_reg_5182_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_1_i_i_reg_5182[31]_i_23_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_24_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_25_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_26_n_0 }),
        .O(\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\a0_1_1_i_i_reg_5182[31]_i_27_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_28_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_29_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_30_n_0 }));
  FDRE \a0_1_1_i_i_reg_5182_reg[3] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(a0_1_1_i_i_max_int_s_fu_1085_ap_return[3]),
        .Q(a0_1_1_i_i_reg_5182[3]),
        .R(1'b0));
  FDRE \a0_1_1_i_i_reg_5182_reg[4] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(a0_1_1_i_i_max_int_s_fu_1085_ap_return[4]),
        .Q(a0_1_1_i_i_reg_5182[4]),
        .R(1'b0));
  FDRE \a0_1_1_i_i_reg_5182_reg[5] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(a0_1_1_i_i_max_int_s_fu_1085_ap_return[5]),
        .Q(a0_1_1_i_i_reg_5182[5]),
        .R(1'b0));
  FDRE \a0_1_1_i_i_reg_5182_reg[6] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(a0_1_1_i_i_max_int_s_fu_1085_ap_return[6]),
        .Q(a0_1_1_i_i_reg_5182[6]),
        .R(1'b0));
  FDRE \a0_1_1_i_i_reg_5182_reg[7] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(a0_1_1_i_i_max_int_s_fu_1085_ap_return[7]),
        .Q(a0_1_1_i_i_reg_5182[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_10 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[31]_i_101 
       (.I0(a0_1_1_i_i_reg_5182[7]),
        .I1(tmp_92_1_i_i_reg_5187[7]),
        .I2(\a0_2_1_i_i_max_int_s_fu_1136/p_0_in ),
        .O(a0_2_1_i_i_max_int_s_fu_1136_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[31]_i_102 
       (.I0(a0_1_1_i_i_reg_5182[5]),
        .I1(tmp_92_1_i_i_reg_5187[5]),
        .I2(\a0_2_1_i_i_max_int_s_fu_1136/p_0_in ),
        .O(a0_2_1_i_i_max_int_s_fu_1136_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[31]_i_103 
       (.I0(a0_1_1_i_i_reg_5182[3]),
        .I1(tmp_92_1_i_i_reg_5187[3]),
        .I2(\a0_2_1_i_i_max_int_s_fu_1136/p_0_in ),
        .O(a0_2_1_i_i_max_int_s_fu_1136_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[31]_i_104 
       (.I0(a0_1_1_i_i_reg_5182[1]),
        .I1(tmp_92_1_i_i_reg_5187[1]),
        .I2(\a0_2_1_i_i_max_int_s_fu_1136/p_0_in ),
        .O(a0_2_1_i_i_max_int_s_fu_1136_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[31]_i_105 
       (.I0(a0_1_1_i_i_reg_5182[6]),
        .I1(tmp_92_1_i_i_reg_5187[6]),
        .I2(\a0_2_1_i_i_max_int_s_fu_1136/p_0_in ),
        .O(a0_2_1_i_i_max_int_s_fu_1136_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[31]_i_107 
       (.I0(a0_1_1_i_i_reg_5182[4]),
        .I1(tmp_92_1_i_i_reg_5187[4]),
        .I2(\a0_2_1_i_i_max_int_s_fu_1136/p_0_in ),
        .O(a0_2_1_i_i_max_int_s_fu_1136_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[31]_i_109 
       (.I0(a0_1_1_i_i_reg_5182[2]),
        .I1(tmp_92_1_i_i_reg_5187[2]),
        .I2(\a0_2_1_i_i_max_int_s_fu_1136/p_0_in ),
        .O(a0_2_1_i_i_max_int_s_fu_1136_ap_return[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_11 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[31]_i_111 
       (.I0(a0_1_1_i_i_reg_5182[0]),
        .I1(tmp_92_1_i_i_reg_5187[0]),
        .I2(\a0_2_1_i_i_max_int_s_fu_1136/p_0_in ),
        .O(a0_2_1_i_i_max_int_s_fu_1136_ap_return[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_12 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_13 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_23 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_24 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_25 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_26 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_27 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_28 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_29 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_30 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_46 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_47 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_48 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_49 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_50 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_51 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_52 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_53 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_6 
       (.I0(a0_1_1_i_i_reg_5182[31]),
        .I1(tmp_92_1_i_i_reg_5187[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_2_i_i_reg_5242[31]_i_68 
       (.I0(a0_1_1_i_i_reg_5182[6]),
        .I1(tmp_92_1_i_i_reg_5187[6]),
        .I2(tmp_92_1_i_i_reg_5187[7]),
        .I3(a0_1_1_i_i_reg_5182[7]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_2_i_i_reg_5242[31]_i_69 
       (.I0(a0_1_1_i_i_reg_5182[4]),
        .I1(tmp_92_1_i_i_reg_5187[4]),
        .I2(tmp_92_1_i_i_reg_5187[5]),
        .I3(a0_1_1_i_i_reg_5182[5]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_7 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_2_i_i_reg_5242[31]_i_70 
       (.I0(a0_1_1_i_i_reg_5182[2]),
        .I1(tmp_92_1_i_i_reg_5187[2]),
        .I2(tmp_92_1_i_i_reg_5187[3]),
        .I3(a0_1_1_i_i_reg_5182[3]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_2_i_i_reg_5242[31]_i_71 
       (.I0(a0_1_1_i_i_reg_5182[0]),
        .I1(tmp_92_1_i_i_reg_5187[0]),
        .I2(tmp_92_1_i_i_reg_5187[1]),
        .I3(a0_1_1_i_i_reg_5182[1]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_2_i_i_reg_5242[31]_i_72 
       (.I0(a0_1_1_i_i_reg_5182[6]),
        .I1(tmp_92_1_i_i_reg_5187[6]),
        .I2(a0_1_1_i_i_reg_5182[7]),
        .I3(tmp_92_1_i_i_reg_5187[7]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_2_i_i_reg_5242[31]_i_73 
       (.I0(a0_1_1_i_i_reg_5182[4]),
        .I1(tmp_92_1_i_i_reg_5187[4]),
        .I2(a0_1_1_i_i_reg_5182[5]),
        .I3(tmp_92_1_i_i_reg_5187[5]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_2_i_i_reg_5242[31]_i_74 
       (.I0(a0_1_1_i_i_reg_5182[2]),
        .I1(tmp_92_1_i_i_reg_5187[2]),
        .I2(a0_1_1_i_i_reg_5182[3]),
        .I3(tmp_92_1_i_i_reg_5187[3]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_2_i_i_reg_5242[31]_i_75 
       (.I0(a0_1_1_i_i_reg_5182[0]),
        .I1(tmp_92_1_i_i_reg_5187[0]),
        .I2(a0_1_1_i_i_reg_5182[1]),
        .I3(tmp_92_1_i_i_reg_5187[1]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_8 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_9 
       (.I0(tmp_92_1_i_i_reg_5187[31]),
        .I1(a0_1_1_i_i_reg_5182[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_9_n_0 ));
  FDRE \a0_1_2_i_i_reg_5242_reg[0] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(a0_1_2_i_i_max_int_s_fu_1142_ap_return[0]),
        .Q(a0_1_2_i_i_reg_5242[0]),
        .R(1'b0));
  FDRE \a0_1_2_i_i_reg_5242_reg[1] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(a0_1_2_i_i_max_int_s_fu_1142_ap_return[1]),
        .Q(a0_1_2_i_i_reg_5242[1]),
        .R(1'b0));
  FDRE \a0_1_2_i_i_reg_5242_reg[2] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(a0_1_2_i_i_max_int_s_fu_1142_ap_return[2]),
        .Q(a0_1_2_i_i_reg_5242[2]),
        .R(1'b0));
  FDRE \a0_1_2_i_i_reg_5242_reg[31] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(a0_1_2_i_i_max_int_s_fu_1142_ap_return[31]),
        .Q(a0_1_2_i_i_reg_5242[31]),
        .R(1'b0));
  CARRY4 \a0_1_2_i_i_reg_5242_reg[31]_i_2 
       (.CI(\a0_1_2_i_i_reg_5242_reg[31]_i_5_n_0 ),
        .CO({\a0_2_1_i_i_max_int_s_fu_1136/p_0_in ,\a0_1_2_i_i_reg_5242_reg[31]_i_2_n_1 ,\a0_1_2_i_i_reg_5242_reg[31]_i_2_n_2 ,\a0_1_2_i_i_reg_5242_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_2_i_i_reg_5242[31]_i_6_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_7_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_8_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_9_n_0 }),
        .O(\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\a0_1_2_i_i_reg_5242[31]_i_10_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_11_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_12_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_13_n_0 }));
  CARRY4 \a0_1_2_i_i_reg_5242_reg[31]_i_22 
       (.CI(\a0_1_2_i_i_reg_5242_reg[31]_i_45_n_0 ),
        .CO({\a0_1_2_i_i_reg_5242_reg[31]_i_22_n_0 ,\a0_1_2_i_i_reg_5242_reg[31]_i_22_n_1 ,\a0_1_2_i_i_reg_5242_reg[31]_i_22_n_2 ,\a0_1_2_i_i_reg_5242_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_2_i_i_reg_5242[31]_i_46_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_47_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_48_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_49_n_0 }),
        .O(\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\a0_1_2_i_i_reg_5242[31]_i_50_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_51_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_52_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_53_n_0 }));
  CARRY4 \a0_1_2_i_i_reg_5242_reg[31]_i_45 
       (.CI(1'b0),
        .CO({\a0_1_2_i_i_reg_5242_reg[31]_i_45_n_0 ,\a0_1_2_i_i_reg_5242_reg[31]_i_45_n_1 ,\a0_1_2_i_i_reg_5242_reg[31]_i_45_n_2 ,\a0_1_2_i_i_reg_5242_reg[31]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_2_i_i_reg_5242[31]_i_68_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_69_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_70_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_71_n_0 }),
        .O(\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_45_O_UNCONNECTED [3:0]),
        .S({\a0_1_2_i_i_reg_5242[31]_i_72_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_73_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_74_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_75_n_0 }));
  CARRY4 \a0_1_2_i_i_reg_5242_reg[31]_i_5 
       (.CI(\a0_1_2_i_i_reg_5242_reg[31]_i_22_n_0 ),
        .CO({\a0_1_2_i_i_reg_5242_reg[31]_i_5_n_0 ,\a0_1_2_i_i_reg_5242_reg[31]_i_5_n_1 ,\a0_1_2_i_i_reg_5242_reg[31]_i_5_n_2 ,\a0_1_2_i_i_reg_5242_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_2_i_i_reg_5242[31]_i_23_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_24_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_25_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_26_n_0 }),
        .O(\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\a0_1_2_i_i_reg_5242[31]_i_27_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_28_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_29_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_30_n_0 }));
  FDRE \a0_1_2_i_i_reg_5242_reg[3] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(a0_1_2_i_i_max_int_s_fu_1142_ap_return[3]),
        .Q(a0_1_2_i_i_reg_5242[3]),
        .R(1'b0));
  FDRE \a0_1_2_i_i_reg_5242_reg[4] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(a0_1_2_i_i_max_int_s_fu_1142_ap_return[4]),
        .Q(a0_1_2_i_i_reg_5242[4]),
        .R(1'b0));
  FDRE \a0_1_2_i_i_reg_5242_reg[5] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(a0_1_2_i_i_max_int_s_fu_1142_ap_return[5]),
        .Q(a0_1_2_i_i_reg_5242[5]),
        .R(1'b0));
  FDRE \a0_1_2_i_i_reg_5242_reg[6] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(a0_1_2_i_i_max_int_s_fu_1142_ap_return[6]),
        .Q(a0_1_2_i_i_reg_5242[6]),
        .R(1'b0));
  FDRE \a0_1_2_i_i_reg_5242_reg[7] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(a0_1_2_i_i_max_int_s_fu_1142_ap_return[7]),
        .Q(a0_1_2_i_i_reg_5242[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \a0_1_3_i_i_reg_5262[31]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter12_tmp_12_i_i_reg_4557),
        .I3(ap_reg_pp0_iter12_exitcond4_i_i_reg_4507),
        .I4(ap_reg_pp0_iter12_iscorner_2_i_16_i_i_reg_5016),
        .O(a0_1_3_i_i_reg_52620));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_10 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[31]_i_102 
       (.I0(a0_1_2_i_i_reg_5242[7]),
        .I1(tmp_92_2_i_i_reg_5247[7]),
        .I2(\a0_2_2_i_i_max_int_s_fu_1163/p_0_in ),
        .O(a0_2_2_i_i_max_int_s_fu_1163_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[31]_i_103 
       (.I0(a0_1_2_i_i_reg_5242[5]),
        .I1(tmp_92_2_i_i_reg_5247[5]),
        .I2(\a0_2_2_i_i_max_int_s_fu_1163/p_0_in ),
        .O(a0_2_2_i_i_max_int_s_fu_1163_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[31]_i_104 
       (.I0(a0_1_2_i_i_reg_5242[3]),
        .I1(tmp_92_2_i_i_reg_5247[3]),
        .I2(\a0_2_2_i_i_max_int_s_fu_1163/p_0_in ),
        .O(a0_2_2_i_i_max_int_s_fu_1163_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[31]_i_105 
       (.I0(a0_1_2_i_i_reg_5242[1]),
        .I1(tmp_92_2_i_i_reg_5247[1]),
        .I2(\a0_2_2_i_i_max_int_s_fu_1163/p_0_in ),
        .O(a0_2_2_i_i_max_int_s_fu_1163_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[31]_i_106 
       (.I0(a0_1_2_i_i_reg_5242[6]),
        .I1(tmp_92_2_i_i_reg_5247[6]),
        .I2(\a0_2_2_i_i_max_int_s_fu_1163/p_0_in ),
        .O(a0_2_2_i_i_max_int_s_fu_1163_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[31]_i_108 
       (.I0(a0_1_2_i_i_reg_5242[4]),
        .I1(tmp_92_2_i_i_reg_5247[4]),
        .I2(\a0_2_2_i_i_max_int_s_fu_1163/p_0_in ),
        .O(a0_2_2_i_i_max_int_s_fu_1163_ap_return[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_11 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[31]_i_110 
       (.I0(a0_1_2_i_i_reg_5242[2]),
        .I1(tmp_92_2_i_i_reg_5247[2]),
        .I2(\a0_2_2_i_i_max_int_s_fu_1163/p_0_in ),
        .O(a0_2_2_i_i_max_int_s_fu_1163_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[31]_i_112 
       (.I0(a0_1_2_i_i_reg_5242[0]),
        .I1(tmp_92_2_i_i_reg_5247[0]),
        .I2(\a0_2_2_i_i_max_int_s_fu_1163/p_0_in ),
        .O(a0_2_2_i_i_max_int_s_fu_1163_ap_return[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_12 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_13 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_14 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_24 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_25 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_26 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_27 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_28 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_29 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_30 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_31 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_47 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_48 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_49 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_50 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_51 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_52 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_53 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_54 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_3_i_i_reg_5262[31]_i_69 
       (.I0(a0_1_2_i_i_reg_5242[6]),
        .I1(tmp_92_2_i_i_reg_5247[6]),
        .I2(tmp_92_2_i_i_reg_5247[7]),
        .I3(a0_1_2_i_i_reg_5242[7]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_7 
       (.I0(a0_1_2_i_i_reg_5242[31]),
        .I1(tmp_92_2_i_i_reg_5247[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_3_i_i_reg_5262[31]_i_70 
       (.I0(a0_1_2_i_i_reg_5242[4]),
        .I1(tmp_92_2_i_i_reg_5247[4]),
        .I2(tmp_92_2_i_i_reg_5247[5]),
        .I3(a0_1_2_i_i_reg_5242[5]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_3_i_i_reg_5262[31]_i_71 
       (.I0(a0_1_2_i_i_reg_5242[2]),
        .I1(tmp_92_2_i_i_reg_5247[2]),
        .I2(tmp_92_2_i_i_reg_5247[3]),
        .I3(a0_1_2_i_i_reg_5242[3]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_3_i_i_reg_5262[31]_i_72 
       (.I0(a0_1_2_i_i_reg_5242[0]),
        .I1(tmp_92_2_i_i_reg_5247[0]),
        .I2(tmp_92_2_i_i_reg_5247[1]),
        .I3(a0_1_2_i_i_reg_5242[1]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_3_i_i_reg_5262[31]_i_73 
       (.I0(a0_1_2_i_i_reg_5242[6]),
        .I1(tmp_92_2_i_i_reg_5247[6]),
        .I2(a0_1_2_i_i_reg_5242[7]),
        .I3(tmp_92_2_i_i_reg_5247[7]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_3_i_i_reg_5262[31]_i_74 
       (.I0(a0_1_2_i_i_reg_5242[4]),
        .I1(tmp_92_2_i_i_reg_5247[4]),
        .I2(a0_1_2_i_i_reg_5242[5]),
        .I3(tmp_92_2_i_i_reg_5247[5]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_3_i_i_reg_5262[31]_i_75 
       (.I0(a0_1_2_i_i_reg_5242[2]),
        .I1(tmp_92_2_i_i_reg_5247[2]),
        .I2(a0_1_2_i_i_reg_5242[3]),
        .I3(tmp_92_2_i_i_reg_5247[3]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_3_i_i_reg_5262[31]_i_76 
       (.I0(a0_1_2_i_i_reg_5242[0]),
        .I1(tmp_92_2_i_i_reg_5247[0]),
        .I2(a0_1_2_i_i_reg_5242[1]),
        .I3(tmp_92_2_i_i_reg_5247[1]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_8 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_9 
       (.I0(tmp_92_2_i_i_reg_5247[31]),
        .I1(a0_1_2_i_i_reg_5242[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_9_n_0 ));
  FDRE \a0_1_3_i_i_reg_5262_reg[0] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(a0_1_3_i_i_max_int_s_fu_1169_ap_return[0]),
        .Q(a0_1_3_i_i_reg_5262[0]),
        .R(1'b0));
  FDRE \a0_1_3_i_i_reg_5262_reg[1] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(a0_1_3_i_i_max_int_s_fu_1169_ap_return[1]),
        .Q(a0_1_3_i_i_reg_5262[1]),
        .R(1'b0));
  FDRE \a0_1_3_i_i_reg_5262_reg[2] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(a0_1_3_i_i_max_int_s_fu_1169_ap_return[2]),
        .Q(a0_1_3_i_i_reg_5262[2]),
        .R(1'b0));
  FDRE \a0_1_3_i_i_reg_5262_reg[31] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(a0_1_3_i_i_max_int_s_fu_1169_ap_return[31]),
        .Q(a0_1_3_i_i_reg_5262[31]),
        .R(1'b0));
  CARRY4 \a0_1_3_i_i_reg_5262_reg[31]_i_23 
       (.CI(\a0_1_3_i_i_reg_5262_reg[31]_i_46_n_0 ),
        .CO({\a0_1_3_i_i_reg_5262_reg[31]_i_23_n_0 ,\a0_1_3_i_i_reg_5262_reg[31]_i_23_n_1 ,\a0_1_3_i_i_reg_5262_reg[31]_i_23_n_2 ,\a0_1_3_i_i_reg_5262_reg[31]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_3_i_i_reg_5262[31]_i_47_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_48_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_49_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_50_n_0 }),
        .O(\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_23_O_UNCONNECTED [3:0]),
        .S({\a0_1_3_i_i_reg_5262[31]_i_51_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_52_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_53_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_54_n_0 }));
  CARRY4 \a0_1_3_i_i_reg_5262_reg[31]_i_3 
       (.CI(\a0_1_3_i_i_reg_5262_reg[31]_i_6_n_0 ),
        .CO({\a0_2_2_i_i_max_int_s_fu_1163/p_0_in ,\a0_1_3_i_i_reg_5262_reg[31]_i_3_n_1 ,\a0_1_3_i_i_reg_5262_reg[31]_i_3_n_2 ,\a0_1_3_i_i_reg_5262_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_3_i_i_reg_5262[31]_i_7_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_8_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_9_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_10_n_0 }),
        .O(\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\a0_1_3_i_i_reg_5262[31]_i_11_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_12_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_13_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_14_n_0 }));
  CARRY4 \a0_1_3_i_i_reg_5262_reg[31]_i_46 
       (.CI(1'b0),
        .CO({\a0_1_3_i_i_reg_5262_reg[31]_i_46_n_0 ,\a0_1_3_i_i_reg_5262_reg[31]_i_46_n_1 ,\a0_1_3_i_i_reg_5262_reg[31]_i_46_n_2 ,\a0_1_3_i_i_reg_5262_reg[31]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_3_i_i_reg_5262[31]_i_69_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_70_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_71_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_72_n_0 }),
        .O(\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_46_O_UNCONNECTED [3:0]),
        .S({\a0_1_3_i_i_reg_5262[31]_i_73_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_74_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_75_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_76_n_0 }));
  CARRY4 \a0_1_3_i_i_reg_5262_reg[31]_i_6 
       (.CI(\a0_1_3_i_i_reg_5262_reg[31]_i_23_n_0 ),
        .CO({\a0_1_3_i_i_reg_5262_reg[31]_i_6_n_0 ,\a0_1_3_i_i_reg_5262_reg[31]_i_6_n_1 ,\a0_1_3_i_i_reg_5262_reg[31]_i_6_n_2 ,\a0_1_3_i_i_reg_5262_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_3_i_i_reg_5262[31]_i_24_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_25_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_26_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_27_n_0 }),
        .O(\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_6_O_UNCONNECTED [3:0]),
        .S({\a0_1_3_i_i_reg_5262[31]_i_28_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_29_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_30_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_31_n_0 }));
  FDRE \a0_1_3_i_i_reg_5262_reg[3] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(a0_1_3_i_i_max_int_s_fu_1169_ap_return[3]),
        .Q(a0_1_3_i_i_reg_5262[3]),
        .R(1'b0));
  FDRE \a0_1_3_i_i_reg_5262_reg[4] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(a0_1_3_i_i_max_int_s_fu_1169_ap_return[4]),
        .Q(a0_1_3_i_i_reg_5262[4]),
        .R(1'b0));
  FDRE \a0_1_3_i_i_reg_5262_reg[5] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(a0_1_3_i_i_max_int_s_fu_1169_ap_return[5]),
        .Q(a0_1_3_i_i_reg_5262[5]),
        .R(1'b0));
  FDRE \a0_1_3_i_i_reg_5262_reg[6] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(a0_1_3_i_i_max_int_s_fu_1169_ap_return[6]),
        .Q(a0_1_3_i_i_reg_5262[6]),
        .R(1'b0));
  FDRE \a0_1_3_i_i_reg_5262_reg[7] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(a0_1_3_i_i_max_int_s_fu_1169_ap_return[7]),
        .Q(a0_1_3_i_i_reg_5262[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \a0_1_4_i_i_reg_5282[31]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter13_tmp_12_i_i_reg_4557),
        .I3(ap_reg_pp0_iter13_iscorner_2_i_16_i_i_reg_5016),
        .I4(ap_reg_pp0_iter13_exitcond4_i_i_reg_4507),
        .O(a0_1_4_i_i_reg_52820));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_10 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[31]_i_102 
       (.I0(a0_1_3_i_i_reg_5262[7]),
        .I1(tmp_92_3_i_i_reg_5267[7]),
        .I2(\a0_2_3_i_i_max_int_s_fu_1190/p_0_in ),
        .O(a0_2_3_i_i_max_int_s_fu_1190_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[31]_i_103 
       (.I0(a0_1_3_i_i_reg_5262[5]),
        .I1(tmp_92_3_i_i_reg_5267[5]),
        .I2(\a0_2_3_i_i_max_int_s_fu_1190/p_0_in ),
        .O(a0_2_3_i_i_max_int_s_fu_1190_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[31]_i_104 
       (.I0(a0_1_3_i_i_reg_5262[3]),
        .I1(tmp_92_3_i_i_reg_5267[3]),
        .I2(\a0_2_3_i_i_max_int_s_fu_1190/p_0_in ),
        .O(a0_2_3_i_i_max_int_s_fu_1190_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[31]_i_105 
       (.I0(a0_1_3_i_i_reg_5262[1]),
        .I1(tmp_92_3_i_i_reg_5267[1]),
        .I2(\a0_2_3_i_i_max_int_s_fu_1190/p_0_in ),
        .O(a0_2_3_i_i_max_int_s_fu_1190_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[31]_i_106 
       (.I0(a0_1_3_i_i_reg_5262[6]),
        .I1(tmp_92_3_i_i_reg_5267[6]),
        .I2(\a0_2_3_i_i_max_int_s_fu_1190/p_0_in ),
        .O(a0_2_3_i_i_max_int_s_fu_1190_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[31]_i_108 
       (.I0(a0_1_3_i_i_reg_5262[4]),
        .I1(tmp_92_3_i_i_reg_5267[4]),
        .I2(\a0_2_3_i_i_max_int_s_fu_1190/p_0_in ),
        .O(a0_2_3_i_i_max_int_s_fu_1190_ap_return[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_11 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[31]_i_110 
       (.I0(a0_1_3_i_i_reg_5262[2]),
        .I1(tmp_92_3_i_i_reg_5267[2]),
        .I2(\a0_2_3_i_i_max_int_s_fu_1190/p_0_in ),
        .O(a0_2_3_i_i_max_int_s_fu_1190_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[31]_i_112 
       (.I0(a0_1_3_i_i_reg_5262[0]),
        .I1(tmp_92_3_i_i_reg_5267[0]),
        .I2(\a0_2_3_i_i_max_int_s_fu_1190/p_0_in ),
        .O(a0_2_3_i_i_max_int_s_fu_1190_ap_return[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_12 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_13 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_14 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_24 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_25 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_26 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_27 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_28 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_29 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_30 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_31 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_47 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_48 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_49 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_50 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_51 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_52 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_53 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_54 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_4_i_i_reg_5282[31]_i_69 
       (.I0(a0_1_3_i_i_reg_5262[6]),
        .I1(tmp_92_3_i_i_reg_5267[6]),
        .I2(tmp_92_3_i_i_reg_5267[7]),
        .I3(a0_1_3_i_i_reg_5262[7]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_7 
       (.I0(a0_1_3_i_i_reg_5262[31]),
        .I1(tmp_92_3_i_i_reg_5267[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_4_i_i_reg_5282[31]_i_70 
       (.I0(a0_1_3_i_i_reg_5262[4]),
        .I1(tmp_92_3_i_i_reg_5267[4]),
        .I2(tmp_92_3_i_i_reg_5267[5]),
        .I3(a0_1_3_i_i_reg_5262[5]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_4_i_i_reg_5282[31]_i_71 
       (.I0(a0_1_3_i_i_reg_5262[2]),
        .I1(tmp_92_3_i_i_reg_5267[2]),
        .I2(tmp_92_3_i_i_reg_5267[3]),
        .I3(a0_1_3_i_i_reg_5262[3]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_4_i_i_reg_5282[31]_i_72 
       (.I0(a0_1_3_i_i_reg_5262[0]),
        .I1(tmp_92_3_i_i_reg_5267[0]),
        .I2(tmp_92_3_i_i_reg_5267[1]),
        .I3(a0_1_3_i_i_reg_5262[1]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_4_i_i_reg_5282[31]_i_73 
       (.I0(a0_1_3_i_i_reg_5262[6]),
        .I1(tmp_92_3_i_i_reg_5267[6]),
        .I2(a0_1_3_i_i_reg_5262[7]),
        .I3(tmp_92_3_i_i_reg_5267[7]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_4_i_i_reg_5282[31]_i_74 
       (.I0(a0_1_3_i_i_reg_5262[4]),
        .I1(tmp_92_3_i_i_reg_5267[4]),
        .I2(a0_1_3_i_i_reg_5262[5]),
        .I3(tmp_92_3_i_i_reg_5267[5]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_4_i_i_reg_5282[31]_i_75 
       (.I0(a0_1_3_i_i_reg_5262[2]),
        .I1(tmp_92_3_i_i_reg_5267[2]),
        .I2(a0_1_3_i_i_reg_5262[3]),
        .I3(tmp_92_3_i_i_reg_5267[3]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_4_i_i_reg_5282[31]_i_76 
       (.I0(a0_1_3_i_i_reg_5262[0]),
        .I1(tmp_92_3_i_i_reg_5267[0]),
        .I2(a0_1_3_i_i_reg_5262[1]),
        .I3(tmp_92_3_i_i_reg_5267[1]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_8 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_9 
       (.I0(tmp_92_3_i_i_reg_5267[31]),
        .I1(a0_1_3_i_i_reg_5262[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_9_n_0 ));
  FDRE \a0_1_4_i_i_reg_5282_reg[0] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(a0_1_4_i_i_max_int_s_fu_1196_ap_return[0]),
        .Q(a0_1_4_i_i_reg_5282[0]),
        .R(1'b0));
  FDRE \a0_1_4_i_i_reg_5282_reg[1] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(a0_1_4_i_i_max_int_s_fu_1196_ap_return[1]),
        .Q(a0_1_4_i_i_reg_5282[1]),
        .R(1'b0));
  FDRE \a0_1_4_i_i_reg_5282_reg[2] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(a0_1_4_i_i_max_int_s_fu_1196_ap_return[2]),
        .Q(a0_1_4_i_i_reg_5282[2]),
        .R(1'b0));
  FDRE \a0_1_4_i_i_reg_5282_reg[31] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(a0_1_4_i_i_max_int_s_fu_1196_ap_return[31]),
        .Q(a0_1_4_i_i_reg_5282[31]),
        .R(1'b0));
  CARRY4 \a0_1_4_i_i_reg_5282_reg[31]_i_23 
       (.CI(\a0_1_4_i_i_reg_5282_reg[31]_i_46_n_0 ),
        .CO({\a0_1_4_i_i_reg_5282_reg[31]_i_23_n_0 ,\a0_1_4_i_i_reg_5282_reg[31]_i_23_n_1 ,\a0_1_4_i_i_reg_5282_reg[31]_i_23_n_2 ,\a0_1_4_i_i_reg_5282_reg[31]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_4_i_i_reg_5282[31]_i_47_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_48_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_49_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_50_n_0 }),
        .O(\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_23_O_UNCONNECTED [3:0]),
        .S({\a0_1_4_i_i_reg_5282[31]_i_51_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_52_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_53_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_54_n_0 }));
  CARRY4 \a0_1_4_i_i_reg_5282_reg[31]_i_3 
       (.CI(\a0_1_4_i_i_reg_5282_reg[31]_i_6_n_0 ),
        .CO({\a0_2_3_i_i_max_int_s_fu_1190/p_0_in ,\a0_1_4_i_i_reg_5282_reg[31]_i_3_n_1 ,\a0_1_4_i_i_reg_5282_reg[31]_i_3_n_2 ,\a0_1_4_i_i_reg_5282_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_4_i_i_reg_5282[31]_i_7_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_8_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_9_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_10_n_0 }),
        .O(\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\a0_1_4_i_i_reg_5282[31]_i_11_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_12_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_13_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_14_n_0 }));
  CARRY4 \a0_1_4_i_i_reg_5282_reg[31]_i_46 
       (.CI(1'b0),
        .CO({\a0_1_4_i_i_reg_5282_reg[31]_i_46_n_0 ,\a0_1_4_i_i_reg_5282_reg[31]_i_46_n_1 ,\a0_1_4_i_i_reg_5282_reg[31]_i_46_n_2 ,\a0_1_4_i_i_reg_5282_reg[31]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_4_i_i_reg_5282[31]_i_69_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_70_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_71_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_72_n_0 }),
        .O(\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_46_O_UNCONNECTED [3:0]),
        .S({\a0_1_4_i_i_reg_5282[31]_i_73_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_74_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_75_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_76_n_0 }));
  CARRY4 \a0_1_4_i_i_reg_5282_reg[31]_i_6 
       (.CI(\a0_1_4_i_i_reg_5282_reg[31]_i_23_n_0 ),
        .CO({\a0_1_4_i_i_reg_5282_reg[31]_i_6_n_0 ,\a0_1_4_i_i_reg_5282_reg[31]_i_6_n_1 ,\a0_1_4_i_i_reg_5282_reg[31]_i_6_n_2 ,\a0_1_4_i_i_reg_5282_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_4_i_i_reg_5282[31]_i_24_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_25_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_26_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_27_n_0 }),
        .O(\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_6_O_UNCONNECTED [3:0]),
        .S({\a0_1_4_i_i_reg_5282[31]_i_28_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_29_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_30_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_31_n_0 }));
  FDRE \a0_1_4_i_i_reg_5282_reg[3] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(a0_1_4_i_i_max_int_s_fu_1196_ap_return[3]),
        .Q(a0_1_4_i_i_reg_5282[3]),
        .R(1'b0));
  FDRE \a0_1_4_i_i_reg_5282_reg[4] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(a0_1_4_i_i_max_int_s_fu_1196_ap_return[4]),
        .Q(a0_1_4_i_i_reg_5282[4]),
        .R(1'b0));
  FDRE \a0_1_4_i_i_reg_5282_reg[5] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(a0_1_4_i_i_max_int_s_fu_1196_ap_return[5]),
        .Q(a0_1_4_i_i_reg_5282[5]),
        .R(1'b0));
  FDRE \a0_1_4_i_i_reg_5282_reg[6] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(a0_1_4_i_i_max_int_s_fu_1196_ap_return[6]),
        .Q(a0_1_4_i_i_reg_5282[6]),
        .R(1'b0));
  FDRE \a0_1_4_i_i_reg_5282_reg[7] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(a0_1_4_i_i_max_int_s_fu_1196_ap_return[7]),
        .Q(a0_1_4_i_i_reg_5282[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \a0_1_5_i_i_reg_5302[31]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter14_iscorner_2_i_16_i_i_reg_5016),
        .I3(ap_reg_pp0_iter14_exitcond4_i_i_reg_4507),
        .I4(ap_reg_pp0_iter14_tmp_12_i_i_reg_4557),
        .O(a0_1_5_i_i_reg_53020));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_10 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[31]_i_102 
       (.I0(a0_1_4_i_i_reg_5282[7]),
        .I1(tmp_92_4_i_i_reg_5287[7]),
        .I2(\a0_2_4_i_i_max_int_s_fu_1217/p_0_in ),
        .O(a0_2_4_i_i_max_int_s_fu_1217_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[31]_i_103 
       (.I0(a0_1_4_i_i_reg_5282[5]),
        .I1(tmp_92_4_i_i_reg_5287[5]),
        .I2(\a0_2_4_i_i_max_int_s_fu_1217/p_0_in ),
        .O(a0_2_4_i_i_max_int_s_fu_1217_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[31]_i_104 
       (.I0(a0_1_4_i_i_reg_5282[3]),
        .I1(tmp_92_4_i_i_reg_5287[3]),
        .I2(\a0_2_4_i_i_max_int_s_fu_1217/p_0_in ),
        .O(a0_2_4_i_i_max_int_s_fu_1217_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[31]_i_105 
       (.I0(a0_1_4_i_i_reg_5282[1]),
        .I1(tmp_92_4_i_i_reg_5287[1]),
        .I2(\a0_2_4_i_i_max_int_s_fu_1217/p_0_in ),
        .O(a0_2_4_i_i_max_int_s_fu_1217_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[31]_i_106 
       (.I0(a0_1_4_i_i_reg_5282[6]),
        .I1(tmp_92_4_i_i_reg_5287[6]),
        .I2(\a0_2_4_i_i_max_int_s_fu_1217/p_0_in ),
        .O(a0_2_4_i_i_max_int_s_fu_1217_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[31]_i_108 
       (.I0(a0_1_4_i_i_reg_5282[4]),
        .I1(tmp_92_4_i_i_reg_5287[4]),
        .I2(\a0_2_4_i_i_max_int_s_fu_1217/p_0_in ),
        .O(a0_2_4_i_i_max_int_s_fu_1217_ap_return[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_11 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[31]_i_110 
       (.I0(a0_1_4_i_i_reg_5282[2]),
        .I1(tmp_92_4_i_i_reg_5287[2]),
        .I2(\a0_2_4_i_i_max_int_s_fu_1217/p_0_in ),
        .O(a0_2_4_i_i_max_int_s_fu_1217_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[31]_i_112 
       (.I0(a0_1_4_i_i_reg_5282[0]),
        .I1(tmp_92_4_i_i_reg_5287[0]),
        .I2(\a0_2_4_i_i_max_int_s_fu_1217/p_0_in ),
        .O(a0_2_4_i_i_max_int_s_fu_1217_ap_return[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_12 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_13 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_14 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_24 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_25 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_26 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_27 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_28 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_29 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_30 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_31 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_47 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_48 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_49 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_50 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_51 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_52 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_53 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_54 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_5_i_i_reg_5302[31]_i_69 
       (.I0(a0_1_4_i_i_reg_5282[6]),
        .I1(tmp_92_4_i_i_reg_5287[6]),
        .I2(tmp_92_4_i_i_reg_5287[7]),
        .I3(a0_1_4_i_i_reg_5282[7]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_7 
       (.I0(a0_1_4_i_i_reg_5282[31]),
        .I1(tmp_92_4_i_i_reg_5287[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_5_i_i_reg_5302[31]_i_70 
       (.I0(a0_1_4_i_i_reg_5282[4]),
        .I1(tmp_92_4_i_i_reg_5287[4]),
        .I2(tmp_92_4_i_i_reg_5287[5]),
        .I3(a0_1_4_i_i_reg_5282[5]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_5_i_i_reg_5302[31]_i_71 
       (.I0(a0_1_4_i_i_reg_5282[2]),
        .I1(tmp_92_4_i_i_reg_5287[2]),
        .I2(tmp_92_4_i_i_reg_5287[3]),
        .I3(a0_1_4_i_i_reg_5282[3]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_5_i_i_reg_5302[31]_i_72 
       (.I0(a0_1_4_i_i_reg_5282[0]),
        .I1(tmp_92_4_i_i_reg_5287[0]),
        .I2(tmp_92_4_i_i_reg_5287[1]),
        .I3(a0_1_4_i_i_reg_5282[1]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_5302[31]_i_73 
       (.I0(a0_1_4_i_i_reg_5282[6]),
        .I1(tmp_92_4_i_i_reg_5287[6]),
        .I2(a0_1_4_i_i_reg_5282[7]),
        .I3(tmp_92_4_i_i_reg_5287[7]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_5302[31]_i_74 
       (.I0(a0_1_4_i_i_reg_5282[4]),
        .I1(tmp_92_4_i_i_reg_5287[4]),
        .I2(a0_1_4_i_i_reg_5282[5]),
        .I3(tmp_92_4_i_i_reg_5287[5]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_5302[31]_i_75 
       (.I0(a0_1_4_i_i_reg_5282[2]),
        .I1(tmp_92_4_i_i_reg_5287[2]),
        .I2(a0_1_4_i_i_reg_5282[3]),
        .I3(tmp_92_4_i_i_reg_5287[3]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_5302[31]_i_76 
       (.I0(a0_1_4_i_i_reg_5282[0]),
        .I1(tmp_92_4_i_i_reg_5287[0]),
        .I2(a0_1_4_i_i_reg_5282[1]),
        .I3(tmp_92_4_i_i_reg_5287[1]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_8 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_9 
       (.I0(tmp_92_4_i_i_reg_5287[31]),
        .I1(a0_1_4_i_i_reg_5282[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_9_n_0 ));
  FDRE \a0_1_5_i_i_reg_5302_reg[0] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(a0_1_5_i_i_max_int_s_fu_1223_ap_return[0]),
        .Q(a0_1_5_i_i_reg_5302[0]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_5302_reg[1] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(a0_1_5_i_i_max_int_s_fu_1223_ap_return[1]),
        .Q(a0_1_5_i_i_reg_5302[1]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_5302_reg[2] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(a0_1_5_i_i_max_int_s_fu_1223_ap_return[2]),
        .Q(a0_1_5_i_i_reg_5302[2]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_5302_reg[31] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(a0_1_5_i_i_max_int_s_fu_1223_ap_return[31]),
        .Q(a0_1_5_i_i_reg_5302[31]),
        .R(1'b0));
  CARRY4 \a0_1_5_i_i_reg_5302_reg[31]_i_23 
       (.CI(\a0_1_5_i_i_reg_5302_reg[31]_i_46_n_0 ),
        .CO({\a0_1_5_i_i_reg_5302_reg[31]_i_23_n_0 ,\a0_1_5_i_i_reg_5302_reg[31]_i_23_n_1 ,\a0_1_5_i_i_reg_5302_reg[31]_i_23_n_2 ,\a0_1_5_i_i_reg_5302_reg[31]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_5302[31]_i_47_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_48_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_49_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_50_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_23_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_5302[31]_i_51_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_52_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_53_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_54_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_5302_reg[31]_i_3 
       (.CI(\a0_1_5_i_i_reg_5302_reg[31]_i_6_n_0 ),
        .CO({\a0_2_4_i_i_max_int_s_fu_1217/p_0_in ,\a0_1_5_i_i_reg_5302_reg[31]_i_3_n_1 ,\a0_1_5_i_i_reg_5302_reg[31]_i_3_n_2 ,\a0_1_5_i_i_reg_5302_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_5302[31]_i_7_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_8_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_9_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_10_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_5302[31]_i_11_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_12_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_13_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_14_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_5302_reg[31]_i_46 
       (.CI(1'b0),
        .CO({\a0_1_5_i_i_reg_5302_reg[31]_i_46_n_0 ,\a0_1_5_i_i_reg_5302_reg[31]_i_46_n_1 ,\a0_1_5_i_i_reg_5302_reg[31]_i_46_n_2 ,\a0_1_5_i_i_reg_5302_reg[31]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_5302[31]_i_69_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_70_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_71_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_72_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_46_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_5302[31]_i_73_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_74_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_75_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_76_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_5302_reg[31]_i_6 
       (.CI(\a0_1_5_i_i_reg_5302_reg[31]_i_23_n_0 ),
        .CO({\a0_1_5_i_i_reg_5302_reg[31]_i_6_n_0 ,\a0_1_5_i_i_reg_5302_reg[31]_i_6_n_1 ,\a0_1_5_i_i_reg_5302_reg[31]_i_6_n_2 ,\a0_1_5_i_i_reg_5302_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_5302[31]_i_24_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_25_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_26_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_27_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_6_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_5302[31]_i_28_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_29_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_30_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_31_n_0 }));
  FDRE \a0_1_5_i_i_reg_5302_reg[3] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(a0_1_5_i_i_max_int_s_fu_1223_ap_return[3]),
        .Q(a0_1_5_i_i_reg_5302[3]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_5302_reg[4] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(a0_1_5_i_i_max_int_s_fu_1223_ap_return[4]),
        .Q(a0_1_5_i_i_reg_5302[4]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_5302_reg[5] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(a0_1_5_i_i_max_int_s_fu_1223_ap_return[5]),
        .Q(a0_1_5_i_i_reg_5302[5]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_5302_reg[6] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(a0_1_5_i_i_max_int_s_fu_1223_ap_return[6]),
        .Q(a0_1_5_i_i_reg_5302[6]),
        .R(1'b0));
  FDRE \a0_1_5_i_i_reg_5302_reg[7] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(a0_1_5_i_i_max_int_s_fu_1223_ap_return[7]),
        .Q(a0_1_5_i_i_reg_5302[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \a0_1_6_i_i_reg_5322[31]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter15_tmp_12_i_i_reg_4557),
        .I3(ap_reg_pp0_iter15_iscorner_2_i_16_i_i_reg_5016),
        .I4(ap_reg_pp0_iter15_exitcond4_i_i_reg_4507),
        .O(a0_1_6_i_i_reg_53220));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_10 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[31]_i_102 
       (.I0(a0_1_5_i_i_reg_5302[7]),
        .I1(tmp_92_5_i_i_reg_5307[7]),
        .I2(\a0_2_5_i_i_max_int_s_fu_1244/p_0_in ),
        .O(a0_2_5_i_i_max_int_s_fu_1244_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[31]_i_103 
       (.I0(a0_1_5_i_i_reg_5302[5]),
        .I1(tmp_92_5_i_i_reg_5307[5]),
        .I2(\a0_2_5_i_i_max_int_s_fu_1244/p_0_in ),
        .O(a0_2_5_i_i_max_int_s_fu_1244_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[31]_i_104 
       (.I0(a0_1_5_i_i_reg_5302[3]),
        .I1(tmp_92_5_i_i_reg_5307[3]),
        .I2(\a0_2_5_i_i_max_int_s_fu_1244/p_0_in ),
        .O(a0_2_5_i_i_max_int_s_fu_1244_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[31]_i_105 
       (.I0(a0_1_5_i_i_reg_5302[1]),
        .I1(tmp_92_5_i_i_reg_5307[1]),
        .I2(\a0_2_5_i_i_max_int_s_fu_1244/p_0_in ),
        .O(a0_2_5_i_i_max_int_s_fu_1244_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[31]_i_106 
       (.I0(a0_1_5_i_i_reg_5302[6]),
        .I1(tmp_92_5_i_i_reg_5307[6]),
        .I2(\a0_2_5_i_i_max_int_s_fu_1244/p_0_in ),
        .O(a0_2_5_i_i_max_int_s_fu_1244_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[31]_i_108 
       (.I0(a0_1_5_i_i_reg_5302[4]),
        .I1(tmp_92_5_i_i_reg_5307[4]),
        .I2(\a0_2_5_i_i_max_int_s_fu_1244/p_0_in ),
        .O(a0_2_5_i_i_max_int_s_fu_1244_ap_return[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_11 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[31]_i_110 
       (.I0(a0_1_5_i_i_reg_5302[2]),
        .I1(tmp_92_5_i_i_reg_5307[2]),
        .I2(\a0_2_5_i_i_max_int_s_fu_1244/p_0_in ),
        .O(a0_2_5_i_i_max_int_s_fu_1244_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[31]_i_112 
       (.I0(a0_1_5_i_i_reg_5302[0]),
        .I1(tmp_92_5_i_i_reg_5307[0]),
        .I2(\a0_2_5_i_i_max_int_s_fu_1244/p_0_in ),
        .O(a0_2_5_i_i_max_int_s_fu_1244_ap_return[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_12 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_13 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_14 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_24 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_25 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_26 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_27 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_28 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_29 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_30 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_31 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_47 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_48 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_49 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_50 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_51 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_52 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_53 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_54 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_6_i_i_reg_5322[31]_i_69 
       (.I0(a0_1_5_i_i_reg_5302[6]),
        .I1(tmp_92_5_i_i_reg_5307[6]),
        .I2(tmp_92_5_i_i_reg_5307[7]),
        .I3(a0_1_5_i_i_reg_5302[7]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_7 
       (.I0(a0_1_5_i_i_reg_5302[31]),
        .I1(tmp_92_5_i_i_reg_5307[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_6_i_i_reg_5322[31]_i_70 
       (.I0(a0_1_5_i_i_reg_5302[4]),
        .I1(tmp_92_5_i_i_reg_5307[4]),
        .I2(tmp_92_5_i_i_reg_5307[5]),
        .I3(a0_1_5_i_i_reg_5302[5]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_6_i_i_reg_5322[31]_i_71 
       (.I0(a0_1_5_i_i_reg_5302[2]),
        .I1(tmp_92_5_i_i_reg_5307[2]),
        .I2(tmp_92_5_i_i_reg_5307[3]),
        .I3(a0_1_5_i_i_reg_5302[3]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_6_i_i_reg_5322[31]_i_72 
       (.I0(a0_1_5_i_i_reg_5302[0]),
        .I1(tmp_92_5_i_i_reg_5307[0]),
        .I2(tmp_92_5_i_i_reg_5307[1]),
        .I3(a0_1_5_i_i_reg_5302[1]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_6_i_i_reg_5322[31]_i_73 
       (.I0(a0_1_5_i_i_reg_5302[6]),
        .I1(tmp_92_5_i_i_reg_5307[6]),
        .I2(a0_1_5_i_i_reg_5302[7]),
        .I3(tmp_92_5_i_i_reg_5307[7]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_6_i_i_reg_5322[31]_i_74 
       (.I0(a0_1_5_i_i_reg_5302[4]),
        .I1(tmp_92_5_i_i_reg_5307[4]),
        .I2(a0_1_5_i_i_reg_5302[5]),
        .I3(tmp_92_5_i_i_reg_5307[5]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_6_i_i_reg_5322[31]_i_75 
       (.I0(a0_1_5_i_i_reg_5302[2]),
        .I1(tmp_92_5_i_i_reg_5307[2]),
        .I2(a0_1_5_i_i_reg_5302[3]),
        .I3(tmp_92_5_i_i_reg_5307[3]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_6_i_i_reg_5322[31]_i_76 
       (.I0(a0_1_5_i_i_reg_5302[0]),
        .I1(tmp_92_5_i_i_reg_5307[0]),
        .I2(a0_1_5_i_i_reg_5302[1]),
        .I3(tmp_92_5_i_i_reg_5307[1]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_8 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_9 
       (.I0(tmp_92_5_i_i_reg_5307[31]),
        .I1(a0_1_5_i_i_reg_5302[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_9_n_0 ));
  FDRE \a0_1_6_i_i_reg_5322_reg[0] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(a0_1_6_i_i_max_int_s_fu_1250_ap_return[0]),
        .Q(a0_1_6_i_i_reg_5322[0]),
        .R(1'b0));
  FDRE \a0_1_6_i_i_reg_5322_reg[1] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(a0_1_6_i_i_max_int_s_fu_1250_ap_return[1]),
        .Q(a0_1_6_i_i_reg_5322[1]),
        .R(1'b0));
  FDRE \a0_1_6_i_i_reg_5322_reg[2] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(a0_1_6_i_i_max_int_s_fu_1250_ap_return[2]),
        .Q(a0_1_6_i_i_reg_5322[2]),
        .R(1'b0));
  FDRE \a0_1_6_i_i_reg_5322_reg[31] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(a0_1_6_i_i_max_int_s_fu_1250_ap_return[31]),
        .Q(a0_1_6_i_i_reg_5322[31]),
        .R(1'b0));
  CARRY4 \a0_1_6_i_i_reg_5322_reg[31]_i_23 
       (.CI(\a0_1_6_i_i_reg_5322_reg[31]_i_46_n_0 ),
        .CO({\a0_1_6_i_i_reg_5322_reg[31]_i_23_n_0 ,\a0_1_6_i_i_reg_5322_reg[31]_i_23_n_1 ,\a0_1_6_i_i_reg_5322_reg[31]_i_23_n_2 ,\a0_1_6_i_i_reg_5322_reg[31]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_6_i_i_reg_5322[31]_i_47_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_48_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_49_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_50_n_0 }),
        .O(\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_23_O_UNCONNECTED [3:0]),
        .S({\a0_1_6_i_i_reg_5322[31]_i_51_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_52_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_53_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_54_n_0 }));
  CARRY4 \a0_1_6_i_i_reg_5322_reg[31]_i_3 
       (.CI(\a0_1_6_i_i_reg_5322_reg[31]_i_6_n_0 ),
        .CO({\a0_2_5_i_i_max_int_s_fu_1244/p_0_in ,\a0_1_6_i_i_reg_5322_reg[31]_i_3_n_1 ,\a0_1_6_i_i_reg_5322_reg[31]_i_3_n_2 ,\a0_1_6_i_i_reg_5322_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_6_i_i_reg_5322[31]_i_7_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_8_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_9_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_10_n_0 }),
        .O(\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\a0_1_6_i_i_reg_5322[31]_i_11_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_12_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_13_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_14_n_0 }));
  CARRY4 \a0_1_6_i_i_reg_5322_reg[31]_i_46 
       (.CI(1'b0),
        .CO({\a0_1_6_i_i_reg_5322_reg[31]_i_46_n_0 ,\a0_1_6_i_i_reg_5322_reg[31]_i_46_n_1 ,\a0_1_6_i_i_reg_5322_reg[31]_i_46_n_2 ,\a0_1_6_i_i_reg_5322_reg[31]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_6_i_i_reg_5322[31]_i_69_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_70_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_71_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_72_n_0 }),
        .O(\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_46_O_UNCONNECTED [3:0]),
        .S({\a0_1_6_i_i_reg_5322[31]_i_73_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_74_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_75_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_76_n_0 }));
  CARRY4 \a0_1_6_i_i_reg_5322_reg[31]_i_6 
       (.CI(\a0_1_6_i_i_reg_5322_reg[31]_i_23_n_0 ),
        .CO({\a0_1_6_i_i_reg_5322_reg[31]_i_6_n_0 ,\a0_1_6_i_i_reg_5322_reg[31]_i_6_n_1 ,\a0_1_6_i_i_reg_5322_reg[31]_i_6_n_2 ,\a0_1_6_i_i_reg_5322_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_6_i_i_reg_5322[31]_i_24_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_25_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_26_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_27_n_0 }),
        .O(\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_6_O_UNCONNECTED [3:0]),
        .S({\a0_1_6_i_i_reg_5322[31]_i_28_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_29_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_30_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_31_n_0 }));
  FDRE \a0_1_6_i_i_reg_5322_reg[3] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(a0_1_6_i_i_max_int_s_fu_1250_ap_return[3]),
        .Q(a0_1_6_i_i_reg_5322[3]),
        .R(1'b0));
  FDRE \a0_1_6_i_i_reg_5322_reg[4] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(a0_1_6_i_i_max_int_s_fu_1250_ap_return[4]),
        .Q(a0_1_6_i_i_reg_5322[4]),
        .R(1'b0));
  FDRE \a0_1_6_i_i_reg_5322_reg[5] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(a0_1_6_i_i_max_int_s_fu_1250_ap_return[5]),
        .Q(a0_1_6_i_i_reg_5322[5]),
        .R(1'b0));
  FDRE \a0_1_6_i_i_reg_5322_reg[6] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(a0_1_6_i_i_max_int_s_fu_1250_ap_return[6]),
        .Q(a0_1_6_i_i_reg_5322[6]),
        .R(1'b0));
  FDRE \a0_1_6_i_i_reg_5322_reg[7] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(a0_1_6_i_i_max_int_s_fu_1250_ap_return[7]),
        .Q(a0_1_6_i_i_reg_5322[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \a0_1_7_i_i_reg_5342[31]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter16_iscorner_2_i_16_i_i_reg_5016),
        .I3(ap_reg_pp0_iter16_exitcond4_i_i_reg_4507),
        .I4(ap_reg_pp0_iter16_tmp_12_i_i_reg_4557),
        .O(a0_1_7_i_i_reg_53420));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_10 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[31]_i_102 
       (.I0(a0_1_6_i_i_reg_5322[7]),
        .I1(tmp_92_6_i_i_reg_5327[7]),
        .I2(\a0_2_6_i_i_max_int_s_fu_1271/p_0_in ),
        .O(a0_2_6_i_i_max_int_s_fu_1271_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[31]_i_103 
       (.I0(a0_1_6_i_i_reg_5322[5]),
        .I1(tmp_92_6_i_i_reg_5327[5]),
        .I2(\a0_2_6_i_i_max_int_s_fu_1271/p_0_in ),
        .O(a0_2_6_i_i_max_int_s_fu_1271_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[31]_i_104 
       (.I0(a0_1_6_i_i_reg_5322[3]),
        .I1(tmp_92_6_i_i_reg_5327[3]),
        .I2(\a0_2_6_i_i_max_int_s_fu_1271/p_0_in ),
        .O(a0_2_6_i_i_max_int_s_fu_1271_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[31]_i_105 
       (.I0(a0_1_6_i_i_reg_5322[1]),
        .I1(tmp_92_6_i_i_reg_5327[1]),
        .I2(\a0_2_6_i_i_max_int_s_fu_1271/p_0_in ),
        .O(a0_2_6_i_i_max_int_s_fu_1271_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[31]_i_106 
       (.I0(a0_1_6_i_i_reg_5322[6]),
        .I1(tmp_92_6_i_i_reg_5327[6]),
        .I2(\a0_2_6_i_i_max_int_s_fu_1271/p_0_in ),
        .O(a0_2_6_i_i_max_int_s_fu_1271_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[31]_i_108 
       (.I0(a0_1_6_i_i_reg_5322[4]),
        .I1(tmp_92_6_i_i_reg_5327[4]),
        .I2(\a0_2_6_i_i_max_int_s_fu_1271/p_0_in ),
        .O(a0_2_6_i_i_max_int_s_fu_1271_ap_return[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_11 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[31]_i_110 
       (.I0(a0_1_6_i_i_reg_5322[2]),
        .I1(tmp_92_6_i_i_reg_5327[2]),
        .I2(\a0_2_6_i_i_max_int_s_fu_1271/p_0_in ),
        .O(a0_2_6_i_i_max_int_s_fu_1271_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[31]_i_112 
       (.I0(a0_1_6_i_i_reg_5322[0]),
        .I1(tmp_92_6_i_i_reg_5327[0]),
        .I2(\a0_2_6_i_i_max_int_s_fu_1271/p_0_in ),
        .O(a0_2_6_i_i_max_int_s_fu_1271_ap_return[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_12 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_13 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_14 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_24 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_25 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_26 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_27 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_28 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_29 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_30 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_31 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_47 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_48 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_49 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_50 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_51 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_52 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_53 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_54 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_5342[31]_i_69 
       (.I0(a0_1_6_i_i_reg_5322[6]),
        .I1(tmp_92_6_i_i_reg_5327[6]),
        .I2(tmp_92_6_i_i_reg_5327[7]),
        .I3(a0_1_6_i_i_reg_5322[7]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_7 
       (.I0(a0_1_6_i_i_reg_5322[31]),
        .I1(tmp_92_6_i_i_reg_5327[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_5342[31]_i_70 
       (.I0(a0_1_6_i_i_reg_5322[4]),
        .I1(tmp_92_6_i_i_reg_5327[4]),
        .I2(tmp_92_6_i_i_reg_5327[5]),
        .I3(a0_1_6_i_i_reg_5322[5]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_5342[31]_i_71 
       (.I0(a0_1_6_i_i_reg_5322[2]),
        .I1(tmp_92_6_i_i_reg_5327[2]),
        .I2(tmp_92_6_i_i_reg_5327[3]),
        .I3(a0_1_6_i_i_reg_5322[3]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_5342[31]_i_72 
       (.I0(a0_1_6_i_i_reg_5322[0]),
        .I1(tmp_92_6_i_i_reg_5327[0]),
        .I2(tmp_92_6_i_i_reg_5327[1]),
        .I3(a0_1_6_i_i_reg_5322[1]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_5342[31]_i_73 
       (.I0(a0_1_6_i_i_reg_5322[6]),
        .I1(tmp_92_6_i_i_reg_5327[6]),
        .I2(a0_1_6_i_i_reg_5322[7]),
        .I3(tmp_92_6_i_i_reg_5327[7]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_5342[31]_i_74 
       (.I0(a0_1_6_i_i_reg_5322[4]),
        .I1(tmp_92_6_i_i_reg_5327[4]),
        .I2(a0_1_6_i_i_reg_5322[5]),
        .I3(tmp_92_6_i_i_reg_5327[5]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_5342[31]_i_75 
       (.I0(a0_1_6_i_i_reg_5322[2]),
        .I1(tmp_92_6_i_i_reg_5327[2]),
        .I2(a0_1_6_i_i_reg_5322[3]),
        .I3(tmp_92_6_i_i_reg_5327[3]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_5342[31]_i_76 
       (.I0(a0_1_6_i_i_reg_5322[0]),
        .I1(tmp_92_6_i_i_reg_5327[0]),
        .I2(a0_1_6_i_i_reg_5322[1]),
        .I3(tmp_92_6_i_i_reg_5327[1]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_8 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_9 
       (.I0(tmp_92_6_i_i_reg_5327[31]),
        .I1(a0_1_6_i_i_reg_5322[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_9_n_0 ));
  FDRE \a0_1_7_i_i_reg_5342_reg[0] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(a0_1_7_i_i_max_int_s_fu_1277_ap_return[0]),
        .Q(a0_1_7_i_i_reg_5342[0]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_5342_reg[1] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(a0_1_7_i_i_max_int_s_fu_1277_ap_return[1]),
        .Q(a0_1_7_i_i_reg_5342[1]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_5342_reg[2] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(a0_1_7_i_i_max_int_s_fu_1277_ap_return[2]),
        .Q(a0_1_7_i_i_reg_5342[2]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_5342_reg[31] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(a0_1_7_i_i_max_int_s_fu_1277_ap_return[31]),
        .Q(a0_1_7_i_i_reg_5342[31]),
        .R(1'b0));
  CARRY4 \a0_1_7_i_i_reg_5342_reg[31]_i_23 
       (.CI(\a0_1_7_i_i_reg_5342_reg[31]_i_46_n_0 ),
        .CO({\a0_1_7_i_i_reg_5342_reg[31]_i_23_n_0 ,\a0_1_7_i_i_reg_5342_reg[31]_i_23_n_1 ,\a0_1_7_i_i_reg_5342_reg[31]_i_23_n_2 ,\a0_1_7_i_i_reg_5342_reg[31]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_5342[31]_i_47_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_48_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_49_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_50_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_23_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_5342[31]_i_51_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_52_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_53_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_54_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_5342_reg[31]_i_3 
       (.CI(\a0_1_7_i_i_reg_5342_reg[31]_i_6_n_0 ),
        .CO({\a0_2_6_i_i_max_int_s_fu_1271/p_0_in ,\a0_1_7_i_i_reg_5342_reg[31]_i_3_n_1 ,\a0_1_7_i_i_reg_5342_reg[31]_i_3_n_2 ,\a0_1_7_i_i_reg_5342_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_5342[31]_i_7_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_8_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_9_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_10_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_5342[31]_i_11_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_12_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_13_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_14_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_5342_reg[31]_i_46 
       (.CI(1'b0),
        .CO({\a0_1_7_i_i_reg_5342_reg[31]_i_46_n_0 ,\a0_1_7_i_i_reg_5342_reg[31]_i_46_n_1 ,\a0_1_7_i_i_reg_5342_reg[31]_i_46_n_2 ,\a0_1_7_i_i_reg_5342_reg[31]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_5342[31]_i_69_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_70_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_71_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_72_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_46_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_5342[31]_i_73_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_74_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_75_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_76_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_5342_reg[31]_i_6 
       (.CI(\a0_1_7_i_i_reg_5342_reg[31]_i_23_n_0 ),
        .CO({\a0_1_7_i_i_reg_5342_reg[31]_i_6_n_0 ,\a0_1_7_i_i_reg_5342_reg[31]_i_6_n_1 ,\a0_1_7_i_i_reg_5342_reg[31]_i_6_n_2 ,\a0_1_7_i_i_reg_5342_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_5342[31]_i_24_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_25_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_26_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_27_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_6_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_5342[31]_i_28_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_29_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_30_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_31_n_0 }));
  FDRE \a0_1_7_i_i_reg_5342_reg[3] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(a0_1_7_i_i_max_int_s_fu_1277_ap_return[3]),
        .Q(a0_1_7_i_i_reg_5342[3]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_5342_reg[4] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(a0_1_7_i_i_max_int_s_fu_1277_ap_return[4]),
        .Q(a0_1_7_i_i_reg_5342[4]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_5342_reg[5] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(a0_1_7_i_i_max_int_s_fu_1277_ap_return[5]),
        .Q(a0_1_7_i_i_reg_5342[5]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_5342_reg[6] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(a0_1_7_i_i_max_int_s_fu_1277_ap_return[6]),
        .Q(a0_1_7_i_i_reg_5342[6]),
        .R(1'b0));
  FDRE \a0_1_7_i_i_reg_5342_reg[7] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(a0_1_7_i_i_max_int_s_fu_1277_ap_return[7]),
        .Q(a0_1_7_i_i_reg_5342[7]),
        .R(1'b0));
  FDRE \a0_1_i_i_reg_5152_reg[0] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(a0_1_i_i_max_int_s_fu_1035_ap_return[0]),
        .Q(a0_1_i_i_reg_5152[0]),
        .R(1'b0));
  FDRE \a0_1_i_i_reg_5152_reg[1] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(a0_1_i_i_max_int_s_fu_1035_ap_return[1]),
        .Q(a0_1_i_i_reg_5152[1]),
        .R(1'b0));
  FDRE \a0_1_i_i_reg_5152_reg[2] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(a0_1_i_i_max_int_s_fu_1035_ap_return[2]),
        .Q(a0_1_i_i_reg_5152[2]),
        .R(1'b0));
  FDRE \a0_1_i_i_reg_5152_reg[31] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3659_n_0),
        .Q(a0_1_i_i_reg_5152[31]),
        .R(1'b0));
  FDRE \a0_1_i_i_reg_5152_reg[3] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(a0_1_i_i_max_int_s_fu_1035_ap_return[3]),
        .Q(a0_1_i_i_reg_5152[3]),
        .R(1'b0));
  FDRE \a0_1_i_i_reg_5152_reg[4] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(a0_1_i_i_max_int_s_fu_1035_ap_return[4]),
        .Q(a0_1_i_i_reg_5152[4]),
        .R(1'b0));
  FDRE \a0_1_i_i_reg_5152_reg[5] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(a0_1_i_i_max_int_s_fu_1035_ap_return[5]),
        .Q(a0_1_i_i_reg_5152[5]),
        .R(1'b0));
  FDRE \a0_1_i_i_reg_5152_reg[6] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(a0_1_i_i_max_int_s_fu_1035_ap_return[6]),
        .Q(a0_1_i_i_reg_5152[6]),
        .R(1'b0));
  FDRE \a0_1_i_i_reg_5152_reg[7] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(a0_1_i_i_max_int_s_fu_1035_ap_return[7]),
        .Q(a0_1_i_i_reg_5152[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_2_7_i_i_reg_5374[0]_i_1 
       (.I0(a0_1_7_i_i_reg_5342[0]),
        .I1(tmp_92_7_i_i_reg_5347[0]),
        .I2(\a0_2_7_i_i_max_int_s_fu_1298/p_0_in ),
        .O(a0_2_7_i_i_max_int_s_fu_1298_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_2_7_i_i_reg_5374[1]_i_1 
       (.I0(a0_1_7_i_i_reg_5342[1]),
        .I1(tmp_92_7_i_i_reg_5347[1]),
        .I2(\a0_2_7_i_i_max_int_s_fu_1298/p_0_in ),
        .O(a0_2_7_i_i_max_int_s_fu_1298_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_2_7_i_i_reg_5374[2]_i_1 
       (.I0(a0_1_7_i_i_reg_5342[2]),
        .I1(tmp_92_7_i_i_reg_5347[2]),
        .I2(\a0_2_7_i_i_max_int_s_fu_1298/p_0_in ),
        .O(a0_2_7_i_i_max_int_s_fu_1298_ap_return[2]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \a0_2_7_i_i_reg_5374[31]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter17_tmp_12_i_i_reg_4557),
        .I3(ap_reg_pp0_iter17_exitcond4_i_i_reg_4507),
        .I4(ap_reg_pp0_iter17_iscorner_2_i_16_i_i_reg_5016),
        .O(a0_2_7_i_i_reg_53740));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_2_7_i_i_reg_5374[31]_i_10 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_2_7_i_i_reg_5374[31]_i_11 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_2_7_i_i_reg_5374[31]_i_12 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_2_7_i_i_reg_5374[31]_i_14 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_2_7_i_i_reg_5374[31]_i_15 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_2_7_i_i_reg_5374[31]_i_16 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_2_7_i_i_reg_5374[31]_i_17 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_2_7_i_i_reg_5374[31]_i_18 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_2_7_i_i_reg_5374[31]_i_19 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_2_7_i_i_reg_5374[31]_i_2 
       (.I0(a0_1_7_i_i_reg_5342[31]),
        .I1(tmp_92_7_i_i_reg_5347[31]),
        .I2(\a0_2_7_i_i_max_int_s_fu_1298/p_0_in ),
        .O(a0_2_7_i_i_max_int_s_fu_1298_ap_return[31]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_2_7_i_i_reg_5374[31]_i_20 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_2_7_i_i_reg_5374[31]_i_21 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_2_7_i_i_reg_5374[31]_i_23 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_2_7_i_i_reg_5374[31]_i_24 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_2_7_i_i_reg_5374[31]_i_25 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_2_7_i_i_reg_5374[31]_i_26 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_2_7_i_i_reg_5374[31]_i_27 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_2_7_i_i_reg_5374[31]_i_28 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_2_7_i_i_reg_5374[31]_i_29 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_2_7_i_i_reg_5374[31]_i_30 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_2_7_i_i_reg_5374[31]_i_31 
       (.I0(a0_1_7_i_i_reg_5342[6]),
        .I1(tmp_92_7_i_i_reg_5347[6]),
        .I2(tmp_92_7_i_i_reg_5347[7]),
        .I3(a0_1_7_i_i_reg_5342[7]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_2_7_i_i_reg_5374[31]_i_32 
       (.I0(a0_1_7_i_i_reg_5342[4]),
        .I1(tmp_92_7_i_i_reg_5347[4]),
        .I2(tmp_92_7_i_i_reg_5347[5]),
        .I3(a0_1_7_i_i_reg_5342[5]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_2_7_i_i_reg_5374[31]_i_33 
       (.I0(a0_1_7_i_i_reg_5342[2]),
        .I1(tmp_92_7_i_i_reg_5347[2]),
        .I2(tmp_92_7_i_i_reg_5347[3]),
        .I3(a0_1_7_i_i_reg_5342[3]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_2_7_i_i_reg_5374[31]_i_34 
       (.I0(a0_1_7_i_i_reg_5342[0]),
        .I1(tmp_92_7_i_i_reg_5347[0]),
        .I2(tmp_92_7_i_i_reg_5347[1]),
        .I3(a0_1_7_i_i_reg_5342[1]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_2_7_i_i_reg_5374[31]_i_35 
       (.I0(a0_1_7_i_i_reg_5342[6]),
        .I1(tmp_92_7_i_i_reg_5347[6]),
        .I2(a0_1_7_i_i_reg_5342[7]),
        .I3(tmp_92_7_i_i_reg_5347[7]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_2_7_i_i_reg_5374[31]_i_36 
       (.I0(a0_1_7_i_i_reg_5342[4]),
        .I1(tmp_92_7_i_i_reg_5347[4]),
        .I2(a0_1_7_i_i_reg_5342[5]),
        .I3(tmp_92_7_i_i_reg_5347[5]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_2_7_i_i_reg_5374[31]_i_37 
       (.I0(a0_1_7_i_i_reg_5342[2]),
        .I1(tmp_92_7_i_i_reg_5347[2]),
        .I2(a0_1_7_i_i_reg_5342[3]),
        .I3(tmp_92_7_i_i_reg_5347[3]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_2_7_i_i_reg_5374[31]_i_38 
       (.I0(a0_1_7_i_i_reg_5342[0]),
        .I1(tmp_92_7_i_i_reg_5347[0]),
        .I2(a0_1_7_i_i_reg_5342[1]),
        .I3(tmp_92_7_i_i_reg_5347[1]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_2_7_i_i_reg_5374[31]_i_5 
       (.I0(a0_1_7_i_i_reg_5342[31]),
        .I1(tmp_92_7_i_i_reg_5347[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_2_7_i_i_reg_5374[31]_i_6 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_2_7_i_i_reg_5374[31]_i_7 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_2_7_i_i_reg_5374[31]_i_8 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_2_7_i_i_reg_5374[31]_i_9 
       (.I0(tmp_92_7_i_i_reg_5347[31]),
        .I1(a0_1_7_i_i_reg_5342[31]),
        .O(\a0_2_7_i_i_reg_5374[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_2_7_i_i_reg_5374[3]_i_1 
       (.I0(a0_1_7_i_i_reg_5342[3]),
        .I1(tmp_92_7_i_i_reg_5347[3]),
        .I2(\a0_2_7_i_i_max_int_s_fu_1298/p_0_in ),
        .O(a0_2_7_i_i_max_int_s_fu_1298_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_2_7_i_i_reg_5374[4]_i_1 
       (.I0(a0_1_7_i_i_reg_5342[4]),
        .I1(tmp_92_7_i_i_reg_5347[4]),
        .I2(\a0_2_7_i_i_max_int_s_fu_1298/p_0_in ),
        .O(a0_2_7_i_i_max_int_s_fu_1298_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_2_7_i_i_reg_5374[5]_i_1 
       (.I0(a0_1_7_i_i_reg_5342[5]),
        .I1(tmp_92_7_i_i_reg_5347[5]),
        .I2(\a0_2_7_i_i_max_int_s_fu_1298/p_0_in ),
        .O(a0_2_7_i_i_max_int_s_fu_1298_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_2_7_i_i_reg_5374[6]_i_1 
       (.I0(a0_1_7_i_i_reg_5342[6]),
        .I1(tmp_92_7_i_i_reg_5347[6]),
        .I2(\a0_2_7_i_i_max_int_s_fu_1298/p_0_in ),
        .O(a0_2_7_i_i_max_int_s_fu_1298_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_2_7_i_i_reg_5374[7]_i_1 
       (.I0(a0_1_7_i_i_reg_5342[7]),
        .I1(tmp_92_7_i_i_reg_5347[7]),
        .I2(\a0_2_7_i_i_max_int_s_fu_1298/p_0_in ),
        .O(a0_2_7_i_i_max_int_s_fu_1298_ap_return[7]));
  FDRE \a0_2_7_i_i_reg_5374_reg[0] 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(a0_2_7_i_i_max_int_s_fu_1298_ap_return[0]),
        .Q(a0_2_7_i_i_reg_5374[0]),
        .R(1'b0));
  FDRE \a0_2_7_i_i_reg_5374_reg[1] 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(a0_2_7_i_i_max_int_s_fu_1298_ap_return[1]),
        .Q(a0_2_7_i_i_reg_5374[1]),
        .R(1'b0));
  FDRE \a0_2_7_i_i_reg_5374_reg[2] 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(a0_2_7_i_i_max_int_s_fu_1298_ap_return[2]),
        .Q(a0_2_7_i_i_reg_5374[2]),
        .R(1'b0));
  FDRE \a0_2_7_i_i_reg_5374_reg[31] 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(a0_2_7_i_i_max_int_s_fu_1298_ap_return[31]),
        .Q(a0_2_7_i_i_reg_5374[31]),
        .R(1'b0));
  CARRY4 \a0_2_7_i_i_reg_5374_reg[31]_i_13 
       (.CI(\a0_2_7_i_i_reg_5374_reg[31]_i_22_n_0 ),
        .CO({\a0_2_7_i_i_reg_5374_reg[31]_i_13_n_0 ,\a0_2_7_i_i_reg_5374_reg[31]_i_13_n_1 ,\a0_2_7_i_i_reg_5374_reg[31]_i_13_n_2 ,\a0_2_7_i_i_reg_5374_reg[31]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_2_7_i_i_reg_5374[31]_i_23_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_24_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_25_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_26_n_0 }),
        .O(\NLW_a0_2_7_i_i_reg_5374_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S({\a0_2_7_i_i_reg_5374[31]_i_27_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_28_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_29_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_30_n_0 }));
  CARRY4 \a0_2_7_i_i_reg_5374_reg[31]_i_22 
       (.CI(1'b0),
        .CO({\a0_2_7_i_i_reg_5374_reg[31]_i_22_n_0 ,\a0_2_7_i_i_reg_5374_reg[31]_i_22_n_1 ,\a0_2_7_i_i_reg_5374_reg[31]_i_22_n_2 ,\a0_2_7_i_i_reg_5374_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_2_7_i_i_reg_5374[31]_i_31_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_32_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_33_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_34_n_0 }),
        .O(\NLW_a0_2_7_i_i_reg_5374_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\a0_2_7_i_i_reg_5374[31]_i_35_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_36_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_37_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_38_n_0 }));
  CARRY4 \a0_2_7_i_i_reg_5374_reg[31]_i_3 
       (.CI(\a0_2_7_i_i_reg_5374_reg[31]_i_4_n_0 ),
        .CO({\a0_2_7_i_i_max_int_s_fu_1298/p_0_in ,\a0_2_7_i_i_reg_5374_reg[31]_i_3_n_1 ,\a0_2_7_i_i_reg_5374_reg[31]_i_3_n_2 ,\a0_2_7_i_i_reg_5374_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_2_7_i_i_reg_5374[31]_i_5_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_6_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_7_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_8_n_0 }),
        .O(\NLW_a0_2_7_i_i_reg_5374_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\a0_2_7_i_i_reg_5374[31]_i_9_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_10_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_11_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_12_n_0 }));
  CARRY4 \a0_2_7_i_i_reg_5374_reg[31]_i_4 
       (.CI(\a0_2_7_i_i_reg_5374_reg[31]_i_13_n_0 ),
        .CO({\a0_2_7_i_i_reg_5374_reg[31]_i_4_n_0 ,\a0_2_7_i_i_reg_5374_reg[31]_i_4_n_1 ,\a0_2_7_i_i_reg_5374_reg[31]_i_4_n_2 ,\a0_2_7_i_i_reg_5374_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_2_7_i_i_reg_5374[31]_i_14_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_15_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_16_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_17_n_0 }),
        .O(\NLW_a0_2_7_i_i_reg_5374_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\a0_2_7_i_i_reg_5374[31]_i_18_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_19_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_20_n_0 ,\a0_2_7_i_i_reg_5374[31]_i_21_n_0 }));
  FDRE \a0_2_7_i_i_reg_5374_reg[3] 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(a0_2_7_i_i_max_int_s_fu_1298_ap_return[3]),
        .Q(a0_2_7_i_i_reg_5374[3]),
        .R(1'b0));
  FDRE \a0_2_7_i_i_reg_5374_reg[4] 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(a0_2_7_i_i_max_int_s_fu_1298_ap_return[4]),
        .Q(a0_2_7_i_i_reg_5374[4]),
        .R(1'b0));
  FDRE \a0_2_7_i_i_reg_5374_reg[5] 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(a0_2_7_i_i_max_int_s_fu_1298_ap_return[5]),
        .Q(a0_2_7_i_i_reg_5374[5]),
        .R(1'b0));
  FDRE \a0_2_7_i_i_reg_5374_reg[6] 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(a0_2_7_i_i_max_int_s_fu_1298_ap_return[6]),
        .Q(a0_2_7_i_i_reg_5374[6]),
        .R(1'b0));
  FDRE \a0_2_7_i_i_reg_5374_reg[7] 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(a0_2_7_i_i_max_int_s_fu_1298_ap_return[7]),
        .Q(a0_2_7_i_i_reg_5374[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[0]_i_10 
       (.I0(\t_V_reg_562_reg[10]_0 [5]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [5]),
        .O(\ap_CS_fsm[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9000009000249000)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(\t_V_reg_562_reg[10]_0 [7]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [7]),
        .I2(\ap_CS_fsm[0]_i_8_n_0 ),
        .I3(\t_V_reg_562_reg[10]_0 [6]),
        .I4(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [6]),
        .I5(\ap_CS_fsm_reg[0]_i_2 ),
        .O(\t_V_reg_562_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h0990000020094000)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(\t_V_reg_562_reg[10]_0 [4]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [4]),
        .I2(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [2]),
        .I3(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [3]),
        .I4(\ap_CS_fsm[0]_i_10_n_0 ),
        .I5(\t_V_reg_562_reg[10]_0 [3]),
        .O(\t_V_reg_562_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[0]_i_8 
       (.I0(\t_V_reg_562_reg[10]_0 [8]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [8]),
        .O(\ap_CS_fsm[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state24),
        .I1(sig_hls_fast_corner_ap_start),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00BF0000)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_enable_reg_pp0_iter19),
        .I1(ap_enable_reg_pp0_iter20_reg_0),
        .I2(ap_block_pp0_stage0_subdone6_in),
        .I3(\ap_CS_fsm[2]_i_2_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(p_0_in5_in),
        .O(\ap_CS_fsm[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(grp_reg_int_s_fu_3497_ap_ce),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(CO),
        .O(p_0_in5_in));
  LUT6 #(
    .INIT(64'h00080008AAAA0008)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_val_0_V_ce1),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(core_buf_val_1_V_ce1),
        .I5(ap_enable_reg_pp0_iter19),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[0]_0 ),
        .Q(\ap_CS_fsm_reg[1]_0 [0]),
        .S(ap_enable_reg_pp0_iter18_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 [1]),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__5_n_0 ),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state24),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  LUT6 #(
    .INIT(64'h7777070000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(grp_reg_int_s_fu_3497_ap_ce),
        .I1(\exitcond4_i_i_reg_4507_reg[0]_0 ),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(aresetn),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter17),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter18_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter17),
        .Q(ap_enable_reg_pp0_iter18),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter19_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter18),
        .Q(ap_enable_reg_pp0_iter19),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  LUT6 #(
    .INIT(64'hF0DDF00000000000)) 
    ap_enable_reg_pp0_iter20_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter19),
        .I3(ap_block_pp0_stage0_subdone6_in),
        .I4(ap_enable_reg_pp0_iter20_reg_0),
        .I5(aresetn),
        .O(ap_enable_reg_pp0_iter20_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter20_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter20_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter20_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_enable_reg_pp0_iter18_reg_0));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_1 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_7 ),
        .I2(a0_2_7_i_i_reg_5374[0]),
        .O(phitmp_i_i_fu_3917_p2[0]));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_10 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_7 ),
        .I1(a0_2_7_i_i_reg_5374[31]),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_6 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_11 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_5 ),
        .I1(a0_2_7_i_i_reg_5374[31]),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_4 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_12 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_7 ),
        .I1(a0_2_7_i_i_reg_5374[31]),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_6 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_14 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_5 ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_4 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_15 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_7 ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_6 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_16 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_5 ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_4 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_17 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_7 ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_6 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_18 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_5 ),
        .I1(a0_2_7_i_i_reg_5374[31]),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_4 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_19 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_7 ),
        .I1(a0_2_7_i_i_reg_5374[31]),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_6 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_20 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_5 ),
        .I1(a0_2_7_i_i_reg_5374[31]),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_4 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_21 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_7 ),
        .I1(a0_2_7_i_i_reg_5374[31]),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_6 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_25 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_5 ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_4 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_26 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_7 ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_6 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_27 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_5 ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_4 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_28 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_7 ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_6 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_29 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_5 ),
        .I1(a0_2_7_i_i_reg_5374[31]),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_4 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_30 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_7 ),
        .I1(a0_2_7_i_i_reg_5374[31]),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_6 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_31 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_5 ),
        .I1(a0_2_7_i_i_reg_5374[31]),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_4 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_32 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_7 ),
        .I1(a0_2_7_i_i_reg_5374[31]),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_6 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_35 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_36 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_37 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_38 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_39 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_40 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_41 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_42 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_43 
       (.I0(a0_2_7_i_i_reg_5374[6]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_5 ),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_4 ),
        .I3(a0_2_7_i_i_reg_5374[7]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_44 
       (.I0(a0_2_7_i_i_reg_5374[4]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_7 ),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_6 ),
        .I3(a0_2_7_i_i_reg_5374[5]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_45 
       (.I0(a0_2_7_i_i_reg_5374[2]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_5 ),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_4 ),
        .I3(a0_2_7_i_i_reg_5374[3]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_46 
       (.I0(a0_2_7_i_i_reg_5374[0]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_6 ),
        .I3(a0_2_7_i_i_reg_5374[1]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_47 
       (.I0(a0_2_7_i_i_reg_5374[6]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_5 ),
        .I2(a0_2_7_i_i_reg_5374[7]),
        .I3(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_4 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_48 
       (.I0(a0_2_7_i_i_reg_5374[4]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_7 ),
        .I2(a0_2_7_i_i_reg_5374[5]),
        .I3(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_6 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_49 
       (.I0(a0_2_7_i_i_reg_5374[2]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_5 ),
        .I2(a0_2_7_i_i_reg_5374[3]),
        .I3(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_4 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_5 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_5 ),
        .I1(a0_2_7_i_i_reg_5374[31]),
        .I2(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_4 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_50 
       (.I0(a0_2_7_i_i_reg_5374[0]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_7 ),
        .I2(a0_2_7_i_i_reg_5374[1]),
        .I3(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_6 ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_51 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_52 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_53 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_54 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_55 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_56 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_57 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_58 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_6 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_7 ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_6 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_7 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_5 ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_4 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_8 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_7 ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_6 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_9 
       (.I0(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_5 ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_4 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_11 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_12 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_13 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_14 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_2 
       (.I0(a0_2_7_i_i_reg_5374[31]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_7 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_3 
       (.I0(a0_2_7_i_i_reg_5374[31]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_4 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_4 
       (.I0(a0_2_7_i_i_reg_5374[31]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_5 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_5 
       (.I0(a0_2_7_i_i_reg_5374[31]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_6 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[9]));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_6 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_7 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_7 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_4 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_8 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_5 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_9 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_6 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1 
       (.I0(ap_reg_pp0_iter18_exitcond4_i_i_reg_4507),
        .I1(ap_reg_pp0_iter18_tmp_12_i_i_reg_4557),
        .I2(or_cond1_i_i_reg_4493),
        .I3(ap_reg_pp0_iter18_iscorner_2_i_16_i_i_reg_5016),
        .I4(ap_block_pp0_stage0_subdone6_in),
        .I5(ap_enable_reg_pp0_iter19),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_10 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_11 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_12 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_3 
       (.I0(a0_2_7_i_i_reg_5374[31]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_5 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_4 
       (.I0(a0_2_7_i_i_reg_5374[31]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_6 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[13]));
  LUT3 #(
    .INIT(8'h53)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_5 
       (.I0(a0_2_7_i_i_reg_5374[31]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_4 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_6 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_5 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_7 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_6 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_9 
       (.I0(b0_2_7_i_i_reg_5379[15]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_10 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_6 ),
        .I2(a0_2_7_i_i_reg_5374[1]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_2 
       (.I0(a0_2_7_i_i_reg_5374[0]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_7 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_3 
       (.I0(a0_2_7_i_i_reg_5374[4]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_7 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_4 
       (.I0(a0_2_7_i_i_reg_5374[3]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_4 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_5 
       (.I0(a0_2_7_i_i_reg_5374[2]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_5 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_6 
       (.I0(a0_2_7_i_i_reg_5374[1]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_6 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[1]));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_7 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_7 ),
        .I2(a0_2_7_i_i_reg_5374[4]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_8 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_4 ),
        .I2(a0_2_7_i_i_reg_5374[3]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_9 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_5 ),
        .I2(a0_2_7_i_i_reg_5374[2]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_2 
       (.I0(a0_2_7_i_i_reg_5374[31]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_7 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_3 
       (.I0(a0_2_7_i_i_reg_5374[7]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_4 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_4 
       (.I0(a0_2_7_i_i_reg_5374[6]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_5 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_5 
       (.I0(a0_2_7_i_i_reg_5374[5]),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_6 ),
        .I2(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .O(tmp_19_i_i_max_int_s_fu_1304_ap_return[5]));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_6 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_7 ),
        .I2(a0_2_7_i_i_reg_5374[31]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_7 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_4 ),
        .I2(a0_2_7_i_i_reg_5374[7]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_8 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_5 ),
        .I2(a0_2_7_i_i_reg_5374[6]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_9 
       (.I0(\tmp_19_i_i_max_int_s_fu_1304/p_0_in ),
        .I1(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_6 ),
        .I2(a0_2_7_i_i_reg_5374[5]),
        .O(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_9_n_0 ));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[0]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_13 
       (.CI(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_24_n_0 ),
        .CO({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_13_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_13_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_13_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_25_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_26_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_27_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_28_n_0 }),
        .O(\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_29_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_30_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_31_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_32_n_0 }));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_2 
       (.CI(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_4_n_0 ),
        .CO({\tmp_19_i_i_max_int_s_fu_1304/p_0_in ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_2_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_2_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_5_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_6_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_7_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_8_n_0 }),
        .O(\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_9_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_10_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_11_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_12_n_0 }));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22 
       (.CI(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_0 ),
        .CO({\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_CO_UNCONNECTED [3],\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_4 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_5 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_6 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_22_n_7 }),
        .S({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_35_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_36_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_37_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_38_n_0 }));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23 
       (.CI(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_0 ),
        .CO({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_4 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_5 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_6 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_23_n_7 }),
        .S({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_39_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_40_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_41_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_42_n_0 }));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_24 
       (.CI(1'b0),
        .CO({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_24_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_24_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_24_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_43_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_44_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_45_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_46_n_0 }),
        .O(\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_47_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_48_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_49_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_50_n_0 }));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_4 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_5 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_6 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_7 }),
        .S({\b0_2_7_i_i_reg_5379_reg[3]_inv_n_0 ,\b0_2_7_i_i_reg_5379_reg[2]_inv_n_0 ,\b0_2_7_i_i_reg_5379_reg[1]_inv_n_0 ,b0_2_7_i_i_reg_5379[0]}));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33 
       (.CI(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_0 ),
        .CO({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_4 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_5 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_6 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_33_n_7 }),
        .S({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_51_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_52_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_53_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_54_n_0 }));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34 
       (.CI(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_0 ),
        .CO({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_4 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_5 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_6 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_34_n_7 }),
        .S({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_55_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_56_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_57_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_58_n_0 }));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_4 
       (.CI(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_13_n_0 ),
        .CO({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_4_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_4_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_4_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_14_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_15_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_16_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_17_n_0 }),
        .O(\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_18_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_19_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_20_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]_i_21_n_0 }));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[10] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[10]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[10]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[11] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[11]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[11]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[12]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_1 
       (.CI(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_1_n_0 ),
        .CO({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_1_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_1_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_1_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_19_i_i_max_int_s_fu_1304_ap_return[12:9]),
        .O(phitmp_i_i_fu_3917_p2[12:9]),
        .S({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_6_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_7_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_8_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_9_n_0 }));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10 
       (.CI(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_0 ),
        .CO({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_4 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_5 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_6 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_7 }),
        .S({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_11_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_12_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_13_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]_i_14_n_0 }));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[13] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[13]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[13]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[14] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[14]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[14]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[15]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_2 
       (.CI(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_1_n_0 ),
        .CO({\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_2_CO_UNCONNECTED [3:2],\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_2_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_19_i_i_max_int_s_fu_1304_ap_return[14:13]}),
        .O({\NLW_ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_2_O_UNCONNECTED [3],phitmp_i_i_fu_3917_p2[15:13]}),
        .S({1'b0,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_5_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_6_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_7_n_0 }));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8 
       (.CI(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[12]_i_10_n_0 ),
        .CO({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_4 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_5 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_6 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[15]_i_8_n_7 }),
        .S({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_9_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_10_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_11_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_12_n_0 }));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[1] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[1]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[1]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[2] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[2]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[2]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[3] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[3]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[3]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[4] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[4]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[4]_i_1_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[4]_i_1_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[4]_i_1_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_19_i_i_max_int_s_fu_1304_ap_return[0]),
        .DI(tmp_19_i_i_max_int_s_fu_1304_ap_return[4:1]),
        .O(phitmp_i_i_fu_3917_p2[4:1]),
        .S({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_7_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_8_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_9_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]_i_10_n_0 }));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[5] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[5]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[5]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[6] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[6]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[6]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[7] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[7]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[7]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[8]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_1 
       (.CI(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[4]_i_1_n_0 ),
        .CO({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_1_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_1_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_1_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_19_i_i_max_int_s_fu_1304_ap_return[8:5]),
        .O(phitmp_i_i_fu_3917_p2[8:5]),
        .S({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_6_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_7_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_8_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]_i_9_n_0 }));
  CARRY4 \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10 
       (.CI(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[0]_i_3_n_0 ),
        .CO({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_0 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_1 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_2 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_4 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_5 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_6 ,\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[8]_i_10_n_7 }),
        .S({\b0_2_7_i_i_reg_5379_reg[7]_inv_n_0 ,\b0_2_7_i_i_reg_5379_reg[6]_inv_n_0 ,\b0_2_7_i_i_reg_5379_reg[5]_inv_n_0 ,\b0_2_7_i_i_reg_5379_reg[4]_inv_n_0 }));
  FDRE \ap_phi_reg_pp0_iter20_core_1_i_i_reg_585_reg[9] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ce1),
        .D(phitmp_i_i_fu_3917_p2[9]),
        .Q(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[9]),
        .R(\ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter10_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter10_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_11_i_i_reg_5062[0]),
        .Q(ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_11_i_i_reg_5062[1]),
        .Q(ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_11_i_i_reg_5062[2]),
        .Q(ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_11_i_i_reg_5062[3]),
        .Q(ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_11_i_i_reg_5062[4]),
        .Q(ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_11_i_i_reg_5062[5]),
        .Q(ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_11_i_i_reg_5062[6]),
        .Q(ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_11_i_i_reg_5062[7]),
        .Q(ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062_reg[8] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_11_i_i_reg_5062[8]),
        .Q(ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[1]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[2]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[3]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[4]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[5]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[6]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[7]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[8]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_4_i_i_reg_4992[0]),
        .Q(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[1]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_4_i_i_reg_4992[1]),
        .Q(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[2]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_4_i_i_reg_4992[2]),
        .Q(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[3]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_4_i_i_reg_4992[3]),
        .Q(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[4]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_4_i_i_reg_4992[4]),
        .Q(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[5]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_4_i_i_reg_4992[5]),
        .Q(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[6]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_4_i_i_reg_4992[6]),
        .Q(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[7]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_4_i_i_reg_4992[7]),
        .Q(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[8]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_4_i_i_reg_4992[8]),
        .Q(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[8]_srl3_n_0 ));
  FDRE \ap_reg_pp0_iter10_flag_d_max2_1_reg_5037_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[0]),
        .Q(ap_reg_pp0_iter10_flag_d_max2_1_reg_5037[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max2_1_reg_5037_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[1]),
        .Q(ap_reg_pp0_iter10_flag_d_max2_1_reg_5037[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max2_1_reg_5037_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[2]),
        .Q(ap_reg_pp0_iter10_flag_d_max2_1_reg_5037[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max2_1_reg_5037_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[31]),
        .Q(ap_reg_pp0_iter10_flag_d_max2_1_reg_5037[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max2_1_reg_5037_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[3]),
        .Q(ap_reg_pp0_iter10_flag_d_max2_1_reg_5037[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max2_1_reg_5037_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[4]),
        .Q(ap_reg_pp0_iter10_flag_d_max2_1_reg_5037[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max2_1_reg_5037_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[5]),
        .Q(ap_reg_pp0_iter10_flag_d_max2_1_reg_5037[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max2_1_reg_5037_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[6]),
        .Q(ap_reg_pp0_iter10_flag_d_max2_1_reg_5037[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max2_1_reg_5037_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[7]),
        .Q(ap_reg_pp0_iter10_flag_d_max2_1_reg_5037[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_1_reg_5089_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_1_reg_5089[0]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_1_reg_5089_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_1_reg_5089[1]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_1_reg_5089_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_1_reg_5089[2]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_1_reg_5089_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_1_reg_5089[31]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_1_reg_5089_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_1_reg_5089[3]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_1_reg_5089_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_1_reg_5089[4]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_1_reg_5089_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_1_reg_5089[5]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_1_reg_5089_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_1_reg_5089[6]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_1_reg_5089_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_1_reg_5089[7]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_5_reg_5099[0]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_5_reg_5099[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_5_reg_5099[1]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_5_reg_5099[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_5_reg_5099[2]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_5_reg_5099[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_5_reg_5099[31]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_5_reg_5099[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_5_reg_5099[3]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_5_reg_5099[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_5_reg_5099[4]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_5_reg_5099[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_5_reg_5099[5]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_5_reg_5099[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_5_reg_5099[6]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_5_reg_5099[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_5_reg_5099[7]),
        .Q(ap_reg_pp0_iter10_flag_d_max4_5_reg_5099[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min2_1_reg_5032_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[0]),
        .Q(ap_reg_pp0_iter10_flag_d_min2_1_reg_5032[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min2_1_reg_5032_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[1]),
        .Q(ap_reg_pp0_iter10_flag_d_min2_1_reg_5032[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min2_1_reg_5032_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[2]),
        .Q(ap_reg_pp0_iter10_flag_d_min2_1_reg_5032[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min2_1_reg_5032_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[31]),
        .Q(ap_reg_pp0_iter10_flag_d_min2_1_reg_5032[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min2_1_reg_5032_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[3]),
        .Q(ap_reg_pp0_iter10_flag_d_min2_1_reg_5032[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min2_1_reg_5032_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[4]),
        .Q(ap_reg_pp0_iter10_flag_d_min2_1_reg_5032[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min2_1_reg_5032_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[5]),
        .Q(ap_reg_pp0_iter10_flag_d_min2_1_reg_5032[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min2_1_reg_5032_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[6]),
        .Q(ap_reg_pp0_iter10_flag_d_min2_1_reg_5032[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min2_1_reg_5032_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[7]),
        .Q(ap_reg_pp0_iter10_flag_d_min2_1_reg_5032[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_1_reg_5084_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_1_reg_5084[0]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_1_reg_5084_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_1_reg_5084[1]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_1_reg_5084_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_1_reg_5084[2]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_1_reg_5084_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_1_reg_5084[31]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_1_reg_5084_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_1_reg_5084[3]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_1_reg_5084_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_1_reg_5084[4]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_1_reg_5084_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_1_reg_5084[5]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_1_reg_5084_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_1_reg_5084[6]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_1_reg_5084_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_1_reg_5084[7]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_5_reg_5094[0]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_5_reg_5094[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_5_reg_5094[1]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_5_reg_5094[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_5_reg_5094[2]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_5_reg_5094[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_5_reg_5094[31]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_5_reg_5094[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_5_reg_5094[3]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_5_reg_5094[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_5_reg_5094[4]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_5_reg_5094[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_5_reg_5094[5]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_5_reg_5094[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_5_reg_5094[6]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_5_reg_5094[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_5_reg_5094[7]),
        .Q(ap_reg_pp0_iter10_flag_d_min4_5_reg_5094[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5016_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5016),
        .Q(ap_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5016),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter9_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter10_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter11_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_13_i_i_reg_5104[0]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_13_i_i_reg_5104[1]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_13_i_i_reg_5104[2]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_13_i_i_reg_5104[3]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_13_i_i_reg_5104[4]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_13_i_i_reg_5104[5]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_13_i_i_reg_5104[6]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_13_i_i_reg_5104[7]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104_reg[8] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_13_i_i_reg_5104[8]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_15_i_i_reg_5116[0]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_15_i_i_reg_5116[1]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_15_i_i_reg_5116[2]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_15_i_i_reg_5116[3]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_15_i_i_reg_5116[4]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_15_i_i_reg_5116[5]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_15_i_i_reg_5116[6]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_15_i_i_reg_5116[7]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116_reg[8] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_15_i_i_reg_5116[8]),
        .Q(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[0]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[1]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[2]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[3]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[4]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[5]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[6]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[7]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992_reg[8]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[0]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_6_i_i_reg_5004[0]),
        .Q(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[1]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_6_i_i_reg_5004[1]),
        .Q(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[2]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_6_i_i_reg_5004[2]),
        .Q(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[3]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_6_i_i_reg_5004[3]),
        .Q(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[4]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_6_i_i_reg_5004[4]),
        .Q(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[5]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_6_i_i_reg_5004[5]),
        .Q(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[6]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_6_i_i_reg_5004[6]),
        .Q(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[7]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_6_i_i_reg_5004[7]),
        .Q(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[8]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_6_i_i_reg_5004[8]),
        .Q(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[8]_srl4_n_0 ));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_1_reg_5089_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[0]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_1_reg_5089[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_1_reg_5089_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[1]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_1_reg_5089[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_1_reg_5089_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[2]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_1_reg_5089[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_1_reg_5089_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[31]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_1_reg_5089[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_1_reg_5089_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[3]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_1_reg_5089[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_1_reg_5089_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[4]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_1_reg_5089[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_1_reg_5089_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[5]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_1_reg_5089[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_1_reg_5089_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[6]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_1_reg_5089[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_1_reg_5089_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_max4_1_reg_5089[7]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_1_reg_5089[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_3_reg_5137_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_3_reg_5137[0]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_3_reg_5137[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_3_reg_5137_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_3_reg_5137[1]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_3_reg_5137[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_3_reg_5137_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_3_reg_5137[2]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_3_reg_5137[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_3_reg_5137_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_3_reg_5137[31]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_3_reg_5137[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_3_reg_5137_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_3_reg_5137[3]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_3_reg_5137[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_3_reg_5137_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_3_reg_5137[4]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_3_reg_5137[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_3_reg_5137_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_3_reg_5137[5]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_3_reg_5137[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_3_reg_5137_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_3_reg_5137[6]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_3_reg_5137[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_3_reg_5137_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_3_reg_5137[7]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_3_reg_5137[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_7_reg_5147[0]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_7_reg_5147[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_7_reg_5147[1]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_7_reg_5147[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_7_reg_5147[2]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_7_reg_5147[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_7_reg_5147[31]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_7_reg_5147[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_7_reg_5147[3]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_7_reg_5147[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_7_reg_5147[4]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_7_reg_5147[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_7_reg_5147[5]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_7_reg_5147[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_7_reg_5147[6]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_7_reg_5147[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max4_7_reg_5147[7]),
        .Q(ap_reg_pp0_iter11_flag_d_max4_7_reg_5147[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_1_reg_5084_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[0]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_1_reg_5084[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_1_reg_5084_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[1]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_1_reg_5084[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_1_reg_5084_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[2]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_1_reg_5084[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_1_reg_5084_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[31]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_1_reg_5084[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_1_reg_5084_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[3]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_1_reg_5084[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_1_reg_5084_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[4]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_1_reg_5084[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_1_reg_5084_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[5]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_1_reg_5084[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_1_reg_5084_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[6]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_1_reg_5084[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_1_reg_5084_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_flag_d_min4_1_reg_5084[7]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_1_reg_5084[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_3_reg_5132_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_3_reg_5132[0]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_3_reg_5132[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_3_reg_5132_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_3_reg_5132[1]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_3_reg_5132[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_3_reg_5132_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_3_reg_5132[2]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_3_reg_5132[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_3_reg_5132_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_3_reg_5132[31]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_3_reg_5132[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_3_reg_5132_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_3_reg_5132[3]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_3_reg_5132[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_3_reg_5132_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_3_reg_5132[4]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_3_reg_5132[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_3_reg_5132_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_3_reg_5132[5]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_3_reg_5132[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_3_reg_5132_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_3_reg_5132[6]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_3_reg_5132[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_3_reg_5132_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_3_reg_5132[7]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_3_reg_5132[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_7_reg_5142[0]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_7_reg_5142[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_7_reg_5142[1]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_7_reg_5142[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_7_reg_5142[2]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_7_reg_5142[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_7_reg_5142[31]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_7_reg_5142[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_7_reg_5142[3]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_7_reg_5142[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_7_reg_5142[4]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_7_reg_5142[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_7_reg_5142[5]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_7_reg_5142[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_7_reg_5142[6]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_7_reg_5142[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min4_7_reg_5142[7]),
        .Q(ap_reg_pp0_iter11_flag_d_min4_7_reg_5142[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_iscorner_2_i_16_i_i_reg_5016_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5016),
        .Q(ap_reg_pp0_iter11_iscorner_2_i_16_i_i_reg_5016),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter10_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter11_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter11_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter12_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[0]),
        .Q(ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[1]),
        .Q(ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[2]),
        .Q(ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[3]),
        .Q(ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[4]),
        .Q(ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[5]),
        .Q(ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[6]),
        .Q(ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[7]),
        .Q(ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116_reg[8] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116[8]),
        .Q(ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[0]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_1_i_i_reg_4974[0]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[1]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_1_i_i_reg_4974[1]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[2]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_1_i_i_reg_4974[2]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[3]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_1_i_i_reg_4974[3]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[4]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_1_i_i_reg_4974[4]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[5]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_1_i_i_reg_4974[5]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[6]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_1_i_i_reg_4974[6]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[7]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_1_i_i_reg_4974[7]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[8]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_1_i_i_reg_4974[8]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[8]_srl5_n_0 ));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[0]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[1]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[2]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[3]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[4]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[5]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[6]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[7]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004_reg[8]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[0]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_8_i_i_reg_4968[0]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[1]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_8_i_i_reg_4968[1]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[2]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_8_i_i_reg_4968[2]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[3]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_8_i_i_reg_4968[3]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[4]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_8_i_i_reg_4968[4]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[5]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_8_i_i_reg_4968[5]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[6]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_8_i_i_reg_4968[6]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[7]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_8_i_i_reg_4968[7]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[8]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_8_i_i_reg_4968[8]),
        .Q(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[8]_srl5_n_0 ));
  FDRE \ap_reg_pp0_iter12_iscorner_2_i_16_i_i_reg_5016_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter11_iscorner_2_i_16_i_i_reg_5016),
        .Q(ap_reg_pp0_iter12_iscorner_2_i_16_i_i_reg_5016),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter11_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter12_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter12_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter13_exitcond4_i_i_reg_4507),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[0]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_10_i_i_reg_5026[0]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[1]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_10_i_i_reg_5026[1]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[2]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_10_i_i_reg_5026[2]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[3]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_10_i_i_reg_5026[3]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[4]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_10_i_i_reg_5026[4]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[5]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_10_i_i_reg_5026[5]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[6]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_10_i_i_reg_5026[6]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[7]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_10_i_i_reg_5026[7]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[8]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_10_i_i_reg_5026[8]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[8]_srl5_n_0 ));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[0]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[1]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[2]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[3]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[4]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[5]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[6]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[7]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974_reg[8]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[0]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_3_i_i_reg_4986[0]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[1]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_3_i_i_reg_4986[1]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[2]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_3_i_i_reg_4986[2]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[3]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_3_i_i_reg_4986[3]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[4]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_3_i_i_reg_4986[4]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[5]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_3_i_i_reg_4986[5]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[6]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_3_i_i_reg_4986[6]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[7]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_3_i_i_reg_4986[7]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[8]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_3_i_i_reg_4986[8]),
        .Q(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[8]_srl6_n_0 ));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[0]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[1]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[2]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[3]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[4]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[5]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[6]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[7]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968_reg[8]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_iscorner_2_i_16_i_i_reg_5016_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter12_iscorner_2_i_16_i_i_reg_5016),
        .Q(ap_reg_pp0_iter13_iscorner_2_i_16_i_i_reg_5016),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter12_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter13_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_2_i_i_reg_5222[0]),
        .Q(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_2_i_i_reg_5222[1]),
        .Q(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_2_i_i_reg_5222[2]),
        .Q(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_2_i_i_reg_5222[31]),
        .Q(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_2_i_i_reg_5222[3]),
        .Q(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_2_i_i_reg_5222[4]),
        .Q(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_2_i_i_reg_5222[5]),
        .Q(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_2_i_i_reg_5222[6]),
        .Q(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_2_i_i_reg_5222[7]),
        .Q(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_i_i_reg_5212_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_i_i_reg_5212[0]),
        .Q(ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_i_i_reg_5212_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_i_i_reg_5212[1]),
        .Q(ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_i_i_reg_5212_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_i_i_reg_5212[2]),
        .Q(ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_i_i_reg_5212_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_i_i_reg_5212[31]),
        .Q(ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_i_i_reg_5212_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_i_i_reg_5212[3]),
        .Q(ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_i_i_reg_5212_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_i_i_reg_5212[4]),
        .Q(ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_i_i_reg_5212_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_i_i_reg_5212[5]),
        .Q(ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_i_i_reg_5212_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_i_i_reg_5212[6]),
        .Q(ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_81_i_i_reg_5212_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_81_i_i_reg_5212[7]),
        .Q(ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_2_i_i_reg_5227[0]),
        .Q(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_2_i_i_reg_5227[1]),
        .Q(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_2_i_i_reg_5227[2]),
        .Q(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_2_i_i_reg_5227[31]),
        .Q(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_2_i_i_reg_5227[3]),
        .Q(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_2_i_i_reg_5227[4]),
        .Q(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_2_i_i_reg_5227[5]),
        .Q(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_2_i_i_reg_5227[6]),
        .Q(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_2_i_i_reg_5227[7]),
        .Q(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_i_i_reg_5217_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_i_i_reg_5217[0]),
        .Q(ap_reg_pp0_iter13_tmp_83_i_i_reg_5217[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_i_i_reg_5217_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_i_i_reg_5217[1]),
        .Q(ap_reg_pp0_iter13_tmp_83_i_i_reg_5217[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_i_i_reg_5217_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_i_i_reg_5217[2]),
        .Q(ap_reg_pp0_iter13_tmp_83_i_i_reg_5217[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_i_i_reg_5217_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_i_i_reg_5217[31]),
        .Q(ap_reg_pp0_iter13_tmp_83_i_i_reg_5217[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_i_i_reg_5217_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_i_i_reg_5217[3]),
        .Q(ap_reg_pp0_iter13_tmp_83_i_i_reg_5217[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_i_i_reg_5217_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_i_i_reg_5217[4]),
        .Q(ap_reg_pp0_iter13_tmp_83_i_i_reg_5217[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_i_i_reg_5217_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_i_i_reg_5217[5]),
        .Q(ap_reg_pp0_iter13_tmp_83_i_i_reg_5217[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_i_i_reg_5217_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_i_i_reg_5217[6]),
        .Q(ap_reg_pp0_iter13_tmp_83_i_i_reg_5217[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter13_tmp_83_i_i_reg_5217_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_83_i_i_reg_5217[7]),
        .Q(ap_reg_pp0_iter13_tmp_83_i_i_reg_5217[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter14_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[0]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[1]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[2]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[3]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[4]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[5]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[6]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[7]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026_reg[8]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[0]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_12_i_i_reg_5068[0]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[1]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_12_i_i_reg_5068[1]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[2]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_12_i_i_reg_5068[2]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[3]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_12_i_i_reg_5068[3]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[4]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_12_i_i_reg_5068[4]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[5]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_12_i_i_reg_5068[5]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[6]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_12_i_i_reg_5068[6]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[7]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_12_i_i_reg_5068[7]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[8]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_12_i_i_reg_5068[8]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[8]_srl5_n_0 ));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[0]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[1]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[2]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[3]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[4]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[5]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[6]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[7]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986_reg[8]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[0]_srl7 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_5_i_i_reg_4998[0]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[0]_srl7_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[1]_srl7 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_5_i_i_reg_4998[1]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[1]_srl7_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[2]_srl7 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_5_i_i_reg_4998[2]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[3]_srl7 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_5_i_i_reg_4998[3]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[3]_srl7_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[4]_srl7 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_5_i_i_reg_4998[4]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[4]_srl7_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[5]_srl7 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_5_i_i_reg_4998[5]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[5]_srl7_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[6]_srl7 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_5_i_i_reg_4998[6]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[6]_srl7_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[7]_srl7 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_5_i_i_reg_4998[7]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[7]_srl7_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[8]_srl7 " *) 
  SRL16E \ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_5_i_i_reg_4998[8]),
        .Q(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[8]_srl7_n_0 ));
  FDRE \ap_reg_pp0_iter14_iscorner_2_i_16_i_i_reg_5016_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_iscorner_2_i_16_i_i_reg_5016),
        .Q(ap_reg_pp0_iter14_iscorner_2_i_16_i_i_reg_5016),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter14_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[0]),
        .Q(ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[1]),
        .Q(ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[2]),
        .Q(ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[31]),
        .Q(ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[3]),
        .Q(ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[4]),
        .Q(ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[5]),
        .Q(ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[6]),
        .Q(ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222[7]),
        .Q(ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[0]),
        .Q(ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[1]),
        .Q(ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[2]),
        .Q(ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[31]),
        .Q(ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[3]),
        .Q(ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[4]),
        .Q(ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[5]),
        .Q(ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[6]),
        .Q(ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227[7]),
        .Q(ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter14_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter15_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[0]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[1]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[2]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[3]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[4]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[5]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[6]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[7]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068_reg[8]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[0]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_14_i_i_reg_5110[0]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[1]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_14_i_i_reg_5110[1]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[2]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_14_i_i_reg_5110[2]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[3]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_14_i_i_reg_5110[3]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[4]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_14_i_i_reg_5110[4]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[5]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_14_i_i_reg_5110[5]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[6]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_14_i_i_reg_5110[6]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[7]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_14_i_i_reg_5110[7]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[8]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_14_i_i_reg_5110[8]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[8]_srl5_n_0 ));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[0]_srl7_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[1]_srl7_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[2]_srl7_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[3]_srl7_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[4]_srl7_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[5]_srl7_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[6]_srl7_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[7]_srl7_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998_reg[8]_srl7_n_0 ),
        .Q(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[0]_srl8 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_7_i_i_reg_5010[0]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[0]_srl8_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[1]_srl8 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_7_i_i_reg_5010[1]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[1]_srl8_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[2]_srl8 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_7_i_i_reg_5010[2]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[2]_srl8_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[3]_srl8 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_7_i_i_reg_5010[3]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[3]_srl8_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[4]_srl8 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_7_i_i_reg_5010[4]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[4]_srl8_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[5]_srl8 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_7_i_i_reg_5010[5]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[5]_srl8_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[6]_srl8 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_7_i_i_reg_5010[6]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[6]_srl8_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[7]_srl8 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_7_i_i_reg_5010[7]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[7]_srl8_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[8]_srl8 " *) 
  SRL16E \ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[8]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_7_i_i_reg_5010[8]),
        .Q(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[8]_srl8_n_0 ));
  FDRE \ap_reg_pp0_iter15_iscorner_2_i_16_i_i_reg_5016_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter14_iscorner_2_i_16_i_i_reg_5016),
        .Q(ap_reg_pp0_iter15_iscorner_2_i_16_i_i_reg_5016),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter15_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter14_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter15_tmp_12_i_i_reg_4557),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_81_4_i_i_reg_5232[0]),
        .Q(ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232[0]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[1]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_81_4_i_i_reg_5232[1]),
        .Q(ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232[1]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[2]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_81_4_i_i_reg_5232[2]),
        .Q(ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232[2]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[31]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_81_4_i_i_reg_5232[31]),
        .Q(ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232[31]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[3]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_81_4_i_i_reg_5232[3]),
        .Q(ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232[3]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[4]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_81_4_i_i_reg_5232[4]),
        .Q(ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232[4]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[5]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_81_4_i_i_reg_5232[5]),
        .Q(ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232[5]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[6]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_81_4_i_i_reg_5232[6]),
        .Q(ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232[6]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[7]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_81_4_i_i_reg_5232[7]),
        .Q(ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232[7]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_83_4_i_i_reg_5237[0]),
        .Q(ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237[0]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[1]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_83_4_i_i_reg_5237[1]),
        .Q(ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237[1]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[2]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_83_4_i_i_reg_5237[2]),
        .Q(ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237[2]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[31]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_83_4_i_i_reg_5237[31]),
        .Q(ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237[31]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[3]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_83_4_i_i_reg_5237[3]),
        .Q(ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237[3]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[4]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_83_4_i_i_reg_5237[4]),
        .Q(ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237[4]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[5]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_83_4_i_i_reg_5237[5]),
        .Q(ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237[5]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[6]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_83_4_i_i_reg_5237[6]),
        .Q(ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237[6]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[7]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_83_4_i_i_reg_5237[7]),
        .Q(ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237[7]));
  FDRE \ap_reg_pp0_iter16_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter15_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter16_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[0]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[1]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[2]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[3]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[4]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[5]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[6]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[7]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110_reg[8]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[0]_srl8_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[1]_srl8_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[2]_srl8_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[3]_srl8_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[4]_srl8_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[5]_srl8_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[6]_srl8_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[7]_srl8_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010_reg[8]_srl8_n_0 ),
        .Q(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter16_iscorner_2_i_16_i_i_reg_5016_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter15_iscorner_2_i_16_i_i_reg_5016),
        .Q(ap_reg_pp0_iter16_iscorner_2_i_16_i_i_reg_5016),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg[0]_srl15 " *) 
  SRL16E \ap_reg_pp0_iter16_t_V_3_reg_573_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(ap_reg_pp0_iter1_t_V_3_reg_573[0]),
        .Q(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg[10]_srl15 " *) 
  SRL16E \ap_reg_pp0_iter16_t_V_3_reg_573_reg[10]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(ap_reg_pp0_iter1_t_V_3_reg_573[10]),
        .Q(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg[1]_srl15 " *) 
  SRL16E \ap_reg_pp0_iter16_t_V_3_reg_573_reg[1]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(ap_reg_pp0_iter1_t_V_3_reg_573[1]),
        .Q(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg[2]_srl15 " *) 
  SRL16E \ap_reg_pp0_iter16_t_V_3_reg_573_reg[2]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(ap_reg_pp0_iter1_t_V_3_reg_573[2]),
        .Q(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg[3]_srl15 " *) 
  SRL16E \ap_reg_pp0_iter16_t_V_3_reg_573_reg[3]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(ap_reg_pp0_iter1_t_V_3_reg_573[3]),
        .Q(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg[4]_srl15 " *) 
  SRL16E \ap_reg_pp0_iter16_t_V_3_reg_573_reg[4]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(ap_reg_pp0_iter1_t_V_3_reg_573[4]),
        .Q(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg[5]_srl15 " *) 
  SRL16E \ap_reg_pp0_iter16_t_V_3_reg_573_reg[5]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(ap_reg_pp0_iter1_t_V_3_reg_573[5]),
        .Q(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg[6]_srl15 " *) 
  SRL16E \ap_reg_pp0_iter16_t_V_3_reg_573_reg[6]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(ap_reg_pp0_iter1_t_V_3_reg_573[6]),
        .Q(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg[7]_srl15 " *) 
  SRL16E \ap_reg_pp0_iter16_t_V_3_reg_573_reg[7]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(ap_reg_pp0_iter1_t_V_3_reg_573[7]),
        .Q(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg[8]_srl15 " *) 
  SRL16E \ap_reg_pp0_iter16_t_V_3_reg_573_reg[8]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(ap_reg_pp0_iter1_t_V_3_reg_573[8]),
        .Q(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_t_V_3_reg_573_reg[9]_srl15 " *) 
  SRL16E \ap_reg_pp0_iter16_t_V_3_reg_573_reg[9]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(ap_reg_pp0_iter1_t_V_3_reg_573[9]),
        .Q(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[9]_srl15_n_0 ));
  FDRE \ap_reg_pp0_iter16_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter15_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter16_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter16_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter17_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_iscorner_2_i_16_i_i_reg_5016_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter16_iscorner_2_i_16_i_i_reg_5016),
        .Q(ap_reg_pp0_iter17_iscorner_2_i_16_i_i_reg_5016),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_t_V_3_reg_573_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[0]_srl15_n_0 ),
        .Q(ap_reg_pp0_iter17_t_V_3_reg_573[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_t_V_3_reg_573_reg[10]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[10]_srl15_n_0 ),
        .Q(ap_reg_pp0_iter17_t_V_3_reg_573[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_t_V_3_reg_573_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[1]_srl15_n_0 ),
        .Q(ap_reg_pp0_iter17_t_V_3_reg_573[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_t_V_3_reg_573_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[2]_srl15_n_0 ),
        .Q(ap_reg_pp0_iter17_t_V_3_reg_573[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_t_V_3_reg_573_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[3]_srl15_n_0 ),
        .Q(ap_reg_pp0_iter17_t_V_3_reg_573[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_t_V_3_reg_573_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[4]_srl15_n_0 ),
        .Q(ap_reg_pp0_iter17_t_V_3_reg_573[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_t_V_3_reg_573_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[5]_srl15_n_0 ),
        .Q(ap_reg_pp0_iter17_t_V_3_reg_573[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_t_V_3_reg_573_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[6]_srl15_n_0 ),
        .Q(ap_reg_pp0_iter17_t_V_3_reg_573[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_t_V_3_reg_573_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[7]_srl15_n_0 ),
        .Q(ap_reg_pp0_iter17_t_V_3_reg_573[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_t_V_3_reg_573_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[8]_srl15_n_0 ),
        .Q(ap_reg_pp0_iter17_t_V_3_reg_573[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_t_V_3_reg_573_reg[9]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter16_t_V_3_reg_573_reg[9]_srl15_n_0 ),
        .Q(ap_reg_pp0_iter17_t_V_3_reg_573[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter17_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter16_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter17_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter18_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter17_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter18_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter18_iscorner_2_i_16_i_i_reg_5016_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter17_iscorner_2_i_16_i_i_reg_5016),
        .Q(ap_reg_pp0_iter18_iscorner_2_i_16_i_i_reg_5016),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter18_or_cond4_i_i_reg_4561_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter18_or_cond4_i_i_reg_4561_reg[0]_srl17 " *) 
  SRLC32E \ap_reg_pp0_iter18_or_cond4_i_i_reg_4561_reg[0]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(ap_reg_pp0_iter1_or_cond4_i_i_reg_4561),
        .Q(\ap_reg_pp0_iter18_or_cond4_i_i_reg_4561_reg[0]_srl17_n_0 ),
        .Q31(\NLW_ap_reg_pp0_iter18_or_cond4_i_i_reg_4561_reg[0]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter18_or_cond_i_i_reg_4516_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter18_or_cond_i_i_reg_4516_reg[0]_srl17 " *) 
  SRLC32E \ap_reg_pp0_iter18_or_cond_i_i_reg_4516_reg[0]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(ap_reg_pp0_iter1_or_cond_i_i_reg_4516),
        .Q(\ap_reg_pp0_iter18_or_cond_i_i_reg_4516_reg[0]_srl17_n_0 ),
        .Q31(\NLW_ap_reg_pp0_iter18_or_cond_i_i_reg_4516_reg[0]_srl17_Q31_UNCONNECTED ));
  FDRE \ap_reg_pp0_iter18_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter17_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter18_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_buf_val_1_V_ad_reg_5368[0]),
        .Q(ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368_reg[10] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_buf_val_1_V_ad_reg_5368[10]),
        .Q(ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_buf_val_1_V_ad_reg_5368[1]),
        .Q(ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_buf_val_1_V_ad_reg_5368[2]),
        .Q(ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_buf_val_1_V_ad_reg_5368[3]),
        .Q(ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_buf_val_1_V_ad_reg_5368[4]),
        .Q(ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_buf_val_1_V_ad_reg_5368[5]),
        .Q(ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_buf_val_1_V_ad_reg_5368[6]),
        .Q(ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_buf_val_1_V_ad_reg_5368[7]),
        .Q(ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368_reg[8] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_buf_val_1_V_ad_reg_5368[8]),
        .Q(ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368_reg[9] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_buf_val_1_V_ad_reg_5368[9]),
        .Q(ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter18_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter19_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_or_cond4_i_i_reg_4561_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter18_or_cond4_i_i_reg_4561_reg[0]_srl17_n_0 ),
        .Q(ap_reg_pp0_iter19_or_cond4_i_i_reg_4561),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter19_or_cond_i_i_reg_4516_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter18_or_cond_i_i_reg_4516_reg[0]_srl17_n_0 ),
        .Q(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter1_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_or_cond4_i_i_reg_4561_reg[0] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(or_cond4_i_i_reg_4561),
        .Q(ap_reg_pp0_iter1_or_cond4_i_i_reg_4561),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_or_cond_i_i_reg_4516_reg[0] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(or_cond_i_i_reg_4516),
        .Q(ap_reg_pp0_iter1_or_cond_i_i_reg_4516),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_3_reg_573_reg[0] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(\t_V_3_reg_573_reg_n_0_[0] ),
        .Q(ap_reg_pp0_iter1_t_V_3_reg_573[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_3_reg_573_reg[10] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(\t_V_3_reg_573_reg_n_0_[10] ),
        .Q(ap_reg_pp0_iter1_t_V_3_reg_573[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_3_reg_573_reg[1] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(\t_V_3_reg_573_reg_n_0_[1] ),
        .Q(ap_reg_pp0_iter1_t_V_3_reg_573[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_3_reg_573_reg[2] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(\t_V_3_reg_573_reg_n_0_[2] ),
        .Q(ap_reg_pp0_iter1_t_V_3_reg_573[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_3_reg_573_reg[3] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(\t_V_3_reg_573_reg_n_0_[3] ),
        .Q(ap_reg_pp0_iter1_t_V_3_reg_573[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_3_reg_573_reg[4] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(\t_V_3_reg_573_reg_n_0_[4] ),
        .Q(ap_reg_pp0_iter1_t_V_3_reg_573[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_3_reg_573_reg[5] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(\t_V_3_reg_573_reg_n_0_[5] ),
        .Q(ap_reg_pp0_iter1_t_V_3_reg_573[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_3_reg_573_reg[6] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(\t_V_3_reg_573_reg_n_0_[6] ),
        .Q(ap_reg_pp0_iter1_t_V_3_reg_573[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_3_reg_573_reg[7] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(\t_V_3_reg_573_reg_n_0_[7] ),
        .Q(ap_reg_pp0_iter1_t_V_3_reg_573[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_3_reg_573_reg[8] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(\t_V_3_reg_573_reg_n_0_[8] ),
        .Q(ap_reg_pp0_iter1_t_V_3_reg_573[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_3_reg_573_reg[9] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(\t_V_3_reg_573_reg_n_0_[9] ),
        .Q(ap_reg_pp0_iter1_t_V_3_reg_573[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter1_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter1_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter2_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter1_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter2_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter2_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter3_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter2_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter3_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter3_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter4_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_or_cond5_i_i_reg_4749_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(or_cond5_i_i_reg_4749),
        .Q(ap_reg_pp0_iter4_or_cond5_i_i_reg_4749),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_or_cond6_i_i_reg_4765_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(or_cond6_i_i_reg_4765),
        .Q(ap_reg_pp0_iter4_or_cond6_i_i_reg_4765),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_or_cond7_i_i_reg_4780_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(or_cond7_i_i_reg_4780),
        .Q(ap_reg_pp0_iter4_or_cond7_i_i_reg_4780),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_or_cond8_i_i_reg_4795_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(or_cond8_i_i_reg_4795),
        .Q(ap_reg_pp0_iter4_or_cond8_i_i_reg_4795),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter3_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter4_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_60_1_not_i_i_reg_4755_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_60_1_not_i_i_reg_4755),
        .Q(ap_reg_pp0_iter4_tmp_60_1_not_i_i_reg_4755),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_60_2_not_i_i_reg_4770_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_60_2_not_i_i_reg_4770),
        .Q(ap_reg_pp0_iter4_tmp_60_2_not_i_i_reg_4770),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_62_1_i_i_reg_4760_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_62_1_i_i_reg_4760),
        .Q(ap_reg_pp0_iter4_tmp_62_1_i_i_reg_4760),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_62_2_i_i_reg_4775_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_62_2_i_i_reg_4775),
        .Q(ap_reg_pp0_iter4_tmp_62_2_i_i_reg_4775),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter4_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter5_exitcond4_i_i_reg_4507),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_not_or_cond11_i_i_reg_4852_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_not_or_cond11_i_i_reg_4852_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_not_or_cond11_i_i_reg_4852_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(not_or_cond11_i_i_reg_4852),
        .Q(\ap_reg_pp0_iter5_not_or_cond11_i_i_reg_4852_reg[0]_srl2_n_0 ));
  FDRE \ap_reg_pp0_iter5_not_or_cond12_i_i_reg_4858_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(not_or_cond12_i_i_reg_4858),
        .Q(ap_reg_pp0_iter5_not_or_cond12_i_i_reg_4858),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_or_cond10_i_i_reg_4825_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_or_cond10_i_i_reg_4825_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_or_cond10_i_i_reg_4825_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(or_cond10_i_i_reg_4825),
        .Q(\ap_reg_pp0_iter5_or_cond10_i_i_reg_4825_reg[0]_srl2_n_0 ));
  FDRE \ap_reg_pp0_iter5_or_cond20_i_i_reg_4920_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(or_cond20_i_i_reg_4920),
        .Q(ap_reg_pp0_iter5_or_cond20_i_i_reg_4920),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_or_cond5_i_i_reg_4749_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter4_or_cond5_i_i_reg_4749),
        .Q(ap_reg_pp0_iter5_or_cond5_i_i_reg_4749),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_or_cond6_i_i_reg_4765_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter4_or_cond6_i_i_reg_4765),
        .Q(ap_reg_pp0_iter5_or_cond6_i_i_reg_4765),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_or_cond7_i_i_reg_4780_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter4_or_cond7_i_i_reg_4780),
        .Q(ap_reg_pp0_iter5_or_cond7_i_i_reg_4780),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_or_cond8_i_i_reg_4795_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter4_or_cond8_i_i_reg_4795),
        .Q(ap_reg_pp0_iter5_or_cond8_i_i_reg_4795),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_or_cond9_i_i_reg_4810_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_or_cond9_i_i_reg_4810_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_or_cond9_i_i_reg_4810_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(or_cond9_i_i_reg_4810),
        .Q(\ap_reg_pp0_iter5_or_cond9_i_i_reg_4810_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_1_i_i_reg_4636_reg[8]_0 [0]),
        .Q(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[1]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_1_i_i_reg_4636_reg[8]_0 [1]),
        .Q(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[2]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_1_i_i_reg_4636_reg[8]_0 [2]),
        .Q(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[3]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_1_i_i_reg_4636_reg[8]_0 [3]),
        .Q(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[4]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_1_i_i_reg_4636_reg[8]_0 [4]),
        .Q(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[5]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_1_i_i_reg_4636_reg[8]_0 [5]),
        .Q(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[6]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_1_i_i_reg_4636_reg[8]_0 [6]),
        .Q(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[7]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_1_i_i_reg_4636_reg[8]_0 [7]),
        .Q(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[8]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_1_i_i_reg_4636_reg[8]_0 [8]),
        .Q(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_2_i_i_reg_4643_reg[8]_0 [0]),
        .Q(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[1]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_2_i_i_reg_4643_reg[8]_0 [1]),
        .Q(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[2]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_2_i_i_reg_4643_reg[8]_0 [2]),
        .Q(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[3]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_2_i_i_reg_4643_reg[8]_0 [3]),
        .Q(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[4]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_2_i_i_reg_4643_reg[8]_0 [4]),
        .Q(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[5]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_2_i_i_reg_4643_reg[8]_0 [5]),
        .Q(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[6]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_2_i_i_reg_4643_reg[8]_0 [6]),
        .Q(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[7]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_2_i_i_reg_4643_reg[8]_0 [7]),
        .Q(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[8]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_2_i_i_reg_4643_reg[8]_0 [8]),
        .Q(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_3_i_i_reg_4650_reg[8]_0 [0]),
        .Q(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[1]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_3_i_i_reg_4650_reg[8]_0 [1]),
        .Q(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[2]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_3_i_i_reg_4650_reg[8]_0 [2]),
        .Q(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[3]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_3_i_i_reg_4650_reg[8]_0 [3]),
        .Q(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[4]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_3_i_i_reg_4650_reg[8]_0 [4]),
        .Q(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[5]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_3_i_i_reg_4650_reg[8]_0 [5]),
        .Q(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[6]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_3_i_i_reg_4650_reg[8]_0 [6]),
        .Q(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[7]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_3_i_i_reg_4650_reg[8]_0 [7]),
        .Q(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[8]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_3_i_i_reg_4650_reg[8]_0 [8]),
        .Q(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_4_i_i_reg_4657_reg[8]_0 [0]),
        .Q(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[1]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_4_i_i_reg_4657_reg[8]_0 [1]),
        .Q(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[2]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_4_i_i_reg_4657_reg[8]_0 [2]),
        .Q(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[3]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_4_i_i_reg_4657_reg[8]_0 [3]),
        .Q(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[4]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_4_i_i_reg_4657_reg[8]_0 [4]),
        .Q(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[5]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_4_i_i_reg_4657_reg[8]_0 [5]),
        .Q(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[6]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_4_i_i_reg_4657_reg[8]_0 [6]),
        .Q(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[7]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_4_i_i_reg_4657_reg[8]_0 [7]),
        .Q(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[8]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_4_i_i_reg_4657_reg[8]_0 [8]),
        .Q(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_5_i_i_reg_4664_reg[8]_0 [0]),
        .Q(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[1]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_5_i_i_reg_4664_reg[8]_0 [1]),
        .Q(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[2]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_5_i_i_reg_4664_reg[8]_0 [2]),
        .Q(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[3]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_5_i_i_reg_4664_reg[8]_0 [3]),
        .Q(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[4]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_5_i_i_reg_4664_reg[8]_0 [4]),
        .Q(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[5]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_5_i_i_reg_4664_reg[8]_0 [5]),
        .Q(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[6]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_5_i_i_reg_4664_reg[8]_0 [6]),
        .Q(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[7]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_5_i_i_reg_4664_reg[8]_0 [7]),
        .Q(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[8]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_5_i_i_reg_4664_reg[8]_0 [8]),
        .Q(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_i_i_reg_4671[0]),
        .Q(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[1]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_i_i_reg_4671[1]),
        .Q(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[2]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_i_i_reg_4671[2]),
        .Q(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[3]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_i_i_reg_4671[3]),
        .Q(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[4]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_i_i_reg_4671[4]),
        .Q(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[5]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_i_i_reg_4671[5]),
        .Q(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[6]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_i_i_reg_4671[6]),
        .Q(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[7]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_i_i_reg_4671[7]),
        .Q(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[8]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_i_i_reg_4671[8]),
        .Q(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_8_i_i_reg_4732[0]),
        .Q(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[1]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_8_i_i_reg_4732[1]),
        .Q(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[2]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_8_i_i_reg_4732[2]),
        .Q(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[3]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_8_i_i_reg_4732[3]),
        .Q(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[4]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_8_i_i_reg_4732[4]),
        .Q(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[5]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_8_i_i_reg_4732[5]),
        .Q(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[6]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_8_i_i_reg_4732[6]),
        .Q(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[7]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_8_i_i_reg_4732[7]),
        .Q(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[8]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_8_i_i_reg_4732[8]),
        .Q(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_i_i_64_reg_4720[0]),
        .Q(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[1]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_i_i_64_reg_4720[1]),
        .Q(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[2]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_i_i_64_reg_4720[2]),
        .Q(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[3]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_i_i_64_reg_4720[3]),
        .Q(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[4]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_i_i_64_reg_4720[4]),
        .Q(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[5]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_i_i_64_reg_4720[5]),
        .Q(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[6]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_i_i_64_reg_4720[6]),
        .Q(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[7]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_i_i_64_reg_4720[7]),
        .Q(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[8]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_i_i_64_reg_4720[8]),
        .Q(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[8]_srl2_n_0 ));
  FDRE \ap_reg_pp0_iter5_tmp6_i_reg_4926_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp6_i_reg_4926),
        .Q(ap_reg_pp0_iter5_tmp6_i_reg_4926),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter4_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter5_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_tmp_60_1_not_i_i_reg_4755_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter4_tmp_60_1_not_i_i_reg_4755),
        .Q(ap_reg_pp0_iter5_tmp_60_1_not_i_i_reg_4755),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_tmp_60_2_not_i_i_reg_4770_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter4_tmp_60_2_not_i_i_reg_4770),
        .Q(ap_reg_pp0_iter5_tmp_60_2_not_i_i_reg_4770),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_tmp_60_3_not_i_i_reg_4785_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_tmp_60_3_not_i_i_reg_4785_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_tmp_60_3_not_i_i_reg_4785_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_60_3_not_i_i_reg_4785),
        .Q(\ap_reg_pp0_iter5_tmp_60_3_not_i_i_reg_4785_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_tmp_60_4_not_i_i_reg_4800_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_tmp_60_4_not_i_i_reg_4800_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_tmp_60_4_not_i_i_reg_4800_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_60_4_not_i_i_reg_4800),
        .Q(\ap_reg_pp0_iter5_tmp_60_4_not_i_i_reg_4800_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_tmp_60_5_not_i_i_reg_4815_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_tmp_60_5_not_i_i_reg_4815_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_tmp_60_5_not_i_i_reg_4815_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_60_5_not_i_i_reg_4815),
        .Q(\ap_reg_pp0_iter5_tmp_60_5_not_i_i_reg_4815_reg[0]_srl2_n_0 ));
  FDRE \ap_reg_pp0_iter5_tmp_62_1_i_i_reg_4760_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter4_tmp_62_1_i_i_reg_4760),
        .Q(ap_reg_pp0_iter5_tmp_62_1_i_i_reg_4760),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_tmp_62_2_i_i_reg_4775_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter4_tmp_62_2_i_i_reg_4775),
        .Q(ap_reg_pp0_iter5_tmp_62_2_i_i_reg_4775),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_tmp_62_3_i_i_reg_4790_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_tmp_62_3_i_i_reg_4790_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_tmp_62_3_i_i_reg_4790_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_62_3_i_i_reg_4790),
        .Q(\ap_reg_pp0_iter5_tmp_62_3_i_i_reg_4790_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_tmp_62_4_i_i_reg_4805_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_tmp_62_4_i_i_reg_4805_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_tmp_62_4_i_i_reg_4805_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_62_4_i_i_reg_4805),
        .Q(\ap_reg_pp0_iter5_tmp_62_4_i_i_reg_4805_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_tmp_62_5_i_i_reg_4820_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter5_tmp_62_5_i_i_reg_4820_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter5_tmp_62_5_i_i_reg_4820_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(tmp_62_5_i_i_reg_4820),
        .Q(\ap_reg_pp0_iter5_tmp_62_5_i_i_reg_4820_reg[0]_srl2_n_0 ));
  FDRE \ap_reg_pp0_iter6_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter5_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter6_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_not_or_cond11_i_i_reg_4852_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_not_or_cond11_i_i_reg_4852_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_not_or_cond11_i_i_reg_4852),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_not_or_cond12_i_i_reg_4858_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter5_not_or_cond12_i_i_reg_4858),
        .Q(ap_reg_pp0_iter6_not_or_cond12_i_i_reg_4858),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_or_cond10_i_i_reg_4825_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_or_cond10_i_i_reg_4825_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_or_cond10_i_i_reg_4825),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_or_cond9_i_i_reg_4810_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_or_cond9_i_i_reg_4810_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_or_cond9_i_i_reg_4810),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[0]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[1]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[2]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[3]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[4]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[5]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[6]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[7]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_1_i_i_reg_4636_reg[8]_srl3_n_0 ),
        .Q(\ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[0]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[1]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[2]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[3]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[4]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[5]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[6]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[7]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_2_i_i_reg_4643_reg[8]_srl3_n_0 ),
        .Q(\ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[0]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[1]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[2]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[3]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[4]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[5]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[6]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[7]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_3_i_i_reg_4650_reg[8]_srl3_n_0 ),
        .Q(\ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[0]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[1]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[2]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[3]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[4]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[5]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[6]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[7]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_4_i_i_reg_4657_reg[8]_srl3_n_0 ),
        .Q(\ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[0]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[1]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[2]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[3]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[4]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[5]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[6]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[7]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_5_i_i_reg_4664_reg[8]_srl3_n_0 ),
        .Q(\ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[8]__0_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_1_i_i_reg_4681[0]),
        .Q(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[1]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_1_i_i_reg_4681[1]),
        .Q(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[2]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_1_i_i_reg_4681[2]),
        .Q(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[3]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_1_i_i_reg_4681[3]),
        .Q(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[4]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_1_i_i_reg_4681[4]),
        .Q(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[5]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_1_i_i_reg_4681[5]),
        .Q(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[6]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_1_i_i_reg_4681[6]),
        .Q(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[7]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_1_i_i_reg_4681[7]),
        .Q(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[8]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(r_V_6_1_i_i_reg_4681[8]),
        .Q(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_2_i_i_reg_4692_reg[8]_0 [0]),
        .Q(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[1]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_2_i_i_reg_4692_reg[8]_0 [1]),
        .Q(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[2]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_2_i_i_reg_4692_reg[8]_0 [2]),
        .Q(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[3]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_2_i_i_reg_4692_reg[8]_0 [3]),
        .Q(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[4]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_2_i_i_reg_4692_reg[8]_0 [4]),
        .Q(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[5]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_2_i_i_reg_4692_reg[8]_0 [5]),
        .Q(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[6]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_2_i_i_reg_4692_reg[8]_0 [6]),
        .Q(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[7]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_2_i_i_reg_4692_reg[8]_0 [7]),
        .Q(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[8]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_2_i_i_reg_4692_reg[8]_0 [8]),
        .Q(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[8]_srl3_n_0 ));
  FDRE \ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[1]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[2]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[3]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[4]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[5]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[6]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[7]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_6_i_i_reg_4671_reg[8]_srl2_n_0 ),
        .Q(\ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[1]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[2]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[3]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[4]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[5]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[6]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[7]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_8_i_i_reg_4732_reg[8]_srl2_n_0 ),
        .Q(\ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[1]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[2]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[3]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[4]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[5]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[6]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[7]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_r_V_i_i_64_reg_4720_reg[8]_srl2_n_0 ),
        .Q(\ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_tmp10_i_reg_4942_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp10_i_reg_4942),
        .Q(ap_reg_pp0_iter6_tmp10_i_reg_4942),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_tmp11_i_reg_4947_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp11_i_reg_4947),
        .Q(ap_reg_pp0_iter6_tmp11_i_reg_4947),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_tmp6_i_reg_4926_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter5_tmp6_i_reg_4926),
        .Q(ap_reg_pp0_iter6_tmp6_i_reg_4926),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter5_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter6_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_tmp_60_3_not_i_i_reg_4785_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_tmp_60_3_not_i_i_reg_4785_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_tmp_60_3_not_i_i_reg_4785),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_tmp_60_4_not_i_i_reg_4800_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_tmp_60_4_not_i_i_reg_4800_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_tmp_60_4_not_i_i_reg_4800),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_tmp_60_5_not_i_i_reg_4815_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_tmp_60_5_not_i_i_reg_4815_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_tmp_60_5_not_i_i_reg_4815),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_tmp_62_3_i_i_reg_4790_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_tmp_62_3_i_i_reg_4790_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_tmp_62_3_i_i_reg_4790),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_tmp_62_4_i_i_reg_4805_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_tmp_62_4_i_i_reg_4805_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_tmp_62_4_i_i_reg_4805),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_tmp_62_5_i_i_reg_4820_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter5_tmp_62_5_i_i_reg_4820_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter6_tmp_62_5_i_i_reg_4820),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter6_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter7_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[0]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[1]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[2]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[3]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[4]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[5]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[6]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[7]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681_reg[8]_srl3_n_0 ),
        .Q(\ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[0]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[1]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[2]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[3]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[4]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[5]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[6]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[7]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692_reg[8]_srl3_n_0 ),
        .Q(\ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[8]__0_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[0]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_3_i_i_reg_4699_reg[8]_0 [0]),
        .Q(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[1]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_3_i_i_reg_4699_reg[8]_0 [1]),
        .Q(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[2]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_3_i_i_reg_4699_reg[8]_0 [2]),
        .Q(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[3]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_3_i_i_reg_4699_reg[8]_0 [3]),
        .Q(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[4]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_3_i_i_reg_4699_reg[8]_0 [4]),
        .Q(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[5]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_3_i_i_reg_4699_reg[8]_0 [5]),
        .Q(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[6]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_3_i_i_reg_4699_reg[8]_0 [6]),
        .Q(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[7]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_3_i_i_reg_4699_reg[8]_0 [7]),
        .Q(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[8]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_3_i_i_reg_4699_reg[8]_0 [8]),
        .Q(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[0]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_4_i_i_reg_4706_reg[8]_0 [0]),
        .Q(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[1]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_4_i_i_reg_4706_reg[8]_0 [1]),
        .Q(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[2]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_4_i_i_reg_4706_reg[8]_0 [2]),
        .Q(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[3]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_4_i_i_reg_4706_reg[8]_0 [3]),
        .Q(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[4]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_4_i_i_reg_4706_reg[8]_0 [4]),
        .Q(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[5]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_4_i_i_reg_4706_reg[8]_0 [5]),
        .Q(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[6]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_4_i_i_reg_4706_reg[8]_0 [6]),
        .Q(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[7]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_4_i_i_reg_4706_reg[8]_0 [7]),
        .Q(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[8]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_4_i_i_reg_4706_reg[8]_0 [8]),
        .Q(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[8]_srl4_n_0 ));
  FDRE \ap_reg_pp0_iter7_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter6_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter7_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter7_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter8_exitcond4_i_i_reg_4507),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5016_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(iscorner_2_i_16_i_i_reg_5016),
        .Q(ap_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5016),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[0]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[1]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[2]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[3]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[4]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[5]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[6]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[7]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699_reg[8]_srl4_n_0 ),
        .Q(\ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[0]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[1]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[2]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[3]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[4]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[5]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[6]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[7]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706_reg[8]_srl4_n_0 ),
        .Q(\ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[8]__0_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[0]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_5_i_i_reg_4713_reg[8]_0 [0]),
        .Q(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[1]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_5_i_i_reg_4713_reg[8]_0 [1]),
        .Q(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[2]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_5_i_i_reg_4713_reg[8]_0 [2]),
        .Q(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[3]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_5_i_i_reg_4713_reg[8]_0 [3]),
        .Q(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[4]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_5_i_i_reg_4713_reg[8]_0 [4]),
        .Q(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[5]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_5_i_i_reg_4713_reg[8]_0 [5]),
        .Q(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[6]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_5_i_i_reg_4713_reg[8]_0 [6]),
        .Q(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[7]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_5_i_i_reg_4713_reg[8]_0 [7]),
        .Q(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[8]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_5_i_i_reg_4713_reg[8]_0 [8]),
        .Q(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[0]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[1]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[2]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[3]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[4]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[5]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[6]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[7]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[8]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(Q[8]),
        .Q(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[0]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_7_i_i_reg_4737_reg[8]_0 [0]),
        .Q(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[1]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_7_i_i_reg_4737_reg[8]_0 [1]),
        .Q(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[2]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_7_i_i_reg_4737_reg[8]_0 [2]),
        .Q(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[3]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_7_i_i_reg_4737_reg[8]_0 [3]),
        .Q(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[4]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_7_i_i_reg_4737_reg[8]_0 [4]),
        .Q(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[5]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_7_i_i_reg_4737_reg[8]_0 [5]),
        .Q(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[6]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_7_i_i_reg_4737_reg[8]_0 [6]),
        .Q(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[7]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_7_i_i_reg_4737_reg[8]_0 [7]),
        .Q(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[8]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_6_7_i_i_reg_4737_reg[8]_0 [8]),
        .Q(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[0]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_i_i_reg_4629_reg[8]_0 [0]),
        .Q(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[1]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_i_i_reg_4629_reg[8]_0 [1]),
        .Q(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[2]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_i_i_reg_4629_reg[8]_0 [2]),
        .Q(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[3]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_i_i_reg_4629_reg[8]_0 [3]),
        .Q(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[4]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_i_i_reg_4629_reg[8]_0 [4]),
        .Q(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[5]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_i_i_reg_4629_reg[8]_0 [5]),
        .Q(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[6]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_i_i_reg_4629_reg[8]_0 [6]),
        .Q(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[7]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_i_i_reg_4629_reg[8]_0 [7]),
        .Q(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[8]_srl6 " *) 
  SRL16E \ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(\r_V_i_i_reg_4629_reg[8]_0 [8]),
        .Q(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[8]_srl6_n_0 ));
  FDRE \ap_reg_pp0_iter8_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter7_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter8_tmp_12_i_i_reg_4557),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter8_exitcond4_i_i_reg_4507),
        .Q(ap_reg_pp0_iter9_exitcond4_i_i_reg_4507),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_2_i_i_reg_4980[0]),
        .Q(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[1]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_2_i_i_reg_4980[1]),
        .Q(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[2]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_2_i_i_reg_4980[2]),
        .Q(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[3]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_2_i_i_reg_4980[3]),
        .Q(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[4]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_2_i_i_reg_4980[4]),
        .Q(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[5]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_2_i_i_reg_4980[5]),
        .Q(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[6]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_2_i_i_reg_4980[6]),
        .Q(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[7]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_2_i_i_reg_4980[7]),
        .Q(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[8]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(aclk),
        .D(flag_d_assign_2_i_i_reg_4980[8]),
        .Q(\ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980_reg[8]_srl2_n_0 ));
  FDRE \ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_9_i_i_reg_5020[0]),
        .Q(ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_9_i_i_reg_5020[1]),
        .Q(ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_9_i_i_reg_5020[2]),
        .Q(ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_9_i_i_reg_5020[3]),
        .Q(ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_9_i_i_reg_5020[4]),
        .Q(ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_9_i_i_reg_5020[5]),
        .Q(ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_9_i_i_reg_5020[6]),
        .Q(ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_9_i_i_reg_5020[7]),
        .Q(ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020_reg[8] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_assign_9_i_i_reg_5020[8]),
        .Q(ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_max2_1_reg_5037_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max2_1_reg_5037[0]),
        .Q(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_max2_1_reg_5037_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max2_1_reg_5037[1]),
        .Q(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_max2_1_reg_5037_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max2_1_reg_5037[2]),
        .Q(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_max2_1_reg_5037_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max2_1_reg_5037[31]),
        .Q(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_max2_1_reg_5037_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max2_1_reg_5037[3]),
        .Q(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_max2_1_reg_5037_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max2_1_reg_5037[4]),
        .Q(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_max2_1_reg_5037_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max2_1_reg_5037[5]),
        .Q(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_max2_1_reg_5037_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max2_1_reg_5037[6]),
        .Q(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_max2_1_reg_5037_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_max2_1_reg_5037[7]),
        .Q(ap_reg_pp0_iter9_flag_d_max2_1_reg_5037[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_min2_1_reg_5032_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min2_1_reg_5032[0]),
        .Q(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_min2_1_reg_5032_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min2_1_reg_5032[1]),
        .Q(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_min2_1_reg_5032_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min2_1_reg_5032[2]),
        .Q(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_min2_1_reg_5032_reg[31] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min2_1_reg_5032[31]),
        .Q(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_min2_1_reg_5032_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min2_1_reg_5032[3]),
        .Q(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_min2_1_reg_5032_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min2_1_reg_5032[4]),
        .Q(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_min2_1_reg_5032_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min2_1_reg_5032[5]),
        .Q(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_min2_1_reg_5032_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min2_1_reg_5032[6]),
        .Q(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_flag_d_min2_1_reg_5032_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(flag_d_min2_1_reg_5032[7]),
        .Q(ap_reg_pp0_iter9_flag_d_min2_1_reg_5032[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5016_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5016),
        .Q(ap_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5016),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[0]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[1]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[2]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[3]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[4]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[5]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[6]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[7]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713_reg[8]_srl5_n_0 ),
        .Q(\ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[0]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[1]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[2]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[3]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[4]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[5]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[6]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[7]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725_reg[8]_srl5_n_0 ),
        .Q(\ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[0]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[1]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[2]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[3]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[4]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[5]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[6]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[7]_srl5_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737_reg[8]_srl5_n_0 ),
        .Q(\ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[0]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[0]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[1]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[1]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[2]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[2]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[3]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[3]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[4]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[4]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[5]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[5]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[6]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[6]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[7]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[7]_srl6_n_0 ),
        .Q(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[8]__0 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter8_r_V_i_i_reg_4629_reg[8]_srl6_n_0 ),
        .Q(\ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter8_tmp_12_i_i_reg_4557),
        .Q(ap_reg_pp0_iter9_tmp_12_i_i_reg_4557),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_10 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[31]_i_101 
       (.I0(b0_1_i_i_reg_5162[6]),
        .I1(tmp_100_i_i_reg_5167[6]),
        .I2(\b0_2_i_i_min_int_s_fu_746/p_0_in ),
        .O(b0_2_i_i_min_int_s_fu_746_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[31]_i_102 
       (.I0(b0_1_i_i_reg_5162[7]),
        .I1(tmp_100_i_i_reg_5167[7]),
        .I2(\b0_2_i_i_min_int_s_fu_746/p_0_in ),
        .O(b0_2_i_i_min_int_s_fu_746_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[31]_i_103 
       (.I0(b0_1_i_i_reg_5162[4]),
        .I1(tmp_100_i_i_reg_5167[4]),
        .I2(\b0_2_i_i_min_int_s_fu_746/p_0_in ),
        .O(b0_2_i_i_min_int_s_fu_746_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[31]_i_104 
       (.I0(b0_1_i_i_reg_5162[5]),
        .I1(tmp_100_i_i_reg_5167[5]),
        .I2(\b0_2_i_i_min_int_s_fu_746/p_0_in ),
        .O(b0_2_i_i_min_int_s_fu_746_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[31]_i_105 
       (.I0(b0_1_i_i_reg_5162[2]),
        .I1(tmp_100_i_i_reg_5167[2]),
        .I2(\b0_2_i_i_min_int_s_fu_746/p_0_in ),
        .O(b0_2_i_i_min_int_s_fu_746_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[31]_i_106 
       (.I0(b0_1_i_i_reg_5162[3]),
        .I1(tmp_100_i_i_reg_5167[3]),
        .I2(\b0_2_i_i_min_int_s_fu_746/p_0_in ),
        .O(b0_2_i_i_min_int_s_fu_746_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[31]_i_107 
       (.I0(b0_1_i_i_reg_5162[0]),
        .I1(tmp_100_i_i_reg_5167[0]),
        .I2(\b0_2_i_i_min_int_s_fu_746/p_0_in ),
        .O(b0_2_i_i_min_int_s_fu_746_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[31]_i_108 
       (.I0(b0_1_i_i_reg_5162[1]),
        .I1(tmp_100_i_i_reg_5167[1]),
        .I2(\b0_2_i_i_min_int_s_fu_746/p_0_in ),
        .O(b0_2_i_i_min_int_s_fu_746_ap_return[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_11 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_12 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_13 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_23 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_24 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_25 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_26 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_27 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_28 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_29 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_30 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_46 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_47 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_48 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_49 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_50 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_51 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_52 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_53 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_6 
       (.I0(tmp_100_i_i_reg_5167[31]),
        .I1(b0_1_i_i_reg_5162[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_1_i_i_reg_5192[31]_i_68 
       (.I0(tmp_100_i_i_reg_5167[6]),
        .I1(b0_1_i_i_reg_5162[6]),
        .I2(b0_1_i_i_reg_5162[7]),
        .I3(tmp_100_i_i_reg_5167[7]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_1_i_i_reg_5192[31]_i_69 
       (.I0(tmp_100_i_i_reg_5167[4]),
        .I1(b0_1_i_i_reg_5162[4]),
        .I2(b0_1_i_i_reg_5162[5]),
        .I3(tmp_100_i_i_reg_5167[5]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_7 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_1_i_i_reg_5192[31]_i_70 
       (.I0(tmp_100_i_i_reg_5167[2]),
        .I1(b0_1_i_i_reg_5162[2]),
        .I2(b0_1_i_i_reg_5162[3]),
        .I3(tmp_100_i_i_reg_5167[3]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_1_i_i_reg_5192[31]_i_71 
       (.I0(tmp_100_i_i_reg_5167[0]),
        .I1(b0_1_i_i_reg_5162[0]),
        .I2(b0_1_i_i_reg_5162[1]),
        .I3(tmp_100_i_i_reg_5167[1]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_1_i_i_reg_5192[31]_i_72 
       (.I0(tmp_100_i_i_reg_5167[6]),
        .I1(b0_1_i_i_reg_5162[6]),
        .I2(tmp_100_i_i_reg_5167[7]),
        .I3(b0_1_i_i_reg_5162[7]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_1_i_i_reg_5192[31]_i_73 
       (.I0(tmp_100_i_i_reg_5167[4]),
        .I1(b0_1_i_i_reg_5162[4]),
        .I2(tmp_100_i_i_reg_5167[5]),
        .I3(b0_1_i_i_reg_5162[5]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_1_i_i_reg_5192[31]_i_74 
       (.I0(tmp_100_i_i_reg_5167[2]),
        .I1(b0_1_i_i_reg_5162[2]),
        .I2(tmp_100_i_i_reg_5167[3]),
        .I3(b0_1_i_i_reg_5162[3]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_1_i_i_reg_5192[31]_i_75 
       (.I0(tmp_100_i_i_reg_5167[0]),
        .I1(b0_1_i_i_reg_5162[0]),
        .I2(tmp_100_i_i_reg_5167[1]),
        .I3(b0_1_i_i_reg_5162[1]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_8 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_9 
       (.I0(b0_1_i_i_reg_5162[31]),
        .I1(tmp_100_i_i_reg_5167[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_9_n_0 ));
  FDRE \b0_1_1_i_i_reg_5192_reg[0] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(b0_1_1_i_i_min_int_s_fu_752_ap_return[0]),
        .Q(b0_1_1_i_i_reg_5192[0]),
        .R(1'b0));
  FDRE \b0_1_1_i_i_reg_5192_reg[1] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(b0_1_1_i_i_min_int_s_fu_752_ap_return[1]),
        .Q(b0_1_1_i_i_reg_5192[1]),
        .R(1'b0));
  FDRE \b0_1_1_i_i_reg_5192_reg[2] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(b0_1_1_i_i_min_int_s_fu_752_ap_return[2]),
        .Q(b0_1_1_i_i_reg_5192[2]),
        .R(1'b0));
  FDRE \b0_1_1_i_i_reg_5192_reg[31] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(b0_1_1_i_i_min_int_s_fu_752_ap_return[31]),
        .Q(b0_1_1_i_i_reg_5192[31]),
        .R(1'b0));
  CARRY4 \b0_1_1_i_i_reg_5192_reg[31]_i_2 
       (.CI(\b0_1_1_i_i_reg_5192_reg[31]_i_5_n_0 ),
        .CO({\b0_2_i_i_min_int_s_fu_746/p_0_in ,\b0_1_1_i_i_reg_5192_reg[31]_i_2_n_1 ,\b0_1_1_i_i_reg_5192_reg[31]_i_2_n_2 ,\b0_1_1_i_i_reg_5192_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_1_i_i_reg_5192[31]_i_6_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_7_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_8_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_9_n_0 }),
        .O(\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\b0_1_1_i_i_reg_5192[31]_i_10_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_11_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_12_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_13_n_0 }));
  CARRY4 \b0_1_1_i_i_reg_5192_reg[31]_i_22 
       (.CI(\b0_1_1_i_i_reg_5192_reg[31]_i_45_n_0 ),
        .CO({\b0_1_1_i_i_reg_5192_reg[31]_i_22_n_0 ,\b0_1_1_i_i_reg_5192_reg[31]_i_22_n_1 ,\b0_1_1_i_i_reg_5192_reg[31]_i_22_n_2 ,\b0_1_1_i_i_reg_5192_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_1_i_i_reg_5192[31]_i_46_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_47_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_48_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_49_n_0 }),
        .O(\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\b0_1_1_i_i_reg_5192[31]_i_50_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_51_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_52_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_53_n_0 }));
  CARRY4 \b0_1_1_i_i_reg_5192_reg[31]_i_45 
       (.CI(1'b0),
        .CO({\b0_1_1_i_i_reg_5192_reg[31]_i_45_n_0 ,\b0_1_1_i_i_reg_5192_reg[31]_i_45_n_1 ,\b0_1_1_i_i_reg_5192_reg[31]_i_45_n_2 ,\b0_1_1_i_i_reg_5192_reg[31]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_1_i_i_reg_5192[31]_i_68_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_69_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_70_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_71_n_0 }),
        .O(\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_45_O_UNCONNECTED [3:0]),
        .S({\b0_1_1_i_i_reg_5192[31]_i_72_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_73_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_74_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_75_n_0 }));
  CARRY4 \b0_1_1_i_i_reg_5192_reg[31]_i_5 
       (.CI(\b0_1_1_i_i_reg_5192_reg[31]_i_22_n_0 ),
        .CO({\b0_1_1_i_i_reg_5192_reg[31]_i_5_n_0 ,\b0_1_1_i_i_reg_5192_reg[31]_i_5_n_1 ,\b0_1_1_i_i_reg_5192_reg[31]_i_5_n_2 ,\b0_1_1_i_i_reg_5192_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_1_i_i_reg_5192[31]_i_23_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_24_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_25_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_26_n_0 }),
        .O(\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\b0_1_1_i_i_reg_5192[31]_i_27_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_28_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_29_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_30_n_0 }));
  FDRE \b0_1_1_i_i_reg_5192_reg[3] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(b0_1_1_i_i_min_int_s_fu_752_ap_return[3]),
        .Q(b0_1_1_i_i_reg_5192[3]),
        .R(1'b0));
  FDRE \b0_1_1_i_i_reg_5192_reg[4] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(b0_1_1_i_i_min_int_s_fu_752_ap_return[4]),
        .Q(b0_1_1_i_i_reg_5192[4]),
        .R(1'b0));
  FDRE \b0_1_1_i_i_reg_5192_reg[5] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(b0_1_1_i_i_min_int_s_fu_752_ap_return[5]),
        .Q(b0_1_1_i_i_reg_5192[5]),
        .R(1'b0));
  FDRE \b0_1_1_i_i_reg_5192_reg[6] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(b0_1_1_i_i_min_int_s_fu_752_ap_return[6]),
        .Q(b0_1_1_i_i_reg_5192[6]),
        .R(1'b0));
  FDRE \b0_1_1_i_i_reg_5192_reg[7] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(b0_1_1_i_i_min_int_s_fu_752_ap_return[7]),
        .Q(b0_1_1_i_i_reg_5192[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_10 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[31]_i_101 
       (.I0(b0_1_1_i_i_reg_5192[6]),
        .I1(tmp_100_1_i_i_reg_5197[6]),
        .I2(\b0_2_1_i_i_min_int_s_fu_801/p_0_in ),
        .O(b0_2_1_i_i_min_int_s_fu_801_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[31]_i_102 
       (.I0(b0_1_1_i_i_reg_5192[7]),
        .I1(tmp_100_1_i_i_reg_5197[7]),
        .I2(\b0_2_1_i_i_min_int_s_fu_801/p_0_in ),
        .O(b0_2_1_i_i_min_int_s_fu_801_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[31]_i_103 
       (.I0(b0_1_1_i_i_reg_5192[4]),
        .I1(tmp_100_1_i_i_reg_5197[4]),
        .I2(\b0_2_1_i_i_min_int_s_fu_801/p_0_in ),
        .O(b0_2_1_i_i_min_int_s_fu_801_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[31]_i_104 
       (.I0(b0_1_1_i_i_reg_5192[5]),
        .I1(tmp_100_1_i_i_reg_5197[5]),
        .I2(\b0_2_1_i_i_min_int_s_fu_801/p_0_in ),
        .O(b0_2_1_i_i_min_int_s_fu_801_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[31]_i_105 
       (.I0(b0_1_1_i_i_reg_5192[2]),
        .I1(tmp_100_1_i_i_reg_5197[2]),
        .I2(\b0_2_1_i_i_min_int_s_fu_801/p_0_in ),
        .O(b0_2_1_i_i_min_int_s_fu_801_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[31]_i_106 
       (.I0(b0_1_1_i_i_reg_5192[3]),
        .I1(tmp_100_1_i_i_reg_5197[3]),
        .I2(\b0_2_1_i_i_min_int_s_fu_801/p_0_in ),
        .O(b0_2_1_i_i_min_int_s_fu_801_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[31]_i_107 
       (.I0(b0_1_1_i_i_reg_5192[0]),
        .I1(tmp_100_1_i_i_reg_5197[0]),
        .I2(\b0_2_1_i_i_min_int_s_fu_801/p_0_in ),
        .O(b0_2_1_i_i_min_int_s_fu_801_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[31]_i_108 
       (.I0(b0_1_1_i_i_reg_5192[1]),
        .I1(tmp_100_1_i_i_reg_5197[1]),
        .I2(\b0_2_1_i_i_min_int_s_fu_801/p_0_in ),
        .O(b0_2_1_i_i_min_int_s_fu_801_ap_return[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_11 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_12 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_13 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_23 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_24 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_25 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_26 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_27 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_28 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_29 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_30 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_46 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_47 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_48 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_49 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_50 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_51 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_52 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_53 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_6 
       (.I0(tmp_100_1_i_i_reg_5197[31]),
        .I1(b0_1_1_i_i_reg_5192[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_2_i_i_reg_5252[31]_i_68 
       (.I0(tmp_100_1_i_i_reg_5197[6]),
        .I1(b0_1_1_i_i_reg_5192[6]),
        .I2(b0_1_1_i_i_reg_5192[7]),
        .I3(tmp_100_1_i_i_reg_5197[7]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_2_i_i_reg_5252[31]_i_69 
       (.I0(tmp_100_1_i_i_reg_5197[4]),
        .I1(b0_1_1_i_i_reg_5192[4]),
        .I2(b0_1_1_i_i_reg_5192[5]),
        .I3(tmp_100_1_i_i_reg_5197[5]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_7 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_2_i_i_reg_5252[31]_i_70 
       (.I0(tmp_100_1_i_i_reg_5197[2]),
        .I1(b0_1_1_i_i_reg_5192[2]),
        .I2(b0_1_1_i_i_reg_5192[3]),
        .I3(tmp_100_1_i_i_reg_5197[3]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_2_i_i_reg_5252[31]_i_71 
       (.I0(tmp_100_1_i_i_reg_5197[0]),
        .I1(b0_1_1_i_i_reg_5192[0]),
        .I2(b0_1_1_i_i_reg_5192[1]),
        .I3(tmp_100_1_i_i_reg_5197[1]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_2_i_i_reg_5252[31]_i_72 
       (.I0(tmp_100_1_i_i_reg_5197[6]),
        .I1(b0_1_1_i_i_reg_5192[6]),
        .I2(tmp_100_1_i_i_reg_5197[7]),
        .I3(b0_1_1_i_i_reg_5192[7]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_2_i_i_reg_5252[31]_i_73 
       (.I0(tmp_100_1_i_i_reg_5197[4]),
        .I1(b0_1_1_i_i_reg_5192[4]),
        .I2(tmp_100_1_i_i_reg_5197[5]),
        .I3(b0_1_1_i_i_reg_5192[5]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_2_i_i_reg_5252[31]_i_74 
       (.I0(tmp_100_1_i_i_reg_5197[2]),
        .I1(b0_1_1_i_i_reg_5192[2]),
        .I2(tmp_100_1_i_i_reg_5197[3]),
        .I3(b0_1_1_i_i_reg_5192[3]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_2_i_i_reg_5252[31]_i_75 
       (.I0(tmp_100_1_i_i_reg_5197[0]),
        .I1(b0_1_1_i_i_reg_5192[0]),
        .I2(tmp_100_1_i_i_reg_5197[1]),
        .I3(b0_1_1_i_i_reg_5192[1]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_8 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_9 
       (.I0(b0_1_1_i_i_reg_5192[31]),
        .I1(tmp_100_1_i_i_reg_5197[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_9_n_0 ));
  FDRE \b0_1_2_i_i_reg_5252_reg[0] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(b0_1_2_i_i_min_int_s_fu_807_ap_return[0]),
        .Q(b0_1_2_i_i_reg_5252[0]),
        .R(1'b0));
  FDRE \b0_1_2_i_i_reg_5252_reg[1] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(b0_1_2_i_i_min_int_s_fu_807_ap_return[1]),
        .Q(b0_1_2_i_i_reg_5252[1]),
        .R(1'b0));
  FDRE \b0_1_2_i_i_reg_5252_reg[2] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(b0_1_2_i_i_min_int_s_fu_807_ap_return[2]),
        .Q(b0_1_2_i_i_reg_5252[2]),
        .R(1'b0));
  FDRE \b0_1_2_i_i_reg_5252_reg[31] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(b0_1_2_i_i_min_int_s_fu_807_ap_return[31]),
        .Q(b0_1_2_i_i_reg_5252[31]),
        .R(1'b0));
  CARRY4 \b0_1_2_i_i_reg_5252_reg[31]_i_2 
       (.CI(\b0_1_2_i_i_reg_5252_reg[31]_i_5_n_0 ),
        .CO({\b0_2_1_i_i_min_int_s_fu_801/p_0_in ,\b0_1_2_i_i_reg_5252_reg[31]_i_2_n_1 ,\b0_1_2_i_i_reg_5252_reg[31]_i_2_n_2 ,\b0_1_2_i_i_reg_5252_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_2_i_i_reg_5252[31]_i_6_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_7_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_8_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_9_n_0 }),
        .O(\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\b0_1_2_i_i_reg_5252[31]_i_10_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_11_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_12_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_13_n_0 }));
  CARRY4 \b0_1_2_i_i_reg_5252_reg[31]_i_22 
       (.CI(\b0_1_2_i_i_reg_5252_reg[31]_i_45_n_0 ),
        .CO({\b0_1_2_i_i_reg_5252_reg[31]_i_22_n_0 ,\b0_1_2_i_i_reg_5252_reg[31]_i_22_n_1 ,\b0_1_2_i_i_reg_5252_reg[31]_i_22_n_2 ,\b0_1_2_i_i_reg_5252_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_2_i_i_reg_5252[31]_i_46_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_47_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_48_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_49_n_0 }),
        .O(\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\b0_1_2_i_i_reg_5252[31]_i_50_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_51_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_52_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_53_n_0 }));
  CARRY4 \b0_1_2_i_i_reg_5252_reg[31]_i_45 
       (.CI(1'b0),
        .CO({\b0_1_2_i_i_reg_5252_reg[31]_i_45_n_0 ,\b0_1_2_i_i_reg_5252_reg[31]_i_45_n_1 ,\b0_1_2_i_i_reg_5252_reg[31]_i_45_n_2 ,\b0_1_2_i_i_reg_5252_reg[31]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_2_i_i_reg_5252[31]_i_68_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_69_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_70_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_71_n_0 }),
        .O(\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_45_O_UNCONNECTED [3:0]),
        .S({\b0_1_2_i_i_reg_5252[31]_i_72_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_73_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_74_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_75_n_0 }));
  CARRY4 \b0_1_2_i_i_reg_5252_reg[31]_i_5 
       (.CI(\b0_1_2_i_i_reg_5252_reg[31]_i_22_n_0 ),
        .CO({\b0_1_2_i_i_reg_5252_reg[31]_i_5_n_0 ,\b0_1_2_i_i_reg_5252_reg[31]_i_5_n_1 ,\b0_1_2_i_i_reg_5252_reg[31]_i_5_n_2 ,\b0_1_2_i_i_reg_5252_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_2_i_i_reg_5252[31]_i_23_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_24_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_25_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_26_n_0 }),
        .O(\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\b0_1_2_i_i_reg_5252[31]_i_27_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_28_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_29_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_30_n_0 }));
  FDRE \b0_1_2_i_i_reg_5252_reg[3] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(b0_1_2_i_i_min_int_s_fu_807_ap_return[3]),
        .Q(b0_1_2_i_i_reg_5252[3]),
        .R(1'b0));
  FDRE \b0_1_2_i_i_reg_5252_reg[4] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(b0_1_2_i_i_min_int_s_fu_807_ap_return[4]),
        .Q(b0_1_2_i_i_reg_5252[4]),
        .R(1'b0));
  FDRE \b0_1_2_i_i_reg_5252_reg[5] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(b0_1_2_i_i_min_int_s_fu_807_ap_return[5]),
        .Q(b0_1_2_i_i_reg_5252[5]),
        .R(1'b0));
  FDRE \b0_1_2_i_i_reg_5252_reg[6] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(b0_1_2_i_i_min_int_s_fu_807_ap_return[6]),
        .Q(b0_1_2_i_i_reg_5252[6]),
        .R(1'b0));
  FDRE \b0_1_2_i_i_reg_5252_reg[7] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(b0_1_2_i_i_min_int_s_fu_807_ap_return[7]),
        .Q(b0_1_2_i_i_reg_5252[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_10 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[31]_i_101 
       (.I0(b0_1_2_i_i_reg_5252[6]),
        .I1(tmp_100_2_i_i_reg_5257[6]),
        .I2(\b0_2_2_i_i_min_int_s_fu_826/p_0_in ),
        .O(b0_2_2_i_i_min_int_s_fu_826_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[31]_i_102 
       (.I0(b0_1_2_i_i_reg_5252[7]),
        .I1(tmp_100_2_i_i_reg_5257[7]),
        .I2(\b0_2_2_i_i_min_int_s_fu_826/p_0_in ),
        .O(b0_2_2_i_i_min_int_s_fu_826_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[31]_i_103 
       (.I0(b0_1_2_i_i_reg_5252[4]),
        .I1(tmp_100_2_i_i_reg_5257[4]),
        .I2(\b0_2_2_i_i_min_int_s_fu_826/p_0_in ),
        .O(b0_2_2_i_i_min_int_s_fu_826_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[31]_i_104 
       (.I0(b0_1_2_i_i_reg_5252[5]),
        .I1(tmp_100_2_i_i_reg_5257[5]),
        .I2(\b0_2_2_i_i_min_int_s_fu_826/p_0_in ),
        .O(b0_2_2_i_i_min_int_s_fu_826_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[31]_i_105 
       (.I0(b0_1_2_i_i_reg_5252[2]),
        .I1(tmp_100_2_i_i_reg_5257[2]),
        .I2(\b0_2_2_i_i_min_int_s_fu_826/p_0_in ),
        .O(b0_2_2_i_i_min_int_s_fu_826_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[31]_i_106 
       (.I0(b0_1_2_i_i_reg_5252[3]),
        .I1(tmp_100_2_i_i_reg_5257[3]),
        .I2(\b0_2_2_i_i_min_int_s_fu_826/p_0_in ),
        .O(b0_2_2_i_i_min_int_s_fu_826_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[31]_i_107 
       (.I0(b0_1_2_i_i_reg_5252[0]),
        .I1(tmp_100_2_i_i_reg_5257[0]),
        .I2(\b0_2_2_i_i_min_int_s_fu_826/p_0_in ),
        .O(b0_2_2_i_i_min_int_s_fu_826_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[31]_i_108 
       (.I0(b0_1_2_i_i_reg_5252[1]),
        .I1(tmp_100_2_i_i_reg_5257[1]),
        .I2(\b0_2_2_i_i_min_int_s_fu_826/p_0_in ),
        .O(b0_2_2_i_i_min_int_s_fu_826_ap_return[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_11 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_12 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_13 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_23 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_24 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_25 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_26 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_27 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_28 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_29 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_30 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_46 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_47 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_48 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_49 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_50 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_51 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_52 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_53 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_6 
       (.I0(tmp_100_2_i_i_reg_5257[31]),
        .I1(b0_1_2_i_i_reg_5252[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_3_i_i_reg_5272[31]_i_68 
       (.I0(tmp_100_2_i_i_reg_5257[6]),
        .I1(b0_1_2_i_i_reg_5252[6]),
        .I2(b0_1_2_i_i_reg_5252[7]),
        .I3(tmp_100_2_i_i_reg_5257[7]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_3_i_i_reg_5272[31]_i_69 
       (.I0(tmp_100_2_i_i_reg_5257[4]),
        .I1(b0_1_2_i_i_reg_5252[4]),
        .I2(b0_1_2_i_i_reg_5252[5]),
        .I3(tmp_100_2_i_i_reg_5257[5]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_7 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_3_i_i_reg_5272[31]_i_70 
       (.I0(tmp_100_2_i_i_reg_5257[2]),
        .I1(b0_1_2_i_i_reg_5252[2]),
        .I2(b0_1_2_i_i_reg_5252[3]),
        .I3(tmp_100_2_i_i_reg_5257[3]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_3_i_i_reg_5272[31]_i_71 
       (.I0(tmp_100_2_i_i_reg_5257[0]),
        .I1(b0_1_2_i_i_reg_5252[0]),
        .I2(b0_1_2_i_i_reg_5252[1]),
        .I3(tmp_100_2_i_i_reg_5257[1]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_3_i_i_reg_5272[31]_i_72 
       (.I0(tmp_100_2_i_i_reg_5257[6]),
        .I1(b0_1_2_i_i_reg_5252[6]),
        .I2(tmp_100_2_i_i_reg_5257[7]),
        .I3(b0_1_2_i_i_reg_5252[7]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_3_i_i_reg_5272[31]_i_73 
       (.I0(tmp_100_2_i_i_reg_5257[4]),
        .I1(b0_1_2_i_i_reg_5252[4]),
        .I2(tmp_100_2_i_i_reg_5257[5]),
        .I3(b0_1_2_i_i_reg_5252[5]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_3_i_i_reg_5272[31]_i_74 
       (.I0(tmp_100_2_i_i_reg_5257[2]),
        .I1(b0_1_2_i_i_reg_5252[2]),
        .I2(tmp_100_2_i_i_reg_5257[3]),
        .I3(b0_1_2_i_i_reg_5252[3]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_3_i_i_reg_5272[31]_i_75 
       (.I0(tmp_100_2_i_i_reg_5257[0]),
        .I1(b0_1_2_i_i_reg_5252[0]),
        .I2(tmp_100_2_i_i_reg_5257[1]),
        .I3(b0_1_2_i_i_reg_5252[1]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_8 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_9 
       (.I0(b0_1_2_i_i_reg_5252[31]),
        .I1(tmp_100_2_i_i_reg_5257[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_9_n_0 ));
  FDRE \b0_1_3_i_i_reg_5272_reg[0] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(b0_1_3_i_i_min_int_s_fu_832_ap_return[0]),
        .Q(b0_1_3_i_i_reg_5272[0]),
        .R(1'b0));
  FDRE \b0_1_3_i_i_reg_5272_reg[1] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(b0_1_3_i_i_min_int_s_fu_832_ap_return[1]),
        .Q(b0_1_3_i_i_reg_5272[1]),
        .R(1'b0));
  FDRE \b0_1_3_i_i_reg_5272_reg[2] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(b0_1_3_i_i_min_int_s_fu_832_ap_return[2]),
        .Q(b0_1_3_i_i_reg_5272[2]),
        .R(1'b0));
  FDRE \b0_1_3_i_i_reg_5272_reg[31] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(b0_1_3_i_i_min_int_s_fu_832_ap_return[31]),
        .Q(b0_1_3_i_i_reg_5272[31]),
        .R(1'b0));
  CARRY4 \b0_1_3_i_i_reg_5272_reg[31]_i_2 
       (.CI(\b0_1_3_i_i_reg_5272_reg[31]_i_5_n_0 ),
        .CO({\b0_2_2_i_i_min_int_s_fu_826/p_0_in ,\b0_1_3_i_i_reg_5272_reg[31]_i_2_n_1 ,\b0_1_3_i_i_reg_5272_reg[31]_i_2_n_2 ,\b0_1_3_i_i_reg_5272_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_3_i_i_reg_5272[31]_i_6_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_7_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_8_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_9_n_0 }),
        .O(\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\b0_1_3_i_i_reg_5272[31]_i_10_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_11_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_12_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_13_n_0 }));
  CARRY4 \b0_1_3_i_i_reg_5272_reg[31]_i_22 
       (.CI(\b0_1_3_i_i_reg_5272_reg[31]_i_45_n_0 ),
        .CO({\b0_1_3_i_i_reg_5272_reg[31]_i_22_n_0 ,\b0_1_3_i_i_reg_5272_reg[31]_i_22_n_1 ,\b0_1_3_i_i_reg_5272_reg[31]_i_22_n_2 ,\b0_1_3_i_i_reg_5272_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_3_i_i_reg_5272[31]_i_46_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_47_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_48_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_49_n_0 }),
        .O(\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\b0_1_3_i_i_reg_5272[31]_i_50_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_51_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_52_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_53_n_0 }));
  CARRY4 \b0_1_3_i_i_reg_5272_reg[31]_i_45 
       (.CI(1'b0),
        .CO({\b0_1_3_i_i_reg_5272_reg[31]_i_45_n_0 ,\b0_1_3_i_i_reg_5272_reg[31]_i_45_n_1 ,\b0_1_3_i_i_reg_5272_reg[31]_i_45_n_2 ,\b0_1_3_i_i_reg_5272_reg[31]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_3_i_i_reg_5272[31]_i_68_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_69_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_70_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_71_n_0 }),
        .O(\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_45_O_UNCONNECTED [3:0]),
        .S({\b0_1_3_i_i_reg_5272[31]_i_72_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_73_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_74_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_75_n_0 }));
  CARRY4 \b0_1_3_i_i_reg_5272_reg[31]_i_5 
       (.CI(\b0_1_3_i_i_reg_5272_reg[31]_i_22_n_0 ),
        .CO({\b0_1_3_i_i_reg_5272_reg[31]_i_5_n_0 ,\b0_1_3_i_i_reg_5272_reg[31]_i_5_n_1 ,\b0_1_3_i_i_reg_5272_reg[31]_i_5_n_2 ,\b0_1_3_i_i_reg_5272_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_3_i_i_reg_5272[31]_i_23_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_24_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_25_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_26_n_0 }),
        .O(\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\b0_1_3_i_i_reg_5272[31]_i_27_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_28_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_29_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_30_n_0 }));
  FDRE \b0_1_3_i_i_reg_5272_reg[3] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(b0_1_3_i_i_min_int_s_fu_832_ap_return[3]),
        .Q(b0_1_3_i_i_reg_5272[3]),
        .R(1'b0));
  FDRE \b0_1_3_i_i_reg_5272_reg[4] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(b0_1_3_i_i_min_int_s_fu_832_ap_return[4]),
        .Q(b0_1_3_i_i_reg_5272[4]),
        .R(1'b0));
  FDRE \b0_1_3_i_i_reg_5272_reg[5] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(b0_1_3_i_i_min_int_s_fu_832_ap_return[5]),
        .Q(b0_1_3_i_i_reg_5272[5]),
        .R(1'b0));
  FDRE \b0_1_3_i_i_reg_5272_reg[6] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(b0_1_3_i_i_min_int_s_fu_832_ap_return[6]),
        .Q(b0_1_3_i_i_reg_5272[6]),
        .R(1'b0));
  FDRE \b0_1_3_i_i_reg_5272_reg[7] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(b0_1_3_i_i_min_int_s_fu_832_ap_return[7]),
        .Q(b0_1_3_i_i_reg_5272[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_10 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[31]_i_101 
       (.I0(b0_1_3_i_i_reg_5272[6]),
        .I1(tmp_100_3_i_i_reg_5277[6]),
        .I2(\b0_2_3_i_i_min_int_s_fu_851/p_0_in ),
        .O(b0_2_3_i_i_min_int_s_fu_851_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[31]_i_102 
       (.I0(b0_1_3_i_i_reg_5272[7]),
        .I1(tmp_100_3_i_i_reg_5277[7]),
        .I2(\b0_2_3_i_i_min_int_s_fu_851/p_0_in ),
        .O(b0_2_3_i_i_min_int_s_fu_851_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[31]_i_103 
       (.I0(b0_1_3_i_i_reg_5272[4]),
        .I1(tmp_100_3_i_i_reg_5277[4]),
        .I2(\b0_2_3_i_i_min_int_s_fu_851/p_0_in ),
        .O(b0_2_3_i_i_min_int_s_fu_851_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[31]_i_104 
       (.I0(b0_1_3_i_i_reg_5272[5]),
        .I1(tmp_100_3_i_i_reg_5277[5]),
        .I2(\b0_2_3_i_i_min_int_s_fu_851/p_0_in ),
        .O(b0_2_3_i_i_min_int_s_fu_851_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[31]_i_105 
       (.I0(b0_1_3_i_i_reg_5272[2]),
        .I1(tmp_100_3_i_i_reg_5277[2]),
        .I2(\b0_2_3_i_i_min_int_s_fu_851/p_0_in ),
        .O(b0_2_3_i_i_min_int_s_fu_851_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[31]_i_106 
       (.I0(b0_1_3_i_i_reg_5272[3]),
        .I1(tmp_100_3_i_i_reg_5277[3]),
        .I2(\b0_2_3_i_i_min_int_s_fu_851/p_0_in ),
        .O(b0_2_3_i_i_min_int_s_fu_851_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[31]_i_107 
       (.I0(b0_1_3_i_i_reg_5272[0]),
        .I1(tmp_100_3_i_i_reg_5277[0]),
        .I2(\b0_2_3_i_i_min_int_s_fu_851/p_0_in ),
        .O(b0_2_3_i_i_min_int_s_fu_851_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[31]_i_108 
       (.I0(b0_1_3_i_i_reg_5272[1]),
        .I1(tmp_100_3_i_i_reg_5277[1]),
        .I2(\b0_2_3_i_i_min_int_s_fu_851/p_0_in ),
        .O(b0_2_3_i_i_min_int_s_fu_851_ap_return[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_11 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_12 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_13 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_23 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_24 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_25 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_26 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_27 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_28 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_29 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_30 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_46 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_47 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_48 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_49 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_50 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_51 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_52 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_53 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_6 
       (.I0(tmp_100_3_i_i_reg_5277[31]),
        .I1(b0_1_3_i_i_reg_5272[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_4_i_i_reg_5292[31]_i_68 
       (.I0(tmp_100_3_i_i_reg_5277[6]),
        .I1(b0_1_3_i_i_reg_5272[6]),
        .I2(b0_1_3_i_i_reg_5272[7]),
        .I3(tmp_100_3_i_i_reg_5277[7]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_4_i_i_reg_5292[31]_i_69 
       (.I0(tmp_100_3_i_i_reg_5277[4]),
        .I1(b0_1_3_i_i_reg_5272[4]),
        .I2(b0_1_3_i_i_reg_5272[5]),
        .I3(tmp_100_3_i_i_reg_5277[5]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_7 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_4_i_i_reg_5292[31]_i_70 
       (.I0(tmp_100_3_i_i_reg_5277[2]),
        .I1(b0_1_3_i_i_reg_5272[2]),
        .I2(b0_1_3_i_i_reg_5272[3]),
        .I3(tmp_100_3_i_i_reg_5277[3]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_4_i_i_reg_5292[31]_i_71 
       (.I0(tmp_100_3_i_i_reg_5277[0]),
        .I1(b0_1_3_i_i_reg_5272[0]),
        .I2(b0_1_3_i_i_reg_5272[1]),
        .I3(tmp_100_3_i_i_reg_5277[1]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_4_i_i_reg_5292[31]_i_72 
       (.I0(tmp_100_3_i_i_reg_5277[6]),
        .I1(b0_1_3_i_i_reg_5272[6]),
        .I2(tmp_100_3_i_i_reg_5277[7]),
        .I3(b0_1_3_i_i_reg_5272[7]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_4_i_i_reg_5292[31]_i_73 
       (.I0(tmp_100_3_i_i_reg_5277[4]),
        .I1(b0_1_3_i_i_reg_5272[4]),
        .I2(tmp_100_3_i_i_reg_5277[5]),
        .I3(b0_1_3_i_i_reg_5272[5]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_4_i_i_reg_5292[31]_i_74 
       (.I0(tmp_100_3_i_i_reg_5277[2]),
        .I1(b0_1_3_i_i_reg_5272[2]),
        .I2(tmp_100_3_i_i_reg_5277[3]),
        .I3(b0_1_3_i_i_reg_5272[3]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_4_i_i_reg_5292[31]_i_75 
       (.I0(tmp_100_3_i_i_reg_5277[0]),
        .I1(b0_1_3_i_i_reg_5272[0]),
        .I2(tmp_100_3_i_i_reg_5277[1]),
        .I3(b0_1_3_i_i_reg_5272[1]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_8 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_9 
       (.I0(b0_1_3_i_i_reg_5272[31]),
        .I1(tmp_100_3_i_i_reg_5277[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_9_n_0 ));
  FDRE \b0_1_4_i_i_reg_5292_reg[0] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(b0_1_4_i_i_min_int_s_fu_857_ap_return[0]),
        .Q(b0_1_4_i_i_reg_5292[0]),
        .R(1'b0));
  FDRE \b0_1_4_i_i_reg_5292_reg[1] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(b0_1_4_i_i_min_int_s_fu_857_ap_return[1]),
        .Q(b0_1_4_i_i_reg_5292[1]),
        .R(1'b0));
  FDRE \b0_1_4_i_i_reg_5292_reg[2] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(b0_1_4_i_i_min_int_s_fu_857_ap_return[2]),
        .Q(b0_1_4_i_i_reg_5292[2]),
        .R(1'b0));
  FDRE \b0_1_4_i_i_reg_5292_reg[31] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(b0_1_4_i_i_min_int_s_fu_857_ap_return[31]),
        .Q(b0_1_4_i_i_reg_5292[31]),
        .R(1'b0));
  CARRY4 \b0_1_4_i_i_reg_5292_reg[31]_i_2 
       (.CI(\b0_1_4_i_i_reg_5292_reg[31]_i_5_n_0 ),
        .CO({\b0_2_3_i_i_min_int_s_fu_851/p_0_in ,\b0_1_4_i_i_reg_5292_reg[31]_i_2_n_1 ,\b0_1_4_i_i_reg_5292_reg[31]_i_2_n_2 ,\b0_1_4_i_i_reg_5292_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_4_i_i_reg_5292[31]_i_6_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_7_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_8_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_9_n_0 }),
        .O(\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\b0_1_4_i_i_reg_5292[31]_i_10_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_11_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_12_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_13_n_0 }));
  CARRY4 \b0_1_4_i_i_reg_5292_reg[31]_i_22 
       (.CI(\b0_1_4_i_i_reg_5292_reg[31]_i_45_n_0 ),
        .CO({\b0_1_4_i_i_reg_5292_reg[31]_i_22_n_0 ,\b0_1_4_i_i_reg_5292_reg[31]_i_22_n_1 ,\b0_1_4_i_i_reg_5292_reg[31]_i_22_n_2 ,\b0_1_4_i_i_reg_5292_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_4_i_i_reg_5292[31]_i_46_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_47_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_48_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_49_n_0 }),
        .O(\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\b0_1_4_i_i_reg_5292[31]_i_50_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_51_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_52_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_53_n_0 }));
  CARRY4 \b0_1_4_i_i_reg_5292_reg[31]_i_45 
       (.CI(1'b0),
        .CO({\b0_1_4_i_i_reg_5292_reg[31]_i_45_n_0 ,\b0_1_4_i_i_reg_5292_reg[31]_i_45_n_1 ,\b0_1_4_i_i_reg_5292_reg[31]_i_45_n_2 ,\b0_1_4_i_i_reg_5292_reg[31]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_4_i_i_reg_5292[31]_i_68_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_69_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_70_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_71_n_0 }),
        .O(\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_45_O_UNCONNECTED [3:0]),
        .S({\b0_1_4_i_i_reg_5292[31]_i_72_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_73_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_74_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_75_n_0 }));
  CARRY4 \b0_1_4_i_i_reg_5292_reg[31]_i_5 
       (.CI(\b0_1_4_i_i_reg_5292_reg[31]_i_22_n_0 ),
        .CO({\b0_1_4_i_i_reg_5292_reg[31]_i_5_n_0 ,\b0_1_4_i_i_reg_5292_reg[31]_i_5_n_1 ,\b0_1_4_i_i_reg_5292_reg[31]_i_5_n_2 ,\b0_1_4_i_i_reg_5292_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_4_i_i_reg_5292[31]_i_23_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_24_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_25_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_26_n_0 }),
        .O(\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\b0_1_4_i_i_reg_5292[31]_i_27_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_28_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_29_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_30_n_0 }));
  FDRE \b0_1_4_i_i_reg_5292_reg[3] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(b0_1_4_i_i_min_int_s_fu_857_ap_return[3]),
        .Q(b0_1_4_i_i_reg_5292[3]),
        .R(1'b0));
  FDRE \b0_1_4_i_i_reg_5292_reg[4] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(b0_1_4_i_i_min_int_s_fu_857_ap_return[4]),
        .Q(b0_1_4_i_i_reg_5292[4]),
        .R(1'b0));
  FDRE \b0_1_4_i_i_reg_5292_reg[5] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(b0_1_4_i_i_min_int_s_fu_857_ap_return[5]),
        .Q(b0_1_4_i_i_reg_5292[5]),
        .R(1'b0));
  FDRE \b0_1_4_i_i_reg_5292_reg[6] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(b0_1_4_i_i_min_int_s_fu_857_ap_return[6]),
        .Q(b0_1_4_i_i_reg_5292[6]),
        .R(1'b0));
  FDRE \b0_1_4_i_i_reg_5292_reg[7] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(b0_1_4_i_i_min_int_s_fu_857_ap_return[7]),
        .Q(b0_1_4_i_i_reg_5292[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_10 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[31]_i_101 
       (.I0(b0_1_4_i_i_reg_5292[6]),
        .I1(tmp_100_4_i_i_reg_5297[6]),
        .I2(\b0_2_4_i_i_min_int_s_fu_876/p_0_in ),
        .O(b0_2_4_i_i_min_int_s_fu_876_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[31]_i_102 
       (.I0(b0_1_4_i_i_reg_5292[7]),
        .I1(tmp_100_4_i_i_reg_5297[7]),
        .I2(\b0_2_4_i_i_min_int_s_fu_876/p_0_in ),
        .O(b0_2_4_i_i_min_int_s_fu_876_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[31]_i_103 
       (.I0(b0_1_4_i_i_reg_5292[4]),
        .I1(tmp_100_4_i_i_reg_5297[4]),
        .I2(\b0_2_4_i_i_min_int_s_fu_876/p_0_in ),
        .O(b0_2_4_i_i_min_int_s_fu_876_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[31]_i_104 
       (.I0(b0_1_4_i_i_reg_5292[5]),
        .I1(tmp_100_4_i_i_reg_5297[5]),
        .I2(\b0_2_4_i_i_min_int_s_fu_876/p_0_in ),
        .O(b0_2_4_i_i_min_int_s_fu_876_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[31]_i_105 
       (.I0(b0_1_4_i_i_reg_5292[2]),
        .I1(tmp_100_4_i_i_reg_5297[2]),
        .I2(\b0_2_4_i_i_min_int_s_fu_876/p_0_in ),
        .O(b0_2_4_i_i_min_int_s_fu_876_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[31]_i_106 
       (.I0(b0_1_4_i_i_reg_5292[3]),
        .I1(tmp_100_4_i_i_reg_5297[3]),
        .I2(\b0_2_4_i_i_min_int_s_fu_876/p_0_in ),
        .O(b0_2_4_i_i_min_int_s_fu_876_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[31]_i_107 
       (.I0(b0_1_4_i_i_reg_5292[0]),
        .I1(tmp_100_4_i_i_reg_5297[0]),
        .I2(\b0_2_4_i_i_min_int_s_fu_876/p_0_in ),
        .O(b0_2_4_i_i_min_int_s_fu_876_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[31]_i_108 
       (.I0(b0_1_4_i_i_reg_5292[1]),
        .I1(tmp_100_4_i_i_reg_5297[1]),
        .I2(\b0_2_4_i_i_min_int_s_fu_876/p_0_in ),
        .O(b0_2_4_i_i_min_int_s_fu_876_ap_return[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_11 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_12 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_13 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_23 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_24 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_25 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_26 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_27 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_28 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_29 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_30 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_46 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_47 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_48 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_49 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_50 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_51 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_52 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_53 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_6 
       (.I0(tmp_100_4_i_i_reg_5297[31]),
        .I1(b0_1_4_i_i_reg_5292[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_5_i_i_reg_5312[31]_i_68 
       (.I0(tmp_100_4_i_i_reg_5297[6]),
        .I1(b0_1_4_i_i_reg_5292[6]),
        .I2(b0_1_4_i_i_reg_5292[7]),
        .I3(tmp_100_4_i_i_reg_5297[7]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_5_i_i_reg_5312[31]_i_69 
       (.I0(tmp_100_4_i_i_reg_5297[4]),
        .I1(b0_1_4_i_i_reg_5292[4]),
        .I2(b0_1_4_i_i_reg_5292[5]),
        .I3(tmp_100_4_i_i_reg_5297[5]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_7 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_5_i_i_reg_5312[31]_i_70 
       (.I0(tmp_100_4_i_i_reg_5297[2]),
        .I1(b0_1_4_i_i_reg_5292[2]),
        .I2(b0_1_4_i_i_reg_5292[3]),
        .I3(tmp_100_4_i_i_reg_5297[3]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_5_i_i_reg_5312[31]_i_71 
       (.I0(tmp_100_4_i_i_reg_5297[0]),
        .I1(b0_1_4_i_i_reg_5292[0]),
        .I2(b0_1_4_i_i_reg_5292[1]),
        .I3(tmp_100_4_i_i_reg_5297[1]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_5312[31]_i_72 
       (.I0(tmp_100_4_i_i_reg_5297[6]),
        .I1(b0_1_4_i_i_reg_5292[6]),
        .I2(tmp_100_4_i_i_reg_5297[7]),
        .I3(b0_1_4_i_i_reg_5292[7]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_5312[31]_i_73 
       (.I0(tmp_100_4_i_i_reg_5297[4]),
        .I1(b0_1_4_i_i_reg_5292[4]),
        .I2(tmp_100_4_i_i_reg_5297[5]),
        .I3(b0_1_4_i_i_reg_5292[5]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_5312[31]_i_74 
       (.I0(tmp_100_4_i_i_reg_5297[2]),
        .I1(b0_1_4_i_i_reg_5292[2]),
        .I2(tmp_100_4_i_i_reg_5297[3]),
        .I3(b0_1_4_i_i_reg_5292[3]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_5312[31]_i_75 
       (.I0(tmp_100_4_i_i_reg_5297[0]),
        .I1(b0_1_4_i_i_reg_5292[0]),
        .I2(tmp_100_4_i_i_reg_5297[1]),
        .I3(b0_1_4_i_i_reg_5292[1]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_8 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_9 
       (.I0(b0_1_4_i_i_reg_5292[31]),
        .I1(tmp_100_4_i_i_reg_5297[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_9_n_0 ));
  FDRE \b0_1_5_i_i_reg_5312_reg[0] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(b0_1_5_i_i_min_int_s_fu_882_ap_return[0]),
        .Q(b0_1_5_i_i_reg_5312[0]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_5312_reg[1] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(b0_1_5_i_i_min_int_s_fu_882_ap_return[1]),
        .Q(b0_1_5_i_i_reg_5312[1]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_5312_reg[2] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(b0_1_5_i_i_min_int_s_fu_882_ap_return[2]),
        .Q(b0_1_5_i_i_reg_5312[2]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_5312_reg[31] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(b0_1_5_i_i_min_int_s_fu_882_ap_return[31]),
        .Q(b0_1_5_i_i_reg_5312[31]),
        .R(1'b0));
  CARRY4 \b0_1_5_i_i_reg_5312_reg[31]_i_2 
       (.CI(\b0_1_5_i_i_reg_5312_reg[31]_i_5_n_0 ),
        .CO({\b0_2_4_i_i_min_int_s_fu_876/p_0_in ,\b0_1_5_i_i_reg_5312_reg[31]_i_2_n_1 ,\b0_1_5_i_i_reg_5312_reg[31]_i_2_n_2 ,\b0_1_5_i_i_reg_5312_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_5312[31]_i_6_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_7_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_8_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_9_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_5312[31]_i_10_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_11_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_12_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_13_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_5312_reg[31]_i_22 
       (.CI(\b0_1_5_i_i_reg_5312_reg[31]_i_45_n_0 ),
        .CO({\b0_1_5_i_i_reg_5312_reg[31]_i_22_n_0 ,\b0_1_5_i_i_reg_5312_reg[31]_i_22_n_1 ,\b0_1_5_i_i_reg_5312_reg[31]_i_22_n_2 ,\b0_1_5_i_i_reg_5312_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_5312[31]_i_46_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_47_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_48_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_49_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_5312[31]_i_50_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_51_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_52_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_53_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_5312_reg[31]_i_45 
       (.CI(1'b0),
        .CO({\b0_1_5_i_i_reg_5312_reg[31]_i_45_n_0 ,\b0_1_5_i_i_reg_5312_reg[31]_i_45_n_1 ,\b0_1_5_i_i_reg_5312_reg[31]_i_45_n_2 ,\b0_1_5_i_i_reg_5312_reg[31]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_5312[31]_i_68_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_69_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_70_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_71_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_45_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_5312[31]_i_72_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_73_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_74_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_75_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_5312_reg[31]_i_5 
       (.CI(\b0_1_5_i_i_reg_5312_reg[31]_i_22_n_0 ),
        .CO({\b0_1_5_i_i_reg_5312_reg[31]_i_5_n_0 ,\b0_1_5_i_i_reg_5312_reg[31]_i_5_n_1 ,\b0_1_5_i_i_reg_5312_reg[31]_i_5_n_2 ,\b0_1_5_i_i_reg_5312_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_5312[31]_i_23_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_24_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_25_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_26_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_5312[31]_i_27_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_28_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_29_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_30_n_0 }));
  FDRE \b0_1_5_i_i_reg_5312_reg[3] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(b0_1_5_i_i_min_int_s_fu_882_ap_return[3]),
        .Q(b0_1_5_i_i_reg_5312[3]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_5312_reg[4] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(b0_1_5_i_i_min_int_s_fu_882_ap_return[4]),
        .Q(b0_1_5_i_i_reg_5312[4]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_5312_reg[5] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(b0_1_5_i_i_min_int_s_fu_882_ap_return[5]),
        .Q(b0_1_5_i_i_reg_5312[5]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_5312_reg[6] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(b0_1_5_i_i_min_int_s_fu_882_ap_return[6]),
        .Q(b0_1_5_i_i_reg_5312[6]),
        .R(1'b0));
  FDRE \b0_1_5_i_i_reg_5312_reg[7] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(b0_1_5_i_i_min_int_s_fu_882_ap_return[7]),
        .Q(b0_1_5_i_i_reg_5312[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_10 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[31]_i_101 
       (.I0(b0_1_5_i_i_reg_5312[6]),
        .I1(tmp_100_5_i_i_reg_5317[6]),
        .I2(\b0_2_5_i_i_min_int_s_fu_901/p_0_in ),
        .O(b0_2_5_i_i_min_int_s_fu_901_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[31]_i_102 
       (.I0(b0_1_5_i_i_reg_5312[7]),
        .I1(tmp_100_5_i_i_reg_5317[7]),
        .I2(\b0_2_5_i_i_min_int_s_fu_901/p_0_in ),
        .O(b0_2_5_i_i_min_int_s_fu_901_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[31]_i_103 
       (.I0(b0_1_5_i_i_reg_5312[4]),
        .I1(tmp_100_5_i_i_reg_5317[4]),
        .I2(\b0_2_5_i_i_min_int_s_fu_901/p_0_in ),
        .O(b0_2_5_i_i_min_int_s_fu_901_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[31]_i_104 
       (.I0(b0_1_5_i_i_reg_5312[5]),
        .I1(tmp_100_5_i_i_reg_5317[5]),
        .I2(\b0_2_5_i_i_min_int_s_fu_901/p_0_in ),
        .O(b0_2_5_i_i_min_int_s_fu_901_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[31]_i_105 
       (.I0(b0_1_5_i_i_reg_5312[2]),
        .I1(tmp_100_5_i_i_reg_5317[2]),
        .I2(\b0_2_5_i_i_min_int_s_fu_901/p_0_in ),
        .O(b0_2_5_i_i_min_int_s_fu_901_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[31]_i_106 
       (.I0(b0_1_5_i_i_reg_5312[3]),
        .I1(tmp_100_5_i_i_reg_5317[3]),
        .I2(\b0_2_5_i_i_min_int_s_fu_901/p_0_in ),
        .O(b0_2_5_i_i_min_int_s_fu_901_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[31]_i_107 
       (.I0(b0_1_5_i_i_reg_5312[0]),
        .I1(tmp_100_5_i_i_reg_5317[0]),
        .I2(\b0_2_5_i_i_min_int_s_fu_901/p_0_in ),
        .O(b0_2_5_i_i_min_int_s_fu_901_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[31]_i_108 
       (.I0(b0_1_5_i_i_reg_5312[1]),
        .I1(tmp_100_5_i_i_reg_5317[1]),
        .I2(\b0_2_5_i_i_min_int_s_fu_901/p_0_in ),
        .O(b0_2_5_i_i_min_int_s_fu_901_ap_return[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_11 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_12 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_13 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_23 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_24 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_25 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_26 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_27 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_28 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_29 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_30 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_46 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_47 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_48 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_49 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_50 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_51 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_52 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_53 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_6 
       (.I0(tmp_100_5_i_i_reg_5317[31]),
        .I1(b0_1_5_i_i_reg_5312[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_6_i_i_reg_5332[31]_i_68 
       (.I0(tmp_100_5_i_i_reg_5317[6]),
        .I1(b0_1_5_i_i_reg_5312[6]),
        .I2(b0_1_5_i_i_reg_5312[7]),
        .I3(tmp_100_5_i_i_reg_5317[7]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_6_i_i_reg_5332[31]_i_69 
       (.I0(tmp_100_5_i_i_reg_5317[4]),
        .I1(b0_1_5_i_i_reg_5312[4]),
        .I2(b0_1_5_i_i_reg_5312[5]),
        .I3(tmp_100_5_i_i_reg_5317[5]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_7 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_6_i_i_reg_5332[31]_i_70 
       (.I0(tmp_100_5_i_i_reg_5317[2]),
        .I1(b0_1_5_i_i_reg_5312[2]),
        .I2(b0_1_5_i_i_reg_5312[3]),
        .I3(tmp_100_5_i_i_reg_5317[3]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_6_i_i_reg_5332[31]_i_71 
       (.I0(tmp_100_5_i_i_reg_5317[0]),
        .I1(b0_1_5_i_i_reg_5312[0]),
        .I2(b0_1_5_i_i_reg_5312[1]),
        .I3(tmp_100_5_i_i_reg_5317[1]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_6_i_i_reg_5332[31]_i_72 
       (.I0(tmp_100_5_i_i_reg_5317[6]),
        .I1(b0_1_5_i_i_reg_5312[6]),
        .I2(tmp_100_5_i_i_reg_5317[7]),
        .I3(b0_1_5_i_i_reg_5312[7]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_6_i_i_reg_5332[31]_i_73 
       (.I0(tmp_100_5_i_i_reg_5317[4]),
        .I1(b0_1_5_i_i_reg_5312[4]),
        .I2(tmp_100_5_i_i_reg_5317[5]),
        .I3(b0_1_5_i_i_reg_5312[5]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_6_i_i_reg_5332[31]_i_74 
       (.I0(tmp_100_5_i_i_reg_5317[2]),
        .I1(b0_1_5_i_i_reg_5312[2]),
        .I2(tmp_100_5_i_i_reg_5317[3]),
        .I3(b0_1_5_i_i_reg_5312[3]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_6_i_i_reg_5332[31]_i_75 
       (.I0(tmp_100_5_i_i_reg_5317[0]),
        .I1(b0_1_5_i_i_reg_5312[0]),
        .I2(tmp_100_5_i_i_reg_5317[1]),
        .I3(b0_1_5_i_i_reg_5312[1]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_8 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_9 
       (.I0(b0_1_5_i_i_reg_5312[31]),
        .I1(tmp_100_5_i_i_reg_5317[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_9_n_0 ));
  FDRE \b0_1_6_i_i_reg_5332_reg[0] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(b0_1_6_i_i_min_int_s_fu_907_ap_return[0]),
        .Q(b0_1_6_i_i_reg_5332[0]),
        .R(1'b0));
  FDRE \b0_1_6_i_i_reg_5332_reg[1] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(b0_1_6_i_i_min_int_s_fu_907_ap_return[1]),
        .Q(b0_1_6_i_i_reg_5332[1]),
        .R(1'b0));
  FDRE \b0_1_6_i_i_reg_5332_reg[2] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(b0_1_6_i_i_min_int_s_fu_907_ap_return[2]),
        .Q(b0_1_6_i_i_reg_5332[2]),
        .R(1'b0));
  FDRE \b0_1_6_i_i_reg_5332_reg[31] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(b0_1_6_i_i_min_int_s_fu_907_ap_return[31]),
        .Q(b0_1_6_i_i_reg_5332[31]),
        .R(1'b0));
  CARRY4 \b0_1_6_i_i_reg_5332_reg[31]_i_2 
       (.CI(\b0_1_6_i_i_reg_5332_reg[31]_i_5_n_0 ),
        .CO({\b0_2_5_i_i_min_int_s_fu_901/p_0_in ,\b0_1_6_i_i_reg_5332_reg[31]_i_2_n_1 ,\b0_1_6_i_i_reg_5332_reg[31]_i_2_n_2 ,\b0_1_6_i_i_reg_5332_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_6_i_i_reg_5332[31]_i_6_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_7_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_8_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_9_n_0 }),
        .O(\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\b0_1_6_i_i_reg_5332[31]_i_10_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_11_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_12_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_13_n_0 }));
  CARRY4 \b0_1_6_i_i_reg_5332_reg[31]_i_22 
       (.CI(\b0_1_6_i_i_reg_5332_reg[31]_i_45_n_0 ),
        .CO({\b0_1_6_i_i_reg_5332_reg[31]_i_22_n_0 ,\b0_1_6_i_i_reg_5332_reg[31]_i_22_n_1 ,\b0_1_6_i_i_reg_5332_reg[31]_i_22_n_2 ,\b0_1_6_i_i_reg_5332_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_6_i_i_reg_5332[31]_i_46_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_47_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_48_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_49_n_0 }),
        .O(\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\b0_1_6_i_i_reg_5332[31]_i_50_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_51_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_52_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_53_n_0 }));
  CARRY4 \b0_1_6_i_i_reg_5332_reg[31]_i_45 
       (.CI(1'b0),
        .CO({\b0_1_6_i_i_reg_5332_reg[31]_i_45_n_0 ,\b0_1_6_i_i_reg_5332_reg[31]_i_45_n_1 ,\b0_1_6_i_i_reg_5332_reg[31]_i_45_n_2 ,\b0_1_6_i_i_reg_5332_reg[31]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_6_i_i_reg_5332[31]_i_68_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_69_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_70_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_71_n_0 }),
        .O(\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_45_O_UNCONNECTED [3:0]),
        .S({\b0_1_6_i_i_reg_5332[31]_i_72_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_73_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_74_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_75_n_0 }));
  CARRY4 \b0_1_6_i_i_reg_5332_reg[31]_i_5 
       (.CI(\b0_1_6_i_i_reg_5332_reg[31]_i_22_n_0 ),
        .CO({\b0_1_6_i_i_reg_5332_reg[31]_i_5_n_0 ,\b0_1_6_i_i_reg_5332_reg[31]_i_5_n_1 ,\b0_1_6_i_i_reg_5332_reg[31]_i_5_n_2 ,\b0_1_6_i_i_reg_5332_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_6_i_i_reg_5332[31]_i_23_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_24_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_25_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_26_n_0 }),
        .O(\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\b0_1_6_i_i_reg_5332[31]_i_27_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_28_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_29_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_30_n_0 }));
  FDRE \b0_1_6_i_i_reg_5332_reg[3] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(b0_1_6_i_i_min_int_s_fu_907_ap_return[3]),
        .Q(b0_1_6_i_i_reg_5332[3]),
        .R(1'b0));
  FDRE \b0_1_6_i_i_reg_5332_reg[4] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(b0_1_6_i_i_min_int_s_fu_907_ap_return[4]),
        .Q(b0_1_6_i_i_reg_5332[4]),
        .R(1'b0));
  FDRE \b0_1_6_i_i_reg_5332_reg[5] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(b0_1_6_i_i_min_int_s_fu_907_ap_return[5]),
        .Q(b0_1_6_i_i_reg_5332[5]),
        .R(1'b0));
  FDRE \b0_1_6_i_i_reg_5332_reg[6] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(b0_1_6_i_i_min_int_s_fu_907_ap_return[6]),
        .Q(b0_1_6_i_i_reg_5332[6]),
        .R(1'b0));
  FDRE \b0_1_6_i_i_reg_5332_reg[7] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(b0_1_6_i_i_min_int_s_fu_907_ap_return[7]),
        .Q(b0_1_6_i_i_reg_5332[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_10 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[31]_i_101 
       (.I0(b0_1_6_i_i_reg_5332[6]),
        .I1(tmp_100_6_i_i_reg_5337[6]),
        .I2(\b0_2_6_i_i_min_int_s_fu_926/p_0_in ),
        .O(b0_2_6_i_i_min_int_s_fu_926_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[31]_i_102 
       (.I0(b0_1_6_i_i_reg_5332[7]),
        .I1(tmp_100_6_i_i_reg_5337[7]),
        .I2(\b0_2_6_i_i_min_int_s_fu_926/p_0_in ),
        .O(b0_2_6_i_i_min_int_s_fu_926_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[31]_i_103 
       (.I0(b0_1_6_i_i_reg_5332[4]),
        .I1(tmp_100_6_i_i_reg_5337[4]),
        .I2(\b0_2_6_i_i_min_int_s_fu_926/p_0_in ),
        .O(b0_2_6_i_i_min_int_s_fu_926_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[31]_i_104 
       (.I0(b0_1_6_i_i_reg_5332[5]),
        .I1(tmp_100_6_i_i_reg_5337[5]),
        .I2(\b0_2_6_i_i_min_int_s_fu_926/p_0_in ),
        .O(b0_2_6_i_i_min_int_s_fu_926_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[31]_i_105 
       (.I0(b0_1_6_i_i_reg_5332[2]),
        .I1(tmp_100_6_i_i_reg_5337[2]),
        .I2(\b0_2_6_i_i_min_int_s_fu_926/p_0_in ),
        .O(b0_2_6_i_i_min_int_s_fu_926_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[31]_i_106 
       (.I0(b0_1_6_i_i_reg_5332[3]),
        .I1(tmp_100_6_i_i_reg_5337[3]),
        .I2(\b0_2_6_i_i_min_int_s_fu_926/p_0_in ),
        .O(b0_2_6_i_i_min_int_s_fu_926_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[31]_i_107 
       (.I0(b0_1_6_i_i_reg_5332[0]),
        .I1(tmp_100_6_i_i_reg_5337[0]),
        .I2(\b0_2_6_i_i_min_int_s_fu_926/p_0_in ),
        .O(b0_2_6_i_i_min_int_s_fu_926_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[31]_i_108 
       (.I0(b0_1_6_i_i_reg_5332[1]),
        .I1(tmp_100_6_i_i_reg_5337[1]),
        .I2(\b0_2_6_i_i_min_int_s_fu_926/p_0_in ),
        .O(b0_2_6_i_i_min_int_s_fu_926_ap_return[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_11 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_12 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_13 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_23 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_24 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_25 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_26 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_27 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_28 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_29 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_30 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_46 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_47 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_48 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_49 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_50 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_51 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_52 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_53 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_6 
       (.I0(tmp_100_6_i_i_reg_5337[31]),
        .I1(b0_1_6_i_i_reg_5332[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_5352[31]_i_68 
       (.I0(tmp_100_6_i_i_reg_5337[6]),
        .I1(b0_1_6_i_i_reg_5332[6]),
        .I2(b0_1_6_i_i_reg_5332[7]),
        .I3(tmp_100_6_i_i_reg_5337[7]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_5352[31]_i_69 
       (.I0(tmp_100_6_i_i_reg_5337[4]),
        .I1(b0_1_6_i_i_reg_5332[4]),
        .I2(b0_1_6_i_i_reg_5332[5]),
        .I3(tmp_100_6_i_i_reg_5337[5]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_7 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_5352[31]_i_70 
       (.I0(tmp_100_6_i_i_reg_5337[2]),
        .I1(b0_1_6_i_i_reg_5332[2]),
        .I2(b0_1_6_i_i_reg_5332[3]),
        .I3(tmp_100_6_i_i_reg_5337[3]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_5352[31]_i_71 
       (.I0(tmp_100_6_i_i_reg_5337[0]),
        .I1(b0_1_6_i_i_reg_5332[0]),
        .I2(b0_1_6_i_i_reg_5332[1]),
        .I3(tmp_100_6_i_i_reg_5337[1]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_5352[31]_i_72 
       (.I0(tmp_100_6_i_i_reg_5337[6]),
        .I1(b0_1_6_i_i_reg_5332[6]),
        .I2(tmp_100_6_i_i_reg_5337[7]),
        .I3(b0_1_6_i_i_reg_5332[7]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_5352[31]_i_73 
       (.I0(tmp_100_6_i_i_reg_5337[4]),
        .I1(b0_1_6_i_i_reg_5332[4]),
        .I2(tmp_100_6_i_i_reg_5337[5]),
        .I3(b0_1_6_i_i_reg_5332[5]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_5352[31]_i_74 
       (.I0(tmp_100_6_i_i_reg_5337[2]),
        .I1(b0_1_6_i_i_reg_5332[2]),
        .I2(tmp_100_6_i_i_reg_5337[3]),
        .I3(b0_1_6_i_i_reg_5332[3]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_5352[31]_i_75 
       (.I0(tmp_100_6_i_i_reg_5337[0]),
        .I1(b0_1_6_i_i_reg_5332[0]),
        .I2(tmp_100_6_i_i_reg_5337[1]),
        .I3(b0_1_6_i_i_reg_5332[1]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_8 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_9 
       (.I0(b0_1_6_i_i_reg_5332[31]),
        .I1(tmp_100_6_i_i_reg_5337[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_9_n_0 ));
  FDRE \b0_1_7_i_i_reg_5352_reg[0] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(b0_1_7_i_i_min_int_s_fu_932_ap_return[0]),
        .Q(b0_1_7_i_i_reg_5352[0]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_5352_reg[1] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(b0_1_7_i_i_min_int_s_fu_932_ap_return[1]),
        .Q(b0_1_7_i_i_reg_5352[1]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_5352_reg[2] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(b0_1_7_i_i_min_int_s_fu_932_ap_return[2]),
        .Q(b0_1_7_i_i_reg_5352[2]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_5352_reg[31] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(b0_1_7_i_i_min_int_s_fu_932_ap_return[31]),
        .Q(b0_1_7_i_i_reg_5352[31]),
        .R(1'b0));
  CARRY4 \b0_1_7_i_i_reg_5352_reg[31]_i_2 
       (.CI(\b0_1_7_i_i_reg_5352_reg[31]_i_5_n_0 ),
        .CO({\b0_2_6_i_i_min_int_s_fu_926/p_0_in ,\b0_1_7_i_i_reg_5352_reg[31]_i_2_n_1 ,\b0_1_7_i_i_reg_5352_reg[31]_i_2_n_2 ,\b0_1_7_i_i_reg_5352_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_5352[31]_i_6_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_7_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_8_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_9_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_5352[31]_i_10_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_11_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_12_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_13_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_5352_reg[31]_i_22 
       (.CI(\b0_1_7_i_i_reg_5352_reg[31]_i_45_n_0 ),
        .CO({\b0_1_7_i_i_reg_5352_reg[31]_i_22_n_0 ,\b0_1_7_i_i_reg_5352_reg[31]_i_22_n_1 ,\b0_1_7_i_i_reg_5352_reg[31]_i_22_n_2 ,\b0_1_7_i_i_reg_5352_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_5352[31]_i_46_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_47_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_48_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_49_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_5352[31]_i_50_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_51_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_52_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_53_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_5352_reg[31]_i_45 
       (.CI(1'b0),
        .CO({\b0_1_7_i_i_reg_5352_reg[31]_i_45_n_0 ,\b0_1_7_i_i_reg_5352_reg[31]_i_45_n_1 ,\b0_1_7_i_i_reg_5352_reg[31]_i_45_n_2 ,\b0_1_7_i_i_reg_5352_reg[31]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_5352[31]_i_68_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_69_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_70_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_71_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_45_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_5352[31]_i_72_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_73_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_74_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_75_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_5352_reg[31]_i_5 
       (.CI(\b0_1_7_i_i_reg_5352_reg[31]_i_22_n_0 ),
        .CO({\b0_1_7_i_i_reg_5352_reg[31]_i_5_n_0 ,\b0_1_7_i_i_reg_5352_reg[31]_i_5_n_1 ,\b0_1_7_i_i_reg_5352_reg[31]_i_5_n_2 ,\b0_1_7_i_i_reg_5352_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_5352[31]_i_23_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_24_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_25_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_26_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_5352[31]_i_27_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_28_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_29_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_30_n_0 }));
  FDRE \b0_1_7_i_i_reg_5352_reg[3] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(b0_1_7_i_i_min_int_s_fu_932_ap_return[3]),
        .Q(b0_1_7_i_i_reg_5352[3]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_5352_reg[4] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(b0_1_7_i_i_min_int_s_fu_932_ap_return[4]),
        .Q(b0_1_7_i_i_reg_5352[4]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_5352_reg[5] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(b0_1_7_i_i_min_int_s_fu_932_ap_return[5]),
        .Q(b0_1_7_i_i_reg_5352[5]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_5352_reg[6] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(b0_1_7_i_i_min_int_s_fu_932_ap_return[6]),
        .Q(b0_1_7_i_i_reg_5352[6]),
        .R(1'b0));
  FDRE \b0_1_7_i_i_reg_5352_reg[7] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(b0_1_7_i_i_min_int_s_fu_932_ap_return[7]),
        .Q(b0_1_7_i_i_reg_5352[7]),
        .R(1'b0));
  FDRE \b0_1_i_i_reg_5162_reg[0] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(b0_1_i_i_min_int_s_fu_704_ap_return[0]),
        .Q(b0_1_i_i_reg_5162[0]),
        .R(1'b0));
  FDRE \b0_1_i_i_reg_5162_reg[1] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(b0_1_i_i_min_int_s_fu_704_ap_return[1]),
        .Q(b0_1_i_i_reg_5162[1]),
        .R(1'b0));
  FDRE \b0_1_i_i_reg_5162_reg[2] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(b0_1_i_i_min_int_s_fu_704_ap_return[2]),
        .Q(b0_1_i_i_reg_5162[2]),
        .R(1'b0));
  FDRE \b0_1_i_i_reg_5162_reg[31] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(b0_1_i_i_min_int_s_fu_704_ap_return[31]),
        .Q(b0_1_i_i_reg_5162[31]),
        .R(1'b0));
  FDRE \b0_1_i_i_reg_5162_reg[3] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(b0_1_i_i_min_int_s_fu_704_ap_return[3]),
        .Q(b0_1_i_i_reg_5162[3]),
        .R(1'b0));
  FDRE \b0_1_i_i_reg_5162_reg[4] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(b0_1_i_i_min_int_s_fu_704_ap_return[4]),
        .Q(b0_1_i_i_reg_5162[4]),
        .R(1'b0));
  FDRE \b0_1_i_i_reg_5162_reg[5] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(b0_1_i_i_min_int_s_fu_704_ap_return[5]),
        .Q(b0_1_i_i_reg_5162[5]),
        .R(1'b0));
  FDRE \b0_1_i_i_reg_5162_reg[6] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(b0_1_i_i_min_int_s_fu_704_ap_return[6]),
        .Q(b0_1_i_i_reg_5162[6]),
        .R(1'b0));
  FDRE \b0_1_i_i_reg_5162_reg[7] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(b0_1_i_i_min_int_s_fu_704_ap_return[7]),
        .Q(b0_1_i_i_reg_5162[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_2_7_i_i_reg_5379[0]_i_1 
       (.I0(b0_1_7_i_i_reg_5352[0]),
        .I1(tmp_100_7_i_i_reg_5357[0]),
        .I2(\b0_2_7_i_i_min_int_s_fu_939/p_0_in ),
        .O(b0_2_7_i_i_min_int_s_fu_939_ap_return[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_2_7_i_i_reg_5379[15]_i_1 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .I2(\b0_2_7_i_i_min_int_s_fu_939/p_0_in ),
        .O(b0_2_7_i_i_min_int_s_fu_939_ap_return[15]));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_2_7_i_i_reg_5379[15]_i_10 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_2_7_i_i_reg_5379[15]_i_11 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_2_7_i_i_reg_5379[15]_i_13 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_2_7_i_i_reg_5379[15]_i_14 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_2_7_i_i_reg_5379[15]_i_15 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_2_7_i_i_reg_5379[15]_i_16 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_2_7_i_i_reg_5379[15]_i_17 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_2_7_i_i_reg_5379[15]_i_18 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_2_7_i_i_reg_5379[15]_i_19 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_2_7_i_i_reg_5379[15]_i_20 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_2_7_i_i_reg_5379[15]_i_22 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_2_7_i_i_reg_5379[15]_i_23 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_2_7_i_i_reg_5379[15]_i_24 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_2_7_i_i_reg_5379[15]_i_25 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_2_7_i_i_reg_5379[15]_i_26 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_2_7_i_i_reg_5379[15]_i_27 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_2_7_i_i_reg_5379[15]_i_28 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_2_7_i_i_reg_5379[15]_i_29 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_2_7_i_i_reg_5379[15]_i_30 
       (.I0(tmp_100_7_i_i_reg_5357[6]),
        .I1(b0_1_7_i_i_reg_5352[6]),
        .I2(b0_1_7_i_i_reg_5352[7]),
        .I3(tmp_100_7_i_i_reg_5357[7]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_2_7_i_i_reg_5379[15]_i_31 
       (.I0(tmp_100_7_i_i_reg_5357[4]),
        .I1(b0_1_7_i_i_reg_5352[4]),
        .I2(b0_1_7_i_i_reg_5352[5]),
        .I3(tmp_100_7_i_i_reg_5357[5]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_2_7_i_i_reg_5379[15]_i_32 
       (.I0(tmp_100_7_i_i_reg_5357[2]),
        .I1(b0_1_7_i_i_reg_5352[2]),
        .I2(b0_1_7_i_i_reg_5352[3]),
        .I3(tmp_100_7_i_i_reg_5357[3]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_2_7_i_i_reg_5379[15]_i_33 
       (.I0(tmp_100_7_i_i_reg_5357[0]),
        .I1(b0_1_7_i_i_reg_5352[0]),
        .I2(b0_1_7_i_i_reg_5352[1]),
        .I3(tmp_100_7_i_i_reg_5357[1]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_2_7_i_i_reg_5379[15]_i_34 
       (.I0(tmp_100_7_i_i_reg_5357[6]),
        .I1(b0_1_7_i_i_reg_5352[6]),
        .I2(tmp_100_7_i_i_reg_5357[7]),
        .I3(b0_1_7_i_i_reg_5352[7]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_2_7_i_i_reg_5379[15]_i_35 
       (.I0(tmp_100_7_i_i_reg_5357[4]),
        .I1(b0_1_7_i_i_reg_5352[4]),
        .I2(tmp_100_7_i_i_reg_5357[5]),
        .I3(b0_1_7_i_i_reg_5352[5]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_2_7_i_i_reg_5379[15]_i_36 
       (.I0(tmp_100_7_i_i_reg_5357[2]),
        .I1(b0_1_7_i_i_reg_5352[2]),
        .I2(tmp_100_7_i_i_reg_5357[3]),
        .I3(b0_1_7_i_i_reg_5352[3]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_2_7_i_i_reg_5379[15]_i_37 
       (.I0(tmp_100_7_i_i_reg_5357[0]),
        .I1(b0_1_7_i_i_reg_5352[0]),
        .I2(tmp_100_7_i_i_reg_5357[1]),
        .I3(b0_1_7_i_i_reg_5352[1]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_2_7_i_i_reg_5379[15]_i_4 
       (.I0(tmp_100_7_i_i_reg_5357[15]),
        .I1(b0_1_7_i_i_reg_5352[31]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_2_7_i_i_reg_5379[15]_i_5 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_2_7_i_i_reg_5379[15]_i_6 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_2_7_i_i_reg_5379[15]_i_7 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_2_7_i_i_reg_5379[15]_i_8 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_2_7_i_i_reg_5379[15]_i_9 
       (.I0(b0_1_7_i_i_reg_5352[31]),
        .I1(tmp_100_7_i_i_reg_5357[15]),
        .O(\b0_2_7_i_i_reg_5379[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \b0_2_7_i_i_reg_5379[1]_inv_i_1 
       (.I0(b0_1_7_i_i_reg_5352[1]),
        .I1(tmp_100_7_i_i_reg_5357[1]),
        .I2(\b0_2_7_i_i_min_int_s_fu_939/p_0_in ),
        .O(b0_2_7_i_i_min_int_s_fu_939_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \b0_2_7_i_i_reg_5379[2]_inv_i_1 
       (.I0(b0_1_7_i_i_reg_5352[2]),
        .I1(tmp_100_7_i_i_reg_5357[2]),
        .I2(\b0_2_7_i_i_min_int_s_fu_939/p_0_in ),
        .O(b0_2_7_i_i_min_int_s_fu_939_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \b0_2_7_i_i_reg_5379[3]_inv_i_1 
       (.I0(b0_1_7_i_i_reg_5352[3]),
        .I1(tmp_100_7_i_i_reg_5357[3]),
        .I2(\b0_2_7_i_i_min_int_s_fu_939/p_0_in ),
        .O(b0_2_7_i_i_min_int_s_fu_939_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \b0_2_7_i_i_reg_5379[4]_inv_i_1 
       (.I0(b0_1_7_i_i_reg_5352[4]),
        .I1(tmp_100_7_i_i_reg_5357[4]),
        .I2(\b0_2_7_i_i_min_int_s_fu_939/p_0_in ),
        .O(b0_2_7_i_i_min_int_s_fu_939_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \b0_2_7_i_i_reg_5379[5]_inv_i_1 
       (.I0(b0_1_7_i_i_reg_5352[5]),
        .I1(tmp_100_7_i_i_reg_5357[5]),
        .I2(\b0_2_7_i_i_min_int_s_fu_939/p_0_in ),
        .O(b0_2_7_i_i_min_int_s_fu_939_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \b0_2_7_i_i_reg_5379[6]_inv_i_1 
       (.I0(b0_1_7_i_i_reg_5352[6]),
        .I1(tmp_100_7_i_i_reg_5357[6]),
        .I2(\b0_2_7_i_i_min_int_s_fu_939/p_0_in ),
        .O(b0_2_7_i_i_min_int_s_fu_939_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \b0_2_7_i_i_reg_5379[7]_inv_i_1 
       (.I0(b0_1_7_i_i_reg_5352[7]),
        .I1(tmp_100_7_i_i_reg_5357[7]),
        .I2(\b0_2_7_i_i_min_int_s_fu_939/p_0_in ),
        .O(b0_2_7_i_i_min_int_s_fu_939_ap_return[7]));
  FDRE \b0_2_7_i_i_reg_5379_reg[0] 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(b0_2_7_i_i_min_int_s_fu_939_ap_return[0]),
        .Q(b0_2_7_i_i_reg_5379[0]),
        .R(1'b0));
  FDRE \b0_2_7_i_i_reg_5379_reg[15] 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(b0_2_7_i_i_min_int_s_fu_939_ap_return[15]),
        .Q(b0_2_7_i_i_reg_5379[15]),
        .R(1'b0));
  CARRY4 \b0_2_7_i_i_reg_5379_reg[15]_i_12 
       (.CI(\b0_2_7_i_i_reg_5379_reg[15]_i_21_n_0 ),
        .CO({\b0_2_7_i_i_reg_5379_reg[15]_i_12_n_0 ,\b0_2_7_i_i_reg_5379_reg[15]_i_12_n_1 ,\b0_2_7_i_i_reg_5379_reg[15]_i_12_n_2 ,\b0_2_7_i_i_reg_5379_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_2_7_i_i_reg_5379[15]_i_22_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_23_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_24_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_25_n_0 }),
        .O(\NLW_b0_2_7_i_i_reg_5379_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\b0_2_7_i_i_reg_5379[15]_i_26_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_27_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_28_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_29_n_0 }));
  CARRY4 \b0_2_7_i_i_reg_5379_reg[15]_i_2 
       (.CI(\b0_2_7_i_i_reg_5379_reg[15]_i_3_n_0 ),
        .CO({\b0_2_7_i_i_min_int_s_fu_939/p_0_in ,\b0_2_7_i_i_reg_5379_reg[15]_i_2_n_1 ,\b0_2_7_i_i_reg_5379_reg[15]_i_2_n_2 ,\b0_2_7_i_i_reg_5379_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_2_7_i_i_reg_5379[15]_i_4_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_5_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_6_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_7_n_0 }),
        .O(\NLW_b0_2_7_i_i_reg_5379_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\b0_2_7_i_i_reg_5379[15]_i_8_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_9_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_10_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_11_n_0 }));
  CARRY4 \b0_2_7_i_i_reg_5379_reg[15]_i_21 
       (.CI(1'b0),
        .CO({\b0_2_7_i_i_reg_5379_reg[15]_i_21_n_0 ,\b0_2_7_i_i_reg_5379_reg[15]_i_21_n_1 ,\b0_2_7_i_i_reg_5379_reg[15]_i_21_n_2 ,\b0_2_7_i_i_reg_5379_reg[15]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_2_7_i_i_reg_5379[15]_i_30_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_31_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_32_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_33_n_0 }),
        .O(\NLW_b0_2_7_i_i_reg_5379_reg[15]_i_21_O_UNCONNECTED [3:0]),
        .S({\b0_2_7_i_i_reg_5379[15]_i_34_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_35_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_36_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_37_n_0 }));
  CARRY4 \b0_2_7_i_i_reg_5379_reg[15]_i_3 
       (.CI(\b0_2_7_i_i_reg_5379_reg[15]_i_12_n_0 ),
        .CO({\b0_2_7_i_i_reg_5379_reg[15]_i_3_n_0 ,\b0_2_7_i_i_reg_5379_reg[15]_i_3_n_1 ,\b0_2_7_i_i_reg_5379_reg[15]_i_3_n_2 ,\b0_2_7_i_i_reg_5379_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_2_7_i_i_reg_5379[15]_i_13_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_14_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_15_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_16_n_0 }),
        .O(\NLW_b0_2_7_i_i_reg_5379_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({\b0_2_7_i_i_reg_5379[15]_i_17_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_18_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_19_n_0 ,\b0_2_7_i_i_reg_5379[15]_i_20_n_0 }));
  FDRE #(
    .INIT(1'b1)) 
    \b0_2_7_i_i_reg_5379_reg[1]_inv 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(b0_2_7_i_i_min_int_s_fu_939_ap_return[1]),
        .Q(\b0_2_7_i_i_reg_5379_reg[1]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \b0_2_7_i_i_reg_5379_reg[2]_inv 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(b0_2_7_i_i_min_int_s_fu_939_ap_return[2]),
        .Q(\b0_2_7_i_i_reg_5379_reg[2]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \b0_2_7_i_i_reg_5379_reg[3]_inv 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(b0_2_7_i_i_min_int_s_fu_939_ap_return[3]),
        .Q(\b0_2_7_i_i_reg_5379_reg[3]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \b0_2_7_i_i_reg_5379_reg[4]_inv 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(b0_2_7_i_i_min_int_s_fu_939_ap_return[4]),
        .Q(\b0_2_7_i_i_reg_5379_reg[4]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \b0_2_7_i_i_reg_5379_reg[5]_inv 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(b0_2_7_i_i_min_int_s_fu_939_ap_return[5]),
        .Q(\b0_2_7_i_i_reg_5379_reg[5]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \b0_2_7_i_i_reg_5379_reg[6]_inv 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(b0_2_7_i_i_min_int_s_fu_939_ap_return[6]),
        .Q(\b0_2_7_i_i_reg_5379_reg[6]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \b0_2_7_i_i_reg_5379_reg[7]_inv 
       (.C(aclk),
        .CE(a0_2_7_i_i_reg_53740),
        .D(b0_2_7_i_i_min_int_s_fu_939_ap_return[7]),
        .Q(\b0_2_7_i_i_reg_5379_reg[7]_inv_n_0 ),
        .R(1'b0));
  miz_sys_hls_fast_corner_0_1_FAST_t_opr_core_bkbM core_buf_val_0_V_U
       (.ADDRBWRADDR(ap_reg_pp0_iter17_t_V_3_reg_573),
        .CO(tmp_106_2_i_i_fu_3953_p2),
        .D(core_buf_val_0_V_q0),
        .DOBDO(core_buf_val_1_V_q0),
        .E(core_buf_val_0_V_we1),
        .Q(core_buf_val_1_V_ad_reg_5368),
        .aclk(aclk),
        .ap_enable_reg_pp0_iter19(ap_enable_reg_pp0_iter19),
        .ap_reg_pp0_iter18_exitcond4_i_i_reg_4507(ap_reg_pp0_iter18_exitcond4_i_i_reg_4507),
        .core_buf_val_0_V_ce0(core_buf_val_0_V_ce0),
        .core_buf_val_0_V_ce1(core_buf_val_0_V_ce1),
        .ram_reg(ap_block_pp0_stage0_subdone6_in),
        .\tmp_106_2_i_i_reg_5401_reg[0] (core_win_val_1_V_1_fu_192));
  LUT2 #(
    .INIT(4'h2)) 
    \core_buf_val_0_V_ad_reg_5362[10]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(ap_reg_pp0_iter17_exitcond4_i_i_reg_4507),
        .O(core_buf_val_0_V_ad_reg_53620));
  FDRE \core_buf_val_0_V_ad_reg_5362_reg[0] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ad_reg_53620),
        .D(ap_reg_pp0_iter17_t_V_3_reg_573[0]),
        .Q(core_buf_val_1_V_ad_reg_5368[0]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_5362_reg[10] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ad_reg_53620),
        .D(ap_reg_pp0_iter17_t_V_3_reg_573[10]),
        .Q(core_buf_val_1_V_ad_reg_5368[10]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_5362_reg[1] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ad_reg_53620),
        .D(ap_reg_pp0_iter17_t_V_3_reg_573[1]),
        .Q(core_buf_val_1_V_ad_reg_5368[1]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_5362_reg[2] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ad_reg_53620),
        .D(ap_reg_pp0_iter17_t_V_3_reg_573[2]),
        .Q(core_buf_val_1_V_ad_reg_5368[2]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_5362_reg[3] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ad_reg_53620),
        .D(ap_reg_pp0_iter17_t_V_3_reg_573[3]),
        .Q(core_buf_val_1_V_ad_reg_5368[3]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_5362_reg[4] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ad_reg_53620),
        .D(ap_reg_pp0_iter17_t_V_3_reg_573[4]),
        .Q(core_buf_val_1_V_ad_reg_5368[4]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_5362_reg[5] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ad_reg_53620),
        .D(ap_reg_pp0_iter17_t_V_3_reg_573[5]),
        .Q(core_buf_val_1_V_ad_reg_5368[5]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_5362_reg[6] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ad_reg_53620),
        .D(ap_reg_pp0_iter17_t_V_3_reg_573[6]),
        .Q(core_buf_val_1_V_ad_reg_5368[6]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_5362_reg[7] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ad_reg_53620),
        .D(ap_reg_pp0_iter17_t_V_3_reg_573[7]),
        .Q(core_buf_val_1_V_ad_reg_5368[7]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_5362_reg[8] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ad_reg_53620),
        .D(ap_reg_pp0_iter17_t_V_3_reg_573[8]),
        .Q(core_buf_val_1_V_ad_reg_5368[8]),
        .R(1'b0));
  FDRE \core_buf_val_0_V_ad_reg_5362_reg[9] 
       (.C(aclk),
        .CE(core_buf_val_0_V_ad_reg_53620),
        .D(ap_reg_pp0_iter17_t_V_3_reg_573[9]),
        .Q(core_buf_val_1_V_ad_reg_5368[9]),
        .R(1'b0));
  miz_sys_hls_fast_corner_0_1_FAST_t_opr_core_bkbM_24 core_buf_val_1_V_U
       (.ADDRBWRADDR(ap_reg_pp0_iter17_t_V_3_reg_573),
        .CO(tmp_24_i_i_fu_3965_p2),
        .DOBDO(core_buf_val_1_V_q0),
        .E(ap_block_pp0_stage0_subdone6_in),
        .Q(ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368),
        .WEA(core_buf_val_1_V_ce1),
        .aclk(aclk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter18(ap_enable_reg_pp0_iter18),
        .ap_phi_reg_pp0_iter20_core_1_i_i_reg_585(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585),
        .\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0] (ap_reg_pp0_iter19_or_cond4_i_i_reg_4561),
        .\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0]_0 (or_cond_i_i_reg_4516),
        .ap_reg_pp0_iter19_or_cond_i_i_reg_4516(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .core_buf_val_0_V_ce0(core_buf_val_0_V_ce0),
        .exitcond4_i_i_reg_4507(exitcond4_i_i_reg_4507),
        .gray_data_stream_0_s_empty_n(gray_data_stream_0_s_empty_n),
        .mask_data_stream_0_s_full_n(mask_data_stream_0_s_full_n),
        .ram_reg(ap_enable_reg_pp0_iter20_reg_0),
        .\tmp_24_i_i_reg_5411_reg[0] (core_win_val_1_V_1_fu_192));
  FDRE \core_win_val_0_V_0_fu_204_reg[0] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[0]),
        .Q(core_win_val_0_V_0_fu_204[0]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[10] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[10]),
        .Q(core_win_val_0_V_0_fu_204[10]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[11] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[11]),
        .Q(core_win_val_0_V_0_fu_204[11]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[12] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[12]),
        .Q(core_win_val_0_V_0_fu_204[12]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[13] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[13]),
        .Q(core_win_val_0_V_0_fu_204[13]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[14] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[14]),
        .Q(core_win_val_0_V_0_fu_204[14]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[15] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[15]),
        .Q(core_win_val_0_V_0_fu_204[15]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[1] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[1]),
        .Q(core_win_val_0_V_0_fu_204[1]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[2] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[2]),
        .Q(core_win_val_0_V_0_fu_204[2]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[3] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[3]),
        .Q(core_win_val_0_V_0_fu_204[3]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[4] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[4]),
        .Q(core_win_val_0_V_0_fu_204[4]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[5] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[5]),
        .Q(core_win_val_0_V_0_fu_204[5]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[6] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[6]),
        .Q(core_win_val_0_V_0_fu_204[6]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[7] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[7]),
        .Q(core_win_val_0_V_0_fu_204[7]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[8] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[8]),
        .Q(core_win_val_0_V_0_fu_204[8]),
        .R(1'b0));
  FDRE \core_win_val_0_V_0_fu_204_reg[9] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_0_V_1_fu_200[9]),
        .Q(core_win_val_0_V_0_fu_204[9]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[0] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[0]),
        .Q(core_win_val_0_V_1_fu_200[0]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[10] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[10]),
        .Q(core_win_val_0_V_1_fu_200[10]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[11] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[11]),
        .Q(core_win_val_0_V_1_fu_200[11]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[12] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[12]),
        .Q(core_win_val_0_V_1_fu_200[12]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[13] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[13]),
        .Q(core_win_val_0_V_1_fu_200[13]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[14] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[14]),
        .Q(core_win_val_0_V_1_fu_200[14]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[15] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[15]),
        .Q(core_win_val_0_V_1_fu_200[15]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[1] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[1]),
        .Q(core_win_val_0_V_1_fu_200[1]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[2] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[2]),
        .Q(core_win_val_0_V_1_fu_200[2]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[3] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[3]),
        .Q(core_win_val_0_V_1_fu_200[3]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[4] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[4]),
        .Q(core_win_val_0_V_1_fu_200[4]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[5] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[5]),
        .Q(core_win_val_0_V_1_fu_200[5]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[6] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[6]),
        .Q(core_win_val_0_V_1_fu_200[6]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[7] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[7]),
        .Q(core_win_val_0_V_1_fu_200[7]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[8] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[8]),
        .Q(core_win_val_0_V_1_fu_200[8]),
        .R(1'b0));
  FDRE \core_win_val_0_V_1_fu_200_reg[9] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_0_V_q0[9]),
        .Q(core_win_val_0_V_1_fu_200[9]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[0] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[0]),
        .Q(core_win_val_1_V_0_fu_196[0]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[10] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[10]),
        .Q(core_win_val_1_V_0_fu_196[10]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[11] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[11]),
        .Q(core_win_val_1_V_0_fu_196[11]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[12] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[12]),
        .Q(core_win_val_1_V_0_fu_196[12]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[13] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[13]),
        .Q(core_win_val_1_V_0_fu_196[13]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[14] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[14]),
        .Q(core_win_val_1_V_0_fu_196[14]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[15] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[15]),
        .Q(core_win_val_1_V_0_fu_196[15]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[1] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[1]),
        .Q(core_win_val_1_V_0_fu_196[1]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[2] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[2]),
        .Q(core_win_val_1_V_0_fu_196[2]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[3] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[3]),
        .Q(core_win_val_1_V_0_fu_196[3]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[4] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[4]),
        .Q(core_win_val_1_V_0_fu_196[4]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[5] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[5]),
        .Q(core_win_val_1_V_0_fu_196[5]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[6] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[6]),
        .Q(core_win_val_1_V_0_fu_196[6]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[7] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[7]),
        .Q(core_win_val_1_V_0_fu_196[7]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[8] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[8]),
        .Q(core_win_val_1_V_0_fu_196[8]),
        .R(1'b0));
  FDRE \core_win_val_1_V_0_fu_196_reg[9] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_win_val_1_V_1_fu_192[9]),
        .Q(core_win_val_1_V_0_fu_196[9]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[0]),
        .Q(core_win_val_1_V_1_1_reg_5394[0]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[10] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[10]),
        .Q(core_win_val_1_V_1_1_reg_5394[10]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[11] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[11]),
        .Q(core_win_val_1_V_1_1_reg_5394[11]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[12] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[12]),
        .Q(core_win_val_1_V_1_1_reg_5394[12]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[13] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[13]),
        .Q(core_win_val_1_V_1_1_reg_5394[13]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[14] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[14]),
        .Q(core_win_val_1_V_1_1_reg_5394[14]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[15] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[15]),
        .Q(core_win_val_1_V_1_1_reg_5394[15]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[1] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[1]),
        .Q(core_win_val_1_V_1_1_reg_5394[1]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[2] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[2]),
        .Q(core_win_val_1_V_1_1_reg_5394[2]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[3] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[3]),
        .Q(core_win_val_1_V_1_1_reg_5394[3]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[4] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[4]),
        .Q(core_win_val_1_V_1_1_reg_5394[4]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[5] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[5]),
        .Q(core_win_val_1_V_1_1_reg_5394[5]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[6] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[6]),
        .Q(core_win_val_1_V_1_1_reg_5394[6]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[7] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[7]),
        .Q(core_win_val_1_V_1_1_reg_5394[7]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[8] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[8]),
        .Q(core_win_val_1_V_1_1_reg_5394[8]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_1_reg_5394_reg[9] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(core_win_val_1_V_1_fu_192[9]),
        .Q(core_win_val_1_V_1_1_reg_5394[9]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[0] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[0]),
        .Q(core_win_val_1_V_1_fu_192[0]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[10] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[10]),
        .Q(core_win_val_1_V_1_fu_192[10]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[11] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[11]),
        .Q(core_win_val_1_V_1_fu_192[11]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[12] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[12]),
        .Q(core_win_val_1_V_1_fu_192[12]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[13] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[13]),
        .Q(core_win_val_1_V_1_fu_192[13]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[14] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[14]),
        .Q(core_win_val_1_V_1_fu_192[14]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[15] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[15]),
        .Q(core_win_val_1_V_1_fu_192[15]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[1] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[1]),
        .Q(core_win_val_1_V_1_fu_192[1]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[2] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[2]),
        .Q(core_win_val_1_V_1_fu_192[2]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[3] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[3]),
        .Q(core_win_val_1_V_1_fu_192[3]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[4] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[4]),
        .Q(core_win_val_1_V_1_fu_192[4]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[5] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[5]),
        .Q(core_win_val_1_V_1_fu_192[5]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[6] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[6]),
        .Q(core_win_val_1_V_1_fu_192[6]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[7] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[7]),
        .Q(core_win_val_1_V_1_fu_192[7]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[8] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[8]),
        .Q(core_win_val_1_V_1_fu_192[8]),
        .R(1'b0));
  FDRE \core_win_val_1_V_1_fu_192_reg[9] 
       (.C(aclk),
        .CE(core_buf_val_0_V_we1),
        .D(core_buf_val_1_V_q0[9]),
        .Q(core_win_val_1_V_1_fu_192[9]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[0] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[0]),
        .Q(core_win_val_2_V_0_fu_188[0]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[10] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[10]),
        .Q(core_win_val_2_V_0_fu_188[10]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[11] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[11]),
        .Q(core_win_val_2_V_0_fu_188[11]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[12] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[12]),
        .Q(core_win_val_2_V_0_fu_188[12]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[13] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[13]),
        .Q(core_win_val_2_V_0_fu_188[13]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[14] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[14]),
        .Q(core_win_val_2_V_0_fu_188[14]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[15] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[15]),
        .Q(core_win_val_2_V_0_fu_188[15]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[1] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[1]),
        .Q(core_win_val_2_V_0_fu_188[1]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[2] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[2]),
        .Q(core_win_val_2_V_0_fu_188[2]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[3] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[3]),
        .Q(core_win_val_2_V_0_fu_188[3]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[4] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[4]),
        .Q(core_win_val_2_V_0_fu_188[4]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[5] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[5]),
        .Q(core_win_val_2_V_0_fu_188[5]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[6] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[6]),
        .Q(core_win_val_2_V_0_fu_188[6]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[7] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[7]),
        .Q(core_win_val_2_V_0_fu_188[7]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[8] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[8]),
        .Q(core_win_val_2_V_0_fu_188[8]),
        .R(1'b0));
  FDRE \core_win_val_2_V_0_fu_188_reg[9] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(core_win_val_2_V_1_fu_184[9]),
        .Q(core_win_val_2_V_0_fu_188[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    \core_win_val_2_V_1_fu_184[15]_i_1 
       (.I0(ap_reg_pp0_iter19_exitcond4_i_i_reg_4507),
        .I1(ap_enable_reg_pp0_iter20_reg_0),
        .I2(ap_block_pp0_stage0_subdone6_in),
        .I3(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .O(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \core_win_val_2_V_1_fu_184[15]_i_2 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(ap_enable_reg_pp0_iter20_reg_0),
        .I2(ap_reg_pp0_iter19_exitcond4_i_i_reg_4507),
        .O(core_win_val_2_V_0_fu_1880));
  FDRE \core_win_val_2_V_1_fu_184_reg[0] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]),
        .Q(core_win_val_2_V_1_fu_184[0]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[10] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[10]),
        .Q(core_win_val_2_V_1_fu_184[10]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[11] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[11]),
        .Q(core_win_val_2_V_1_fu_184[11]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[12] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]),
        .Q(core_win_val_2_V_1_fu_184[12]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[13] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[13]),
        .Q(core_win_val_2_V_1_fu_184[13]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[14] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[14]),
        .Q(core_win_val_2_V_1_fu_184[14]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[15] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]),
        .Q(core_win_val_2_V_1_fu_184[15]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[1] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[1]),
        .Q(core_win_val_2_V_1_fu_184[1]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[2] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[2]),
        .Q(core_win_val_2_V_1_fu_184[2]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[3] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[3]),
        .Q(core_win_val_2_V_1_fu_184[3]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[4] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]),
        .Q(core_win_val_2_V_1_fu_184[4]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[5] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[5]),
        .Q(core_win_val_2_V_1_fu_184[5]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[6] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[6]),
        .Q(core_win_val_2_V_1_fu_184[6]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[7] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[7]),
        .Q(core_win_val_2_V_1_fu_184[7]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[8] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]),
        .Q(core_win_val_2_V_1_fu_184[8]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  FDRE \core_win_val_2_V_1_fu_184_reg[9] 
       (.C(aclk),
        .CE(core_win_val_2_V_0_fu_1880),
        .D(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[9]),
        .Q(core_win_val_2_V_1_fu_184[9]),
        .R(\core_win_val_2_V_1_fu_184[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h2232)) 
    \count_1_i_13_i_i_reg_4957[0]_i_1 
       (.I0(ap_reg_pp0_iter5_or_cond6_i_i_reg_4765),
        .I1(ap_reg_pp0_iter5_or_cond7_i_i_reg_4780),
        .I2(\count_1_i_5_i_i_reg_4936_reg_n_0_[0] ),
        .I3(ap_reg_pp0_iter5_or_cond5_i_i_reg_4749),
        .O(count_1_i_12_i_i_fu_3253_p3[0]));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \count_1_i_13_i_i_reg_4957[1]_i_1 
       (.I0(ap_reg_pp0_iter5_or_cond5_i_i_reg_4749),
        .I1(\count_1_i_5_i_i_reg_4936_reg_n_0_[1] ),
        .I2(ap_reg_pp0_iter5_or_cond7_i_i_reg_4780),
        .I3(ap_reg_pp0_iter5_or_cond6_i_i_reg_4765),
        .O(count_1_i_12_i_i_fu_3253_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \count_1_i_13_i_i_reg_4957[2]_i_1 
       (.I0(\count_1_i_5_i_i_reg_4936_reg_n_0_[2] ),
        .I1(ap_reg_pp0_iter5_or_cond5_i_i_reg_4749),
        .I2(ap_reg_pp0_iter5_or_cond7_i_i_reg_4780),
        .I3(ap_reg_pp0_iter5_or_cond6_i_i_reg_4765),
        .O(count_1_i_12_i_i_fu_3253_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'h00010100)) 
    \count_1_i_13_i_i_reg_4957[3]_i_1 
       (.I0(ap_reg_pp0_iter5_or_cond7_i_i_reg_4780),
        .I1(ap_reg_pp0_iter5_or_cond6_i_i_reg_4765),
        .I2(ap_reg_pp0_iter5_or_cond5_i_i_reg_4749),
        .I3(\count_1_i_5_i_i_reg_4936_reg_n_0_[2] ),
        .I4(\count_1_i_5_i_i_reg_4936_reg_n_0_[3] ),
        .O(count_1_i_12_i_i_fu_3253_p3[3]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \count_1_i_13_i_i_reg_4957[4]_i_1 
       (.I0(ap_reg_pp0_iter5_or_cond8_i_i_reg_4795),
        .I1(ap_reg_pp0_iter5_exitcond4_i_i_reg_4507),
        .I2(ap_reg_pp0_iter5_tmp_12_i_i_reg_4557),
        .I3(or_cond1_i_i_reg_4493),
        .I4(ap_block_pp0_stage0_subdone6_in),
        .O(count_1_i_13_i_i_reg_4957));
  LUT4 #(
    .INIT(16'h0080)) 
    \count_1_i_13_i_i_reg_4957[4]_i_2 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter5_tmp_12_i_i_reg_4557),
        .I3(ap_reg_pp0_iter5_exitcond4_i_i_reg_4507),
        .O(\or_cond1_i_i_reg_4493_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0001010101000000)) 
    \count_1_i_13_i_i_reg_4957[4]_i_3 
       (.I0(ap_reg_pp0_iter5_or_cond7_i_i_reg_4780),
        .I1(ap_reg_pp0_iter5_or_cond6_i_i_reg_4765),
        .I2(ap_reg_pp0_iter5_or_cond5_i_i_reg_4749),
        .I3(\count_1_i_5_i_i_reg_4936_reg_n_0_[3] ),
        .I4(\count_1_i_5_i_i_reg_4936_reg_n_0_[2] ),
        .I5(\count_1_i_5_i_i_reg_4936_reg_n_0_[4] ),
        .O(count_1_i_12_i_i_fu_3253_p3[4]));
  FDSE \count_1_i_13_i_i_reg_4957_reg[0] 
       (.C(aclk),
        .CE(\or_cond1_i_i_reg_4493_reg[0]_0 ),
        .D(count_1_i_12_i_i_fu_3253_p3[0]),
        .Q(\count_1_i_13_i_i_reg_4957_reg_n_0_[0] ),
        .S(count_1_i_13_i_i_reg_4957));
  FDRE \count_1_i_13_i_i_reg_4957_reg[1] 
       (.C(aclk),
        .CE(\or_cond1_i_i_reg_4493_reg[0]_0 ),
        .D(count_1_i_12_i_i_fu_3253_p3[1]),
        .Q(\count_1_i_13_i_i_reg_4957_reg_n_0_[1] ),
        .R(count_1_i_13_i_i_reg_4957));
  FDRE \count_1_i_13_i_i_reg_4957_reg[2] 
       (.C(aclk),
        .CE(\or_cond1_i_i_reg_4493_reg[0]_0 ),
        .D(count_1_i_12_i_i_fu_3253_p3[2]),
        .Q(\count_1_i_13_i_i_reg_4957_reg_n_0_[2] ),
        .R(count_1_i_13_i_i_reg_4957));
  FDRE \count_1_i_13_i_i_reg_4957_reg[3] 
       (.C(aclk),
        .CE(\or_cond1_i_i_reg_4493_reg[0]_0 ),
        .D(count_1_i_12_i_i_fu_3253_p3[3]),
        .Q(\count_1_i_13_i_i_reg_4957_reg_n_0_[3] ),
        .R(count_1_i_13_i_i_reg_4957));
  FDRE \count_1_i_13_i_i_reg_4957_reg[4] 
       (.C(aclk),
        .CE(\or_cond1_i_i_reg_4493_reg[0]_0 ),
        .D(count_1_i_12_i_i_fu_3253_p3[4]),
        .Q(\count_1_i_13_i_i_reg_4957_reg_n_0_[4] ),
        .R(count_1_i_13_i_i_reg_4957));
  LUT4 #(
    .INIT(16'h00F2)) 
    \count_1_i_1_i_i_reg_4878[0]_i_1 
       (.I0(\count_1_i_7_i_i_reg_4840_reg_n_0_[0] ),
        .I1(or_cond13_i_i_reg_4846),
        .I2(\count_1_i_1_i_i_reg_4878[3]_i_5_n_0 ),
        .I3(\count_1_i_1_i_i_reg_4878[3]_i_6_n_0 ),
        .O(count_1_i_i_i_fu_2874_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \count_1_i_1_i_i_reg_4878[1]_i_1 
       (.I0(or_cond13_i_i_reg_4846),
        .I1(\count_1_i_7_i_i_reg_4840_reg_n_0_[1] ),
        .I2(\count_1_i_1_i_i_reg_4878[2]_i_2_n_0 ),
        .O(count_1_i_i_i_fu_2874_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \count_1_i_1_i_i_reg_4878[2]_i_1 
       (.I0(\count_1_i_7_i_i_reg_4840_reg_n_0_[2] ),
        .I1(or_cond13_i_i_reg_4846),
        .I2(\count_1_i_1_i_i_reg_4878[2]_i_2_n_0 ),
        .O(count_1_i_i_i_fu_2874_p3[2]));
  LUT6 #(
    .INIT(64'hDFFBDFFFDFFFDFFF)) 
    \count_1_i_1_i_i_reg_4878[2]_i_2 
       (.I0(flag_val_V_assign_lo_3_reg_4686[0]),
        .I1(flag_val_V_assign_lo_3_reg_4686[1]),
        .I2(\tmp_60_10_i_i_reg_4863_reg[0]_0 ),
        .I3(\count_1_i_1_i_i_reg_4878_reg[3]_0 ),
        .I4(tmp_63_3_i_i_fu_2582_p2),
        .I5(tmp_63_2_i_i_fu_2552_p2),
        .O(\count_1_i_1_i_i_reg_4878[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00AAAA2A)) 
    \count_1_i_1_i_i_reg_4878[3]_i_1 
       (.I0(count_1_i_1_i_i_reg_48780),
        .I1(tmp_63_4_i_i_fu_2612_p2),
        .I2(tmp_63_3_i_i_fu_2582_p2),
        .I3(\tmp_60_10_i_i_reg_4863_reg[0]_0 ),
        .I4(\tmp_60_11_i_i_reg_4884_reg[0]_0 ),
        .O(count_1_i_1_i_i_reg_4878));
  LUT1 #(
    .INIT(2'h1)) 
    \count_1_i_1_i_i_reg_4878[3]_i_11 
       (.I0(\r_V_6_3_i_i_reg_4699_reg[8]_0 [8]),
        .O(\r_V_6_3_i_i_reg_4699_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \count_1_i_1_i_i_reg_4878[3]_i_14 
       (.I0(\r_V_6_3_i_i_reg_4699_reg[8]_0 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\r_V_6_3_i_i_reg_4699_reg[8]_0 [6]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_1_i_i_reg_4878[3]_i_15 
       (.I0(\r_V_6_3_i_i_reg_4699_reg[8]_0 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\r_V_6_3_i_i_reg_4699_reg[8]_0 [4]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1474)) 
    \count_1_i_1_i_i_reg_4878[3]_i_17 
       (.I0(\r_V_6_3_i_i_reg_4699_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\r_V_6_3_i_i_reg_4699_reg[8]_0 [0]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h00000104)) 
    \count_1_i_1_i_i_reg_4878[3]_i_2 
       (.I0(or_cond13_i_i_reg_4846),
        .I1(\count_1_i_7_i_i_reg_4840_reg_n_0_[2] ),
        .I2(\count_1_i_1_i_i_reg_4878[3]_i_5_n_0 ),
        .I3(\count_1_i_7_i_i_reg_4840_reg_n_0_[3] ),
        .I4(\count_1_i_1_i_i_reg_4878[3]_i_6_n_0 ),
        .O(count_1_i_i_i_fu_2874_p3[3]));
  LUT4 #(
    .INIT(16'h1881)) 
    \count_1_i_1_i_i_reg_4878[3]_i_21 
       (.I0(\r_V_6_3_i_i_reg_4699_reg[8]_0 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\r_V_6_3_i_i_reg_4699_reg[8]_0 [1]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_1_i_i_reg_4878[3]_i_26 
       (.I0(\r_V_6_3_i_i_reg_4699_reg[8]_0 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\r_V_6_3_i_i_reg_4699_reg[8]_0 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\r_V_6_3_i_i_reg_4699_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_1_i_i_reg_4878[3]_i_27 
       (.I0(\r_V_6_3_i_i_reg_4699_reg[8]_0 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\r_V_6_3_i_i_reg_4699_reg[8]_0 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\r_V_6_3_i_i_reg_4699_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_1_i_i_reg_4878[3]_i_28 
       (.I0(\r_V_6_3_i_i_reg_4699_reg[8]_0 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\r_V_6_3_i_i_reg_4699_reg[8]_0 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\r_V_6_3_i_i_reg_4699_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_1_i_i_reg_4878[3]_i_29 
       (.I0(\r_V_6_3_i_i_reg_4699_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\r_V_6_3_i_i_reg_4699_reg[8]_0 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\r_V_6_3_i_i_reg_4699_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \count_1_i_1_i_i_reg_4878[3]_i_31 
       (.I0(\r_V_6_2_i_i_reg_4692_reg[8]_0 [8]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_1_i_1_i_i_reg_4878[3]_i_34 
       (.I0(\r_V_6_2_i_i_reg_4692_reg[8]_0 [8]),
        .O(\r_V_6_2_i_i_reg_4692_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \count_1_i_1_i_i_reg_4878[3]_i_35 
       (.I0(\r_V_6_2_i_i_reg_4692_reg[8]_0 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\r_V_6_2_i_i_reg_4692_reg[8]_0 [6]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_1_i_i_reg_4878[3]_i_36 
       (.I0(\r_V_6_2_i_i_reg_4692_reg[8]_0 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\r_V_6_2_i_i_reg_4692_reg[8]_0 [4]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h1474)) 
    \count_1_i_1_i_i_reg_4878[3]_i_38 
       (.I0(\r_V_6_2_i_i_reg_4692_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\r_V_6_2_i_i_reg_4692_reg[8]_0 [0]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \count_1_i_1_i_i_reg_4878[3]_i_42 
       (.I0(\r_V_6_2_i_i_reg_4692_reg[8]_0 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\r_V_6_2_i_i_reg_4692_reg[8]_0 [1]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_1_i_i_reg_4878[3]_i_47 
       (.I0(\r_V_6_2_i_i_reg_4692_reg[8]_0 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\r_V_6_2_i_i_reg_4692_reg[8]_0 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\r_V_6_2_i_i_reg_4692_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_1_i_i_reg_4878[3]_i_48 
       (.I0(\r_V_6_2_i_i_reg_4692_reg[8]_0 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\r_V_6_2_i_i_reg_4692_reg[8]_0 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\r_V_6_2_i_i_reg_4692_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_1_i_i_reg_4878[3]_i_49 
       (.I0(\r_V_6_2_i_i_reg_4692_reg[8]_0 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\r_V_6_2_i_i_reg_4692_reg[8]_0 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\r_V_6_2_i_i_reg_4692_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hCFF7)) 
    \count_1_i_1_i_i_reg_4878[3]_i_5 
       (.I0(tmp_63_2_i_i_fu_2552_p2),
        .I1(flag_val_V_assign_lo_3_reg_4686[1]),
        .I2(flag_val_V_assign_lo_3_reg_4686[0]),
        .I3(\count_1_i_1_i_i_reg_4878_reg[3]_0 ),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_1_i_i_reg_4878[3]_i_50 
       (.I0(\r_V_6_2_i_i_reg_4692_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\r_V_6_2_i_i_reg_4692_reg[8]_0 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\r_V_6_2_i_i_reg_4692_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h0FF7)) 
    \count_1_i_1_i_i_reg_4878[3]_i_6 
       (.I0(tmp_63_2_i_i_fu_2552_p2),
        .I1(tmp_63_3_i_i_fu_2582_p2),
        .I2(\count_1_i_1_i_i_reg_4878_reg[3]_0 ),
        .I3(\tmp_60_10_i_i_reg_4863_reg[0]_0 ),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count_1_i_1_i_i_reg_4878[3]_i_8 
       (.I0(\r_V_6_3_i_i_reg_4699_reg[8]_0 [8]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_8_n_0 ));
  FDSE \count_1_i_1_i_i_reg_4878_reg[0] 
       (.C(aclk),
        .CE(count_1_i_1_i_i_reg_48780),
        .D(count_1_i_i_i_fu_2874_p3[0]),
        .Q(\count_1_i_1_i_i_reg_4878_reg_n_0_[0] ),
        .S(count_1_i_1_i_i_reg_4878));
  FDRE \count_1_i_1_i_i_reg_4878_reg[1] 
       (.C(aclk),
        .CE(count_1_i_1_i_i_reg_48780),
        .D(count_1_i_i_i_fu_2874_p3[1]),
        .Q(\count_1_i_1_i_i_reg_4878_reg_n_0_[1] ),
        .R(count_1_i_1_i_i_reg_4878));
  FDRE \count_1_i_1_i_i_reg_4878_reg[2] 
       (.C(aclk),
        .CE(count_1_i_1_i_i_reg_48780),
        .D(count_1_i_i_i_fu_2874_p3[2]),
        .Q(\count_1_i_1_i_i_reg_4878_reg_n_0_[2] ),
        .R(count_1_i_1_i_i_reg_4878));
  FDRE \count_1_i_1_i_i_reg_4878_reg[3] 
       (.C(aclk),
        .CE(count_1_i_1_i_i_reg_48780),
        .D(count_1_i_i_i_fu_2874_p3[3]),
        .Q(\count_1_i_1_i_i_reg_4878_reg_n_0_[3] ),
        .R(count_1_i_1_i_i_reg_4878));
  CARRY4 \count_1_i_1_i_i_reg_4878_reg[3]_i_12 
       (.CI(\count_1_i_1_i_i_reg_4878_reg[3]_i_30_n_0 ),
        .CO({\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_12_CO_UNCONNECTED [3:1],tmp_63_2_i_i_fu_2552_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_1_i_1_i_i_reg_4878[3]_i_31_n_0 }),
        .O(\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\count_1_i_1_i_i_reg_4878[2]_i_2_0 }));
  CARRY4 \count_1_i_1_i_i_reg_4878_reg[3]_i_3 
       (.CI(\count_1_i_1_i_i_reg_4878_reg[3]_i_7_n_0 ),
        .CO({\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_3_CO_UNCONNECTED [3:1],tmp_63_3_i_i_fu_2582_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_1_i_1_i_i_reg_4878[3]_i_8_n_0 }),
        .O(\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_10_i_i_reg_4863_reg[0]_1 }));
  CARRY4 \count_1_i_1_i_i_reg_4878_reg[3]_i_30 
       (.CI(1'b0),
        .CO({\count_1_i_1_i_i_reg_4878_reg[3]_i_30_n_0 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_30_n_1 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_30_n_2 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_1_i_i_reg_4878[3]_i_35_n_0 ,\count_1_i_1_i_i_reg_4878[3]_i_36_n_0 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_12_0 ,\count_1_i_1_i_i_reg_4878[3]_i_38_n_0 }),
        .O(\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_30_O_UNCONNECTED [3:0]),
        .S({\count_1_i_1_i_i_reg_4878_reg[3]_i_12_1 ,\count_1_i_1_i_i_reg_4878[3]_i_42_n_0 }));
  CARRY4 \count_1_i_1_i_i_reg_4878_reg[3]_i_7 
       (.CI(1'b0),
        .CO({\count_1_i_1_i_i_reg_4878_reg[3]_i_7_n_0 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_7_n_1 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_7_n_2 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_1_i_i_reg_4878[3]_i_14_n_0 ,\count_1_i_1_i_i_reg_4878[3]_i_15_n_0 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_3_0 ,\count_1_i_1_i_i_reg_4878[3]_i_17_n_0 }),
        .O(\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\count_1_i_1_i_i_reg_4878_reg[3]_i_3_1 ,\count_1_i_1_i_i_reg_4878[3]_i_21_n_0 }));
  LUT6 #(
    .INIT(64'h000F000F000F0002)) 
    \count_1_i_5_i_i_reg_4936[0]_i_1 
       (.I0(\count_1_i_1_i_i_reg_4878_reg_n_0_[0] ),
        .I1(\count_1_i_5_i_i_reg_4936[2]_i_2_n_0 ),
        .I2(\tmp_62_12_i_i_reg_4914_reg_n_0_[0] ),
        .I3(tmp_60_13_i_i_reg_4908),
        .I4(\tmp_62_11_i_i_reg_4902_reg_n_0_[0] ),
        .I5(tmp_60_12_i_i_reg_4896),
        .O(count_1_i_4_i_i_fu_3113_p3[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \count_1_i_5_i_i_reg_4936[1]_i_1 
       (.I0(\count_1_i_5_i_i_reg_4936[2]_i_2_n_0 ),
        .I1(\count_1_i_1_i_i_reg_4878_reg_n_0_[1] ),
        .I2(\tmp_62_11_i_i_reg_4902_reg_n_0_[0] ),
        .I3(tmp_60_12_i_i_reg_4896),
        .I4(\tmp_62_12_i_i_reg_4914_reg_n_0_[0] ),
        .I5(tmp_60_13_i_i_reg_4908),
        .O(count_1_i_4_i_i_fu_3113_p3[1]));
  LUT6 #(
    .INIT(64'h0000000300000001)) 
    \count_1_i_5_i_i_reg_4936[2]_i_1 
       (.I0(\count_1_i_1_i_i_reg_4878_reg_n_0_[2] ),
        .I1(tmp_60_13_i_i_reg_4908),
        .I2(\tmp_62_12_i_i_reg_4914_reg_n_0_[0] ),
        .I3(tmp_60_12_i_i_reg_4896),
        .I4(\tmp_62_11_i_i_reg_4902_reg_n_0_[0] ),
        .I5(\count_1_i_5_i_i_reg_4936[2]_i_2_n_0 ),
        .O(count_1_i_4_i_i_fu_3113_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \count_1_i_5_i_i_reg_4936[2]_i_2 
       (.I0(\tmp_62_10_i_i_reg_4890_reg_n_0_[0] ),
        .I1(tmp_60_11_i_i_reg_4884),
        .O(\count_1_i_5_i_i_reg_4936[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \count_1_i_5_i_i_reg_4936[3]_i_1 
       (.I0(\count_1_i_5_i_i_reg_4936[4]_i_4_n_0 ),
        .I1(\count_1_i_1_i_i_reg_4878_reg_n_0_[2] ),
        .I2(\count_1_i_1_i_i_reg_4878_reg_n_0_[3] ),
        .O(count_1_i_4_i_i_fu_3113_p3[3]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \count_1_i_5_i_i_reg_4936[4]_i_1 
       (.I0(or_cond20_i_i_reg_4920),
        .I1(ap_reg_pp0_iter4_exitcond4_i_i_reg_4507),
        .I2(ap_reg_pp0_iter4_tmp_12_i_i_reg_4557),
        .I3(or_cond1_i_i_reg_4493),
        .I4(ap_block_pp0_stage0_subdone6_in),
        .O(count_1_i_5_i_i_reg_4936));
  LUT4 #(
    .INIT(16'h0080)) 
    \count_1_i_5_i_i_reg_4936[4]_i_2 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter4_tmp_12_i_i_reg_4557),
        .I3(ap_reg_pp0_iter4_exitcond4_i_i_reg_4507),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \count_1_i_5_i_i_reg_4936[4]_i_3 
       (.I0(\count_1_i_1_i_i_reg_4878_reg_n_0_[1] ),
        .I1(\count_1_i_1_i_i_reg_4878_reg_n_0_[2] ),
        .I2(\count_1_i_1_i_i_reg_4878_reg_n_0_[3] ),
        .I3(\count_1_i_5_i_i_reg_4936[4]_i_4_n_0 ),
        .O(count_1_i_4_i_i_fu_3113_p3[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count_1_i_5_i_i_reg_4936[4]_i_4 
       (.I0(\tmp_62_11_i_i_reg_4902_reg_n_0_[0] ),
        .I1(tmp_60_12_i_i_reg_4896),
        .I2(\tmp_62_12_i_i_reg_4914_reg_n_0_[0] ),
        .I3(tmp_60_13_i_i_reg_4908),
        .I4(tmp_60_11_i_i_reg_4884),
        .I5(\tmp_62_10_i_i_reg_4890_reg_n_0_[0] ),
        .O(\count_1_i_5_i_i_reg_4936[4]_i_4_n_0 ));
  FDSE \count_1_i_5_i_i_reg_4936_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(count_1_i_4_i_i_fu_3113_p3[0]),
        .Q(\count_1_i_5_i_i_reg_4936_reg_n_0_[0] ),
        .S(count_1_i_5_i_i_reg_4936));
  FDRE \count_1_i_5_i_i_reg_4936_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(count_1_i_4_i_i_fu_3113_p3[1]),
        .Q(\count_1_i_5_i_i_reg_4936_reg_n_0_[1] ),
        .R(count_1_i_5_i_i_reg_4936));
  FDRE \count_1_i_5_i_i_reg_4936_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(count_1_i_4_i_i_fu_3113_p3[2]),
        .Q(\count_1_i_5_i_i_reg_4936_reg_n_0_[2] ),
        .R(count_1_i_5_i_i_reg_4936));
  FDRE \count_1_i_5_i_i_reg_4936_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(count_1_i_4_i_i_fu_3113_p3[3]),
        .Q(\count_1_i_5_i_i_reg_4936_reg_n_0_[3] ),
        .R(count_1_i_5_i_i_reg_4936));
  FDRE \count_1_i_5_i_i_reg_4936_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(count_1_i_4_i_i_fu_3113_p3[4]),
        .Q(\count_1_i_5_i_i_reg_4936_reg_n_0_[4] ),
        .R(count_1_i_5_i_i_reg_4936));
  LUT6 #(
    .INIT(64'hB88BB888B888B888)) 
    \count_1_i_7_i_i_reg_4840[0]_i_1 
       (.I0(\count_1_i_7_i_i_reg_4840_reg[0]_0 ),
        .I1(\count_1_i_7_i_i_reg_4840_reg[0]_i_3_0 ),
        .I2(tmp_55_6_i_i_fu_2212_p2),
        .I3(\or_cond12_i_i_reg_4830_reg[0]_1 ),
        .I4(tmp_56_6_i_i_fu_2217_p2),
        .I5(tmp_56_7_i_i_fu_2265_p2),
        .O(count_1_i_6_i_i_fu_2484_p3));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_7_i_i_reg_4840[0]_i_10 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_1 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_1 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\count_1_i_7_i_i_reg_4840[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_7_i_i_reg_4840[0]_i_11 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_1 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_1 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\count_1_i_7_i_i_reg_4840[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \count_1_i_7_i_i_reg_4840[0]_i_12 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_1 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_1 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\count_1_i_7_i_i_reg_4840[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \count_1_i_7_i_i_reg_4840[0]_i_13 
       (.I0(r_V_i_i_64_fu_2199_p29_out[1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(r_V_i_i_64_fu_2199_p29_out[0]),
        .O(\count_1_i_7_i_i_reg_4840[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_7_i_i_reg_4840[0]_i_17 
       (.I0(r_V_i_i_64_fu_2199_p29_out[0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(r_V_i_i_64_fu_2199_p29_out[1]),
        .O(\count_1_i_7_i_i_reg_4840[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \count_1_i_7_i_i_reg_4840[0]_i_18 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_1 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_1 [4]),
        .O(\count_1_i_7_i_i_reg_4840[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_7_i_i_reg_4840[0]_i_19 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_1 [3]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_1 [2]),
        .O(\count_1_i_7_i_i_reg_4840[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h1474)) 
    \count_1_i_7_i_i_reg_4840[0]_i_21 
       (.I0(r_V_i_i_64_fu_2199_p29_out[1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(r_V_i_i_64_fu_2199_p29_out[0]),
        .O(\count_1_i_7_i_i_reg_4840[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \count_1_i_7_i_i_reg_4840[0]_i_25 
       (.I0(r_V_i_i_64_fu_2199_p29_out[0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(r_V_i_i_64_fu_2199_p29_out[1]),
        .O(\count_1_i_7_i_i_reg_4840[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \count_1_i_7_i_i_reg_4840[0]_i_8 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_0 ),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\count_1_i_7_i_i_reg_4840[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h67770000)) 
    \count_1_i_7_i_i_reg_4840[3]_i_1 
       (.I0(\or_cond12_i_i_reg_4830_reg[0]_0 ),
        .I1(\or_cond12_i_i_reg_4830_reg[0]_1 ),
        .I2(tmp_63_i_i_fu_1947_p2),
        .I3(tmp_56_7_i_i_fu_2265_p2),
        .I4(count_1_i_7_i_i_reg_48400),
        .O(count_1_i_7_i_i_reg_4840));
  LUT2 #(
    .INIT(4'h1)) 
    \count_1_i_7_i_i_reg_4840[3]_i_10 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_7 ),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\count_1_i_7_i_i_reg_4840[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_7_i_i_reg_4840[3]_i_16 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_4 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_4 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\_threhold_reg[7]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_7_i_i_reg_4840[3]_i_17 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_4 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_4 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\_threhold_reg[7]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_7_i_i_reg_4840[3]_i_18 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_4 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_4 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\_threhold_reg[7]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_7_i_i_reg_4840[3]_i_19 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_4 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_4 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\_threhold_reg[7]_1 [0]));
  LUT4 #(
    .INIT(16'h1171)) 
    \count_1_i_7_i_i_reg_4840[3]_i_20 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_4 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_4 [6]),
        .O(\count_1_i_7_i_i_reg_4840[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_7_i_i_reg_4840[3]_i_21 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_4 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_4 [4]),
        .O(\count_1_i_7_i_i_reg_4840[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h1474)) 
    \count_1_i_7_i_i_reg_4840[3]_i_23 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_4 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_4 [0]),
        .O(\count_1_i_7_i_i_reg_4840[3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \count_1_i_7_i_i_reg_4840[3]_i_27 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_4 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_4 [1]),
        .O(\count_1_i_7_i_i_reg_4840[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h3F3F3F3FFDFFFFFF)) 
    \count_1_i_7_i_i_reg_4840[3]_i_6 
       (.I0(\r_V_3_i_i_reg_4650_reg[8]_1 ),
        .I1(\tmp_60_2_not_i_i_reg_4770_reg[0]_0 ),
        .I2(\or_cond5_i_i_reg_4749_reg[0]_0 ),
        .I3(\r_V_1_i_i_reg_4636_reg[8]_1 ),
        .I4(\r_V_2_i_i_reg_4643_reg[8]_1 ),
        .I5(\tmp_60_1_not_i_i_reg_4755_reg[0]_0 ),
        .O(\or_cond7_i_i_reg_4780_reg[0]_i_2 ));
  LUT6 #(
    .INIT(64'hA0A0A0A004000000)) 
    \count_1_i_7_i_i_reg_4840[3]_i_7 
       (.I0(\or_cond12_i_i_reg_4830_reg[0]_1 ),
        .I1(tmp_56_7_i_i_fu_2265_p2),
        .I2(\tmp_60_4_not_i_i_reg_4800_reg[0]_0 ),
        .I3(\r_V_5_i_i_reg_4664_reg[8]_1 ),
        .I4(tmp_56_6_i_i_fu_2217_p2),
        .I5(tmp_55_6_i_i_fu_2212_p2),
        .O(\count_1_i_7_i_i_reg_4840_reg[0]_i_3_0 ));
  FDSE \count_1_i_7_i_i_reg_4840_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(count_1_i_6_i_i_fu_2484_p3),
        .Q(\count_1_i_7_i_i_reg_4840_reg_n_0_[0] ),
        .S(count_1_i_7_i_i_reg_4840));
  CARRY4 \count_1_i_7_i_i_reg_4840_reg[0]_i_3 
       (.CI(\count_1_i_7_i_i_reg_4840_reg[0]_i_6_n_0 ),
        .CO({\NLW_count_1_i_7_i_i_reg_4840_reg[0]_i_3_CO_UNCONNECTED [3:1],tmp_55_6_i_i_fu_2212_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_count_1_i_7_i_i_reg_4840_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\lhs_V_i_i_reg_4615_reg[7]_0 }));
  CARRY4 \count_1_i_7_i_i_reg_4840_reg[0]_i_4 
       (.CI(\count_1_i_7_i_i_reg_4840_reg[0]_i_7_n_0 ),
        .CO({\NLW_count_1_i_7_i_i_reg_4840_reg[0]_i_4_CO_UNCONNECTED [3:1],tmp_56_6_i_i_fu_2217_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_1_i_7_i_i_reg_4840[0]_i_8_n_0 }),
        .O(\NLW_count_1_i_7_i_i_reg_4840_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\not_or_cond11_i_i_reg_4852_reg[0]_0 }));
  CARRY4 \count_1_i_7_i_i_reg_4840_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\count_1_i_7_i_i_reg_4840_reg[0]_i_6_n_0 ,\count_1_i_7_i_i_reg_4840_reg[0]_i_6_n_1 ,\count_1_i_7_i_i_reg_4840_reg[0]_i_6_n_2 ,\count_1_i_7_i_i_reg_4840_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_7_i_i_reg_4840[0]_i_10_n_0 ,\count_1_i_7_i_i_reg_4840[0]_i_11_n_0 ,\count_1_i_7_i_i_reg_4840[0]_i_12_n_0 ,\count_1_i_7_i_i_reg_4840[0]_i_13_n_0 }),
        .O(\NLW_count_1_i_7_i_i_reg_4840_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\count_1_i_7_i_i_reg_4840_reg[0]_i_3_1 ,\count_1_i_7_i_i_reg_4840[0]_i_17_n_0 }));
  CARRY4 \count_1_i_7_i_i_reg_4840_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\count_1_i_7_i_i_reg_4840_reg[0]_i_7_n_0 ,\count_1_i_7_i_i_reg_4840_reg[0]_i_7_n_1 ,\count_1_i_7_i_i_reg_4840_reg[0]_i_7_n_2 ,\count_1_i_7_i_i_reg_4840_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_7_i_i_reg_4840[0]_i_18_n_0 ,\count_1_i_7_i_i_reg_4840[0]_i_19_n_0 ,\count_1_i_7_i_i_reg_4840_reg[0]_i_4_0 ,\count_1_i_7_i_i_reg_4840[0]_i_21_n_0 }),
        .O(\NLW_count_1_i_7_i_i_reg_4840_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\count_1_i_7_i_i_reg_4840_reg[0]_i_4_1 ,\count_1_i_7_i_i_reg_4840[0]_i_25_n_0 }));
  FDRE \count_1_i_7_i_i_reg_4840_reg[1] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\count_1_i_7_i_i_reg_4840_reg[3]_0 [0]),
        .Q(\count_1_i_7_i_i_reg_4840_reg_n_0_[1] ),
        .R(count_1_i_7_i_i_reg_4840));
  FDRE \count_1_i_7_i_i_reg_4840_reg[2] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\count_1_i_7_i_i_reg_4840_reg[3]_0 [1]),
        .Q(\count_1_i_7_i_i_reg_4840_reg_n_0_[2] ),
        .R(count_1_i_7_i_i_reg_4840));
  FDRE \count_1_i_7_i_i_reg_4840_reg[3] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\count_1_i_7_i_i_reg_4840_reg[3]_0 [2]),
        .Q(\count_1_i_7_i_i_reg_4840_reg_n_0_[3] ),
        .R(count_1_i_7_i_i_reg_4840));
  CARRY4 \count_1_i_7_i_i_reg_4840_reg[3]_i_4 
       (.CI(\count_1_i_7_i_i_reg_4840_reg[3]_i_9_n_0 ),
        .CO({\NLW_count_1_i_7_i_i_reg_4840_reg[3]_i_4_CO_UNCONNECTED [3:1],tmp_56_7_i_i_fu_2265_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_1_i_7_i_i_reg_4840[3]_i_10_n_0 }),
        .O(\NLW_count_1_i_7_i_i_reg_4840_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond12_i_i_reg_4830_reg[0]_3 }));
  CARRY4 \count_1_i_7_i_i_reg_4840_reg[3]_i_9 
       (.CI(1'b0),
        .CO({\count_1_i_7_i_i_reg_4840_reg[3]_i_9_n_0 ,\count_1_i_7_i_i_reg_4840_reg[3]_i_9_n_1 ,\count_1_i_7_i_i_reg_4840_reg[3]_i_9_n_2 ,\count_1_i_7_i_i_reg_4840_reg[3]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_7_i_i_reg_4840[3]_i_20_n_0 ,\count_1_i_7_i_i_reg_4840[3]_i_21_n_0 ,\count_1_i_7_i_i_reg_4840_reg[3]_i_4_0 ,\count_1_i_7_i_i_reg_4840[3]_i_23_n_0 }),
        .O(\NLW_count_1_i_7_i_i_reg_4840_reg[3]_i_9_O_UNCONNECTED [3:0]),
        .S({\count_1_i_7_i_i_reg_4840_reg[3]_i_4_1 ,\count_1_i_7_i_i_reg_4840[3]_i_27_n_0 }));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \exitcond4_i_i_reg_4507[0]_i_10 
       (.I0(j_V_reg_4511_reg__0[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond4_i_i_reg_4507),
        .I4(\t_V_3_reg_573_reg_n_0_[4] ),
        .O(\exitcond4_i_i_reg_4507[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    \exitcond4_i_i_reg_4507[0]_i_11 
       (.I0(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [5]),
        .I1(\t_V_3_reg_573_reg_n_0_[5] ),
        .I2(exitcond4_i_i_reg_4507),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(j_V_reg_4511_reg__0[5]),
        .O(\exitcond4_i_i_reg_4507[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8008021020028008)) 
    \exitcond4_i_i_reg_4507[0]_i_3 
       (.I0(\exitcond4_i_i_reg_4507[0]_i_7_n_0 ),
        .I1(tmp_15_fu_1445_p4[4]),
        .I2(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [7]),
        .I3(tmp_15_fu_1445_p4[5]),
        .I4(\exitcond4_i_i_reg_4507_reg[0]_1 ),
        .I5(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [6]),
        .O(\_cols_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0016168080000000)) 
    \exitcond4_i_i_reg_4507[0]_i_4 
       (.I0(\exitcond4_i_i_reg_4507[0]_i_9_n_0 ),
        .I1(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [3]),
        .I2(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [2]),
        .I3(\exitcond4_i_i_reg_4507[0]_i_10_n_0 ),
        .I4(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [4]),
        .I5(\exitcond4_i_i_reg_4507[0]_i_11_n_0 ),
        .O(\_cols_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    \exitcond4_i_i_reg_4507[0]_i_7 
       (.I0(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [8]),
        .I1(\t_V_3_reg_573_reg_n_0_[8] ),
        .I2(exitcond4_i_i_reg_4507),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(j_V_reg_4511_reg__0[8]),
        .O(\exitcond4_i_i_reg_4507[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \exitcond4_i_i_reg_4507[0]_i_9 
       (.I0(j_V_reg_4511_reg__0[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond4_i_i_reg_4507),
        .I4(\t_V_3_reg_573_reg_n_0_[3] ),
        .O(\exitcond4_i_i_reg_4507[0]_i_9_n_0 ));
  FDRE \exitcond4_i_i_reg_4507_reg[0] 
       (.C(aclk),
        .CE(grp_reg_int_s_fu_3497_ap_ce),
        .D(\exitcond4_i_i_reg_4507_reg[0]_0 ),
        .Q(exitcond4_i_i_reg_4507),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \flag_d_assign_10_i_i_reg_5026[8]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter7_tmp_12_i_i_reg_4557),
        .I3(ap_reg_pp0_iter7_exitcond4_i_i_reg_4507),
        .O(flag_d_assign_10_i_i_reg_50260));
  FDRE \flag_d_assign_10_i_i_reg_5026_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[0]),
        .Q(flag_d_assign_10_i_i_reg_5026[0]),
        .R(1'b0));
  FDRE \flag_d_assign_10_i_i_reg_5026_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[1]),
        .Q(flag_d_assign_10_i_i_reg_5026[1]),
        .R(1'b0));
  FDRE \flag_d_assign_10_i_i_reg_5026_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[2]),
        .Q(flag_d_assign_10_i_i_reg_5026[2]),
        .R(1'b0));
  FDRE \flag_d_assign_10_i_i_reg_5026_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[3]),
        .Q(flag_d_assign_10_i_i_reg_5026[3]),
        .R(1'b0));
  FDRE \flag_d_assign_10_i_i_reg_5026_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[4]),
        .Q(flag_d_assign_10_i_i_reg_5026[4]),
        .R(1'b0));
  FDRE \flag_d_assign_10_i_i_reg_5026_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[5]),
        .Q(flag_d_assign_10_i_i_reg_5026[5]),
        .R(1'b0));
  FDRE \flag_d_assign_10_i_i_reg_5026_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[6]),
        .Q(flag_d_assign_10_i_i_reg_5026[6]),
        .R(1'b0));
  FDRE \flag_d_assign_10_i_i_reg_5026_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[7]),
        .Q(flag_d_assign_10_i_i_reg_5026[7]),
        .R(1'b0));
  FDRE \flag_d_assign_10_i_i_reg_5026_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(\ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[8]__0_0 ),
        .Q(flag_d_assign_10_i_i_reg_5026[8]),
        .R(1'b0));
  FDRE \flag_d_assign_11_i_i_reg_5062_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[0]),
        .Q(flag_d_assign_11_i_i_reg_5062[0]),
        .R(1'b0));
  FDRE \flag_d_assign_11_i_i_reg_5062_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[1]),
        .Q(flag_d_assign_11_i_i_reg_5062[1]),
        .R(1'b0));
  FDRE \flag_d_assign_11_i_i_reg_5062_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[2]),
        .Q(flag_d_assign_11_i_i_reg_5062[2]),
        .R(1'b0));
  FDRE \flag_d_assign_11_i_i_reg_5062_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[3]),
        .Q(flag_d_assign_11_i_i_reg_5062[3]),
        .R(1'b0));
  FDRE \flag_d_assign_11_i_i_reg_5062_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[4]),
        .Q(flag_d_assign_11_i_i_reg_5062[4]),
        .R(1'b0));
  FDRE \flag_d_assign_11_i_i_reg_5062_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[5]),
        .Q(flag_d_assign_11_i_i_reg_5062[5]),
        .R(1'b0));
  FDRE \flag_d_assign_11_i_i_reg_5062_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[6]),
        .Q(flag_d_assign_11_i_i_reg_5062[6]),
        .R(1'b0));
  FDRE \flag_d_assign_11_i_i_reg_5062_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[7]),
        .Q(flag_d_assign_11_i_i_reg_5062[7]),
        .R(1'b0));
  FDRE \flag_d_assign_11_i_i_reg_5062_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(\ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[8]__0_0 ),
        .Q(flag_d_assign_11_i_i_reg_5062[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \flag_d_assign_12_i_i_reg_5068[8]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter8_tmp_12_i_i_reg_4557),
        .I3(ap_reg_pp0_iter8_exitcond4_i_i_reg_4507),
        .O(flag_d_assign_11_i_i_reg_50620));
  FDRE \flag_d_assign_12_i_i_reg_5068_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[0]),
        .Q(flag_d_assign_12_i_i_reg_5068[0]),
        .R(1'b0));
  FDRE \flag_d_assign_12_i_i_reg_5068_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[1]),
        .Q(flag_d_assign_12_i_i_reg_5068[1]),
        .R(1'b0));
  FDRE \flag_d_assign_12_i_i_reg_5068_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[2]),
        .Q(flag_d_assign_12_i_i_reg_5068[2]),
        .R(1'b0));
  FDRE \flag_d_assign_12_i_i_reg_5068_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[3]),
        .Q(flag_d_assign_12_i_i_reg_5068[3]),
        .R(1'b0));
  FDRE \flag_d_assign_12_i_i_reg_5068_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[4]),
        .Q(flag_d_assign_12_i_i_reg_5068[4]),
        .R(1'b0));
  FDRE \flag_d_assign_12_i_i_reg_5068_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[5]),
        .Q(flag_d_assign_12_i_i_reg_5068[5]),
        .R(1'b0));
  FDRE \flag_d_assign_12_i_i_reg_5068_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[6]),
        .Q(flag_d_assign_12_i_i_reg_5068[6]),
        .R(1'b0));
  FDRE \flag_d_assign_12_i_i_reg_5068_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[7]),
        .Q(flag_d_assign_12_i_i_reg_5068[7]),
        .R(1'b0));
  FDRE \flag_d_assign_12_i_i_reg_5068_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_11_i_i_reg_50620),
        .D(\ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[8]__0_0 ),
        .Q(flag_d_assign_12_i_i_reg_5068[8]),
        .R(1'b0));
  FDRE \flag_d_assign_13_i_i_reg_5104_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[0]),
        .Q(flag_d_assign_13_i_i_reg_5104[0]),
        .R(1'b0));
  FDRE \flag_d_assign_13_i_i_reg_5104_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[1]),
        .Q(flag_d_assign_13_i_i_reg_5104[1]),
        .R(1'b0));
  FDRE \flag_d_assign_13_i_i_reg_5104_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[2]),
        .Q(flag_d_assign_13_i_i_reg_5104[2]),
        .R(1'b0));
  FDRE \flag_d_assign_13_i_i_reg_5104_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[3]),
        .Q(flag_d_assign_13_i_i_reg_5104[3]),
        .R(1'b0));
  FDRE \flag_d_assign_13_i_i_reg_5104_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[4]),
        .Q(flag_d_assign_13_i_i_reg_5104[4]),
        .R(1'b0));
  FDRE \flag_d_assign_13_i_i_reg_5104_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[5]),
        .Q(flag_d_assign_13_i_i_reg_5104[5]),
        .R(1'b0));
  FDRE \flag_d_assign_13_i_i_reg_5104_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[6]),
        .Q(flag_d_assign_13_i_i_reg_5104[6]),
        .R(1'b0));
  FDRE \flag_d_assign_13_i_i_reg_5104_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[7]),
        .Q(flag_d_assign_13_i_i_reg_5104[7]),
        .R(1'b0));
  FDRE \flag_d_assign_13_i_i_reg_5104_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(\ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[8]__0_0 ),
        .Q(flag_d_assign_13_i_i_reg_5104[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \flag_d_assign_14_i_i_reg_5110[8]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter9_tmp_12_i_i_reg_4557),
        .I3(ap_reg_pp0_iter9_exitcond4_i_i_reg_4507),
        .O(flag_d_assign_13_i_i_reg_51040));
  FDRE \flag_d_assign_14_i_i_reg_5110_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[0]),
        .Q(flag_d_assign_14_i_i_reg_5110[0]),
        .R(1'b0));
  FDRE \flag_d_assign_14_i_i_reg_5110_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[1]),
        .Q(flag_d_assign_14_i_i_reg_5110[1]),
        .R(1'b0));
  FDRE \flag_d_assign_14_i_i_reg_5110_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[2]),
        .Q(flag_d_assign_14_i_i_reg_5110[2]),
        .R(1'b0));
  FDRE \flag_d_assign_14_i_i_reg_5110_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[3]),
        .Q(flag_d_assign_14_i_i_reg_5110[3]),
        .R(1'b0));
  FDRE \flag_d_assign_14_i_i_reg_5110_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[4]),
        .Q(flag_d_assign_14_i_i_reg_5110[4]),
        .R(1'b0));
  FDRE \flag_d_assign_14_i_i_reg_5110_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[5]),
        .Q(flag_d_assign_14_i_i_reg_5110[5]),
        .R(1'b0));
  FDRE \flag_d_assign_14_i_i_reg_5110_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[6]),
        .Q(flag_d_assign_14_i_i_reg_5110[6]),
        .R(1'b0));
  FDRE \flag_d_assign_14_i_i_reg_5110_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[7]),
        .Q(flag_d_assign_14_i_i_reg_5110[7]),
        .R(1'b0));
  FDRE \flag_d_assign_14_i_i_reg_5110_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(\ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[8]__0_0 ),
        .Q(flag_d_assign_14_i_i_reg_5110[8]),
        .R(1'b0));
  FDRE \flag_d_assign_15_i_i_reg_5116_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[0]),
        .Q(flag_d_assign_15_i_i_reg_5116[0]),
        .R(1'b0));
  FDRE \flag_d_assign_15_i_i_reg_5116_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[1]),
        .Q(flag_d_assign_15_i_i_reg_5116[1]),
        .R(1'b0));
  FDRE \flag_d_assign_15_i_i_reg_5116_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[2]),
        .Q(flag_d_assign_15_i_i_reg_5116[2]),
        .R(1'b0));
  FDRE \flag_d_assign_15_i_i_reg_5116_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[3]),
        .Q(flag_d_assign_15_i_i_reg_5116[3]),
        .R(1'b0));
  FDRE \flag_d_assign_15_i_i_reg_5116_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[4]),
        .Q(flag_d_assign_15_i_i_reg_5116[4]),
        .R(1'b0));
  FDRE \flag_d_assign_15_i_i_reg_5116_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[5]),
        .Q(flag_d_assign_15_i_i_reg_5116[5]),
        .R(1'b0));
  FDRE \flag_d_assign_15_i_i_reg_5116_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[6]),
        .Q(flag_d_assign_15_i_i_reg_5116[6]),
        .R(1'b0));
  FDRE \flag_d_assign_15_i_i_reg_5116_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[7]),
        .Q(flag_d_assign_15_i_i_reg_5116[7]),
        .R(1'b0));
  FDRE \flag_d_assign_15_i_i_reg_5116_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_13_i_i_reg_51040),
        .D(\ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[8]__0_0 ),
        .Q(flag_d_assign_15_i_i_reg_5116[8]),
        .R(1'b0));
  FDRE \flag_d_assign_1_i_i_reg_4974_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[0]),
        .Q(flag_d_assign_1_i_i_reg_4974[0]),
        .R(1'b0));
  FDRE \flag_d_assign_1_i_i_reg_4974_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[1]),
        .Q(flag_d_assign_1_i_i_reg_4974[1]),
        .R(1'b0));
  FDRE \flag_d_assign_1_i_i_reg_4974_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[2]),
        .Q(flag_d_assign_1_i_i_reg_4974[2]),
        .R(1'b0));
  FDRE \flag_d_assign_1_i_i_reg_4974_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[3]),
        .Q(flag_d_assign_1_i_i_reg_4974[3]),
        .R(1'b0));
  FDRE \flag_d_assign_1_i_i_reg_4974_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[4]),
        .Q(flag_d_assign_1_i_i_reg_4974[4]),
        .R(1'b0));
  FDRE \flag_d_assign_1_i_i_reg_4974_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[5]),
        .Q(flag_d_assign_1_i_i_reg_4974[5]),
        .R(1'b0));
  FDRE \flag_d_assign_1_i_i_reg_4974_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[6]),
        .Q(flag_d_assign_1_i_i_reg_4974[6]),
        .R(1'b0));
  FDRE \flag_d_assign_1_i_i_reg_4974_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[7]),
        .Q(flag_d_assign_1_i_i_reg_4974[7]),
        .R(1'b0));
  FDRE \flag_d_assign_1_i_i_reg_4974_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(\ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[8]__0_0 ),
        .Q(flag_d_assign_1_i_i_reg_4974[8]),
        .R(1'b0));
  FDRE \flag_d_assign_2_i_i_reg_4980_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[0]),
        .Q(flag_d_assign_2_i_i_reg_4980[0]),
        .R(1'b0));
  FDRE \flag_d_assign_2_i_i_reg_4980_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[1]),
        .Q(flag_d_assign_2_i_i_reg_4980[1]),
        .R(1'b0));
  FDRE \flag_d_assign_2_i_i_reg_4980_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[2]),
        .Q(flag_d_assign_2_i_i_reg_4980[2]),
        .R(1'b0));
  FDRE \flag_d_assign_2_i_i_reg_4980_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[3]),
        .Q(flag_d_assign_2_i_i_reg_4980[3]),
        .R(1'b0));
  FDRE \flag_d_assign_2_i_i_reg_4980_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[4]),
        .Q(flag_d_assign_2_i_i_reg_4980[4]),
        .R(1'b0));
  FDRE \flag_d_assign_2_i_i_reg_4980_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[5]),
        .Q(flag_d_assign_2_i_i_reg_4980[5]),
        .R(1'b0));
  FDRE \flag_d_assign_2_i_i_reg_4980_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[6]),
        .Q(flag_d_assign_2_i_i_reg_4980[6]),
        .R(1'b0));
  FDRE \flag_d_assign_2_i_i_reg_4980_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[7]),
        .Q(flag_d_assign_2_i_i_reg_4980[7]),
        .R(1'b0));
  FDRE \flag_d_assign_2_i_i_reg_4980_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(\ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[8]__0_0 ),
        .Q(flag_d_assign_2_i_i_reg_4980[8]),
        .R(1'b0));
  FDRE \flag_d_assign_3_i_i_reg_4986_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[0]),
        .Q(flag_d_assign_3_i_i_reg_4986[0]),
        .R(1'b0));
  FDRE \flag_d_assign_3_i_i_reg_4986_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[1]),
        .Q(flag_d_assign_3_i_i_reg_4986[1]),
        .R(1'b0));
  FDRE \flag_d_assign_3_i_i_reg_4986_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[2]),
        .Q(flag_d_assign_3_i_i_reg_4986[2]),
        .R(1'b0));
  FDRE \flag_d_assign_3_i_i_reg_4986_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[3]),
        .Q(flag_d_assign_3_i_i_reg_4986[3]),
        .R(1'b0));
  FDRE \flag_d_assign_3_i_i_reg_4986_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[4]),
        .Q(flag_d_assign_3_i_i_reg_4986[4]),
        .R(1'b0));
  FDRE \flag_d_assign_3_i_i_reg_4986_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[5]),
        .Q(flag_d_assign_3_i_i_reg_4986[5]),
        .R(1'b0));
  FDRE \flag_d_assign_3_i_i_reg_4986_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[6]),
        .Q(flag_d_assign_3_i_i_reg_4986[6]),
        .R(1'b0));
  FDRE \flag_d_assign_3_i_i_reg_4986_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[7]),
        .Q(flag_d_assign_3_i_i_reg_4986[7]),
        .R(1'b0));
  FDRE \flag_d_assign_3_i_i_reg_4986_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(\ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[8]__0_0 ),
        .Q(flag_d_assign_3_i_i_reg_4986[8]),
        .R(1'b0));
  FDRE \flag_d_assign_4_i_i_reg_4992_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[0]),
        .Q(flag_d_assign_4_i_i_reg_4992[0]),
        .R(1'b0));
  FDRE \flag_d_assign_4_i_i_reg_4992_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[1]),
        .Q(flag_d_assign_4_i_i_reg_4992[1]),
        .R(1'b0));
  FDRE \flag_d_assign_4_i_i_reg_4992_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[2]),
        .Q(flag_d_assign_4_i_i_reg_4992[2]),
        .R(1'b0));
  FDRE \flag_d_assign_4_i_i_reg_4992_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[3]),
        .Q(flag_d_assign_4_i_i_reg_4992[3]),
        .R(1'b0));
  FDRE \flag_d_assign_4_i_i_reg_4992_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[4]),
        .Q(flag_d_assign_4_i_i_reg_4992[4]),
        .R(1'b0));
  FDRE \flag_d_assign_4_i_i_reg_4992_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[5]),
        .Q(flag_d_assign_4_i_i_reg_4992[5]),
        .R(1'b0));
  FDRE \flag_d_assign_4_i_i_reg_4992_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[6]),
        .Q(flag_d_assign_4_i_i_reg_4992[6]),
        .R(1'b0));
  FDRE \flag_d_assign_4_i_i_reg_4992_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[7]),
        .Q(flag_d_assign_4_i_i_reg_4992[7]),
        .R(1'b0));
  FDRE \flag_d_assign_4_i_i_reg_4992_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(\ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[8]__0_0 ),
        .Q(flag_d_assign_4_i_i_reg_4992[8]),
        .R(1'b0));
  FDRE \flag_d_assign_5_i_i_reg_4998_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[0]),
        .Q(flag_d_assign_5_i_i_reg_4998[0]),
        .R(1'b0));
  FDRE \flag_d_assign_5_i_i_reg_4998_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[1]),
        .Q(flag_d_assign_5_i_i_reg_4998[1]),
        .R(1'b0));
  FDRE \flag_d_assign_5_i_i_reg_4998_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[2]),
        .Q(flag_d_assign_5_i_i_reg_4998[2]),
        .R(1'b0));
  FDRE \flag_d_assign_5_i_i_reg_4998_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[3]),
        .Q(flag_d_assign_5_i_i_reg_4998[3]),
        .R(1'b0));
  FDRE \flag_d_assign_5_i_i_reg_4998_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[4]),
        .Q(flag_d_assign_5_i_i_reg_4998[4]),
        .R(1'b0));
  FDRE \flag_d_assign_5_i_i_reg_4998_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[5]),
        .Q(flag_d_assign_5_i_i_reg_4998[5]),
        .R(1'b0));
  FDRE \flag_d_assign_5_i_i_reg_4998_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[6]),
        .Q(flag_d_assign_5_i_i_reg_4998[6]),
        .R(1'b0));
  FDRE \flag_d_assign_5_i_i_reg_4998_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[7]),
        .Q(flag_d_assign_5_i_i_reg_4998[7]),
        .R(1'b0));
  FDRE \flag_d_assign_5_i_i_reg_4998_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(\ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[8]__0_0 ),
        .Q(flag_d_assign_5_i_i_reg_4998[8]),
        .R(1'b0));
  FDRE \flag_d_assign_6_i_i_reg_5004_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[0]),
        .Q(flag_d_assign_6_i_i_reg_5004[0]),
        .R(1'b0));
  FDRE \flag_d_assign_6_i_i_reg_5004_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[1]),
        .Q(flag_d_assign_6_i_i_reg_5004[1]),
        .R(1'b0));
  FDRE \flag_d_assign_6_i_i_reg_5004_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[2]),
        .Q(flag_d_assign_6_i_i_reg_5004[2]),
        .R(1'b0));
  FDRE \flag_d_assign_6_i_i_reg_5004_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[3]),
        .Q(flag_d_assign_6_i_i_reg_5004[3]),
        .R(1'b0));
  FDRE \flag_d_assign_6_i_i_reg_5004_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[4]),
        .Q(flag_d_assign_6_i_i_reg_5004[4]),
        .R(1'b0));
  FDRE \flag_d_assign_6_i_i_reg_5004_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[5]),
        .Q(flag_d_assign_6_i_i_reg_5004[5]),
        .R(1'b0));
  FDRE \flag_d_assign_6_i_i_reg_5004_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[6]),
        .Q(flag_d_assign_6_i_i_reg_5004[6]),
        .R(1'b0));
  FDRE \flag_d_assign_6_i_i_reg_5004_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[7]),
        .Q(flag_d_assign_6_i_i_reg_5004[7]),
        .R(1'b0));
  FDRE \flag_d_assign_6_i_i_reg_5004_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(\ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[8]__0_0 ),
        .Q(flag_d_assign_6_i_i_reg_5004[8]),
        .R(1'b0));
  FDRE \flag_d_assign_7_i_i_reg_5010_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[0]),
        .Q(flag_d_assign_7_i_i_reg_5010[0]),
        .R(1'b0));
  FDRE \flag_d_assign_7_i_i_reg_5010_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[1]),
        .Q(flag_d_assign_7_i_i_reg_5010[1]),
        .R(1'b0));
  FDRE \flag_d_assign_7_i_i_reg_5010_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[2]),
        .Q(flag_d_assign_7_i_i_reg_5010[2]),
        .R(1'b0));
  FDRE \flag_d_assign_7_i_i_reg_5010_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[3]),
        .Q(flag_d_assign_7_i_i_reg_5010[3]),
        .R(1'b0));
  FDRE \flag_d_assign_7_i_i_reg_5010_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[4]),
        .Q(flag_d_assign_7_i_i_reg_5010[4]),
        .R(1'b0));
  FDRE \flag_d_assign_7_i_i_reg_5010_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[5]),
        .Q(flag_d_assign_7_i_i_reg_5010[5]),
        .R(1'b0));
  FDRE \flag_d_assign_7_i_i_reg_5010_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[6]),
        .Q(flag_d_assign_7_i_i_reg_5010[6]),
        .R(1'b0));
  FDRE \flag_d_assign_7_i_i_reg_5010_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[7]),
        .Q(flag_d_assign_7_i_i_reg_5010[7]),
        .R(1'b0));
  FDRE \flag_d_assign_7_i_i_reg_5010_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(\ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[8]__0_0 ),
        .Q(flag_d_assign_7_i_i_reg_5010[8]),
        .R(1'b0));
  FDRE \flag_d_assign_8_i_i_reg_4968_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[0]),
        .Q(flag_d_assign_8_i_i_reg_4968[0]),
        .R(1'b0));
  FDRE \flag_d_assign_8_i_i_reg_4968_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[1]),
        .Q(flag_d_assign_8_i_i_reg_4968[1]),
        .R(1'b0));
  FDRE \flag_d_assign_8_i_i_reg_4968_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[2]),
        .Q(flag_d_assign_8_i_i_reg_4968[2]),
        .R(1'b0));
  FDRE \flag_d_assign_8_i_i_reg_4968_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[3]),
        .Q(flag_d_assign_8_i_i_reg_4968[3]),
        .R(1'b0));
  FDRE \flag_d_assign_8_i_i_reg_4968_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[4]),
        .Q(flag_d_assign_8_i_i_reg_4968[4]),
        .R(1'b0));
  FDRE \flag_d_assign_8_i_i_reg_4968_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[5]),
        .Q(flag_d_assign_8_i_i_reg_4968[5]),
        .R(1'b0));
  FDRE \flag_d_assign_8_i_i_reg_4968_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[6]),
        .Q(flag_d_assign_8_i_i_reg_4968[6]),
        .R(1'b0));
  FDRE \flag_d_assign_8_i_i_reg_4968_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[7]),
        .Q(flag_d_assign_8_i_i_reg_4968[7]),
        .R(1'b0));
  FDRE \flag_d_assign_8_i_i_reg_4968_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(\ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[8]__0_0 ),
        .Q(flag_d_assign_8_i_i_reg_4968[8]),
        .R(1'b0));
  FDRE \flag_d_assign_9_i_i_reg_5020_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[0]),
        .Q(flag_d_assign_9_i_i_reg_5020[0]),
        .R(1'b0));
  FDRE \flag_d_assign_9_i_i_reg_5020_reg[1] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[1]),
        .Q(flag_d_assign_9_i_i_reg_5020[1]),
        .R(1'b0));
  FDRE \flag_d_assign_9_i_i_reg_5020_reg[2] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[2]),
        .Q(flag_d_assign_9_i_i_reg_5020[2]),
        .R(1'b0));
  FDRE \flag_d_assign_9_i_i_reg_5020_reg[3] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[3]),
        .Q(flag_d_assign_9_i_i_reg_5020[3]),
        .R(1'b0));
  FDRE \flag_d_assign_9_i_i_reg_5020_reg[4] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[4]),
        .Q(flag_d_assign_9_i_i_reg_5020[4]),
        .R(1'b0));
  FDRE \flag_d_assign_9_i_i_reg_5020_reg[5] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[5]),
        .Q(flag_d_assign_9_i_i_reg_5020[5]),
        .R(1'b0));
  FDRE \flag_d_assign_9_i_i_reg_5020_reg[6] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[6]),
        .Q(flag_d_assign_9_i_i_reg_5020[6]),
        .R(1'b0));
  FDRE \flag_d_assign_9_i_i_reg_5020_reg[7] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[7]),
        .Q(flag_d_assign_9_i_i_reg_5020[7]),
        .R(1'b0));
  FDRE \flag_d_assign_9_i_i_reg_5020_reg[8] 
       (.C(aclk),
        .CE(flag_d_assign_10_i_i_reg_50260),
        .D(\ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[8]__0_0 ),
        .Q(flag_d_assign_9_i_i_reg_5020[8]),
        .R(1'b0));
  FDRE \flag_d_max2_11_reg_5127_reg[0] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3626_ap_return[0]),
        .Q(flag_d_max2_11_reg_5127[0]),
        .R(1'b0));
  FDRE \flag_d_max2_11_reg_5127_reg[1] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3626_ap_return[1]),
        .Q(flag_d_max2_11_reg_5127[1]),
        .R(1'b0));
  FDRE \flag_d_max2_11_reg_5127_reg[2] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3626_ap_return[2]),
        .Q(flag_d_max2_11_reg_5127[2]),
        .R(1'b0));
  FDRE \flag_d_max2_11_reg_5127_reg[31] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3626_ap_return[31]),
        .Q(flag_d_max2_11_reg_5127[31]),
        .R(1'b0));
  FDRE \flag_d_max2_11_reg_5127_reg[3] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3626_ap_return[3]),
        .Q(flag_d_max2_11_reg_5127[3]),
        .R(1'b0));
  FDRE \flag_d_max2_11_reg_5127_reg[4] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3626_ap_return[4]),
        .Q(flag_d_max2_11_reg_5127[4]),
        .R(1'b0));
  FDRE \flag_d_max2_11_reg_5127_reg[5] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3626_ap_return[5]),
        .Q(flag_d_max2_11_reg_5127[5]),
        .R(1'b0));
  FDRE \flag_d_max2_11_reg_5127_reg[6] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3626_ap_return[6]),
        .Q(flag_d_max2_11_reg_5127[6]),
        .R(1'b0));
  FDRE \flag_d_max2_11_reg_5127_reg[7] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3626_ap_return[7]),
        .Q(flag_d_max2_11_reg_5127[7]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5037_reg[0] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3504_ap_return[0]),
        .Q(flag_d_max2_1_reg_5037[0]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5037_reg[1] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3504_ap_return[1]),
        .Q(flag_d_max2_1_reg_5037[1]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5037_reg[2] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3504_ap_return[2]),
        .Q(flag_d_max2_1_reg_5037[2]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5037_reg[31] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3504_ap_return[31]),
        .Q(flag_d_max2_1_reg_5037[31]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5037_reg[3] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3504_ap_return[3]),
        .Q(flag_d_max2_1_reg_5037[3]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5037_reg[4] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3504_ap_return[4]),
        .Q(flag_d_max2_1_reg_5037[4]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5037_reg[5] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3504_ap_return[5]),
        .Q(flag_d_max2_1_reg_5037[5]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5037_reg[6] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3504_ap_return[6]),
        .Q(flag_d_max2_1_reg_5037[6]),
        .R(1'b0));
  FDRE \flag_d_max2_1_reg_5037_reg[7] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3504_ap_return[7]),
        .Q(flag_d_max2_1_reg_5037[7]),
        .R(1'b0));
  FDRE \flag_d_max2_7_reg_5047_reg[0] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3550_ap_return[0]),
        .Q(flag_d_max2_7_reg_5047[0]),
        .R(1'b0));
  FDRE \flag_d_max2_7_reg_5047_reg[1] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3550_ap_return[1]),
        .Q(flag_d_max2_7_reg_5047[1]),
        .R(1'b0));
  FDRE \flag_d_max2_7_reg_5047_reg[2] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3550_ap_return[2]),
        .Q(flag_d_max2_7_reg_5047[2]),
        .R(1'b0));
  FDRE \flag_d_max2_7_reg_5047_reg[31] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3550_ap_return[31]),
        .Q(flag_d_max2_7_reg_5047[31]),
        .R(1'b0));
  FDRE \flag_d_max2_7_reg_5047_reg[3] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3550_ap_return[3]),
        .Q(flag_d_max2_7_reg_5047[3]),
        .R(1'b0));
  FDRE \flag_d_max2_7_reg_5047_reg[4] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3550_ap_return[4]),
        .Q(flag_d_max2_7_reg_5047[4]),
        .R(1'b0));
  FDRE \flag_d_max2_7_reg_5047_reg[5] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3550_ap_return[5]),
        .Q(flag_d_max2_7_reg_5047[5]),
        .R(1'b0));
  FDRE \flag_d_max2_7_reg_5047_reg[6] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3550_ap_return[6]),
        .Q(flag_d_max2_7_reg_5047[6]),
        .R(1'b0));
  FDRE \flag_d_max2_7_reg_5047_reg[7] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3550_ap_return[7]),
        .Q(flag_d_max2_7_reg_5047[7]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5079_reg[0] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3574_ap_return[0]),
        .Q(flag_d_max2_9_reg_5079[0]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5079_reg[1] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3574_ap_return[1]),
        .Q(flag_d_max2_9_reg_5079[1]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5079_reg[2] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3574_ap_return[2]),
        .Q(flag_d_max2_9_reg_5079[2]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5079_reg[31] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3574_ap_return[31]),
        .Q(flag_d_max2_9_reg_5079[31]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5079_reg[3] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3574_ap_return[3]),
        .Q(flag_d_max2_9_reg_5079[3]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5079_reg[4] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3574_ap_return[4]),
        .Q(flag_d_max2_9_reg_5079[4]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5079_reg[5] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3574_ap_return[5]),
        .Q(flag_d_max2_9_reg_5079[5]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5079_reg[6] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3574_ap_return[6]),
        .Q(flag_d_max2_9_reg_5079[6]),
        .R(1'b0));
  FDRE \flag_d_max2_9_reg_5079_reg[7] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3574_ap_return[7]),
        .Q(flag_d_max2_9_reg_5079[7]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5089_reg[0] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3588_ap_return[0]),
        .Q(flag_d_max4_1_reg_5089[0]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5089_reg[1] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3588_ap_return[1]),
        .Q(flag_d_max4_1_reg_5089[1]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5089_reg[2] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3588_ap_return[2]),
        .Q(flag_d_max4_1_reg_5089[2]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5089_reg[31] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3588_ap_return[31]),
        .Q(flag_d_max4_1_reg_5089[31]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5089_reg[3] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3588_ap_return[3]),
        .Q(flag_d_max4_1_reg_5089[3]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5089_reg[4] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3588_ap_return[4]),
        .Q(flag_d_max4_1_reg_5089[4]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5089_reg[5] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3588_ap_return[5]),
        .Q(flag_d_max4_1_reg_5089[5]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5089_reg[6] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3588_ap_return[6]),
        .Q(flag_d_max4_1_reg_5089[6]),
        .R(1'b0));
  FDRE \flag_d_max4_1_reg_5089_reg[7] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3588_ap_return[7]),
        .Q(flag_d_max4_1_reg_5089[7]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5137_reg[0] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3639_ap_return[0]),
        .Q(flag_d_max4_3_reg_5137[0]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5137_reg[1] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3639_ap_return[1]),
        .Q(flag_d_max4_3_reg_5137[1]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5137_reg[2] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3639_ap_return[2]),
        .Q(flag_d_max4_3_reg_5137[2]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5137_reg[31] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3639_ap_return[31]),
        .Q(flag_d_max4_3_reg_5137[31]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5137_reg[3] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3639_ap_return[3]),
        .Q(flag_d_max4_3_reg_5137[3]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5137_reg[4] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3639_ap_return[4]),
        .Q(flag_d_max4_3_reg_5137[4]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5137_reg[5] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3639_ap_return[5]),
        .Q(flag_d_max4_3_reg_5137[5]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5137_reg[6] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3639_ap_return[6]),
        .Q(flag_d_max4_3_reg_5137[6]),
        .R(1'b0));
  FDRE \flag_d_max4_3_reg_5137_reg[7] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3639_ap_return[7]),
        .Q(flag_d_max4_3_reg_5137[7]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5099_reg[0] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3602_ap_return[0]),
        .Q(flag_d_max4_5_reg_5099[0]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5099_reg[1] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3602_ap_return[1]),
        .Q(flag_d_max4_5_reg_5099[1]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5099_reg[2] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3602_ap_return[2]),
        .Q(flag_d_max4_5_reg_5099[2]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5099_reg[31] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3602_ap_return[31]),
        .Q(flag_d_max4_5_reg_5099[31]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5099_reg[3] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3602_ap_return[3]),
        .Q(flag_d_max4_5_reg_5099[3]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5099_reg[4] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3602_ap_return[4]),
        .Q(flag_d_max4_5_reg_5099[4]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5099_reg[5] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3602_ap_return[5]),
        .Q(flag_d_max4_5_reg_5099[5]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5099_reg[6] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3602_ap_return[6]),
        .Q(flag_d_max4_5_reg_5099[6]),
        .R(1'b0));
  FDRE \flag_d_max4_5_reg_5099_reg[7] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3602_ap_return[7]),
        .Q(flag_d_max4_5_reg_5099[7]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5147_reg[0] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3652_ap_return[0]),
        .Q(flag_d_max4_7_reg_5147[0]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5147_reg[1] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3652_ap_return[1]),
        .Q(flag_d_max4_7_reg_5147[1]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5147_reg[2] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3652_ap_return[2]),
        .Q(flag_d_max4_7_reg_5147[2]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5147_reg[31] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3652_ap_return[31]),
        .Q(flag_d_max4_7_reg_5147[31]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5147_reg[3] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3652_ap_return[3]),
        .Q(flag_d_max4_7_reg_5147[3]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5147_reg[4] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3652_ap_return[4]),
        .Q(flag_d_max4_7_reg_5147[4]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5147_reg[5] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3652_ap_return[5]),
        .Q(flag_d_max4_7_reg_5147[5]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5147_reg[6] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3652_ap_return[6]),
        .Q(flag_d_max4_7_reg_5147[6]),
        .R(1'b0));
  FDRE \flag_d_max4_7_reg_5147_reg[7] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3652_ap_return[7]),
        .Q(flag_d_max4_7_reg_5147[7]),
        .R(1'b0));
  FDRE \flag_d_max4_9_reg_5177_reg[0] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3736_ap_return[0]),
        .Q(flag_d_max4_9_reg_5177[0]),
        .R(1'b0));
  FDRE \flag_d_max4_9_reg_5177_reg[1] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3736_ap_return[1]),
        .Q(flag_d_max4_9_reg_5177[1]),
        .R(1'b0));
  FDRE \flag_d_max4_9_reg_5177_reg[2] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3736_ap_return[2]),
        .Q(flag_d_max4_9_reg_5177[2]),
        .R(1'b0));
  FDRE \flag_d_max4_9_reg_5177_reg[31] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3736_ap_return[31]),
        .Q(flag_d_max4_9_reg_5177[31]),
        .R(1'b0));
  FDRE \flag_d_max4_9_reg_5177_reg[3] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3736_ap_return[3]),
        .Q(flag_d_max4_9_reg_5177[3]),
        .R(1'b0));
  FDRE \flag_d_max4_9_reg_5177_reg[4] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3736_ap_return[4]),
        .Q(flag_d_max4_9_reg_5177[4]),
        .R(1'b0));
  FDRE \flag_d_max4_9_reg_5177_reg[5] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3736_ap_return[5]),
        .Q(flag_d_max4_9_reg_5177[5]),
        .R(1'b0));
  FDRE \flag_d_max4_9_reg_5177_reg[6] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3736_ap_return[6]),
        .Q(flag_d_max4_9_reg_5177[6]),
        .R(1'b0));
  FDRE \flag_d_max4_9_reg_5177_reg[7] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3736_ap_return[7]),
        .Q(flag_d_max4_9_reg_5177[7]),
        .R(1'b0));
  FDRE \flag_d_min2_11_reg_5122_reg[0] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3619_ap_return[0]),
        .Q(flag_d_min2_11_reg_5122[0]),
        .R(1'b0));
  FDRE \flag_d_min2_11_reg_5122_reg[1] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3619_ap_return[1]),
        .Q(flag_d_min2_11_reg_5122[1]),
        .R(1'b0));
  FDRE \flag_d_min2_11_reg_5122_reg[2] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3619_ap_return[2]),
        .Q(flag_d_min2_11_reg_5122[2]),
        .R(1'b0));
  FDRE \flag_d_min2_11_reg_5122_reg[31] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3619_ap_return[31]),
        .Q(flag_d_min2_11_reg_5122[31]),
        .R(1'b0));
  FDRE \flag_d_min2_11_reg_5122_reg[3] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3619_ap_return[3]),
        .Q(flag_d_min2_11_reg_5122[3]),
        .R(1'b0));
  FDRE \flag_d_min2_11_reg_5122_reg[4] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3619_ap_return[4]),
        .Q(flag_d_min2_11_reg_5122[4]),
        .R(1'b0));
  FDRE \flag_d_min2_11_reg_5122_reg[5] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3619_ap_return[5]),
        .Q(flag_d_min2_11_reg_5122[5]),
        .R(1'b0));
  FDRE \flag_d_min2_11_reg_5122_reg[6] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3619_ap_return[6]),
        .Q(flag_d_min2_11_reg_5122[6]),
        .R(1'b0));
  FDRE \flag_d_min2_11_reg_5122_reg[7] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3619_ap_return[7]),
        .Q(flag_d_min2_11_reg_5122[7]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5032_reg[0] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3497_ap_return[0]),
        .Q(flag_d_min2_1_reg_5032[0]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5032_reg[1] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3497_ap_return[1]),
        .Q(flag_d_min2_1_reg_5032[1]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5032_reg[2] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3497_ap_return[2]),
        .Q(flag_d_min2_1_reg_5032[2]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5032_reg[31] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3497_ap_return[31]),
        .Q(flag_d_min2_1_reg_5032[31]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5032_reg[3] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3497_ap_return[3]),
        .Q(flag_d_min2_1_reg_5032[3]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5032_reg[4] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3497_ap_return[4]),
        .Q(flag_d_min2_1_reg_5032[4]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5032_reg[5] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3497_ap_return[5]),
        .Q(flag_d_min2_1_reg_5032[5]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5032_reg[6] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3497_ap_return[6]),
        .Q(flag_d_min2_1_reg_5032[6]),
        .R(1'b0));
  FDRE \flag_d_min2_1_reg_5032_reg[7] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3497_ap_return[7]),
        .Q(flag_d_min2_1_reg_5032[7]),
        .R(1'b0));
  FDRE \flag_d_min2_7_reg_5042_reg[0] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3543_ap_return[0]),
        .Q(flag_d_min2_7_reg_5042[0]),
        .R(1'b0));
  FDRE \flag_d_min2_7_reg_5042_reg[1] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3543_ap_return[1]),
        .Q(flag_d_min2_7_reg_5042[1]),
        .R(1'b0));
  FDRE \flag_d_min2_7_reg_5042_reg[2] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3543_ap_return[2]),
        .Q(flag_d_min2_7_reg_5042[2]),
        .R(1'b0));
  FDRE \flag_d_min2_7_reg_5042_reg[31] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3543_ap_return[31]),
        .Q(flag_d_min2_7_reg_5042[31]),
        .R(1'b0));
  FDRE \flag_d_min2_7_reg_5042_reg[3] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3543_ap_return[3]),
        .Q(flag_d_min2_7_reg_5042[3]),
        .R(1'b0));
  FDRE \flag_d_min2_7_reg_5042_reg[4] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3543_ap_return[4]),
        .Q(flag_d_min2_7_reg_5042[4]),
        .R(1'b0));
  FDRE \flag_d_min2_7_reg_5042_reg[5] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3543_ap_return[5]),
        .Q(flag_d_min2_7_reg_5042[5]),
        .R(1'b0));
  FDRE \flag_d_min2_7_reg_5042_reg[6] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3543_ap_return[6]),
        .Q(flag_d_min2_7_reg_5042[6]),
        .R(1'b0));
  FDRE \flag_d_min2_7_reg_5042_reg[7] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(grp_reg_int_s_fu_3543_ap_return[7]),
        .Q(flag_d_min2_7_reg_5042[7]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5074_reg[0] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3567_ap_return[0]),
        .Q(flag_d_min2_9_reg_5074[0]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5074_reg[1] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3567_ap_return[1]),
        .Q(flag_d_min2_9_reg_5074[1]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5074_reg[2] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3567_ap_return[2]),
        .Q(flag_d_min2_9_reg_5074[2]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5074_reg[31] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3567_ap_return[31]),
        .Q(flag_d_min2_9_reg_5074[31]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5074_reg[3] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3567_ap_return[3]),
        .Q(flag_d_min2_9_reg_5074[3]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5074_reg[4] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3567_ap_return[4]),
        .Q(flag_d_min2_9_reg_5074[4]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5074_reg[5] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3567_ap_return[5]),
        .Q(flag_d_min2_9_reg_5074[5]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5074_reg[6] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3567_ap_return[6]),
        .Q(flag_d_min2_9_reg_5074[6]),
        .R(1'b0));
  FDRE \flag_d_min2_9_reg_5074_reg[7] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3567_ap_return[7]),
        .Q(flag_d_min2_9_reg_5074[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \flag_d_min4_1_reg_5084[31]_i_1 
       (.I0(ap_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5016),
        .I1(ap_reg_pp0_iter8_exitcond4_i_i_reg_4507),
        .I2(ap_reg_pp0_iter8_tmp_12_i_i_reg_4557),
        .I3(or_cond1_i_i_reg_4493),
        .I4(ap_block_pp0_stage0_subdone6_in),
        .O(flag_d_max2_9_reg_50790));
  FDRE \flag_d_min4_1_reg_5084_reg[0] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3581_ap_return[0]),
        .Q(flag_d_min4_1_reg_5084[0]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5084_reg[1] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3581_ap_return[1]),
        .Q(flag_d_min4_1_reg_5084[1]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5084_reg[2] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3581_ap_return[2]),
        .Q(flag_d_min4_1_reg_5084[2]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5084_reg[31] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3581_ap_return[31]),
        .Q(flag_d_min4_1_reg_5084[31]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5084_reg[3] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3581_ap_return[3]),
        .Q(flag_d_min4_1_reg_5084[3]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5084_reg[4] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3581_ap_return[4]),
        .Q(flag_d_min4_1_reg_5084[4]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5084_reg[5] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3581_ap_return[5]),
        .Q(flag_d_min4_1_reg_5084[5]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5084_reg[6] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3581_ap_return[6]),
        .Q(flag_d_min4_1_reg_5084[6]),
        .R(1'b0));
  FDRE \flag_d_min4_1_reg_5084_reg[7] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3581_ap_return[7]),
        .Q(flag_d_min4_1_reg_5084[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \flag_d_min4_3_reg_5132[31]_i_1 
       (.I0(ap_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5016),
        .I1(ap_reg_pp0_iter9_exitcond4_i_i_reg_4507),
        .I2(ap_reg_pp0_iter9_tmp_12_i_i_reg_4557),
        .I3(or_cond1_i_i_reg_4493),
        .I4(ap_block_pp0_stage0_subdone6_in),
        .O(a0_1_i_i_reg_51520));
  FDRE \flag_d_min4_3_reg_5132_reg[0] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3633_ap_return[0]),
        .Q(flag_d_min4_3_reg_5132[0]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5132_reg[1] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3633_ap_return[1]),
        .Q(flag_d_min4_3_reg_5132[1]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5132_reg[2] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3633_ap_return[2]),
        .Q(flag_d_min4_3_reg_5132[2]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5132_reg[31] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3633_ap_return[31]),
        .Q(flag_d_min4_3_reg_5132[31]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5132_reg[3] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3633_ap_return[3]),
        .Q(flag_d_min4_3_reg_5132[3]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5132_reg[4] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3633_ap_return[4]),
        .Q(flag_d_min4_3_reg_5132[4]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5132_reg[5] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3633_ap_return[5]),
        .Q(flag_d_min4_3_reg_5132[5]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5132_reg[6] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3633_ap_return[6]),
        .Q(flag_d_min4_3_reg_5132[6]),
        .R(1'b0));
  FDRE \flag_d_min4_3_reg_5132_reg[7] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3633_ap_return[7]),
        .Q(flag_d_min4_3_reg_5132[7]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5094_reg[0] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3595_ap_return[0]),
        .Q(flag_d_min4_5_reg_5094[0]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5094_reg[1] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3595_ap_return[1]),
        .Q(flag_d_min4_5_reg_5094[1]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5094_reg[2] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3595_ap_return[2]),
        .Q(flag_d_min4_5_reg_5094[2]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5094_reg[31] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3595_ap_return[31]),
        .Q(flag_d_min4_5_reg_5094[31]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5094_reg[3] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3595_ap_return[3]),
        .Q(flag_d_min4_5_reg_5094[3]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5094_reg[4] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3595_ap_return[4]),
        .Q(flag_d_min4_5_reg_5094[4]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5094_reg[5] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3595_ap_return[5]),
        .Q(flag_d_min4_5_reg_5094[5]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5094_reg[6] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3595_ap_return[6]),
        .Q(flag_d_min4_5_reg_5094[6]),
        .R(1'b0));
  FDRE \flag_d_min4_5_reg_5094_reg[7] 
       (.C(aclk),
        .CE(flag_d_max2_9_reg_50790),
        .D(grp_reg_int_s_fu_3595_ap_return[7]),
        .Q(flag_d_min4_5_reg_5094[7]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5142_reg[0] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3645_ap_return[0]),
        .Q(flag_d_min4_7_reg_5142[0]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5142_reg[1] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3645_ap_return[1]),
        .Q(flag_d_min4_7_reg_5142[1]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5142_reg[2] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3645_ap_return[2]),
        .Q(flag_d_min4_7_reg_5142[2]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5142_reg[31] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3645_ap_return[31]),
        .Q(flag_d_min4_7_reg_5142[31]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5142_reg[3] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3645_ap_return[3]),
        .Q(flag_d_min4_7_reg_5142[3]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5142_reg[4] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3645_ap_return[4]),
        .Q(flag_d_min4_7_reg_5142[4]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5142_reg[5] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3645_ap_return[5]),
        .Q(flag_d_min4_7_reg_5142[5]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5142_reg[6] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3645_ap_return[6]),
        .Q(flag_d_min4_7_reg_5142[6]),
        .R(1'b0));
  FDRE \flag_d_min4_7_reg_5142_reg[7] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(grp_reg_int_s_fu_3645_ap_return[7]),
        .Q(flag_d_min4_7_reg_5142[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \flag_d_min4_9_reg_5172[31]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5016),
        .I3(ap_reg_pp0_iter10_exitcond4_i_i_reg_4507),
        .I4(ap_reg_pp0_iter10_tmp_12_i_i_reg_4557),
        .O(a0_1_1_i_i_reg_51820));
  FDRE \flag_d_min4_9_reg_5172_reg[0] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3729_ap_return[0]),
        .Q(flag_d_min4_9_reg_5172[0]),
        .R(1'b0));
  FDRE \flag_d_min4_9_reg_5172_reg[1] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3729_ap_return[1]),
        .Q(flag_d_min4_9_reg_5172[1]),
        .R(1'b0));
  FDRE \flag_d_min4_9_reg_5172_reg[2] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3729_ap_return[2]),
        .Q(flag_d_min4_9_reg_5172[2]),
        .R(1'b0));
  FDRE \flag_d_min4_9_reg_5172_reg[31] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3729_ap_return[31]),
        .Q(flag_d_min4_9_reg_5172[31]),
        .R(1'b0));
  FDRE \flag_d_min4_9_reg_5172_reg[3] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3729_ap_return[3]),
        .Q(flag_d_min4_9_reg_5172[3]),
        .R(1'b0));
  FDRE \flag_d_min4_9_reg_5172_reg[4] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3729_ap_return[4]),
        .Q(flag_d_min4_9_reg_5172[4]),
        .R(1'b0));
  FDRE \flag_d_min4_9_reg_5172_reg[5] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3729_ap_return[5]),
        .Q(flag_d_min4_9_reg_5172[5]),
        .R(1'b0));
  FDRE \flag_d_min4_9_reg_5172_reg[6] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3729_ap_return[6]),
        .Q(flag_d_min4_9_reg_5172[6]),
        .R(1'b0));
  FDRE \flag_d_min4_9_reg_5172_reg[7] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(grp_reg_int_s_fu_3729_ap_return[7]),
        .Q(flag_d_min4_9_reg_5172[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_3_reg_4686[0]_i_10 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_2 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_2 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\_threhold_reg[7] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_3_reg_4686[0]_i_11 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_2 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_2 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\_threhold_reg[7] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_3_reg_4686[0]_i_8 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_2 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_2 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\_threhold_reg[7] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_3_reg_4686[0]_i_9 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_2 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_2 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\_threhold_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \flag_val_V_assign_lo_3_reg_4686[1]_i_1 
       (.I0(tmp_63_1_i_i_fu_2017_p2),
        .I1(\flag_val_V_assign_lo_3_reg_4686_reg[0]_0 ),
        .O(flag_val_V_assign_lo_3_fu_2036_p3));
  LUT4 #(
    .INIT(16'h1881)) 
    \flag_val_V_assign_lo_3_reg_4686[1]_i_13 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_2 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_2 [1]),
        .O(\flag_val_V_assign_lo_3_reg_4686[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \flag_val_V_assign_lo_3_reg_4686[1]_i_4 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_5 ),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\flag_val_V_assign_lo_3_reg_4686[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \flag_val_V_assign_lo_3_reg_4686[1]_i_6 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_2 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_2 [6]),
        .O(\flag_val_V_assign_lo_3_reg_4686[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_3_reg_4686[1]_i_7 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_2 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_2 [4]),
        .O(\flag_val_V_assign_lo_3_reg_4686[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1474)) 
    \flag_val_V_assign_lo_3_reg_4686[1]_i_9 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_2 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_2 [0]),
        .O(\flag_val_V_assign_lo_3_reg_4686[1]_i_9_n_0 ));
  FDRE \flag_val_V_assign_lo_3_reg_4686_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\flag_val_V_assign_lo_3_reg_4686_reg[0]_0 ),
        .Q(flag_val_V_assign_lo_3_reg_4686[0]),
        .R(1'b0));
  CARRY4 \flag_val_V_assign_lo_3_reg_4686_reg[0]_i_3 
       (.CI(\r_V_6_1_i_i_reg_4681_reg[7]_i_1_n_0 ),
        .CO({\NLW_flag_val_V_assign_lo_3_reg_4686_reg[0]_i_3_CO_UNCONNECTED [3:1],\lhs_V_i_i_reg_4615_reg[7]_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_val_V_assign_lo_3_reg_4686_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \flag_val_V_assign_lo_3_reg_4686_reg[1] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(flag_val_V_assign_lo_3_fu_2036_p3),
        .Q(flag_val_V_assign_lo_3_reg_4686[1]),
        .R(1'b0));
  CARRY4 \flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2 
       (.CI(\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_3_n_0 ),
        .CO({\NLW_flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_CO_UNCONNECTED [3:1],tmp_63_1_i_i_fu_2017_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\flag_val_V_assign_lo_3_reg_4686[1]_i_4_n_0 }),
        .O(\NLW_flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\flag_val_V_assign_lo_3_reg_4686_reg[1]_0 }));
  CARRY4 \flag_val_V_assign_lo_3_reg_4686_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_3_n_0 ,\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_3_n_1 ,\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_3_n_2 ,\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_val_V_assign_lo_3_reg_4686[1]_i_6_n_0 ,\flag_val_V_assign_lo_3_reg_4686[1]_i_7_n_0 ,\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_0 ,\flag_val_V_assign_lo_3_reg_4686[1]_i_9_n_0 }),
        .O(\NLW_flag_val_V_assign_lo_3_reg_4686_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_1 ,\flag_val_V_assign_lo_3_reg_4686[1]_i_13_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_reg_4676[0]_i_10 
       (.I0(\r_V_i_i_reg_4629_reg[8]_0 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\r_V_i_i_reg_4629_reg[8]_0 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\r_V_i_i_reg_4629_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_reg_4676[0]_i_11 
       (.I0(\r_V_i_i_reg_4629_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\r_V_i_i_reg_4629_reg[8]_0 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\r_V_i_i_reg_4629_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \flag_val_V_assign_lo_reg_4676[0]_i_3 
       (.I0(\r_V_i_i_reg_4629_reg[8]_0 [8]),
        .O(\r_V_i_i_reg_4629_reg[8]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_reg_4676[0]_i_8 
       (.I0(\r_V_i_i_reg_4629_reg[8]_0 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\r_V_i_i_reg_4629_reg[8]_0 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\r_V_i_i_reg_4629_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_reg_4676[0]_i_9 
       (.I0(\r_V_i_i_reg_4629_reg[8]_0 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\r_V_i_i_reg_4629_reg[8]_0 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\r_V_i_i_reg_4629_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \flag_val_V_assign_lo_reg_4676[1]_i_1 
       (.I0(\r_V_i_i_reg_4629_reg[8]_1 ),
        .I1(\flag_val_V_assign_lo_reg_4676_reg[0]_0 ),
        .O(flag_val_V_assign_lo_fu_1934_p3));
  FDRE \flag_val_V_assign_lo_reg_4676_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\flag_val_V_assign_lo_reg_4676_reg[0]_0 ),
        .Q(flag_val_V_assign_lo_reg_4676[0]),
        .R(1'b0));
  FDRE \flag_val_V_assign_lo_reg_4676_reg[1] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(flag_val_V_assign_lo_fu_1934_p3),
        .Q(flag_val_V_assign_lo_reg_4676[1]),
        .R(1'b0));
  miz_sys_hls_fast_corner_0_1_reg_int_s grp_reg_int_s_fu_3497
       (.CO(grp_reg_int_s_fu_3511_n_10),
        .D(\ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[8]__0_0 ),
        .DI(grp_reg_int_s_fu_3511_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3497_ap_return[31],grp_reg_int_s_fu_3497_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter6_r_V_1_i_i_reg_4636(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .ap_reg_pp0_iter6_r_V_2_i_i_reg_4643(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .\ap_return_reg[31]_0 ({tmp_74_1_i_i_min_int_s_fu_632_ap_return[31],tmp_74_1_i_i_min_int_s_fu_632_ap_return[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3511_ap_return[31],grp_reg_int_s_fu_3511_ap_return[7:0]}),
        .\ap_return_reg[31]_2 (\ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[8]__0_0 ),
        .\ap_return_reg[31]_3 (\ap_return_reg[31] ),
        .\ap_return_reg[31]_4 (\ap_return_reg[31]_0 ),
        .\ap_return_reg[31]_i_3_0 (\ap_return_reg[31]_i_3 ),
        .\ap_return_reg[31]_i_3_1 (\ap_return_reg[31]_i_3_0 ),
        .\ap_return_reg[31]_i_4_0 (\ap_return_reg[31]_i_4 ),
        .\ap_return_reg[31]_i_4_1 (\ap_return_reg[31]_i_4_0 ));
  miz_sys_hls_fast_corner_0_1_reg_int_s_25 grp_reg_int_s_fu_3504
       (.CO(grp_reg_int_s_fu_3504_n_10),
        .D(\ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[8]__0_0 ),
        .DI(grp_reg_int_s_fu_3504_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3504_ap_return[31],grp_reg_int_s_fu_3504_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter6_r_V_1_i_i_reg_4636(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .ap_reg_pp0_iter6_r_V_2_i_i_reg_4643(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .\ap_return_reg[31]_0 (\ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[8]__0_0 ),
        .\ap_return_reg[31]_1 (\ap_return_reg[31]_15 ),
        .\ap_return_reg[31]_2 (\ap_return_reg[31]_16 ),
        .\ap_return_reg[31]_i_2__17_0 (\ap_return_reg[31]_i_2__17 ),
        .\ap_return_reg[31]_i_2__17_1 (\ap_return_reg[31]_i_2__17_0 ),
        .\ap_return_reg[31]_i_2__22 ({grp_reg_int_s_fu_3519_ap_return[31],grp_reg_int_s_fu_3519_ap_return[7:0]}),
        .\ap_return_reg[31]_i_3__18_0 (\ap_return_reg[31]_i_3__18 ),
        .\ap_return_reg[31]_i_3__18_1 (\ap_return_reg[31]_i_3__18_0 ));
  miz_sys_hls_fast_corner_0_1_reg_int_s_26 grp_reg_int_s_fu_3511
       (.CO(grp_reg_int_s_fu_3511_n_10),
        .D({grp_reg_int_s_fu_3497_ap_return[31],grp_reg_int_s_fu_3497_ap_return[7:0]}),
        .DI(grp_reg_int_s_fu_3511_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3511_ap_return[31],grp_reg_int_s_fu_3511_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter6_r_V_3_i_i_reg_4650(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .ap_reg_pp0_iter6_r_V_4_i_i_reg_4657(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .\ap_return_reg[31]_0 ({tmp_74_3_i_i_min_int_s_fu_638_ap_return[31],tmp_74_3_i_i_min_int_s_fu_638_ap_return[7:0]}),
        .\ap_return_reg[31]_1 (\ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[8]__0_0 ),
        .\ap_return_reg[31]_2 (\ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[8]__0_0 ),
        .\ap_return_reg[31]_3 (\ap_return_reg[31]_1 ),
        .\ap_return_reg[31]_4 (\ap_return_reg[31]_2 ),
        .\ap_return_reg[31]_i_2_0 (\ap_return_reg[31]_i_2 ),
        .\ap_return_reg[31]_i_2_1 (\ap_return_reg[31]_i_2_0 ),
        .\ap_return_reg[31]_i_3__0_0 (\ap_return_reg[31]_i_3__0 ),
        .\ap_return_reg[31]_i_3__0_1 (\ap_return_reg[31]_i_3__0_0 ),
        .\tmp_74_3_i_i_reg_5052_reg[31] ({grp_reg_int_s_fu_3527_ap_return[31],grp_reg_int_s_fu_3527_ap_return[7:0]}),
        .\tmp_74_3_i_i_reg_5052_reg[31]_0 (grp_reg_int_s_fu_3527_n_9),
        .\tmp_74_3_i_i_reg_5052_reg[31]_i_4_0 (grp_reg_int_s_fu_3527_n_10));
  miz_sys_hls_fast_corner_0_1_reg_int_s_27 grp_reg_int_s_fu_3519
       (.CO(grp_reg_int_s_fu_3504_n_10),
        .D(\ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[8]__0_0 ),
        .DI(grp_reg_int_s_fu_3504_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3519_ap_return[31],grp_reg_int_s_fu_3519_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter6_r_V_3_i_i_reg_4650(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .ap_reg_pp0_iter6_r_V_4_i_i_reg_4657(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .\ap_return_reg[31]_0 (grp_reg_int_s_fu_3519_n_9),
        .\ap_return_reg[31]_1 ({tmp_76_1_i_i_max_int_s_fu_975_ap_return[31],tmp_76_1_i_i_max_int_s_fu_975_ap_return[7:0]}),
        .\ap_return_reg[31]_2 ({grp_reg_int_s_fu_3504_ap_return[31],grp_reg_int_s_fu_3504_ap_return[7:0]}),
        .\ap_return_reg[31]_3 (\ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[8]__0_0 ),
        .\ap_return_reg[31]_4 (\ap_return_reg[31]_17 ),
        .\ap_return_reg[31]_5 (\ap_return_reg[31]_18 ),
        .\ap_return_reg[31]_i_2__18_0 (\ap_return_reg[31]_i_2__18 ),
        .\ap_return_reg[31]_i_2__18_1 (\ap_return_reg[31]_i_2__18_0 ),
        .\ap_return_reg[31]_i_3__19_0 (\ap_return_reg[31]_i_3__19 ),
        .\ap_return_reg[31]_i_3__19_1 (\ap_return_reg[31]_i_3__19_0 ),
        .\ap_return_reg[6]_0 (grp_reg_int_s_fu_3519_n_10),
        .\tmp_76_3_i_i_reg_5057_reg[31]_i_2 ({grp_reg_int_s_fu_3535_ap_return[31],grp_reg_int_s_fu_3535_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_28 grp_reg_int_s_fu_3527
       (.CO(grp_reg_int_s_fu_3543_n_10),
        .D(\ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[8]__0_0 ),
        .DI(grp_reg_int_s_fu_3543_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3527_ap_return[31],grp_reg_int_s_fu_3527_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter6_r_V_5_i_i_reg_4664(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .ap_reg_pp0_iter6_r_V_i_i_64_reg_4720(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .\ap_return_reg[31]_0 (grp_reg_int_s_fu_3527_n_9),
        .\ap_return_reg[31]_1 ({tmp_74_5_i_i_min_int_s_fu_644_ap_return[31],tmp_74_5_i_i_min_int_s_fu_644_ap_return[7:0]}),
        .\ap_return_reg[31]_2 ({grp_reg_int_s_fu_3543_ap_return[31],grp_reg_int_s_fu_3543_ap_return[7:0]}),
        .\ap_return_reg[31]_3 (\ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[8]__0_0 ),
        .\ap_return_reg[31]_4 (\ap_return_reg[31]_3 ),
        .\ap_return_reg[31]_5 (\ap_return_reg[31]_4 ),
        .\ap_return_reg[31]_i_2__0_0 (\ap_return_reg[31]_i_2__0 ),
        .\ap_return_reg[31]_i_2__0_1 (\ap_return_reg[31]_i_2__0_0 ),
        .\ap_return_reg[31]_i_3__1_0 (\ap_return_reg[31]_i_3__1 ),
        .\ap_return_reg[31]_i_3__1_1 (\ap_return_reg[31]_i_3__1_0 ),
        .\ap_return_reg[6]_0 (grp_reg_int_s_fu_3527_n_10),
        .\tmp_74_3_i_i_reg_5052_reg[31]_i_3 ({grp_reg_int_s_fu_3511_ap_return[31],grp_reg_int_s_fu_3511_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_29 grp_reg_int_s_fu_3535
       (.CO(grp_reg_int_s_fu_3535_n_10),
        .D(\ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[8]__0_0 ),
        .DI(grp_reg_int_s_fu_3535_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3535_ap_return[31],grp_reg_int_s_fu_3535_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter6_r_V_5_i_i_reg_4664(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .ap_reg_pp0_iter6_r_V_i_i_64_reg_4720(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .\ap_return_reg[31]_0 ({tmp_76_3_i_i_max_int_s_fu_981_ap_return[31],tmp_76_3_i_i_max_int_s_fu_981_ap_return[7:0]}),
        .\ap_return_reg[31]_1 (\ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[8]__0_0 ),
        .\ap_return_reg[31]_2 (\ap_return_reg[31]_19 ),
        .\ap_return_reg[31]_3 (\ap_return_reg[31]_20 ),
        .\ap_return_reg[31]_i_2__19_0 (\ap_return_reg[31]_i_2__19 ),
        .\ap_return_reg[31]_i_2__19_1 (\ap_return_reg[31]_i_2__19_0 ),
        .\ap_return_reg[31]_i_2__23 ({grp_reg_int_s_fu_3550_ap_return[31],grp_reg_int_s_fu_3550_ap_return[7:0]}),
        .\ap_return_reg[31]_i_3__20_0 (\ap_return_reg[31]_i_3__20 ),
        .\ap_return_reg[31]_i_3__20_1 (\ap_return_reg[31]_i_3__20_0 ),
        .\tmp_76_3_i_i_reg_5057_reg[31] ({grp_reg_int_s_fu_3519_ap_return[31],grp_reg_int_s_fu_3519_ap_return[7:0]}),
        .\tmp_76_3_i_i_reg_5057_reg[31]_0 (grp_reg_int_s_fu_3519_n_9),
        .\tmp_76_3_i_i_reg_5057_reg[31]_i_3_0 (grp_reg_int_s_fu_3519_n_10));
  miz_sys_hls_fast_corner_0_1_reg_int_s_30 grp_reg_int_s_fu_3543
       (.CO(grp_reg_int_s_fu_3543_n_10),
        .D(\ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[8]__0_0 ),
        .DI(grp_reg_int_s_fu_3543_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3543_ap_return[31],grp_reg_int_s_fu_3543_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter6_r_V_6_i_i_reg_4671(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .ap_reg_pp0_iter6_r_V_8_i_i_reg_4732(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .\ap_return_reg[31]_0 (\ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[8]__0_0 ),
        .\ap_return_reg[31]_1 (\ap_return_reg[31]_5 ),
        .\ap_return_reg[31]_2 (\ap_return_reg[31]_6 ),
        .\ap_return_reg[31]_i_2__1_0 (\ap_return_reg[31]_i_2__1 ),
        .\ap_return_reg[31]_i_2__1_1 (\ap_return_reg[31]_i_2__1_0 ),
        .\ap_return_reg[31]_i_2__4 ({grp_reg_int_s_fu_3527_ap_return[31],grp_reg_int_s_fu_3527_ap_return[7:0]}),
        .\ap_return_reg[31]_i_3__2_0 (\ap_return_reg[31]_i_3__2 ),
        .\ap_return_reg[31]_i_3__2_1 (\ap_return_reg[31]_i_3__2_0 ));
  miz_sys_hls_fast_corner_0_1_reg_int_s_31 grp_reg_int_s_fu_3550
       (.CO(grp_reg_int_s_fu_3535_n_10),
        .D(\ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[8]__0_0 ),
        .DI(grp_reg_int_s_fu_3535_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3550_ap_return[31],grp_reg_int_s_fu_3550_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter6_r_V_6_i_i_reg_4671(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .ap_reg_pp0_iter6_r_V_8_i_i_reg_4732(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .\ap_return_reg[31]_0 ({tmp_76_5_i_i_max_int_s_fu_987_ap_return[31],tmp_76_5_i_i_max_int_s_fu_987_ap_return[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3535_ap_return[31],grp_reg_int_s_fu_3535_ap_return[7:0]}),
        .\ap_return_reg[31]_2 (\ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[8]__0_0 ),
        .\ap_return_reg[31]_3 (\ap_return_reg[31]_21 ),
        .\ap_return_reg[31]_4 (\ap_return_reg[31]_22 ),
        .\ap_return_reg[31]_i_2__20_0 (\ap_return_reg[31]_i_2__20 ),
        .\ap_return_reg[31]_i_2__20_1 (\ap_return_reg[31]_i_2__20_0 ),
        .\ap_return_reg[31]_i_3__21_0 (\ap_return_reg[31]_i_3__21 ),
        .\ap_return_reg[31]_i_3__21_1 (\ap_return_reg[31]_i_3__21_0 ));
  miz_sys_hls_fast_corner_0_1_reg_int_s_32 grp_reg_int_s_fu_3567
       (.D(\ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[8]__0_0 ),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3567_ap_return[31],grp_reg_int_s_fu_3567_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .\ap_return_reg[31]_0 (\ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[8]__0_0 ),
        .\ap_return_reg[31]_1 (\ap_return_reg[31]_7 ),
        .\ap_return_reg[31]_2 (\ap_return_reg[31]_8 ),
        .\ap_return_reg[31]_3 ({flag_d_min2_7_reg_5042[31],flag_d_min2_7_reg_5042[7:0]}),
        .\ap_return_reg[31]_i_2__2_0 (\ap_return_reg[31]_i_2__2 ),
        .\ap_return_reg[31]_i_2__2_1 (\ap_return_reg[31]_i_2__2_0 ),
        .\ap_return_reg[31]_i_3__3_0 (\ap_return_reg[31]_i_3__3 ),
        .\ap_return_reg[31]_i_3__3_1 (\ap_return_reg[31]_i_3__3_0 ),
        .\flag_d_min2_7_reg_5042_reg[31] ({tmp_74_7_i_i_min_int_s_fu_656_ap_return[31],tmp_74_7_i_i_min_int_s_fu_656_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_33 grp_reg_int_s_fu_3574
       (.D(\ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[8]__0_0 ),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3574_ap_return[31],grp_reg_int_s_fu_3574_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .\ap_return_reg[31]_0 (\ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[8]__0_0 ),
        .\ap_return_reg[31]_1 (\ap_return_reg[31]_23 ),
        .\ap_return_reg[31]_2 (\ap_return_reg[31]_24 ),
        .\ap_return_reg[31]_3 ({flag_d_max2_7_reg_5047[31],flag_d_max2_7_reg_5047[7:0]}),
        .\ap_return_reg[31]_i_2__21_0 (\ap_return_reg[31]_i_2__21 ),
        .\ap_return_reg[31]_i_2__21_1 (\ap_return_reg[31]_i_2__21_0 ),
        .\ap_return_reg[31]_i_3__22_0 (\ap_return_reg[31]_i_3__22 ),
        .\ap_return_reg[31]_i_3__22_1 (\ap_return_reg[31]_i_3__22_0 ),
        .\flag_d_max2_7_reg_5047_reg[31] ({tmp_76_7_i_i_max_int_s_fu_999_ap_return[31],tmp_76_7_i_i_max_int_s_fu_999_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_34 grp_reg_int_s_fu_3581
       (.CO(grp_reg_int_s_fu_3595_n_10),
        .D({tmp_74_1_i_i_min_int_s_fu_632_ap_return[31],tmp_74_1_i_i_min_int_s_fu_632_ap_return[7:0]}),
        .DI(grp_reg_int_s_fu_3595_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3581_ap_return[31],grp_reg_int_s_fu_3581_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_return_reg[31]_0 ({tmp_81_1_i_i_min_int_s_fu_662_ap_return[31],tmp_81_1_i_i_min_int_s_fu_662_ap_return[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3595_ap_return[31],grp_reg_int_s_fu_3595_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_35 grp_reg_int_s_fu_3588
       (.CO(grp_reg_int_s_fu_3588_n_10),
        .D({tmp_76_1_i_i_max_int_s_fu_975_ap_return[31],tmp_76_1_i_i_max_int_s_fu_975_ap_return[7:0]}),
        .DI(grp_reg_int_s_fu_3588_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3588_ap_return[31],grp_reg_int_s_fu_3588_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_return_reg[31]_i_2__26 ({grp_reg_int_s_fu_3602_ap_return[31],grp_reg_int_s_fu_3602_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_36 grp_reg_int_s_fu_3595
       (.CO(grp_reg_int_s_fu_3595_n_10),
        .D({grp_reg_int_s_fu_3581_ap_return[31],grp_reg_int_s_fu_3581_ap_return[7:0]}),
        .DI(grp_reg_int_s_fu_3595_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3595_ap_return[31],grp_reg_int_s_fu_3595_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_return_reg[31]_0 ({tmp_74_5_i_i_min_int_s_fu_644_ap_return[31],tmp_74_5_i_i_min_int_s_fu_644_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_37 grp_reg_int_s_fu_3602
       (.CO(grp_reg_int_s_fu_3588_n_10),
        .D({tmp_76_5_i_i_max_int_s_fu_987_ap_return[31],tmp_76_5_i_i_max_int_s_fu_987_ap_return[7:0]}),
        .DI(grp_reg_int_s_fu_3588_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3602_ap_return[31],grp_reg_int_s_fu_3602_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_return_reg[31]_0 ({tmp_83_1_i_i_max_int_s_fu_1005_ap_return[31],tmp_83_1_i_i_max_int_s_fu_1005_ap_return[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3588_ap_return[31],grp_reg_int_s_fu_3588_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_38 grp_reg_int_s_fu_3619
       (.D(\ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[8]__0_0 ),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3619_ap_return[31],grp_reg_int_s_fu_3619_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .\ap_return_reg[31]_0 (\ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[8]__0_0 ),
        .\ap_return_reg[31]_1 (\ap_return_reg[31]_9 ),
        .\ap_return_reg[31]_2 (\ap_return_reg[31]_10 ),
        .\ap_return_reg[31]_3 ({flag_d_min2_9_reg_5074[31],flag_d_min2_9_reg_5074[7:0]}),
        .\ap_return_reg[31]_i_2__5_0 (\ap_return_reg[31]_i_2__5 ),
        .\ap_return_reg[31]_i_2__5_1 (\ap_return_reg[31]_i_2__5_0 ),
        .\ap_return_reg[31]_i_3__6_0 (\ap_return_reg[31]_i_3__6 ),
        .\ap_return_reg[31]_i_3__6_1 (\ap_return_reg[31]_i_3__6_0 ),
        .\flag_d_min2_9_reg_5074_reg[31] ({tmp_74_9_i_i_min_int_s_fu_680_ap_return[31],tmp_74_9_i_i_min_int_s_fu_680_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_39 grp_reg_int_s_fu_3626
       (.D(\ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[8]__0_0 ),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3626_ap_return[31],grp_reg_int_s_fu_3626_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .\ap_return_reg[31]_0 (\ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[8]__0_0 ),
        .\ap_return_reg[31]_1 (\ap_return_reg[31]_25 ),
        .\ap_return_reg[31]_2 (\ap_return_reg[31]_26 ),
        .\ap_return_reg[31]_3 ({flag_d_max2_9_reg_5079[31],flag_d_max2_9_reg_5079[7:0]}),
        .\ap_return_reg[31]_i_2__24_0 (\ap_return_reg[31]_i_2__24 ),
        .\ap_return_reg[31]_i_2__24_1 (\ap_return_reg[31]_i_2__24_0 ),
        .\ap_return_reg[31]_i_3__25_0 (\ap_return_reg[31]_i_3__25 ),
        .\ap_return_reg[31]_i_3__25_1 (\ap_return_reg[31]_i_3__25_0 ),
        .\flag_d_max2_9_reg_5079_reg[31] ({tmp_76_9_i_i_max_int_s_fu_1023_ap_return[31],tmp_76_9_i_i_max_int_s_fu_1023_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_40 grp_reg_int_s_fu_3633
       (.CO(grp_reg_int_s_fu_3645_n_10),
        .D({tmp_81_3_i_i_min_int_s_fu_686_ap_return[31],tmp_81_3_i_i_min_int_s_fu_686_ap_return[7:0]}),
        .DI(grp_reg_int_s_fu_3645_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3633_ap_return[31],grp_reg_int_s_fu_3633_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_return_reg[31]_0 ({grp_reg_int_s_fu_3645_ap_return[31],grp_reg_int_s_fu_3645_ap_return[7:0]}),
        .\ap_return_reg[31]_1 ({tmp_74_3_i_i_reg_5052[31],tmp_74_3_i_i_reg_5052[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_41 grp_reg_int_s_fu_3639
       (.CO(grp_reg_int_s_fu_3639_n_10),
        .DI(grp_reg_int_s_fu_3639_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3639_ap_return[31],grp_reg_int_s_fu_3639_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_return_reg[31]_0 ({tmp_76_3_i_i_reg_5057[31],tmp_76_3_i_i_reg_5057[7:0]}),
        .\ap_return_reg[31]_i_2__30 ({grp_reg_int_s_fu_3652_ap_return[31],grp_reg_int_s_fu_3652_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_42 grp_reg_int_s_fu_3645
       (.CO(grp_reg_int_s_fu_3645_n_10),
        .D({grp_reg_int_s_fu_3633_ap_return[31],grp_reg_int_s_fu_3633_ap_return[7:0]}),
        .DI(grp_reg_int_s_fu_3645_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3645_ap_return[31],grp_reg_int_s_fu_3645_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_return_reg[31]_0 ({tmp_74_7_i_i_min_int_s_fu_656_ap_return[31],tmp_74_7_i_i_min_int_s_fu_656_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_43 grp_reg_int_s_fu_3652
       (.CO(grp_reg_int_s_fu_3639_n_10),
        .D({tmp_76_7_i_i_max_int_s_fu_999_ap_return[31],tmp_76_7_i_i_max_int_s_fu_999_ap_return[7:0]}),
        .DI(grp_reg_int_s_fu_3639_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3652_ap_return[31],grp_reg_int_s_fu_3652_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_return_reg[31]_0 ({tmp_83_3_i_i_max_int_s_fu_1029_ap_return[31],tmp_83_3_i_i_max_int_s_fu_1029_ap_return[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3639_ap_return[31],grp_reg_int_s_fu_3639_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_44 grp_reg_int_s_fu_3659
       (.D({grp_reg_int_s_fu_3659_n_0,a0_1_i_i_max_int_s_fu_1035_ap_return}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q(ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020),
        .\a0_1_i_i_reg_5152_reg[31] (\ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[8]__0_0 ),
        .\a0_1_i_i_reg_5152_reg[7] (\a0_1_i_i_reg_5152_reg[7]_0 ),
        .aclk(aclk),
        .ap_reg_pp0_iter9_r_V_i_i_reg_4629(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .\ap_return_reg[31]_0 ({tmp_92_i_i_min_int_s_fu_698_ap_return[31],tmp_92_i_i_min_int_s_fu_698_ap_return[7:0]}),
        .\ap_return_reg[31]_1 ({tmp_81_1_i_i_min_int_s_fu_662_ap_return[31],tmp_81_1_i_i_min_int_s_fu_662_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_45 grp_reg_int_s_fu_3667
       (.D({tmp_83_1_i_i_max_int_s_fu_1005_ap_return[31],tmp_83_1_i_i_max_int_s_fu_1005_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q(ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020),
        .aclk(aclk),
        .ap_reg_pp0_iter9_r_V_i_i_reg_4629(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .\ap_return_reg[31]_0 ({b0_1_i_i_min_int_s_fu_704_ap_return[31],b0_1_i_i_min_int_s_fu_704_ap_return[7:0]}),
        .\ap_return_reg[31]_1 ({tmp_100_i_i_max_int_s_fu_1049_ap_return[31],tmp_100_i_i_max_int_s_fu_1049_ap_return[7:0]}),
        .\b0_1_i_i_reg_5162_reg[1] (\a0_1_i_i_reg_5152_reg[7]_0 [1:0]),
        .\b0_1_i_i_reg_5162_reg[2] (\b0_1_i_i_reg_5162_reg[2]_0 ),
        .\b0_1_i_i_reg_5162_reg[31] (\b0_1_i_i_reg_5162_reg[31]_0 ),
        .\b0_1_i_i_reg_5162_reg[31]_0 (\ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[8]__0_0 ),
        .\b0_1_i_i_reg_5162_reg[3] (\b0_1_i_i_reg_5162_reg[3]_0 ),
        .\b0_1_i_i_reg_5162_reg[4] (\b0_1_i_i_reg_5162_reg[4]_0 ),
        .\b0_1_i_i_reg_5162_reg[5] (\b0_1_i_i_reg_5162_reg[5]_0 ),
        .\b0_1_i_i_reg_5162_reg[6] (\b0_1_i_i_reg_5162_reg[6]_0 ),
        .\b0_1_i_i_reg_5162_reg[7] (\b0_1_i_i_reg_5162_reg[7]_0 ));
  miz_sys_hls_fast_corner_0_1_reg_int_s_46 grp_reg_int_s_fu_3697
       (.CO(grp_reg_int_s_fu_3713_n_10),
        .D(\ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[8]__0_0 ),
        .DI(grp_reg_int_s_fu_3713_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3697_ap_return[31],grp_reg_int_s_fu_3697_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .\ap_return_reg[31]_0 ({tmp_74_2_i_i_min_int_s_fu_716_ap_return[31],tmp_74_2_i_i_min_int_s_fu_716_ap_return[7:0]}),
        .\ap_return_reg[31]_1 ({grp_reg_int_s_fu_3713_ap_return[31],grp_reg_int_s_fu_3713_ap_return[7:0]}),
        .\ap_return_reg[31]_2 (\ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[8]__0_0 ),
        .\ap_return_reg[31]_3 (\ap_return_reg[31]_11 ),
        .\ap_return_reg[31]_4 (\ap_return_reg[31]_12 ),
        .\ap_return_reg[31]_5 ({flag_d_min2_11_reg_5122[31],flag_d_min2_11_reg_5122[7:0]}),
        .\ap_return_reg[31]_i_2__8_0 (\ap_return_reg[31]_i_2__8 ),
        .\ap_return_reg[31]_i_2__8_1 (\ap_return_reg[31]_i_2__8_0 ),
        .\ap_return_reg[31]_i_3__9_0 (\ap_return_reg[31]_i_3__9 ),
        .\ap_return_reg[31]_i_3__9_1 (\ap_return_reg[31]_i_3__9_0 ),
        .\flag_d_min2_11_reg_5122_reg[31] ({tmp_74_i_i_min_int_s_fu_710_ap_return[31],tmp_74_i_i_min_int_s_fu_710_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_47 grp_reg_int_s_fu_3705
       (.CO(grp_reg_int_s_fu_3705_n_10),
        .D(\ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[8]__0_0 ),
        .DI(grp_reg_int_s_fu_3705_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3705_ap_return[31],grp_reg_int_s_fu_3705_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .\ap_return_reg[31]_0 (\ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[8]__0_0 ),
        .\ap_return_reg[31]_1 (\ap_return_reg[31]_27 ),
        .\ap_return_reg[31]_2 (\ap_return_reg[31]_28 ),
        .\ap_return_reg[31]_3 ({flag_d_max2_11_reg_5127[31],flag_d_max2_11_reg_5127[7:0]}),
        .\ap_return_reg[31]_i_2__27_0 (\ap_return_reg[31]_i_2__27 ),
        .\ap_return_reg[31]_i_2__27_1 (\ap_return_reg[31]_i_2__27_0 ),
        .\ap_return_reg[31]_i_2__32 ({grp_reg_int_s_fu_3721_ap_return[31],grp_reg_int_s_fu_3721_ap_return[7:0]}),
        .\ap_return_reg[31]_i_3__28_0 (\ap_return_reg[31]_i_3__28 ),
        .\ap_return_reg[31]_i_3__28_1 (\ap_return_reg[31]_i_3__28_0 ),
        .\flag_d_max2_11_reg_5127_reg[31] ({tmp_76_i_i_max_int_s_fu_1055_ap_return[31],tmp_76_i_i_max_int_s_fu_1055_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_48 grp_reg_int_s_fu_3713
       (.CO(grp_reg_int_s_fu_3713_n_10),
        .D(\ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[8]__0_0 ),
        .DI(grp_reg_int_s_fu_3713_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3713_ap_return[31],grp_reg_int_s_fu_3713_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .ap_reg_pp0_iter9_r_V_i_i_reg_4629(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .\ap_return_reg[31]_0 ({tmp_74_4_i_i_min_int_s_fu_722_ap_return[31],tmp_74_4_i_i_min_int_s_fu_722_ap_return[7:0]}),
        .\ap_return_reg[31]_1 (\ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[8]__0_0 ),
        .\ap_return_reg[31]_2 (\ap_return_reg[31]_13 ),
        .\ap_return_reg[31]_3 (\ap_return_reg[31]_14 ),
        .\ap_return_reg[31]_4 ({ap_reg_pp0_iter10_flag_d_min2_1_reg_5032[31],ap_reg_pp0_iter10_flag_d_min2_1_reg_5032[7:0]}),
        .\ap_return_reg[31]_i_2__13 ({grp_reg_int_s_fu_3697_ap_return[31],grp_reg_int_s_fu_3697_ap_return[7:0]}),
        .\ap_return_reg[31]_i_2__9_0 (\ap_return_reg[31]_i_2__9 ),
        .\ap_return_reg[31]_i_2__9_1 (\ap_return_reg[31]_i_2__9_0 ),
        .\ap_return_reg[31]_i_3__10_0 (\ap_return_reg[31]_i_3__10 ),
        .\ap_return_reg[31]_i_3__10_1 (\ap_return_reg[31]_i_3__10_0 ));
  miz_sys_hls_fast_corner_0_1_reg_int_s_49 grp_reg_int_s_fu_3721
       (.CO(grp_reg_int_s_fu_3705_n_10),
        .D(\ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[8]__0_0 ),
        .DI(grp_reg_int_s_fu_3705_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3721_ap_return[31],grp_reg_int_s_fu_3721_ap_return[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .ap_reg_pp0_iter9_r_V_i_i_reg_4629(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .\ap_return_reg[31]_0 ({tmp_76_2_i_i_max_int_s_fu_1061_ap_return[31],tmp_76_2_i_i_max_int_s_fu_1061_ap_return[7:0]}),
        .\ap_return_reg[31]_1 ({tmp_76_4_i_i_max_int_s_fu_1067_ap_return[31],tmp_76_4_i_i_max_int_s_fu_1067_ap_return[7:0]}),
        .\ap_return_reg[31]_2 ({grp_reg_int_s_fu_3705_ap_return[31],grp_reg_int_s_fu_3705_ap_return[7:0]}),
        .\ap_return_reg[31]_3 (\ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[8]__0_0 ),
        .\ap_return_reg[31]_4 (\ap_return_reg[31]_29 ),
        .\ap_return_reg[31]_5 (\ap_return_reg[31]_30 ),
        .\ap_return_reg[31]_6 ({ap_reg_pp0_iter10_flag_d_max2_1_reg_5037[31],ap_reg_pp0_iter10_flag_d_max2_1_reg_5037[7:0]}),
        .\ap_return_reg[31]_i_2__28_0 (\ap_return_reg[31]_i_2__28 ),
        .\ap_return_reg[31]_i_2__28_1 (\ap_return_reg[31]_i_2__28_0 ),
        .\ap_return_reg[31]_i_3__29_0 (\ap_return_reg[31]_i_3__29 ),
        .\ap_return_reg[31]_i_3__29_1 (\ap_return_reg[31]_i_3__29_0 ));
  miz_sys_hls_fast_corner_0_1_reg_int_s_50 grp_reg_int_s_fu_3729
       (.D({tmp_74_9_i_i_min_int_s_fu_680_ap_return[31],tmp_74_9_i_i_min_int_s_fu_680_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3729_ap_return[31],grp_reg_int_s_fu_3729_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] ({tmp_81_5_i_i_min_int_s_fu_728_ap_return[31],tmp_81_5_i_i_min_int_s_fu_728_ap_return[7:0]}),
        .\ap_return_reg[31]_0 ({ap_reg_pp0_iter10_flag_d_min4_5_reg_5094[31],ap_reg_pp0_iter10_flag_d_min4_5_reg_5094[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_51 grp_reg_int_s_fu_3736
       (.D({tmp_76_9_i_i_max_int_s_fu_1023_ap_return[31],tmp_76_9_i_i_max_int_s_fu_1023_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3736_ap_return[31],grp_reg_int_s_fu_3736_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] ({tmp_83_5_i_i_max_int_s_fu_1073_ap_return[31],tmp_83_5_i_i_max_int_s_fu_1073_ap_return[7:0]}),
        .\ap_return_reg[31]_0 ({ap_reg_pp0_iter10_flag_d_max4_5_reg_5099[31],ap_reg_pp0_iter10_flag_d_max4_5_reg_5099[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_52 grp_reg_int_s_fu_3743
       (.CO(\a0_2_i_i_max_int_s_fu_1079/p_0_in ),
        .D({tmp_81_3_i_i_min_int_s_fu_686_ap_return[31],tmp_81_3_i_i_min_int_s_fu_686_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q(ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062),
        .\a0_1_1_i_i_reg_5182_reg[31] ({a0_1_i_i_reg_5152[31],a0_1_i_i_reg_5152[7:0]}),
        .\a0_1_1_i_i_reg_5182_reg[31]_0 ({tmp_92_i_i_reg_5157[31],tmp_92_i_i_reg_5157[7:0]}),
        .\a0_1_i_i_reg_5152_reg[31] ({a0_1_1_i_i_max_int_s_fu_1085_ap_return[31],a0_1_1_i_i_max_int_s_fu_1085_ap_return[7:0]}),
        .a0_2_i_i_max_int_s_fu_1079_ap_return(a0_2_i_i_max_int_s_fu_1079_ap_return),
        .aclk(aclk),
        .ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980),
        .\ap_return_reg[31]_0 ({tmp_92_1_i_i_min_int_s_fu_740_ap_return[31],tmp_92_1_i_i_min_int_s_fu_740_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_53 grp_reg_int_s_fu_3751
       (.CO(\b0_2_i_i_min_int_s_fu_746/p_0_in ),
        .D({tmp_83_3_i_i_max_int_s_fu_1029_ap_return[31],tmp_83_3_i_i_max_int_s_fu_1029_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({b0_1_i_i_reg_5162[31],b0_1_i_i_reg_5162[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980),
        .\ap_return_reg[31]_0 ({tmp_100_1_i_i_max_int_s_fu_1100_ap_return[31],tmp_100_1_i_i_max_int_s_fu_1100_ap_return[7:0]}),
        .\b0_1_1_i_i_reg_5192_reg[31] ({tmp_100_i_i_reg_5167[31],tmp_100_i_i_reg_5167[7:0]}),
        .\b0_1_i_i_reg_5162_reg[31] ({b0_1_1_i_i_min_int_s_fu_752_ap_return[31],b0_1_1_i_i_min_int_s_fu_752_ap_return[7:0]}),
        .b0_2_i_i_min_int_s_fu_746_ap_return(b0_2_i_i_min_int_s_fu_746_ap_return),
        .\tmp_100_1_i_i_reg_5197_reg[31] (ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062));
  miz_sys_hls_fast_corner_0_1_reg_int_s_54 grp_reg_int_s_fu_3759
       (.CO(grp_reg_int_s_fu_3791_n_10),
        .D({tmp_74_i_i_min_int_s_fu_710_ap_return[31],tmp_74_i_i_min_int_s_fu_710_ap_return[7:0]}),
        .DI(grp_reg_int_s_fu_3791_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3759_ap_return[31],grp_reg_int_s_fu_3759_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] ({tmp_81_7_i_i_min_int_s_fu_759_ap_return[31],tmp_81_7_i_i_min_int_s_fu_759_ap_return[7:0]}),
        .\ap_return_reg[31]_0 ({tmp_81_i_i_min_int_s_fu_771_ap_return[31],tmp_81_i_i_min_int_s_fu_771_ap_return[7:0]}),
        .\ap_return_reg[31]_1 ({ap_reg_pp0_iter11_flag_d_min4_7_reg_5142[31],ap_reg_pp0_iter11_flag_d_min4_7_reg_5142[7:0]}),
        .\tmp_81_i_i_reg_5212_reg[31] ({grp_reg_int_s_fu_3791_ap_return[31],grp_reg_int_s_fu_3791_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_55 grp_reg_int_s_fu_3767
       (.CO(grp_reg_int_s_fu_3767_n_10),
        .D({tmp_76_i_i_max_int_s_fu_1055_ap_return[31],tmp_76_i_i_max_int_s_fu_1055_ap_return[7:0]}),
        .DI(grp_reg_int_s_fu_3767_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3767_ap_return[31],grp_reg_int_s_fu_3767_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] ({tmp_83_7_i_i_max_int_s_fu_1106_ap_return[31],tmp_83_7_i_i_max_int_s_fu_1106_ap_return[7:0]}),
        .\ap_return_reg[31]_0 ({ap_reg_pp0_iter11_flag_d_max4_7_reg_5147[31],ap_reg_pp0_iter11_flag_d_max4_7_reg_5147[7:0]}),
        .\tmp_83_i_i_reg_5217_reg[31]_i_2 ({grp_reg_int_s_fu_3799_ap_return[31],grp_reg_int_s_fu_3799_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_56 grp_reg_int_s_fu_3775
       (.D({tmp_74_2_i_i_min_int_s_fu_716_ap_return[31],tmp_74_2_i_i_min_int_s_fu_716_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({flag_d_min4_9_reg_5172[31],flag_d_min4_9_reg_5172[7:0]}),
        .aclk(aclk),
        .\ap_return_reg[31]_0 ({tmp_81_2_i_i_min_int_s_fu_777_ap_return[31],tmp_81_2_i_i_min_int_s_fu_777_ap_return[7:0]}),
        .\flag_d_min4_9_reg_5172_reg[31] ({tmp_81_9_i_i_min_int_s_fu_765_ap_return[31],tmp_81_9_i_i_min_int_s_fu_765_ap_return[7:0]}),
        .\tmp_81_2_i_i_reg_5222_reg[31] ({ap_reg_pp0_iter11_flag_d_min4_1_reg_5084[31],ap_reg_pp0_iter11_flag_d_min4_1_reg_5084[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_57 grp_reg_int_s_fu_3783
       (.D({tmp_76_2_i_i_max_int_s_fu_1061_ap_return[31],tmp_76_2_i_i_max_int_s_fu_1061_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({flag_d_max4_9_reg_5177[31],flag_d_max4_9_reg_5177[7:0]}),
        .aclk(aclk),
        .\ap_return_reg[31]_0 ({tmp_83_2_i_i_max_int_s_fu_1124_ap_return[31],tmp_83_2_i_i_max_int_s_fu_1124_ap_return[7:0]}),
        .\flag_d_max4_9_reg_5177_reg[31] ({tmp_83_9_i_i_max_int_s_fu_1112_ap_return[31],tmp_83_9_i_i_max_int_s_fu_1112_ap_return[7:0]}),
        .\tmp_83_2_i_i_reg_5227_reg[31] ({ap_reg_pp0_iter11_flag_d_max4_1_reg_5089[31],ap_reg_pp0_iter11_flag_d_max4_1_reg_5089[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_58 grp_reg_int_s_fu_3791
       (.CO(grp_reg_int_s_fu_3791_n_10),
        .D({tmp_74_4_i_i_min_int_s_fu_722_ap_return[31],tmp_74_4_i_i_min_int_s_fu_722_ap_return[7:0]}),
        .DI(grp_reg_int_s_fu_3791_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3791_ap_return[31],grp_reg_int_s_fu_3791_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_return_reg[31]_0 ({tmp_81_4_i_i_min_int_s_fu_783_ap_return[31],tmp_81_4_i_i_min_int_s_fu_783_ap_return[7:0]}),
        .\tmp_81_4_i_i_reg_5232_reg[31] ({ap_reg_pp0_iter11_flag_d_min4_3_reg_5132[31],ap_reg_pp0_iter11_flag_d_min4_3_reg_5132[7:0]}),
        .\tmp_81_i_i_reg_5212_reg[31]_i_2 ({grp_reg_int_s_fu_3759_ap_return[31],grp_reg_int_s_fu_3759_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_59 grp_reg_int_s_fu_3799
       (.CO(grp_reg_int_s_fu_3767_n_10),
        .D({tmp_76_4_i_i_max_int_s_fu_1067_ap_return[31],tmp_76_4_i_i_max_int_s_fu_1067_ap_return[7:0]}),
        .DI(grp_reg_int_s_fu_3767_n_9),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({grp_reg_int_s_fu_3799_ap_return[31],grp_reg_int_s_fu_3799_ap_return[7:0]}),
        .aclk(aclk),
        .\ap_return_reg[31]_0 ({tmp_83_i_i_max_int_s_fu_1118_ap_return[31],tmp_83_i_i_max_int_s_fu_1118_ap_return[7:0]}),
        .\ap_return_reg[31]_1 ({tmp_83_4_i_i_max_int_s_fu_1130_ap_return[31],tmp_83_4_i_i_max_int_s_fu_1130_ap_return[7:0]}),
        .\tmp_83_4_i_i_reg_5237_reg[31] ({ap_reg_pp0_iter11_flag_d_max4_3_reg_5137[31],ap_reg_pp0_iter11_flag_d_max4_3_reg_5137[7:0]}),
        .\tmp_83_i_i_reg_5217_reg[31] ({grp_reg_int_s_fu_3767_ap_return[31],grp_reg_int_s_fu_3767_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_60 grp_reg_int_s_fu_3807
       (.CO(\a0_2_1_i_i_max_int_s_fu_1136/p_0_in ),
        .D({tmp_81_5_i_i_min_int_s_fu_728_ap_return[31],tmp_81_5_i_i_min_int_s_fu_728_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q(ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104),
        .\a0_1_1_i_i_reg_5182_reg[31] ({a0_1_2_i_i_max_int_s_fu_1142_ap_return[31],a0_1_2_i_i_max_int_s_fu_1142_ap_return[7:0]}),
        .\a0_1_2_i_i_reg_5242_reg[31] ({a0_1_1_i_i_reg_5182[31],a0_1_1_i_i_reg_5182[7:0]}),
        .\a0_1_2_i_i_reg_5242_reg[31]_0 ({tmp_92_1_i_i_reg_5187[31],tmp_92_1_i_i_reg_5187[7:0]}),
        .a0_2_1_i_i_max_int_s_fu_1136_ap_return(a0_2_1_i_i_max_int_s_fu_1136_ap_return),
        .aclk(aclk),
        .ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992),
        .\ap_return_reg[31]_0 ({tmp_92_2_i_i_min_int_s_fu_795_ap_return[31],tmp_92_2_i_i_min_int_s_fu_795_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_61 grp_reg_int_s_fu_3815
       (.CO(\b0_2_1_i_i_min_int_s_fu_801/p_0_in ),
        .D({tmp_83_5_i_i_max_int_s_fu_1073_ap_return[31],tmp_83_5_i_i_max_int_s_fu_1073_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({b0_1_1_i_i_reg_5192[31],b0_1_1_i_i_reg_5192[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992),
        .\ap_return_reg[31]_0 ({tmp_100_2_i_i_max_int_s_fu_1157_ap_return[31],tmp_100_2_i_i_max_int_s_fu_1157_ap_return[7:0]}),
        .\b0_1_1_i_i_reg_5192_reg[31] ({b0_1_2_i_i_min_int_s_fu_807_ap_return[31],b0_1_2_i_i_min_int_s_fu_807_ap_return[7:0]}),
        .\b0_1_2_i_i_reg_5252_reg[31] ({tmp_100_1_i_i_reg_5197[31],tmp_100_1_i_i_reg_5197[7:0]}),
        .b0_2_1_i_i_min_int_s_fu_801_ap_return(b0_2_1_i_i_min_int_s_fu_801_ap_return),
        .\tmp_100_2_i_i_reg_5257_reg[31] (ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104));
  miz_sys_hls_fast_corner_0_1_reg_int_s_62 grp_reg_int_s_fu_3823
       (.CO(\a0_2_2_i_i_max_int_s_fu_1163/p_0_in ),
        .D({tmp_81_7_i_i_min_int_s_fu_759_ap_return[31],tmp_81_7_i_i_min_int_s_fu_759_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q(ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116),
        .\a0_1_2_i_i_reg_5242_reg[31] ({a0_1_3_i_i_max_int_s_fu_1169_ap_return[31],a0_1_3_i_i_max_int_s_fu_1169_ap_return[7:0]}),
        .\a0_1_3_i_i_reg_5262_reg[31] ({a0_1_2_i_i_reg_5242[31],a0_1_2_i_i_reg_5242[7:0]}),
        .\a0_1_3_i_i_reg_5262_reg[31]_0 ({tmp_92_2_i_i_reg_5247[31],tmp_92_2_i_i_reg_5247[7:0]}),
        .a0_2_2_i_i_max_int_s_fu_1163_ap_return(a0_2_2_i_i_max_int_s_fu_1163_ap_return),
        .aclk(aclk),
        .ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004),
        .\ap_return_reg[31]_0 ({tmp_92_3_i_i_min_int_s_fu_820_ap_return[31],tmp_92_3_i_i_min_int_s_fu_820_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_63 grp_reg_int_s_fu_3831
       (.CO(\b0_2_2_i_i_min_int_s_fu_826/p_0_in ),
        .D({tmp_83_7_i_i_max_int_s_fu_1106_ap_return[31],tmp_83_7_i_i_max_int_s_fu_1106_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({b0_1_2_i_i_reg_5252[31],b0_1_2_i_i_reg_5252[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004),
        .\ap_return_reg[31]_0 ({tmp_100_3_i_i_max_int_s_fu_1184_ap_return[31],tmp_100_3_i_i_max_int_s_fu_1184_ap_return[7:0]}),
        .\b0_1_2_i_i_reg_5252_reg[31] ({b0_1_3_i_i_min_int_s_fu_832_ap_return[31],b0_1_3_i_i_min_int_s_fu_832_ap_return[7:0]}),
        .\b0_1_3_i_i_reg_5272_reg[31] ({tmp_100_2_i_i_reg_5257[31],tmp_100_2_i_i_reg_5257[7:0]}),
        .b0_2_2_i_i_min_int_s_fu_826_ap_return(b0_2_2_i_i_min_int_s_fu_826_ap_return),
        .\tmp_100_3_i_i_reg_5277_reg[31] (ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116));
  miz_sys_hls_fast_corner_0_1_reg_int_s_64 grp_reg_int_s_fu_3839
       (.CO(\a0_2_3_i_i_max_int_s_fu_1190/p_0_in ),
        .D({tmp_92_4_i_i_min_int_s_fu_845_ap_return[31],tmp_92_4_i_i_min_int_s_fu_845_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({tmp_81_9_i_i_reg_5202[31],tmp_81_9_i_i_reg_5202[7:0]}),
        .\a0_1_3_i_i_reg_5262_reg[31] ({a0_1_4_i_i_max_int_s_fu_1196_ap_return[31],a0_1_4_i_i_max_int_s_fu_1196_ap_return[7:0]}),
        .\a0_1_4_i_i_reg_5282_reg[31] ({a0_1_3_i_i_reg_5262[31],a0_1_3_i_i_reg_5262[7:0]}),
        .\a0_1_4_i_i_reg_5282_reg[31]_0 ({tmp_92_3_i_i_reg_5267[31],tmp_92_3_i_i_reg_5267[7:0]}),
        .a0_2_3_i_i_max_int_s_fu_1190_ap_return(a0_2_3_i_i_max_int_s_fu_1190_ap_return),
        .aclk(aclk),
        .ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974),
        .ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968));
  miz_sys_hls_fast_corner_0_1_reg_int_s_65 grp_reg_int_s_fu_3846
       (.CO(\b0_2_3_i_i_min_int_s_fu_851/p_0_in ),
        .D({b0_1_4_i_i_min_int_s_fu_857_ap_return[31],b0_1_4_i_i_min_int_s_fu_857_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({tmp_83_9_i_i_reg_5207[31],tmp_83_9_i_i_reg_5207[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974),
        .ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968),
        .\ap_return_reg[31]_0 ({tmp_100_4_i_i_max_int_s_fu_1211_ap_return[31],tmp_100_4_i_i_max_int_s_fu_1211_ap_return[7:0]}),
        .\b0_1_4_i_i_reg_5292_reg[31] ({b0_1_3_i_i_reg_5272[31],b0_1_3_i_i_reg_5272[7:0]}),
        .\b0_1_4_i_i_reg_5292_reg[31]_0 ({tmp_100_3_i_i_reg_5277[31],tmp_100_3_i_i_reg_5277[7:0]}),
        .b0_2_3_i_i_min_int_s_fu_851_ap_return(b0_2_3_i_i_min_int_s_fu_851_ap_return));
  miz_sys_hls_fast_corner_0_1_reg_int_s_66 grp_reg_int_s_fu_3853
       (.CO(\a0_2_4_i_i_max_int_s_fu_1217/p_0_in ),
        .D({tmp_92_5_i_i_min_int_s_fu_870_ap_return[31],tmp_92_5_i_i_min_int_s_fu_870_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[31],ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[7:0]}),
        .\a0_1_4_i_i_reg_5282_reg[31] ({a0_1_5_i_i_max_int_s_fu_1223_ap_return[31],a0_1_5_i_i_max_int_s_fu_1223_ap_return[7:0]}),
        .\a0_1_5_i_i_reg_5302_reg[31] ({a0_1_4_i_i_reg_5282[31],a0_1_4_i_i_reg_5282[7:0]}),
        .\a0_1_5_i_i_reg_5302_reg[31]_0 ({tmp_92_4_i_i_reg_5287[31],tmp_92_4_i_i_reg_5287[7:0]}),
        .a0_2_4_i_i_max_int_s_fu_1217_ap_return(a0_2_4_i_i_max_int_s_fu_1217_ap_return),
        .aclk(aclk),
        .ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026),
        .ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986));
  miz_sys_hls_fast_corner_0_1_reg_int_s_67 grp_reg_int_s_fu_3860
       (.CO(\b0_2_4_i_i_min_int_s_fu_876/p_0_in ),
        .D({b0_1_5_i_i_min_int_s_fu_882_ap_return[31],b0_1_5_i_i_min_int_s_fu_882_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({ap_reg_pp0_iter13_tmp_83_i_i_reg_5217[31],ap_reg_pp0_iter13_tmp_83_i_i_reg_5217[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026),
        .ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986),
        .\ap_return_reg[31]_0 ({tmp_100_5_i_i_max_int_s_fu_1238_ap_return[31],tmp_100_5_i_i_max_int_s_fu_1238_ap_return[7:0]}),
        .\b0_1_5_i_i_reg_5312_reg[31] ({b0_1_4_i_i_reg_5292[31],b0_1_4_i_i_reg_5292[7:0]}),
        .\b0_1_5_i_i_reg_5312_reg[31]_0 ({tmp_100_4_i_i_reg_5297[31],tmp_100_4_i_i_reg_5297[7:0]}),
        .b0_2_4_i_i_min_int_s_fu_876_ap_return(b0_2_4_i_i_min_int_s_fu_876_ap_return));
  miz_sys_hls_fast_corner_0_1_reg_int_s_68 grp_reg_int_s_fu_3867
       (.CO(\a0_2_5_i_i_max_int_s_fu_1244/p_0_in ),
        .D({tmp_92_6_i_i_min_int_s_fu_895_ap_return[31],tmp_92_6_i_i_min_int_s_fu_895_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222[31],ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222[7:0]}),
        .\a0_1_5_i_i_reg_5302_reg[31] ({a0_1_6_i_i_max_int_s_fu_1250_ap_return[31],a0_1_6_i_i_max_int_s_fu_1250_ap_return[7:0]}),
        .\a0_1_6_i_i_reg_5322_reg[31] ({a0_1_5_i_i_reg_5302[31],a0_1_5_i_i_reg_5302[7:0]}),
        .\a0_1_6_i_i_reg_5322_reg[31]_0 ({tmp_92_5_i_i_reg_5307[31],tmp_92_5_i_i_reg_5307[7:0]}),
        .a0_2_5_i_i_max_int_s_fu_1244_ap_return(a0_2_5_i_i_max_int_s_fu_1244_ap_return),
        .aclk(aclk),
        .ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068),
        .ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998));
  miz_sys_hls_fast_corner_0_1_reg_int_s_69 grp_reg_int_s_fu_3874
       (.CO(\b0_2_5_i_i_min_int_s_fu_901/p_0_in ),
        .D({b0_1_6_i_i_min_int_s_fu_907_ap_return[31],b0_1_6_i_i_min_int_s_fu_907_ap_return[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227[31],ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227[7:0]}),
        .aclk(aclk),
        .ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068),
        .ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998),
        .\ap_return_reg[31]_0 ({tmp_100_6_i_i_max_int_s_fu_1265_ap_return[31],tmp_100_6_i_i_max_int_s_fu_1265_ap_return[7:0]}),
        .\b0_1_6_i_i_reg_5332_reg[31] ({b0_1_5_i_i_reg_5312[31],b0_1_5_i_i_reg_5312[7:0]}),
        .\b0_1_6_i_i_reg_5332_reg[31]_0 ({tmp_100_5_i_i_reg_5317[31],tmp_100_5_i_i_reg_5317[7:0]}),
        .b0_2_5_i_i_min_int_s_fu_901_ap_return(b0_2_5_i_i_min_int_s_fu_901_ap_return));
  miz_sys_hls_fast_corner_0_1_reg_int_s_70 grp_reg_int_s_fu_3881
       (.CO(\a0_2_6_i_i_max_int_s_fu_1271/p_0_in ),
        .D({ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232[31],ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q({a0_1_6_i_i_reg_5322[31],a0_1_6_i_i_reg_5322[7:0]}),
        .\a0_1_6_i_i_reg_5322_reg[31] ({a0_1_7_i_i_max_int_s_fu_1277_ap_return[31],a0_1_7_i_i_max_int_s_fu_1277_ap_return[7:0]}),
        .\a0_1_7_i_i_reg_5342_reg[31] ({tmp_92_6_i_i_reg_5327[31],tmp_92_6_i_i_reg_5327[7:0]}),
        .a0_2_6_i_i_max_int_s_fu_1271_ap_return(a0_2_6_i_i_max_int_s_fu_1271_ap_return),
        .aclk(aclk),
        .ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110),
        .ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010),
        .\ap_return_reg[31]_0 ({tmp_92_7_i_i_min_int_s_fu_920_ap_return[31],tmp_92_7_i_i_min_int_s_fu_920_ap_return[7:0]}));
  miz_sys_hls_fast_corner_0_1_reg_int_s_71 grp_reg_int_s_fu_3888
       (.CO(\b0_2_6_i_i_min_int_s_fu_926/p_0_in ),
        .D({ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237[31],ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237[7:0]}),
        .E(grp_reg_int_s_fu_3497_ap_ce),
        .Q(ap_CS_fsm_pp0_stage0),
        .aclk(aclk),
        .ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110),
        .ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010),
        .\ap_return_reg[0]_0 (ap_block_pp0_stage0_subdone6_in),
        .\ap_return_reg[31]_0 ({tmp_100_7_i_i_max_int_s_fu_1292_ap_return[15],tmp_100_7_i_i_max_int_s_fu_1292_ap_return[7:0]}),
        .\b0_1_6_i_i_reg_5332_reg[31] ({b0_1_7_i_i_min_int_s_fu_932_ap_return[31],b0_1_7_i_i_min_int_s_fu_932_ap_return[7:0]}),
        .\b0_1_7_i_i_reg_5352_reg[31] ({b0_1_6_i_i_reg_5332[31],b0_1_6_i_i_reg_5332[7:0]}),
        .\b0_1_7_i_i_reg_5352_reg[31]_0 ({tmp_100_6_i_i_reg_5337[31],tmp_100_6_i_i_reg_5337[7:0]}),
        .b0_2_6_i_i_min_int_s_fu_926_ap_return(b0_2_6_i_i_min_int_s_fu_926_ap_return));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_4483[0]_i_1 
       (.I0(\t_V_reg_562_reg[10]_0 [0]),
        .O(i_V_fu_1357_p2[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_V_reg_4483[10]_i_1 
       (.I0(\t_V_reg_562_reg[10]_0 [10]),
        .I1(\t_V_reg_562_reg[10]_0 [7]),
        .I2(\i_V_reg_4483[10]_i_2_n_0 ),
        .I3(\t_V_reg_562_reg[10]_0 [6]),
        .I4(\t_V_reg_562_reg[10]_0 [8]),
        .I5(\t_V_reg_562_reg[10]_0 [9]),
        .O(i_V_fu_1357_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_4483[10]_i_2 
       (.I0(\t_V_reg_562_reg[10]_0 [4]),
        .I1(\t_V_reg_562_reg[10]_0 [0]),
        .I2(\t_V_reg_562_reg[10]_0 [1]),
        .I3(\t_V_reg_562_reg[10]_0 [2]),
        .I4(\t_V_reg_562_reg[10]_0 [3]),
        .I5(\t_V_reg_562_reg[10]_0 [5]),
        .O(\i_V_reg_4483[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_4483[1]_i_1 
       (.I0(\t_V_reg_562_reg[10]_0 [0]),
        .I1(\t_V_reg_562_reg[10]_0 [1]),
        .O(i_V_fu_1357_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_4483[2]_i_1 
       (.I0(\t_V_reg_562_reg[10]_0 [2]),
        .I1(\t_V_reg_562_reg[10]_0 [1]),
        .I2(\t_V_reg_562_reg[10]_0 [0]),
        .O(i_V_fu_1357_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_4483[3]_i_1 
       (.I0(\t_V_reg_562_reg[10]_0 [3]),
        .I1(\t_V_reg_562_reg[10]_0 [0]),
        .I2(\t_V_reg_562_reg[10]_0 [1]),
        .I3(\t_V_reg_562_reg[10]_0 [2]),
        .O(\i_V_reg_4483[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_4483[4]_i_1 
       (.I0(\t_V_reg_562_reg[10]_0 [4]),
        .I1(\t_V_reg_562_reg[10]_0 [0]),
        .I2(\t_V_reg_562_reg[10]_0 [1]),
        .I3(\t_V_reg_562_reg[10]_0 [2]),
        .I4(\t_V_reg_562_reg[10]_0 [3]),
        .O(i_V_fu_1357_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_4483[5]_i_1 
       (.I0(\t_V_reg_562_reg[10]_0 [5]),
        .I1(\t_V_reg_562_reg[10]_0 [4]),
        .I2(\t_V_reg_562_reg[10]_0 [0]),
        .I3(\t_V_reg_562_reg[10]_0 [1]),
        .I4(\t_V_reg_562_reg[10]_0 [2]),
        .I5(\t_V_reg_562_reg[10]_0 [3]),
        .O(\i_V_reg_4483[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \i_V_reg_4483[6]_i_1 
       (.I0(\t_V_reg_562_reg[10]_0 [6]),
        .I1(\t_V_reg_562_reg[10]_0 [5]),
        .I2(\i_V_reg_4483[9]_i_2_n_0 ),
        .O(\i_V_reg_4483[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_V_reg_4483[7]_i_1 
       (.I0(\t_V_reg_562_reg[10]_0 [7]),
        .I1(\t_V_reg_562_reg[10]_0 [6]),
        .I2(\i_V_reg_4483[9]_i_2_n_0 ),
        .I3(\t_V_reg_562_reg[10]_0 [5]),
        .O(\i_V_reg_4483[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_V_reg_4483[8]_i_1 
       (.I0(\t_V_reg_562_reg[10]_0 [8]),
        .I1(\t_V_reg_562_reg[10]_0 [7]),
        .I2(\t_V_reg_562_reg[10]_0 [5]),
        .I3(\i_V_reg_4483[9]_i_2_n_0 ),
        .I4(\t_V_reg_562_reg[10]_0 [6]),
        .O(\i_V_reg_4483[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_V_reg_4483[9]_i_1 
       (.I0(\t_V_reg_562_reg[10]_0 [7]),
        .I1(\t_V_reg_562_reg[10]_0 [5]),
        .I2(\i_V_reg_4483[9]_i_2_n_0 ),
        .I3(\t_V_reg_562_reg[10]_0 [6]),
        .I4(\t_V_reg_562_reg[10]_0 [8]),
        .I5(\t_V_reg_562_reg[10]_0 [9]),
        .O(i_V_fu_1357_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_V_reg_4483[9]_i_2 
       (.I0(\t_V_reg_562_reg[10]_0 [3]),
        .I1(\t_V_reg_562_reg[10]_0 [2]),
        .I2(\t_V_reg_562_reg[10]_0 [1]),
        .I3(\t_V_reg_562_reg[10]_0 [0]),
        .I4(\t_V_reg_562_reg[10]_0 [4]),
        .O(\i_V_reg_4483[9]_i_2_n_0 ));
  FDRE \i_V_reg_4483_reg[0] 
       (.C(aclk),
        .CE(\ap_CS_fsm_reg[1]_0 [1]),
        .D(i_V_fu_1357_p2[0]),
        .Q(i_V_reg_4483[0]),
        .R(1'b0));
  FDRE \i_V_reg_4483_reg[10] 
       (.C(aclk),
        .CE(\ap_CS_fsm_reg[1]_0 [1]),
        .D(i_V_fu_1357_p2[10]),
        .Q(i_V_reg_4483[10]),
        .R(1'b0));
  FDRE \i_V_reg_4483_reg[1] 
       (.C(aclk),
        .CE(\ap_CS_fsm_reg[1]_0 [1]),
        .D(i_V_fu_1357_p2[1]),
        .Q(i_V_reg_4483[1]),
        .R(1'b0));
  FDRE \i_V_reg_4483_reg[2] 
       (.C(aclk),
        .CE(\ap_CS_fsm_reg[1]_0 [1]),
        .D(i_V_fu_1357_p2[2]),
        .Q(i_V_reg_4483[2]),
        .R(1'b0));
  FDRE \i_V_reg_4483_reg[3] 
       (.C(aclk),
        .CE(\ap_CS_fsm_reg[1]_0 [1]),
        .D(\i_V_reg_4483[3]_i_1_n_0 ),
        .Q(i_V_reg_4483[3]),
        .R(1'b0));
  FDRE \i_V_reg_4483_reg[4] 
       (.C(aclk),
        .CE(\ap_CS_fsm_reg[1]_0 [1]),
        .D(i_V_fu_1357_p2[4]),
        .Q(i_V_reg_4483[4]),
        .R(1'b0));
  FDRE \i_V_reg_4483_reg[5] 
       (.C(aclk),
        .CE(\ap_CS_fsm_reg[1]_0 [1]),
        .D(\i_V_reg_4483[5]_i_1_n_0 ),
        .Q(i_V_reg_4483[5]),
        .R(1'b0));
  FDRE \i_V_reg_4483_reg[6] 
       (.C(aclk),
        .CE(\ap_CS_fsm_reg[1]_0 [1]),
        .D(\i_V_reg_4483[6]_i_1_n_0 ),
        .Q(i_V_reg_4483[6]),
        .R(1'b0));
  FDRE \i_V_reg_4483_reg[7] 
       (.C(aclk),
        .CE(\ap_CS_fsm_reg[1]_0 [1]),
        .D(\i_V_reg_4483[7]_i_1_n_0 ),
        .Q(i_V_reg_4483[7]),
        .R(1'b0));
  FDRE \i_V_reg_4483_reg[8] 
       (.C(aclk),
        .CE(\ap_CS_fsm_reg[1]_0 [1]),
        .D(\i_V_reg_4483[8]_i_1_n_0 ),
        .Q(i_V_reg_4483[8]),
        .R(1'b0));
  FDRE \i_V_reg_4483_reg[9] 
       (.C(aclk),
        .CE(\ap_CS_fsm_reg[1]_0 [1]),
        .D(i_V_fu_1357_p2[9]),
        .Q(i_V_reg_4483[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'hA0AAA3AA)) 
    \icmp_reg_4502[0]_i_1 
       (.I0(\icmp_reg_4502_reg[0]_0 ),
        .I1(\t_V_reg_562_reg[10]_0 [2]),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .I4(\t_V_reg_562_reg[6]_0 ),
        .O(\icmp_reg_4502[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_4502[0]_i_2 
       (.I0(\t_V_reg_562_reg[10]_0 [6]),
        .I1(\t_V_reg_562_reg[10]_0 [9]),
        .I2(\t_V_reg_562_reg[10]_0 [8]),
        .I3(\t_V_reg_562_reg[10]_0 [10]),
        .I4(\icmp_reg_4502[0]_i_3_n_0 ),
        .O(\t_V_reg_562_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_4502[0]_i_3 
       (.I0(\t_V_reg_562_reg[10]_0 [5]),
        .I1(\t_V_reg_562_reg[10]_0 [4]),
        .I2(\t_V_reg_562_reg[10]_0 [7]),
        .I3(\t_V_reg_562_reg[10]_0 [3]),
        .O(\icmp_reg_4502[0]_i_3_n_0 ));
  FDRE \icmp_reg_4502_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\icmp_reg_4502[0]_i_1_n_0 ),
        .Q(\icmp_reg_4502_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \iscorner_2_i_16_i_i_reg_5016[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter6_tmp_12_i_i_reg_4557),
        .I3(ap_reg_pp0_iter6_exitcond4_i_i_reg_4507),
        .O(flag_d_assign_1_i_i_reg_49740));
  LUT5 #(
    .INIT(32'h0505F800)) 
    \iscorner_2_i_16_i_i_reg_5016[0]_i_10 
       (.I0(\count_1_i_13_i_i_reg_4957_reg_n_0_[0] ),
        .I1(ap_reg_pp0_iter6_not_or_cond12_i_i_reg_4858),
        .I2(\count_1_i_13_i_i_reg_4957_reg_n_0_[1] ),
        .I3(\count_1_i_13_i_i_reg_4957_reg_n_0_[2] ),
        .I4(\count_1_i_13_i_i_reg_4957_reg_n_0_[3] ),
        .O(\iscorner_2_i_16_i_i_reg_5016[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \iscorner_2_i_16_i_i_reg_5016[0]_i_2 
       (.I0(\iscorner_2_i_16_i_i_reg_5016[0]_i_3_n_0 ),
        .I1(\iscorner_2_i_16_i_i_reg_5016[0]_i_4_n_0 ),
        .I2(ap_reg_pp0_iter6_tmp6_i_reg_4926),
        .I3(ap_reg_pp0_iter6_tmp11_i_reg_4947),
        .I4(\iscorner_2_i_16_i_i_reg_5016[0]_i_5_n_0 ),
        .I5(\iscorner_2_i_16_i_i_reg_5016[0]_i_6_n_0 ),
        .O(iscorner_2_i_16_i_i_fu_3491_p2));
  LUT6 #(
    .INIT(64'h080808080808FF08)) 
    \iscorner_2_i_16_i_i_reg_5016[0]_i_3 
       (.I0(\iscorner_2_i_16_i_i_reg_5016[0]_i_7_n_0 ),
        .I1(\count_1_i_13_i_i_reg_4957_reg_n_0_[4] ),
        .I2(\count_1_i_13_i_i_reg_4957_reg_n_0_[3] ),
        .I3(tmp_64_12_i_i_reg_4952),
        .I4(ap_reg_pp0_iter6_tmp_62_3_i_i_reg_4790),
        .I5(ap_reg_pp0_iter6_tmp_60_3_not_i_i_reg_4785),
        .O(\iscorner_2_i_16_i_i_reg_5016[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0CCCAAAA)) 
    \iscorner_2_i_16_i_i_reg_5016[0]_i_4 
       (.I0(\iscorner_2_i_16_i_i_reg_5016[0]_i_8_n_0 ),
        .I1(\iscorner_2_i_16_i_i_reg_5016[0]_i_7_n_0 ),
        .I2(\count_1_i_13_i_i_reg_4957_reg_n_0_[4] ),
        .I3(\count_1_i_13_i_i_reg_4957_reg_n_0_[2] ),
        .I4(\count_1_i_13_i_i_reg_4957_reg_n_0_[3] ),
        .O(\iscorner_2_i_16_i_i_reg_5016[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h22220000222F0000)) 
    \iscorner_2_i_16_i_i_reg_5016[0]_i_5 
       (.I0(\iscorner_2_i_16_i_i_reg_5016[0]_i_9_n_0 ),
        .I1(\count_1_i_13_i_i_reg_4957_reg_n_0_[1] ),
        .I2(ap_reg_pp0_iter6_tmp_62_4_i_i_reg_4805),
        .I3(ap_reg_pp0_iter6_tmp_60_4_not_i_i_reg_4800),
        .I4(\count_1_i_13_i_i_reg_4957_reg_n_0_[3] ),
        .I5(\count_1_i_13_i_i_reg_4957_reg_n_0_[0] ),
        .O(\iscorner_2_i_16_i_i_reg_5016[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEFEEEEE)) 
    \iscorner_2_i_16_i_i_reg_5016[0]_i_6 
       (.I0(tmp13_i_reg_4963),
        .I1(ap_reg_pp0_iter6_tmp10_i_reg_4942),
        .I2(\iscorner_2_i_16_i_i_reg_5016[0]_i_10_n_0 ),
        .I3(ap_reg_pp0_iter6_or_cond9_i_i_reg_4810),
        .I4(ap_reg_pp0_iter6_not_or_cond11_i_i_reg_4852),
        .I5(ap_reg_pp0_iter6_or_cond10_i_i_reg_4825),
        .O(\iscorner_2_i_16_i_i_reg_5016[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFF04)) 
    \iscorner_2_i_16_i_i_reg_5016[0]_i_7 
       (.I0(ap_reg_pp0_iter6_or_cond10_i_i_reg_4825),
        .I1(ap_reg_pp0_iter6_not_or_cond11_i_i_reg_4852),
        .I2(ap_reg_pp0_iter6_or_cond9_i_i_reg_4810),
        .I3(\iscorner_2_i_16_i_i_reg_5016[0]_i_9_n_0 ),
        .O(\iscorner_2_i_16_i_i_reg_5016[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \iscorner_2_i_16_i_i_reg_5016[0]_i_8 
       (.I0(\count_1_i_13_i_i_reg_4957_reg_n_0_[1] ),
        .I1(\count_1_i_13_i_i_reg_4957_reg_n_0_[2] ),
        .I2(\count_1_i_13_i_i_reg_4957_reg_n_0_[0] ),
        .I3(ap_reg_pp0_iter6_or_cond9_i_i_reg_4810),
        .I4(ap_reg_pp0_iter6_tmp_60_5_not_i_i_reg_4815),
        .I5(ap_reg_pp0_iter6_tmp_62_5_i_i_reg_4820),
        .O(\iscorner_2_i_16_i_i_reg_5016[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h010101FF)) 
    \iscorner_2_i_16_i_i_reg_5016[0]_i_9 
       (.I0(ap_reg_pp0_iter6_or_cond9_i_i_reg_4810),
        .I1(ap_reg_pp0_iter6_tmp_62_5_i_i_reg_4820),
        .I2(ap_reg_pp0_iter6_tmp_60_5_not_i_i_reg_4815),
        .I3(ap_reg_pp0_iter6_tmp_60_4_not_i_i_reg_4800),
        .I4(ap_reg_pp0_iter6_tmp_62_4_i_i_reg_4805),
        .O(\iscorner_2_i_16_i_i_reg_5016[0]_i_9_n_0 ));
  FDRE \iscorner_2_i_16_i_i_reg_5016_reg[0] 
       (.C(aclk),
        .CE(flag_d_assign_1_i_i_reg_49740),
        .D(iscorner_2_i_16_i_i_fu_3491_p2),
        .Q(iscorner_2_i_16_i_i_reg_5016),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \j_V_reg_4511[0]_i_1 
       (.I0(j_V_reg_4511_reg__0[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond4_i_i_reg_4507),
        .I4(\t_V_3_reg_573_reg_n_0_[0] ),
        .O(\j_V_reg_4511_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \j_V_reg_4511[10]_i_1 
       (.I0(D[1]),
        .I1(D[0]),
        .I2(tmp_15_fu_1445_p4[6]),
        .I3(tmp_15_fu_1445_p4[5]),
        .I4(\j_V_reg_4511[10]_i_2_n_0 ),
        .O(j_V_fu_1407_p2[10]));
  LUT6 #(
    .INIT(64'hBBBBAFFFFFFFAFFF)) 
    \j_V_reg_4511[10]_i_2 
       (.I0(\j_V_reg_4511[6]_i_2_n_0 ),
        .I1(j_V_reg_4511_reg__0[5]),
        .I2(\t_V_3_reg_573_reg_n_0_[5] ),
        .I3(\t_V_3_reg_573_reg_n_0_[6] ),
        .I4(\j_V_reg_4511[9]_i_2_n_0 ),
        .I5(j_V_reg_4511_reg__0[6]),
        .O(\j_V_reg_4511[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \j_V_reg_4511[1]_i_1 
       (.I0(\t_V_3_reg_573_reg_n_0_[0] ),
        .I1(j_V_reg_4511_reg__0[0]),
        .I2(\t_V_3_reg_573_reg_n_0_[1] ),
        .I3(\j_V_reg_4511[9]_i_2_n_0 ),
        .I4(j_V_reg_4511_reg__0[1]),
        .O(j_V_fu_1407_p2[1]));
  LUT6 #(
    .INIT(64'h9A955A5595955555)) 
    \j_V_reg_4511[2]_i_1 
       (.I0(\j_V_reg_4511_reg[2]_0 ),
        .I1(j_V_reg_4511_reg__0[1]),
        .I2(\j_V_reg_4511[9]_i_2_n_0 ),
        .I3(\t_V_3_reg_573_reg_n_0_[1] ),
        .I4(j_V_reg_4511_reg__0[0]),
        .I5(\t_V_3_reg_573_reg_n_0_[0] ),
        .O(j_V_fu_1407_p2[2]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E2E21D)) 
    \j_V_reg_4511[3]_i_1 
       (.I0(\t_V_3_reg_573_reg_n_0_[3] ),
        .I1(\j_V_reg_4511[9]_i_2_n_0 ),
        .I2(j_V_reg_4511_reg__0[3]),
        .I3(\j_V_reg_4511_reg[0]_0 ),
        .I4(\j_V_reg_4511_reg[1]_0 ),
        .I5(\j_V_reg_4511_reg[2]_0 ),
        .O(j_V_fu_1407_p2[3]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \j_V_reg_4511[3]_i_2 
       (.I0(j_V_reg_4511_reg__0[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond4_i_i_reg_4507),
        .I4(\t_V_3_reg_573_reg_n_0_[1] ),
        .O(\j_V_reg_4511_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \j_V_reg_4511[3]_i_3 
       (.I0(j_V_reg_4511_reg__0[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond4_i_i_reg_4507),
        .I4(\t_V_3_reg_573_reg_n_0_[2] ),
        .O(\j_V_reg_4511_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \j_V_reg_4511[4]_i_1 
       (.I0(\t_V_3_reg_573_reg_n_0_[4] ),
        .I1(j_V_reg_4511_reg__0[4]),
        .I2(\j_V_reg_4511[4]_i_2_n_0 ),
        .I3(j_V_reg_4511_reg__0[3]),
        .I4(\j_V_reg_4511[9]_i_2_n_0 ),
        .I5(\t_V_3_reg_573_reg_n_0_[3] ),
        .O(j_V_fu_1407_p2[4]));
  LUT6 #(
    .INIT(64'hBABFFAFFBFBFFFFF)) 
    \j_V_reg_4511[4]_i_2 
       (.I0(\j_V_reg_4511_reg[2]_0 ),
        .I1(j_V_reg_4511_reg__0[1]),
        .I2(\j_V_reg_4511[9]_i_2_n_0 ),
        .I3(\t_V_3_reg_573_reg_n_0_[1] ),
        .I4(j_V_reg_4511_reg__0[0]),
        .I5(\t_V_3_reg_573_reg_n_0_[0] ),
        .O(\j_V_reg_4511[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \j_V_reg_4511[5]_i_1 
       (.I0(\t_V_3_reg_573_reg_n_0_[5] ),
        .I1(j_V_reg_4511_reg__0[5]),
        .I2(\j_V_reg_4511[5]_i_2_n_0 ),
        .I3(j_V_reg_4511_reg__0[4]),
        .I4(\j_V_reg_4511[9]_i_2_n_0 ),
        .I5(\t_V_3_reg_573_reg_n_0_[4] ),
        .O(j_V_fu_1407_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF1D)) 
    \j_V_reg_4511[5]_i_2 
       (.I0(\t_V_3_reg_573_reg_n_0_[3] ),
        .I1(\j_V_reg_4511[9]_i_2_n_0 ),
        .I2(j_V_reg_4511_reg__0[3]),
        .I3(\j_V_reg_4511_reg[0]_0 ),
        .I4(\j_V_reg_4511_reg[1]_0 ),
        .I5(\j_V_reg_4511_reg[2]_0 ),
        .O(\j_V_reg_4511[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \j_V_reg_4511[6]_i_1 
       (.I0(\t_V_3_reg_573_reg_n_0_[6] ),
        .I1(j_V_reg_4511_reg__0[6]),
        .I2(\j_V_reg_4511[6]_i_2_n_0 ),
        .I3(j_V_reg_4511_reg__0[5]),
        .I4(\j_V_reg_4511[9]_i_2_n_0 ),
        .I5(\t_V_3_reg_573_reg_n_0_[5] ),
        .O(\j_V_reg_4511[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF3FFF5F5F3FFFFFF)) 
    \j_V_reg_4511[6]_i_2 
       (.I0(\t_V_3_reg_573_reg_n_0_[4] ),
        .I1(j_V_reg_4511_reg__0[4]),
        .I2(\j_V_reg_4511[4]_i_2_n_0 ),
        .I3(j_V_reg_4511_reg__0[3]),
        .I4(\j_V_reg_4511[9]_i_2_n_0 ),
        .I5(\t_V_3_reg_573_reg_n_0_[3] ),
        .O(\j_V_reg_4511[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBAAA8AAA45557555)) 
    \j_V_reg_4511[7]_i_1 
       (.I0(\t_V_3_reg_573_reg_n_0_[7] ),
        .I1(exitcond4_i_i_reg_4507),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_V_reg_4511_reg__0[7]),
        .I5(\j_V_reg_4511[10]_i_2_n_0 ),
        .O(\j_V_reg_4511[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC3C3A5AACCCCA5AA)) 
    \j_V_reg_4511[8]_i_1 
       (.I0(\t_V_3_reg_573_reg_n_0_[8] ),
        .I1(j_V_reg_4511_reg__0[8]),
        .I2(\j_V_reg_4511[10]_i_2_n_0 ),
        .I3(\t_V_3_reg_573_reg_n_0_[7] ),
        .I4(\j_V_reg_4511[9]_i_2_n_0 ),
        .I5(j_V_reg_4511_reg__0[7]),
        .O(j_V_fu_1407_p2[8]));
  LUT6 #(
    .INIT(64'h9AAA9A9A9AAAAAAA)) 
    \j_V_reg_4511[9]_i_1 
       (.I0(D[0]),
        .I1(\j_V_reg_4511[10]_i_2_n_0 ),
        .I2(tmp_15_fu_1445_p4[5]),
        .I3(j_V_reg_4511_reg__0[8]),
        .I4(\j_V_reg_4511[9]_i_2_n_0 ),
        .I5(\t_V_3_reg_573_reg_n_0_[8] ),
        .O(j_V_fu_1407_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_V_reg_4511[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(exitcond4_i_i_reg_4507),
        .O(\j_V_reg_4511[9]_i_2_n_0 ));
  FDRE \j_V_reg_4511_reg[0] 
       (.C(aclk),
        .CE(k_buf_val_0_V_ce0),
        .D(\j_V_reg_4511_reg[0]_0 ),
        .Q(j_V_reg_4511_reg__0[0]),
        .R(1'b0));
  FDRE \j_V_reg_4511_reg[10] 
       (.C(aclk),
        .CE(k_buf_val_0_V_ce0),
        .D(j_V_fu_1407_p2[10]),
        .Q(j_V_reg_4511_reg__0[10]),
        .R(1'b0));
  FDRE \j_V_reg_4511_reg[1] 
       (.C(aclk),
        .CE(k_buf_val_0_V_ce0),
        .D(j_V_fu_1407_p2[1]),
        .Q(j_V_reg_4511_reg__0[1]),
        .R(1'b0));
  FDRE \j_V_reg_4511_reg[2] 
       (.C(aclk),
        .CE(k_buf_val_0_V_ce0),
        .D(j_V_fu_1407_p2[2]),
        .Q(j_V_reg_4511_reg__0[2]),
        .R(1'b0));
  FDRE \j_V_reg_4511_reg[3] 
       (.C(aclk),
        .CE(k_buf_val_0_V_ce0),
        .D(j_V_fu_1407_p2[3]),
        .Q(j_V_reg_4511_reg__0[3]),
        .R(1'b0));
  FDRE \j_V_reg_4511_reg[4] 
       (.C(aclk),
        .CE(k_buf_val_0_V_ce0),
        .D(j_V_fu_1407_p2[4]),
        .Q(j_V_reg_4511_reg__0[4]),
        .R(1'b0));
  FDRE \j_V_reg_4511_reg[5] 
       (.C(aclk),
        .CE(k_buf_val_0_V_ce0),
        .D(j_V_fu_1407_p2[5]),
        .Q(j_V_reg_4511_reg__0[5]),
        .R(1'b0));
  FDRE \j_V_reg_4511_reg[6] 
       (.C(aclk),
        .CE(k_buf_val_0_V_ce0),
        .D(\j_V_reg_4511[6]_i_1_n_0 ),
        .Q(j_V_reg_4511_reg__0[6]),
        .R(1'b0));
  FDRE \j_V_reg_4511_reg[7] 
       (.C(aclk),
        .CE(k_buf_val_0_V_ce0),
        .D(\j_V_reg_4511[7]_i_1_n_0 ),
        .Q(j_V_reg_4511_reg__0[7]),
        .R(1'b0));
  FDRE \j_V_reg_4511_reg[8] 
       (.C(aclk),
        .CE(k_buf_val_0_V_ce0),
        .D(j_V_fu_1407_p2[8]),
        .Q(j_V_reg_4511_reg__0[8]),
        .R(1'b0));
  FDRE \j_V_reg_4511_reg[9] 
       (.C(aclk),
        .CE(k_buf_val_0_V_ce0),
        .D(j_V_fu_1407_p2[9]),
        .Q(j_V_reg_4511_reg__0[9]),
        .R(1'b0));
  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg k_buf_val_0_V_U
       (.ADDRBWRADDR({D,tmp_15_fu_1445_p4,k_buf_val_5_V_U_n_18,k_buf_val_5_V_U_n_19}),
        .D(win_val_0_V_5_fu_224),
        .E(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .Q(k_buf_val_5_V_addr_reg_4551),
        .WEA(k_buf_val_0_V_ce1),
        .aclk(aclk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .exitcond4_i_i_reg_4507(exitcond4_i_i_reg_4507),
        .ram_reg(k_buf_val_0_V_ce0),
        .ram_reg_0(k_buf_val_1_V_q0),
        .ram_reg_1(or_cond_i_i_reg_4516),
        .ram_reg_2(ap_CS_fsm_pp0_stage0),
        .ram_reg_3(ap_block_pp0_stage0_subdone6_in));
  LUT4 #(
    .INIT(16'h4000)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_1 
       (.I0(\exitcond4_i_i_reg_4507_reg[0]_0 ),
        .I1(grp_reg_int_s_fu_3497_ap_ce),
        .I2(\_cols_reg[10] ),
        .I3(tmp_2_i_i_reg_4488),
        .O(k_buf_val_0_V_addr_reg_45210));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_10 
       (.I0(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [2]),
        .I1(\j_V_reg_4511_reg[2]_0 ),
        .I2(j_V_reg_4511_reg__0[3]),
        .I3(\j_V_reg_4511[9]_i_2_n_0 ),
        .I4(\t_V_3_reg_573_reg_n_0_[3] ),
        .I5(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [3]),
        .O(\k_buf_val_0_V_addr_reg_4521[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h888EEE8E88888888)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_11 
       (.I0(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [1]),
        .I1(\j_V_reg_4511_reg[1]_0 ),
        .I2(\t_V_3_reg_573_reg_n_0_[0] ),
        .I3(\j_V_reg_4511[9]_i_2_n_0 ),
        .I4(j_V_reg_4511_reg__0[0]),
        .I5(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [0]),
        .O(\k_buf_val_0_V_addr_reg_4521[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_12 
       (.I0(j_V_reg_4511_reg__0[7]),
        .I1(\j_V_reg_4511[9]_i_2_n_0 ),
        .I2(\t_V_3_reg_573_reg_n_0_[7] ),
        .I3(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [7]),
        .I4(tmp_15_fu_1445_p4[4]),
        .I5(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [6]),
        .O(\k_buf_val_0_V_addr_reg_4521[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_13 
       (.I0(j_V_reg_4511_reg__0[5]),
        .I1(\j_V_reg_4511[9]_i_2_n_0 ),
        .I2(\t_V_3_reg_573_reg_n_0_[5] ),
        .I3(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [5]),
        .I4(\exitcond4_i_i_reg_4507[0]_i_10_n_0 ),
        .I5(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [4]),
        .O(\k_buf_val_0_V_addr_reg_4521[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6066600006000666)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_14 
       (.I0(\j_V_reg_4511_reg[2]_0 ),
        .I1(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [2]),
        .I2(j_V_reg_4511_reg__0[3]),
        .I3(\j_V_reg_4511[9]_i_2_n_0 ),
        .I4(\t_V_3_reg_573_reg_n_0_[3] ),
        .I5(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [3]),
        .O(\k_buf_val_0_V_addr_reg_4521[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_15 
       (.I0(j_V_reg_4511_reg__0[1]),
        .I1(\j_V_reg_4511[9]_i_2_n_0 ),
        .I2(\t_V_3_reg_573_reg_n_0_[1] ),
        .I3(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [1]),
        .I4(\j_V_reg_4511_reg[0]_0 ),
        .I5(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [0]),
        .O(\k_buf_val_0_V_addr_reg_4521[10]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_16 
       (.I0(j_V_reg_4511_reg__0[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond4_i_i_reg_4507),
        .I4(\t_V_3_reg_573_reg_n_0_[5] ),
        .O(\k_buf_val_0_V_addr_reg_4521[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h202222222A222222)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_4 
       (.I0(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [10]),
        .I1(\t_V_3_reg_573_reg_n_0_[10] ),
        .I2(exitcond4_i_i_reg_4507),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(j_V_reg_4511_reg__0[10]),
        .O(\k_buf_val_0_V_addr_reg_4521[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_5 
       (.I0(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [9]),
        .I1(D[0]),
        .I2(\t_V_3_reg_573_reg_n_0_[8] ),
        .I3(\j_V_reg_4511[9]_i_2_n_0 ),
        .I4(j_V_reg_4511_reg__0[8]),
        .I5(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [8]),
        .O(\k_buf_val_0_V_addr_reg_4521[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBAAA8AAA45557555)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_6 
       (.I0(\t_V_3_reg_573_reg_n_0_[10] ),
        .I1(exitcond4_i_i_reg_4507),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_V_reg_4511_reg__0[10]),
        .I5(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [10]),
        .O(\k_buf_val_0_V_addr_reg_4521[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_7 
       (.I0(j_V_reg_4511_reg__0[8]),
        .I1(\j_V_reg_4511[9]_i_2_n_0 ),
        .I2(\t_V_3_reg_573_reg_n_0_[8] ),
        .I3(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [8]),
        .I4(D[0]),
        .I5(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [9]),
        .O(\k_buf_val_0_V_addr_reg_4521[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1D000000FFFF1D00)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_8 
       (.I0(\t_V_3_reg_573_reg_n_0_[6] ),
        .I1(\j_V_reg_4511[9]_i_2_n_0 ),
        .I2(j_V_reg_4511_reg__0[6]),
        .I3(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [6]),
        .I4(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [7]),
        .I5(tmp_15_fu_1445_p4[5]),
        .O(\k_buf_val_0_V_addr_reg_4521[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF02A202A20000)) 
    \k_buf_val_0_V_addr_reg_4521[10]_i_9 
       (.I0(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [4]),
        .I1(\t_V_3_reg_573_reg_n_0_[4] ),
        .I2(\j_V_reg_4511[9]_i_2_n_0 ),
        .I3(j_V_reg_4511_reg__0[4]),
        .I4(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 [5]),
        .I5(\k_buf_val_0_V_addr_reg_4521[10]_i_16_n_0 ),
        .O(\k_buf_val_0_V_addr_reg_4521[10]_i_9_n_0 ));
  FDRE \k_buf_val_0_V_addr_reg_4521_reg[0] 
       (.C(aclk),
        .CE(k_buf_val_0_V_addr_reg_45210),
        .D(k_buf_val_5_V_U_n_19),
        .Q(k_buf_val_5_V_addr_reg_4551[0]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_4521_reg[10] 
       (.C(aclk),
        .CE(k_buf_val_0_V_addr_reg_45210),
        .D(D[1]),
        .Q(k_buf_val_5_V_addr_reg_4551[10]),
        .R(1'b0));
  CARRY4 \k_buf_val_0_V_addr_reg_4521_reg[10]_i_2 
       (.CI(\k_buf_val_0_V_addr_reg_4521_reg[10]_i_3_n_0 ),
        .CO({\NLW_k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_CO_UNCONNECTED [3:2],\_cols_reg[10] ,\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\k_buf_val_0_V_addr_reg_4521[10]_i_4_n_0 ,\k_buf_val_0_V_addr_reg_4521[10]_i_5_n_0 }),
        .O(\NLW_k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\k_buf_val_0_V_addr_reg_4521[10]_i_6_n_0 ,\k_buf_val_0_V_addr_reg_4521[10]_i_7_n_0 }));
  CARRY4 \k_buf_val_0_V_addr_reg_4521_reg[10]_i_3 
       (.CI(1'b0),
        .CO({\k_buf_val_0_V_addr_reg_4521_reg[10]_i_3_n_0 ,\k_buf_val_0_V_addr_reg_4521_reg[10]_i_3_n_1 ,\k_buf_val_0_V_addr_reg_4521_reg[10]_i_3_n_2 ,\k_buf_val_0_V_addr_reg_4521_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\k_buf_val_0_V_addr_reg_4521[10]_i_8_n_0 ,\k_buf_val_0_V_addr_reg_4521[10]_i_9_n_0 ,\k_buf_val_0_V_addr_reg_4521[10]_i_10_n_0 ,\k_buf_val_0_V_addr_reg_4521[10]_i_11_n_0 }),
        .O(\NLW_k_buf_val_0_V_addr_reg_4521_reg[10]_i_3_O_UNCONNECTED [3:0]),
        .S({\k_buf_val_0_V_addr_reg_4521[10]_i_12_n_0 ,\k_buf_val_0_V_addr_reg_4521[10]_i_13_n_0 ,\k_buf_val_0_V_addr_reg_4521[10]_i_14_n_0 ,\k_buf_val_0_V_addr_reg_4521[10]_i_15_n_0 }));
  FDRE \k_buf_val_0_V_addr_reg_4521_reg[1] 
       (.C(aclk),
        .CE(k_buf_val_0_V_addr_reg_45210),
        .D(k_buf_val_5_V_U_n_18),
        .Q(k_buf_val_5_V_addr_reg_4551[1]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_4521_reg[2] 
       (.C(aclk),
        .CE(k_buf_val_0_V_addr_reg_45210),
        .D(tmp_15_fu_1445_p4[0]),
        .Q(k_buf_val_5_V_addr_reg_4551[2]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_4521_reg[3] 
       (.C(aclk),
        .CE(k_buf_val_0_V_addr_reg_45210),
        .D(tmp_15_fu_1445_p4[1]),
        .Q(k_buf_val_5_V_addr_reg_4551[3]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_4521_reg[4] 
       (.C(aclk),
        .CE(k_buf_val_0_V_addr_reg_45210),
        .D(tmp_15_fu_1445_p4[2]),
        .Q(k_buf_val_5_V_addr_reg_4551[4]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_4521_reg[5] 
       (.C(aclk),
        .CE(k_buf_val_0_V_addr_reg_45210),
        .D(tmp_15_fu_1445_p4[3]),
        .Q(k_buf_val_5_V_addr_reg_4551[5]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_4521_reg[6] 
       (.C(aclk),
        .CE(k_buf_val_0_V_addr_reg_45210),
        .D(tmp_15_fu_1445_p4[4]),
        .Q(k_buf_val_5_V_addr_reg_4551[6]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_4521_reg[7] 
       (.C(aclk),
        .CE(k_buf_val_0_V_addr_reg_45210),
        .D(tmp_15_fu_1445_p4[5]),
        .Q(k_buf_val_5_V_addr_reg_4551[7]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_4521_reg[8] 
       (.C(aclk),
        .CE(k_buf_val_0_V_addr_reg_45210),
        .D(tmp_15_fu_1445_p4[6]),
        .Q(k_buf_val_5_V_addr_reg_4551[8]),
        .R(1'b0));
  FDRE \k_buf_val_0_V_addr_reg_4521_reg[9] 
       (.C(aclk),
        .CE(k_buf_val_0_V_addr_reg_45210),
        .D(D[0]),
        .Q(k_buf_val_5_V_addr_reg_4551[9]),
        .R(1'b0));
  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_72 k_buf_val_1_V_U
       (.ADDRBWRADDR({D,tmp_15_fu_1445_p4,k_buf_val_5_V_U_n_18,k_buf_val_5_V_U_n_19}),
        .D(k_buf_val_1_V_q0),
        .E(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .Q(k_buf_val_5_V_addr_reg_4551),
        .WEA(k_buf_val_0_V_ce1),
        .aclk(aclk),
        .ram_reg(k_buf_val_0_V_ce0),
        .ram_reg_0(k_buf_val_2_V_q0));
  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_73 k_buf_val_2_V_U
       (.ADDRBWRADDR({D,tmp_15_fu_1445_p4,k_buf_val_5_V_U_n_18,k_buf_val_5_V_U_n_19}),
        .D(k_buf_val_2_V_q0),
        .E(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .Q(k_buf_val_5_V_addr_reg_4551),
        .WEA(k_buf_val_0_V_ce1),
        .aclk(aclk),
        .ram_reg(k_buf_val_0_V_ce0),
        .ram_reg_0(k_buf_val_3_V_q0));
  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_74 k_buf_val_3_V_U
       (.ADDRBWRADDR({D,tmp_15_fu_1445_p4,k_buf_val_5_V_U_n_18,k_buf_val_5_V_U_n_19}),
        .D(k_buf_val_3_V_q0),
        .E(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .Q(k_buf_val_5_V_addr_reg_4551),
        .WEA(k_buf_val_0_V_ce1),
        .aclk(aclk),
        .ram_reg(k_buf_val_0_V_ce0),
        .ram_reg_0(k_buf_val_4_V_q0));
  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_75 k_buf_val_4_V_U
       (.ADDRBWRADDR({D,tmp_15_fu_1445_p4,k_buf_val_5_V_U_n_18,k_buf_val_5_V_U_n_19}),
        .D(k_buf_val_4_V_q0),
        .E(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .Q(k_buf_val_5_V_addr_reg_4551),
        .WEA(k_buf_val_0_V_ce1),
        .aclk(aclk),
        .ram_reg(k_buf_val_0_V_ce0),
        .ram_reg_0(k_buf_val_5_V_q0));
  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_76 k_buf_val_5_V_U
       (.ADDRBWRADDR({D,tmp_15_fu_1445_p4,k_buf_val_5_V_U_n_18,k_buf_val_5_V_U_n_19}),
        .D(k_buf_val_5_V_q0),
        .DIADI(DIADI),
        .E(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .Q(k_buf_val_5_V_addr_reg_4551),
        .WEA(k_buf_val_0_V_ce1),
        .aclk(aclk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(k_buf_val_0_V_ce0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .exitcond4_i_i_reg_4507(exitcond4_i_i_reg_4507),
        .ram_reg({\t_V_3_reg_573_reg_n_0_[10] ,\t_V_3_reg_573_reg_n_0_[9] ,\t_V_3_reg_573_reg_n_0_[8] ,\t_V_3_reg_573_reg_n_0_[7] ,\t_V_3_reg_573_reg_n_0_[6] ,\t_V_3_reg_573_reg_n_0_[5] ,\t_V_3_reg_573_reg_n_0_[4] ,\t_V_3_reg_573_reg_n_0_[3] ,\t_V_3_reg_573_reg_n_0_[2] ,\t_V_3_reg_573_reg_n_0_[1] ,\t_V_3_reg_573_reg_n_0_[0] }),
        .ram_reg_0(ap_CS_fsm_pp0_stage0),
        .ram_reg_1(j_V_reg_4511_reg__0),
        .ram_reg_2(grp_reg_int_s_fu_3497_ap_ce));
  FDRE \lhs_V_i_i_reg_4615_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_2_fu_292[0]),
        .Q(lhs_V_i_i_reg_4615[0]),
        .R(1'b0));
  FDRE \lhs_V_i_i_reg_4615_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_2_fu_292[1]),
        .Q(lhs_V_i_i_reg_4615[1]),
        .R(1'b0));
  FDRE \lhs_V_i_i_reg_4615_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_2_fu_292[2]),
        .Q(lhs_V_i_i_reg_4615[2]),
        .R(1'b0));
  FDRE \lhs_V_i_i_reg_4615_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_2_fu_292[3]),
        .Q(lhs_V_i_i_reg_4615[3]),
        .R(1'b0));
  FDRE \lhs_V_i_i_reg_4615_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_2_fu_292[4]),
        .Q(lhs_V_i_i_reg_4615[4]),
        .R(1'b0));
  FDRE \lhs_V_i_i_reg_4615_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_2_fu_292[5]),
        .Q(lhs_V_i_i_reg_4615[5]),
        .R(1'b0));
  FDRE \lhs_V_i_i_reg_4615_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_2_fu_292[6]),
        .Q(lhs_V_i_i_reg_4615[6]),
        .R(1'b0));
  FDRE \lhs_V_i_i_reg_4615_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_2_fu_292[7]),
        .Q(lhs_V_i_i_reg_4615[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h59555555A6AAAAAA)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg[0] ),
        .I1(mask_data_stream_0_s_full_n),
        .I2(ap_reg_pp0_iter19_or_cond4_i_i_reg_4561),
        .I3(ap_enable_reg_pp0_iter20_reg_0),
        .I4(ap_block_pp0_stage0_subdone6_in),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_reg));
  LUT4 #(
    .INIT(16'h2000)) 
    \mOutPtr[1]_i_2 
       (.I0(mask_data_stream_0_s_full_n),
        .I1(ap_reg_pp0_iter19_or_cond4_i_i_reg_4561),
        .I2(ap_enable_reg_pp0_iter20_reg_0),
        .I3(ap_block_pp0_stage0_subdone6_in),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'h9888)) 
    \not_or_cond11_i_i_reg_4852[0]_i_1 
       (.I0(tmp_55_6_i_i_fu_2212_p2),
        .I1(\or_cond12_i_i_reg_4830_reg[0]_1 ),
        .I2(tmp_56_6_i_i_fu_2217_p2),
        .I3(tmp_56_7_i_i_fu_2265_p2),
        .O(not_or_cond11_i_i_fu_2542_p2));
  FDRE \not_or_cond11_i_i_reg_4852_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(not_or_cond11_i_i_fu_2542_p2),
        .Q(not_or_cond11_i_i_reg_4852),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \not_or_cond12_i_i_reg_4858[0]_i_1 
       (.I0(or_cond12_i_i_reg_4830),
        .O(not_or_cond12_i_i_fu_2728_p2));
  FDRE \not_or_cond12_i_i_reg_4858_reg[0] 
       (.C(aclk),
        .CE(count_1_i_1_i_i_reg_48780),
        .D(not_or_cond12_i_i_fu_2728_p2),
        .Q(not_or_cond12_i_i_reg_4858),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h55BF)) 
    \or_cond10_i_i_reg_4825[0]_i_1 
       (.I0(tmp_55_6_i_i_fu_2212_p2),
        .I1(tmp_56_6_i_i_fu_2217_p2),
        .I2(\r_V_5_i_i_reg_4664_reg[8]_1 ),
        .I3(\tmp_60_4_not_i_i_reg_4800_reg[0]_0 ),
        .O(p_12_in));
  FDRE \or_cond10_i_i_reg_4825_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(p_12_in),
        .Q(or_cond10_i_i_reg_4825),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_cond12_i_i_reg_4830[0]_i_1 
       (.I0(tmp_56_7_i_i_fu_2265_p2),
        .I1(tmp_63_i_i_fu_1947_p2),
        .I2(\or_cond12_i_i_reg_4830_reg[0]_1 ),
        .I3(\or_cond12_i_i_reg_4830_reg[0]_0 ),
        .O(p_1_in));
  FDRE \or_cond12_i_i_reg_4830_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(p_1_in),
        .Q(or_cond12_i_i_reg_4830),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_cond13_i_i_reg_4846[0]_i_1 
       (.I0(tmp_63_1_i_i_fu_2017_p2),
        .I1(tmp_63_i_i_fu_1947_p2),
        .I2(\or_cond12_i_i_reg_4830_reg[0]_0 ),
        .I3(\flag_val_V_assign_lo_3_reg_4686_reg[0]_0 ),
        .O(or_cond13_i_i_fu_2530_p2));
  LUT4 #(
    .INIT(16'h1474)) 
    \or_cond13_i_i_reg_4846[0]_i_11 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_3 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_3 [0]),
        .O(\or_cond13_i_i_reg_4846[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \or_cond13_i_i_reg_4846[0]_i_15 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_3 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_3 [1]),
        .O(\or_cond13_i_i_reg_4846[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond13_i_i_reg_4846[0]_i_20 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_3 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_3 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\_threhold_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond13_i_i_reg_4846[0]_i_21 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_3 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_3 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\_threhold_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond13_i_i_reg_4846[0]_i_22 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_3 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_3 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\_threhold_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond13_i_i_reg_4846[0]_i_23 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_3 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\lhs_V_i_i_reg_4615_reg[7]_3 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\_threhold_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond13_i_i_reg_4846[0]_i_5 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_6 ),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\or_cond13_i_i_reg_4846[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \or_cond13_i_i_reg_4846[0]_i_8 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_3 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_3 [6]),
        .O(\or_cond13_i_i_reg_4846[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond13_i_i_reg_4846[0]_i_9 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_3 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\lhs_V_i_i_reg_4615_reg[7]_3 [4]),
        .O(\or_cond13_i_i_reg_4846[0]_i_9_n_0 ));
  FDRE \or_cond13_i_i_reg_4846_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(or_cond13_i_i_fu_2530_p2),
        .Q(or_cond13_i_i_reg_4846),
        .R(1'b0));
  CARRY4 \or_cond13_i_i_reg_4846_reg[0]_i_2 
       (.CI(\or_cond13_i_i_reg_4846_reg[0]_i_4_n_0 ),
        .CO({\NLW_or_cond13_i_i_reg_4846_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_63_i_i_fu_1947_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond13_i_i_reg_4846[0]_i_5_n_0 }),
        .O(\NLW_or_cond13_i_i_reg_4846_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond12_i_i_reg_4830_reg[0]_2 }));
  CARRY4 \or_cond13_i_i_reg_4846_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\or_cond13_i_i_reg_4846_reg[0]_i_4_n_0 ,\or_cond13_i_i_reg_4846_reg[0]_i_4_n_1 ,\or_cond13_i_i_reg_4846_reg[0]_i_4_n_2 ,\or_cond13_i_i_reg_4846_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond13_i_i_reg_4846[0]_i_8_n_0 ,\or_cond13_i_i_reg_4846[0]_i_9_n_0 ,\or_cond13_i_i_reg_4846_reg[0]_i_2_0 ,\or_cond13_i_i_reg_4846[0]_i_11_n_0 }),
        .O(\NLW_or_cond13_i_i_reg_4846_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\or_cond13_i_i_reg_4846_reg[0]_i_2_1 ,\or_cond13_i_i_reg_4846[0]_i_15_n_0 }));
  FDRE \or_cond1_i_i_reg_4493_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\or_cond1_i_i_reg_4493_reg[0]_1 ),
        .Q(or_cond1_i_i_reg_4493),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \or_cond20_i_i_reg_4920[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter3_tmp_12_i_i_reg_4557),
        .I3(ap_reg_pp0_iter3_exitcond4_i_i_reg_4507),
        .O(count_1_i_1_i_i_reg_48780));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond20_i_i_reg_4920[0]_i_14 
       (.I0(\r_V_6_7_i_i_reg_4737_reg[8]_0 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\r_V_6_7_i_i_reg_4737_reg[8]_0 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\r_V_6_7_i_i_reg_4737_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond20_i_i_reg_4920[0]_i_15 
       (.I0(\r_V_6_7_i_i_reg_4737_reg[8]_0 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\r_V_6_7_i_i_reg_4737_reg[8]_0 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\r_V_6_7_i_i_reg_4737_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond20_i_i_reg_4920[0]_i_16 
       (.I0(\r_V_6_7_i_i_reg_4737_reg[8]_0 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\r_V_6_7_i_i_reg_4737_reg[8]_0 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\r_V_6_7_i_i_reg_4737_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond20_i_i_reg_4920[0]_i_17 
       (.I0(\r_V_6_7_i_i_reg_4737_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\r_V_6_7_i_i_reg_4737_reg[8]_0 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\r_V_6_7_i_i_reg_4737_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h1171)) 
    \or_cond20_i_i_reg_4920[0]_i_18 
       (.I0(\r_V_6_7_i_i_reg_4737_reg[8]_0 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\r_V_6_7_i_i_reg_4737_reg[8]_0 [6]),
        .O(\or_cond20_i_i_reg_4920[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond20_i_i_reg_4920[0]_i_19 
       (.I0(\r_V_6_7_i_i_reg_4737_reg[8]_0 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\r_V_6_7_i_i_reg_4737_reg[8]_0 [4]),
        .O(\or_cond20_i_i_reg_4920[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFEBFFFBE)) 
    \or_cond20_i_i_reg_4920[0]_i_2 
       (.I0(tmp_62_i_i_reg_4744),
        .I1(\tmp_60_13_i_i_reg_4908_reg[0]_0 ),
        .I2(flag_val_V_assign_lo_reg_4676[0]),
        .I3(flag_val_V_assign_lo_reg_4676[1]),
        .I4(tmp_63_7_i_i_fu_2702_p2),
        .O(or_cond20_i_i_fu_2955_p2));
  LUT4 #(
    .INIT(16'h1474)) 
    \or_cond20_i_i_reg_4920[0]_i_21 
       (.I0(\r_V_6_7_i_i_reg_4737_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\r_V_6_7_i_i_reg_4737_reg[8]_0 [0]),
        .O(\or_cond20_i_i_reg_4920[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \or_cond20_i_i_reg_4920[0]_i_25 
       (.I0(\r_V_6_7_i_i_reg_4737_reg[8]_0 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\r_V_6_7_i_i_reg_4737_reg[8]_0 [1]),
        .O(\or_cond20_i_i_reg_4920[0]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond20_i_i_reg_4920[0]_i_6 
       (.I0(\r_V_6_7_i_i_reg_4737_reg[8]_0 [8]),
        .O(\r_V_6_7_i_i_reg_4737_reg[8]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond20_i_i_reg_4920[0]_i_8 
       (.I0(\r_V_6_7_i_i_reg_4737_reg[8]_0 [8]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\or_cond20_i_i_reg_4920[0]_i_8_n_0 ));
  FDRE \or_cond20_i_i_reg_4920_reg[0] 
       (.C(aclk),
        .CE(count_1_i_1_i_i_reg_48780),
        .D(or_cond20_i_i_fu_2955_p2),
        .Q(or_cond20_i_i_reg_4920),
        .R(1'b0));
  CARRY4 \or_cond20_i_i_reg_4920_reg[0]_i_4 
       (.CI(\or_cond20_i_i_reg_4920_reg[0]_i_7_n_0 ),
        .CO({\NLW_or_cond20_i_i_reg_4920_reg[0]_i_4_CO_UNCONNECTED [3:1],tmp_63_7_i_i_fu_2702_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond20_i_i_reg_4920[0]_i_8_n_0 }),
        .O(\NLW_or_cond20_i_i_reg_4920_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_13_i_i_reg_4908_reg[0]_1 }));
  CARRY4 \or_cond20_i_i_reg_4920_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\or_cond20_i_i_reg_4920_reg[0]_i_7_n_0 ,\or_cond20_i_i_reg_4920_reg[0]_i_7_n_1 ,\or_cond20_i_i_reg_4920_reg[0]_i_7_n_2 ,\or_cond20_i_i_reg_4920_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond20_i_i_reg_4920[0]_i_18_n_0 ,\or_cond20_i_i_reg_4920[0]_i_19_n_0 ,\or_cond20_i_i_reg_4920_reg[0]_i_4_0 ,\or_cond20_i_i_reg_4920[0]_i_21_n_0 }),
        .O(\NLW_or_cond20_i_i_reg_4920_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\or_cond20_i_i_reg_4920_reg[0]_i_4_1 ,\or_cond20_i_i_reg_4920[0]_i_25_n_0 }));
  LUT5 #(
    .INIT(32'h00000008)) 
    \or_cond4_i_i_reg_4561[0]_i_2 
       (.I0(\exitcond4_i_i_reg_4507[0]_i_10_n_0 ),
        .I1(\exitcond4_i_i_reg_4507[0]_i_9_n_0 ),
        .I2(D[1]),
        .I3(tmp_15_fu_1445_p4[4]),
        .I4(\or_cond4_i_i_reg_4561[0]_i_3_n_0 ),
        .O(\j_V_reg_4511_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEEE)) 
    \or_cond4_i_i_reg_4561[0]_i_3 
       (.I0(D[0]),
        .I1(tmp_15_fu_1445_p4[5]),
        .I2(j_V_reg_4511_reg__0[5]),
        .I3(\j_V_reg_4511[9]_i_2_n_0 ),
        .I4(\t_V_3_reg_573_reg_n_0_[5] ),
        .I5(tmp_15_fu_1445_p4[6]),
        .O(\or_cond4_i_i_reg_4561[0]_i_3_n_0 ));
  FDRE \or_cond4_i_i_reg_4561_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\or_cond4_i_i_reg_4561_reg[0]_0 ),
        .Q(or_cond4_i_i_reg_4561),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_cond5_i_i_reg_4749[0]_i_1 
       (.I0(\r_V_i_i_reg_4629_reg[8]_1 ),
        .I1(\r_V_1_i_i_reg_4636_reg[8]_1 ),
        .I2(\flag_val_V_assign_lo_reg_4676_reg[0]_0 ),
        .I3(\or_cond5_i_i_reg_4749_reg[0]_0 ),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond5_i_i_reg_4749[0]_i_12 
       (.I0(\r_V_1_i_i_reg_4636_reg[8]_0 [8]),
        .O(\r_V_1_i_i_reg_4636_reg[8]_2 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \or_cond5_i_i_reg_4749[0]_i_13 
       (.I0(\r_V_i_i_reg_4629_reg[8]_0 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\r_V_i_i_reg_4629_reg[8]_0 [6]),
        .O(\or_cond5_i_i_reg_4749[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond5_i_i_reg_4749[0]_i_14 
       (.I0(\r_V_i_i_reg_4629_reg[8]_0 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\r_V_i_i_reg_4629_reg[8]_0 [4]),
        .O(\or_cond5_i_i_reg_4749[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h1474)) 
    \or_cond5_i_i_reg_4749[0]_i_16 
       (.I0(\r_V_i_i_reg_4629_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\r_V_i_i_reg_4629_reg[8]_0 [0]),
        .O(\or_cond5_i_i_reg_4749[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \or_cond5_i_i_reg_4749[0]_i_20 
       (.I0(\r_V_i_i_reg_4629_reg[8]_0 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\r_V_i_i_reg_4629_reg[8]_0 [1]),
        .O(\or_cond5_i_i_reg_4749[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \or_cond5_i_i_reg_4749[0]_i_21 
       (.I0(\r_V_1_i_i_reg_4636_reg[8]_0 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\r_V_1_i_i_reg_4636_reg[8]_0 [6]),
        .O(\or_cond5_i_i_reg_4749[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond5_i_i_reg_4749[0]_i_22 
       (.I0(\r_V_1_i_i_reg_4636_reg[8]_0 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\r_V_1_i_i_reg_4636_reg[8]_0 [4]),
        .O(\or_cond5_i_i_reg_4749[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h1474)) 
    \or_cond5_i_i_reg_4749[0]_i_24 
       (.I0(\r_V_1_i_i_reg_4636_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\r_V_1_i_i_reg_4636_reg[8]_0 [0]),
        .O(\or_cond5_i_i_reg_4749[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \or_cond5_i_i_reg_4749[0]_i_28 
       (.I0(\r_V_1_i_i_reg_4636_reg[8]_0 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\r_V_1_i_i_reg_4636_reg[8]_0 [1]),
        .O(\or_cond5_i_i_reg_4749[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond5_i_i_reg_4749[0]_i_33 
       (.I0(\r_V_1_i_i_reg_4636_reg[8]_0 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\r_V_1_i_i_reg_4636_reg[8]_0 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\r_V_1_i_i_reg_4636_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond5_i_i_reg_4749[0]_i_34 
       (.I0(\r_V_1_i_i_reg_4636_reg[8]_0 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\r_V_1_i_i_reg_4636_reg[8]_0 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\r_V_1_i_i_reg_4636_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond5_i_i_reg_4749[0]_i_35 
       (.I0(\r_V_1_i_i_reg_4636_reg[8]_0 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\r_V_1_i_i_reg_4636_reg[8]_0 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\r_V_1_i_i_reg_4636_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond5_i_i_reg_4749[0]_i_36 
       (.I0(\r_V_1_i_i_reg_4636_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\r_V_1_i_i_reg_4636_reg[8]_0 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\r_V_1_i_i_reg_4636_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond5_i_i_reg_4749[0]_i_6 
       (.I0(\r_V_i_i_reg_4629_reg[8]_0 [8]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\or_cond5_i_i_reg_4749[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond5_i_i_reg_4749[0]_i_9 
       (.I0(\r_V_1_i_i_reg_4636_reg[8]_0 [8]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\or_cond5_i_i_reg_4749[0]_i_9_n_0 ));
  FDRE \or_cond5_i_i_reg_4749_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(p_0_in),
        .Q(or_cond5_i_i_reg_4749),
        .R(1'b0));
  CARRY4 \or_cond5_i_i_reg_4749_reg[0]_i_2 
       (.CI(\or_cond5_i_i_reg_4749_reg[0]_i_5_n_0 ),
        .CO({\NLW_or_cond5_i_i_reg_4749_reg[0]_i_2_CO_UNCONNECTED [3:1],\r_V_i_i_reg_4629_reg[8]_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond5_i_i_reg_4749[0]_i_6_n_0 }),
        .O(\NLW_or_cond5_i_i_reg_4749_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\flag_val_V_assign_lo_reg_4676_reg[1]_0 }));
  CARRY4 \or_cond5_i_i_reg_4749_reg[0]_i_3 
       (.CI(\or_cond5_i_i_reg_4749_reg[0]_i_8_n_0 ),
        .CO({\NLW_or_cond5_i_i_reg_4749_reg[0]_i_3_CO_UNCONNECTED [3:1],\r_V_1_i_i_reg_4636_reg[8]_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond5_i_i_reg_4749[0]_i_9_n_0 }),
        .O(\NLW_or_cond5_i_i_reg_4749_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond5_i_i_reg_4749_reg[0]_1 }));
  CARRY4 \or_cond5_i_i_reg_4749_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\or_cond5_i_i_reg_4749_reg[0]_i_5_n_0 ,\or_cond5_i_i_reg_4749_reg[0]_i_5_n_1 ,\or_cond5_i_i_reg_4749_reg[0]_i_5_n_2 ,\or_cond5_i_i_reg_4749_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond5_i_i_reg_4749[0]_i_13_n_0 ,\or_cond5_i_i_reg_4749[0]_i_14_n_0 ,\or_cond5_i_i_reg_4749_reg[0]_i_2_0 ,\or_cond5_i_i_reg_4749[0]_i_16_n_0 }),
        .O(\NLW_or_cond5_i_i_reg_4749_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\or_cond5_i_i_reg_4749_reg[0]_i_2_1 ,\or_cond5_i_i_reg_4749[0]_i_20_n_0 }));
  CARRY4 \or_cond5_i_i_reg_4749_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\or_cond5_i_i_reg_4749_reg[0]_i_8_n_0 ,\or_cond5_i_i_reg_4749_reg[0]_i_8_n_1 ,\or_cond5_i_i_reg_4749_reg[0]_i_8_n_2 ,\or_cond5_i_i_reg_4749_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond5_i_i_reg_4749[0]_i_21_n_0 ,\or_cond5_i_i_reg_4749[0]_i_22_n_0 ,\or_cond5_i_i_reg_4749_reg[0]_i_3_0 ,\or_cond5_i_i_reg_4749[0]_i_24_n_0 }),
        .O(\NLW_or_cond5_i_i_reg_4749_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\or_cond5_i_i_reg_4749_reg[0]_i_3_1 ,\or_cond5_i_i_reg_4749[0]_i_28_n_0 }));
  FDRE \or_cond6_i_i_reg_4765_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(p_8_in),
        .Q(or_cond6_i_i_reg_4765),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond7_i_i_reg_4780[0]_i_13 
       (.I0(\r_V_2_i_i_reg_4643_reg[8]_0 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\r_V_2_i_i_reg_4643_reg[8]_0 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\r_V_2_i_i_reg_4643_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond7_i_i_reg_4780[0]_i_14 
       (.I0(\r_V_2_i_i_reg_4643_reg[8]_0 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\r_V_2_i_i_reg_4643_reg[8]_0 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\r_V_2_i_i_reg_4643_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond7_i_i_reg_4780[0]_i_15 
       (.I0(\r_V_2_i_i_reg_4643_reg[8]_0 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\r_V_2_i_i_reg_4643_reg[8]_0 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\r_V_2_i_i_reg_4643_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond7_i_i_reg_4780[0]_i_16 
       (.I0(\r_V_2_i_i_reg_4643_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\r_V_2_i_i_reg_4643_reg[8]_0 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\r_V_2_i_i_reg_4643_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h1171)) 
    \or_cond7_i_i_reg_4780[0]_i_17 
       (.I0(\r_V_2_i_i_reg_4643_reg[8]_0 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\r_V_2_i_i_reg_4643_reg[8]_0 [6]),
        .O(\or_cond7_i_i_reg_4780[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond7_i_i_reg_4780[0]_i_18 
       (.I0(\r_V_2_i_i_reg_4643_reg[8]_0 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\r_V_2_i_i_reg_4643_reg[8]_0 [4]),
        .O(\or_cond7_i_i_reg_4780[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h1474)) 
    \or_cond7_i_i_reg_4780[0]_i_20 
       (.I0(\r_V_2_i_i_reg_4643_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\r_V_2_i_i_reg_4643_reg[8]_0 [0]),
        .O(\or_cond7_i_i_reg_4780[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \or_cond7_i_i_reg_4780[0]_i_24 
       (.I0(\r_V_2_i_i_reg_4643_reg[8]_0 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\r_V_2_i_i_reg_4643_reg[8]_0 [1]),
        .O(\or_cond7_i_i_reg_4780[0]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond7_i_i_reg_4780[0]_i_5 
       (.I0(\r_V_2_i_i_reg_4643_reg[8]_0 [8]),
        .O(\r_V_2_i_i_reg_4643_reg[8]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond7_i_i_reg_4780[0]_i_7 
       (.I0(\r_V_2_i_i_reg_4643_reg[8]_0 [8]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\or_cond7_i_i_reg_4780[0]_i_7_n_0 ));
  FDRE \or_cond7_i_i_reg_4780_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(p_9_in),
        .Q(or_cond7_i_i_reg_4780),
        .R(1'b0));
  CARRY4 \or_cond7_i_i_reg_4780_reg[0]_i_3 
       (.CI(\or_cond7_i_i_reg_4780_reg[0]_i_6_n_0 ),
        .CO({\NLW_or_cond7_i_i_reg_4780_reg[0]_i_3_CO_UNCONNECTED [3:1],\r_V_2_i_i_reg_4643_reg[8]_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond7_i_i_reg_4780[0]_i_7_n_0 }),
        .O(\NLW_or_cond7_i_i_reg_4780_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_1_not_i_i_reg_4755_reg[0]_1 }));
  CARRY4 \or_cond7_i_i_reg_4780_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\or_cond7_i_i_reg_4780_reg[0]_i_6_n_0 ,\or_cond7_i_i_reg_4780_reg[0]_i_6_n_1 ,\or_cond7_i_i_reg_4780_reg[0]_i_6_n_2 ,\or_cond7_i_i_reg_4780_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond7_i_i_reg_4780[0]_i_17_n_0 ,\or_cond7_i_i_reg_4780[0]_i_18_n_0 ,\or_cond7_i_i_reg_4780_reg[0]_i_3_0 ,\or_cond7_i_i_reg_4780[0]_i_20_n_0 }),
        .O(\NLW_or_cond7_i_i_reg_4780_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\or_cond7_i_i_reg_4780_reg[0]_i_3_1 ,\or_cond7_i_i_reg_4780[0]_i_24_n_0 }));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond8_i_i_reg_4795[0]_i_10 
       (.I0(\r_V_3_i_i_reg_4650_reg[8]_0 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\r_V_3_i_i_reg_4650_reg[8]_0 [4]),
        .O(\or_cond8_i_i_reg_4795[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1474)) 
    \or_cond8_i_i_reg_4795[0]_i_12 
       (.I0(\r_V_3_i_i_reg_4650_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\r_V_3_i_i_reg_4650_reg[8]_0 [0]),
        .O(\or_cond8_i_i_reg_4795[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \or_cond8_i_i_reg_4795[0]_i_16 
       (.I0(\r_V_3_i_i_reg_4650_reg[8]_0 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\r_V_3_i_i_reg_4650_reg[8]_0 [1]),
        .O(\or_cond8_i_i_reg_4795[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_4795[0]_i_21 
       (.I0(\r_V_3_i_i_reg_4650_reg[8]_0 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\r_V_3_i_i_reg_4650_reg[8]_0 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\r_V_3_i_i_reg_4650_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_4795[0]_i_22 
       (.I0(\r_V_3_i_i_reg_4650_reg[8]_0 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\r_V_3_i_i_reg_4650_reg[8]_0 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\r_V_3_i_i_reg_4650_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_4795[0]_i_23 
       (.I0(\r_V_3_i_i_reg_4650_reg[8]_0 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\r_V_3_i_i_reg_4650_reg[8]_0 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\r_V_3_i_i_reg_4650_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_4795[0]_i_24 
       (.I0(\r_V_3_i_i_reg_4650_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\r_V_3_i_i_reg_4650_reg[8]_0 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\r_V_3_i_i_reg_4650_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond8_i_i_reg_4795[0]_i_5 
       (.I0(\r_V_3_i_i_reg_4650_reg[8]_0 [8]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\or_cond8_i_i_reg_4795[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond8_i_i_reg_4795[0]_i_8 
       (.I0(\r_V_3_i_i_reg_4650_reg[8]_0 [8]),
        .O(\r_V_3_i_i_reg_4650_reg[8]_2 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \or_cond8_i_i_reg_4795[0]_i_9 
       (.I0(\r_V_3_i_i_reg_4650_reg[8]_0 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\r_V_3_i_i_reg_4650_reg[8]_0 [6]),
        .O(\or_cond8_i_i_reg_4795[0]_i_9_n_0 ));
  FDRE \or_cond8_i_i_reg_4795_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(p_10_in),
        .Q(or_cond8_i_i_reg_4795),
        .R(1'b0));
  CARRY4 \or_cond8_i_i_reg_4795_reg[0]_i_2 
       (.CI(\or_cond8_i_i_reg_4795_reg[0]_i_4_n_0 ),
        .CO({\NLW_or_cond8_i_i_reg_4795_reg[0]_i_2_CO_UNCONNECTED [3:1],\r_V_3_i_i_reg_4650_reg[8]_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond8_i_i_reg_4795[0]_i_5_n_0 }),
        .O(\NLW_or_cond8_i_i_reg_4795_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_2_not_i_i_reg_4770_reg[0]_1 }));
  CARRY4 \or_cond8_i_i_reg_4795_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\or_cond8_i_i_reg_4795_reg[0]_i_4_n_0 ,\or_cond8_i_i_reg_4795_reg[0]_i_4_n_1 ,\or_cond8_i_i_reg_4795_reg[0]_i_4_n_2 ,\or_cond8_i_i_reg_4795_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond8_i_i_reg_4795[0]_i_9_n_0 ,\or_cond8_i_i_reg_4795[0]_i_10_n_0 ,\or_cond8_i_i_reg_4795_reg[0]_i_2_0 ,\or_cond8_i_i_reg_4795[0]_i_12_n_0 }),
        .O(\NLW_or_cond8_i_i_reg_4795_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\or_cond8_i_i_reg_4795_reg[0]_i_2_1 ,\or_cond8_i_i_reg_4795[0]_i_16_n_0 }));
  LUT4 #(
    .INIT(16'h0080)) 
    \or_cond9_i_i_reg_4810[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter2_tmp_12_i_i_reg_4557),
        .I3(ap_reg_pp0_iter2_exitcond4_i_i_reg_4507),
        .O(count_1_i_7_i_i_reg_48400));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond9_i_i_reg_4810[0]_i_11 
       (.I0(\r_V_5_i_i_reg_4664_reg[8]_0 [8]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\or_cond9_i_i_reg_4810[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond9_i_i_reg_4810[0]_i_14 
       (.I0(\r_V_4_i_i_reg_4657_reg[8]_0 [8]),
        .O(\r_V_4_i_i_reg_4657_reg[8]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond9_i_i_reg_4810[0]_i_16 
       (.I0(\r_V_5_i_i_reg_4664_reg[8]_0 [8]),
        .O(\r_V_5_i_i_reg_4664_reg[8]_2 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \or_cond9_i_i_reg_4810[0]_i_17 
       (.I0(\r_V_4_i_i_reg_4657_reg[8]_0 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\r_V_4_i_i_reg_4657_reg[8]_0 [6]),
        .O(\or_cond9_i_i_reg_4810[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond9_i_i_reg_4810[0]_i_18 
       (.I0(\r_V_4_i_i_reg_4657_reg[8]_0 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\r_V_4_i_i_reg_4657_reg[8]_0 [4]),
        .O(\or_cond9_i_i_reg_4810[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_cond9_i_i_reg_4810[0]_i_2 
       (.I0(\r_V_4_i_i_reg_4657_reg[8]_1 ),
        .I1(\r_V_5_i_i_reg_4664_reg[8]_1 ),
        .I2(\tmp_60_3_not_i_i_reg_4785_reg[0]_0 ),
        .I3(\tmp_60_4_not_i_i_reg_4800_reg[0]_0 ),
        .O(p_11_in));
  LUT4 #(
    .INIT(16'h1474)) 
    \or_cond9_i_i_reg_4810[0]_i_20 
       (.I0(\r_V_4_i_i_reg_4657_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\r_V_4_i_i_reg_4657_reg[8]_0 [0]),
        .O(\or_cond9_i_i_reg_4810[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \or_cond9_i_i_reg_4810[0]_i_24 
       (.I0(\r_V_4_i_i_reg_4657_reg[8]_0 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\r_V_4_i_i_reg_4657_reg[8]_0 [1]),
        .O(\or_cond9_i_i_reg_4810[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \or_cond9_i_i_reg_4810[0]_i_25 
       (.I0(\r_V_5_i_i_reg_4664_reg[8]_0 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\r_V_5_i_i_reg_4664_reg[8]_0 [6]),
        .O(\or_cond9_i_i_reg_4810[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond9_i_i_reg_4810[0]_i_26 
       (.I0(\r_V_5_i_i_reg_4664_reg[8]_0 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\r_V_5_i_i_reg_4664_reg[8]_0 [4]),
        .O(\or_cond9_i_i_reg_4810[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h1474)) 
    \or_cond9_i_i_reg_4810[0]_i_28 
       (.I0(\r_V_5_i_i_reg_4664_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\r_V_5_i_i_reg_4664_reg[8]_0 [0]),
        .O(\or_cond9_i_i_reg_4810[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \or_cond9_i_i_reg_4810[0]_i_32 
       (.I0(\r_V_5_i_i_reg_4664_reg[8]_0 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\r_V_5_i_i_reg_4664_reg[8]_0 [1]),
        .O(\or_cond9_i_i_reg_4810[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond9_i_i_reg_4810[0]_i_37 
       (.I0(\r_V_4_i_i_reg_4657_reg[8]_0 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\r_V_4_i_i_reg_4657_reg[8]_0 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\r_V_4_i_i_reg_4657_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond9_i_i_reg_4810[0]_i_38 
       (.I0(\r_V_4_i_i_reg_4657_reg[8]_0 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\r_V_4_i_i_reg_4657_reg[8]_0 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\r_V_4_i_i_reg_4657_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond9_i_i_reg_4810[0]_i_39 
       (.I0(\r_V_4_i_i_reg_4657_reg[8]_0 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\r_V_4_i_i_reg_4657_reg[8]_0 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\r_V_4_i_i_reg_4657_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond9_i_i_reg_4810[0]_i_40 
       (.I0(\r_V_4_i_i_reg_4657_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\r_V_4_i_i_reg_4657_reg[8]_0 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\r_V_4_i_i_reg_4657_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond9_i_i_reg_4810[0]_i_45 
       (.I0(\r_V_5_i_i_reg_4664_reg[8]_0 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\r_V_5_i_i_reg_4664_reg[8]_0 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\r_V_5_i_i_reg_4664_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond9_i_i_reg_4810[0]_i_46 
       (.I0(\r_V_5_i_i_reg_4664_reg[8]_0 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\r_V_5_i_i_reg_4664_reg[8]_0 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\r_V_5_i_i_reg_4664_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond9_i_i_reg_4810[0]_i_47 
       (.I0(\r_V_5_i_i_reg_4664_reg[8]_0 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\r_V_5_i_i_reg_4664_reg[8]_0 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\r_V_5_i_i_reg_4664_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond9_i_i_reg_4810[0]_i_48 
       (.I0(\r_V_5_i_i_reg_4664_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\r_V_5_i_i_reg_4664_reg[8]_0 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\r_V_5_i_i_reg_4664_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond9_i_i_reg_4810[0]_i_8 
       (.I0(\r_V_4_i_i_reg_4657_reg[8]_0 [8]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\or_cond9_i_i_reg_4810[0]_i_8_n_0 ));
  FDRE \or_cond9_i_i_reg_4810_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(p_11_in),
        .Q(or_cond9_i_i_reg_4810),
        .R(1'b0));
  CARRY4 \or_cond9_i_i_reg_4810_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\or_cond9_i_i_reg_4810_reg[0]_i_10_n_0 ,\or_cond9_i_i_reg_4810_reg[0]_i_10_n_1 ,\or_cond9_i_i_reg_4810_reg[0]_i_10_n_2 ,\or_cond9_i_i_reg_4810_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond9_i_i_reg_4810[0]_i_25_n_0 ,\or_cond9_i_i_reg_4810[0]_i_26_n_0 ,\or_cond9_i_i_reg_4810_reg[0]_i_4_0 ,\or_cond9_i_i_reg_4810[0]_i_28_n_0 }),
        .O(\NLW_or_cond9_i_i_reg_4810_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\or_cond9_i_i_reg_4810_reg[0]_i_4_1 ,\or_cond9_i_i_reg_4810[0]_i_32_n_0 }));
  CARRY4 \or_cond9_i_i_reg_4810_reg[0]_i_3 
       (.CI(\or_cond9_i_i_reg_4810_reg[0]_i_7_n_0 ),
        .CO({\NLW_or_cond9_i_i_reg_4810_reg[0]_i_3_CO_UNCONNECTED [3:1],\r_V_4_i_i_reg_4657_reg[8]_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond9_i_i_reg_4810[0]_i_8_n_0 }),
        .O(\NLW_or_cond9_i_i_reg_4810_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_3_not_i_i_reg_4785_reg[0]_1 }));
  CARRY4 \or_cond9_i_i_reg_4810_reg[0]_i_4 
       (.CI(\or_cond9_i_i_reg_4810_reg[0]_i_10_n_0 ),
        .CO({\NLW_or_cond9_i_i_reg_4810_reg[0]_i_4_CO_UNCONNECTED [3:1],\r_V_5_i_i_reg_4664_reg[8]_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond9_i_i_reg_4810[0]_i_11_n_0 }),
        .O(\NLW_or_cond9_i_i_reg_4810_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_4_not_i_i_reg_4800_reg[0]_1 }));
  CARRY4 \or_cond9_i_i_reg_4810_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\or_cond9_i_i_reg_4810_reg[0]_i_7_n_0 ,\or_cond9_i_i_reg_4810_reg[0]_i_7_n_1 ,\or_cond9_i_i_reg_4810_reg[0]_i_7_n_2 ,\or_cond9_i_i_reg_4810_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond9_i_i_reg_4810[0]_i_17_n_0 ,\or_cond9_i_i_reg_4810[0]_i_18_n_0 ,\or_cond9_i_i_reg_4810_reg[0]_i_3_0 ,\or_cond9_i_i_reg_4810[0]_i_20_n_0 }),
        .O(\NLW_or_cond9_i_i_reg_4810_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\or_cond9_i_i_reg_4810_reg[0]_i_3_1 ,\or_cond9_i_i_reg_4810[0]_i_24_n_0 }));
  FDRE \or_cond_i_i_reg_4516_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\or_cond_i_i_reg_4516_reg[0]_0 ),
        .Q(or_cond_i_i_reg_4516),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_4636[3]_i_2 
       (.I0(win_val_3_V_2_fu_292[3]),
        .I1(win_val_0_V_3_fu_216[3]),
        .O(\r_V_1_i_i_reg_4636[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_4636[3]_i_3 
       (.I0(win_val_3_V_2_fu_292[2]),
        .I1(win_val_0_V_3_fu_216[2]),
        .O(\r_V_1_i_i_reg_4636[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_4636[3]_i_4 
       (.I0(win_val_3_V_2_fu_292[1]),
        .I1(win_val_0_V_3_fu_216[1]),
        .O(\r_V_1_i_i_reg_4636[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_4636[3]_i_5 
       (.I0(win_val_3_V_2_fu_292[0]),
        .I1(win_val_0_V_3_fu_216[0]),
        .O(\r_V_1_i_i_reg_4636[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_4636[7]_i_2 
       (.I0(win_val_3_V_2_fu_292[7]),
        .I1(win_val_0_V_3_fu_216[7]),
        .O(\r_V_1_i_i_reg_4636[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_4636[7]_i_3 
       (.I0(win_val_3_V_2_fu_292[6]),
        .I1(win_val_0_V_3_fu_216[6]),
        .O(\r_V_1_i_i_reg_4636[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_4636[7]_i_4 
       (.I0(win_val_3_V_2_fu_292[5]),
        .I1(win_val_0_V_3_fu_216[5]),
        .O(\r_V_1_i_i_reg_4636[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_1_i_i_reg_4636[7]_i_5 
       (.I0(win_val_3_V_2_fu_292[4]),
        .I1(win_val_0_V_3_fu_216[4]),
        .O(\r_V_1_i_i_reg_4636[7]_i_5_n_0 ));
  FDRE \r_V_1_i_i_reg_4636_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_1_i_i_fu_1858_p2[0]),
        .Q(\r_V_1_i_i_reg_4636_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \r_V_1_i_i_reg_4636_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_1_i_i_fu_1858_p2[1]),
        .Q(\r_V_1_i_i_reg_4636_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \r_V_1_i_i_reg_4636_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_1_i_i_fu_1858_p2[2]),
        .Q(\r_V_1_i_i_reg_4636_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \r_V_1_i_i_reg_4636_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_1_i_i_fu_1858_p2[3]),
        .Q(\r_V_1_i_i_reg_4636_reg[8]_0 [3]),
        .R(1'b0));
  CARRY4 \r_V_1_i_i_reg_4636_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_1_i_i_reg_4636_reg[3]_i_1_n_0 ,\r_V_1_i_i_reg_4636_reg[3]_i_1_n_1 ,\r_V_1_i_i_reg_4636_reg[3]_i_1_n_2 ,\r_V_1_i_i_reg_4636_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_292[3:0]),
        .O(r_V_1_i_i_fu_1858_p2[3:0]),
        .S({\r_V_1_i_i_reg_4636[3]_i_2_n_0 ,\r_V_1_i_i_reg_4636[3]_i_3_n_0 ,\r_V_1_i_i_reg_4636[3]_i_4_n_0 ,\r_V_1_i_i_reg_4636[3]_i_5_n_0 }));
  FDRE \r_V_1_i_i_reg_4636_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_1_i_i_fu_1858_p2[4]),
        .Q(\r_V_1_i_i_reg_4636_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \r_V_1_i_i_reg_4636_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_1_i_i_fu_1858_p2[5]),
        .Q(\r_V_1_i_i_reg_4636_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \r_V_1_i_i_reg_4636_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_1_i_i_fu_1858_p2[6]),
        .Q(\r_V_1_i_i_reg_4636_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \r_V_1_i_i_reg_4636_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_1_i_i_fu_1858_p2[7]),
        .Q(\r_V_1_i_i_reg_4636_reg[8]_0 [7]),
        .R(1'b0));
  CARRY4 \r_V_1_i_i_reg_4636_reg[7]_i_1 
       (.CI(\r_V_1_i_i_reg_4636_reg[3]_i_1_n_0 ),
        .CO({\r_V_1_i_i_reg_4636_reg[7]_i_1_n_0 ,\r_V_1_i_i_reg_4636_reg[7]_i_1_n_1 ,\r_V_1_i_i_reg_4636_reg[7]_i_1_n_2 ,\r_V_1_i_i_reg_4636_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_292[7:4]),
        .O(r_V_1_i_i_fu_1858_p2[7:4]),
        .S({\r_V_1_i_i_reg_4636[7]_i_2_n_0 ,\r_V_1_i_i_reg_4636[7]_i_3_n_0 ,\r_V_1_i_i_reg_4636[7]_i_4_n_0 ,\r_V_1_i_i_reg_4636[7]_i_5_n_0 }));
  FDRE \r_V_1_i_i_reg_4636_reg[8] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_1_i_i_fu_1858_p2[8]),
        .Q(\r_V_1_i_i_reg_4636_reg[8]_0 [8]),
        .R(1'b0));
  CARRY4 \r_V_1_i_i_reg_4636_reg[8]_i_1 
       (.CI(\r_V_1_i_i_reg_4636_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_1_i_i_reg_4636_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_1_i_i_reg_4636_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_1_i_i_fu_1858_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_4643[3]_i_2 
       (.I0(win_val_3_V_2_fu_292[3]),
        .I1(win_val_1_V_4_fu_244[3]),
        .O(\r_V_2_i_i_reg_4643[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_4643[3]_i_3 
       (.I0(win_val_3_V_2_fu_292[2]),
        .I1(win_val_1_V_4_fu_244[2]),
        .O(\r_V_2_i_i_reg_4643[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_4643[3]_i_4 
       (.I0(win_val_3_V_2_fu_292[1]),
        .I1(win_val_1_V_4_fu_244[1]),
        .O(\r_V_2_i_i_reg_4643[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_4643[3]_i_5 
       (.I0(win_val_3_V_2_fu_292[0]),
        .I1(win_val_1_V_4_fu_244[0]),
        .O(\r_V_2_i_i_reg_4643[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_4643[7]_i_2 
       (.I0(win_val_3_V_2_fu_292[7]),
        .I1(win_val_1_V_4_fu_244[7]),
        .O(\r_V_2_i_i_reg_4643[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_4643[7]_i_3 
       (.I0(win_val_3_V_2_fu_292[6]),
        .I1(win_val_1_V_4_fu_244[6]),
        .O(\r_V_2_i_i_reg_4643[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_4643[7]_i_4 
       (.I0(win_val_3_V_2_fu_292[5]),
        .I1(win_val_1_V_4_fu_244[5]),
        .O(\r_V_2_i_i_reg_4643[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_i_i_reg_4643[7]_i_5 
       (.I0(win_val_3_V_2_fu_292[4]),
        .I1(win_val_1_V_4_fu_244[4]),
        .O(\r_V_2_i_i_reg_4643[7]_i_5_n_0 ));
  FDRE \r_V_2_i_i_reg_4643_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_2_i_i_fu_1868_p2[0]),
        .Q(\r_V_2_i_i_reg_4643_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \r_V_2_i_i_reg_4643_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_2_i_i_fu_1868_p2[1]),
        .Q(\r_V_2_i_i_reg_4643_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \r_V_2_i_i_reg_4643_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_2_i_i_fu_1868_p2[2]),
        .Q(\r_V_2_i_i_reg_4643_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \r_V_2_i_i_reg_4643_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_2_i_i_fu_1868_p2[3]),
        .Q(\r_V_2_i_i_reg_4643_reg[8]_0 [3]),
        .R(1'b0));
  CARRY4 \r_V_2_i_i_reg_4643_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_2_i_i_reg_4643_reg[3]_i_1_n_0 ,\r_V_2_i_i_reg_4643_reg[3]_i_1_n_1 ,\r_V_2_i_i_reg_4643_reg[3]_i_1_n_2 ,\r_V_2_i_i_reg_4643_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_292[3:0]),
        .O(r_V_2_i_i_fu_1868_p2[3:0]),
        .S({\r_V_2_i_i_reg_4643[3]_i_2_n_0 ,\r_V_2_i_i_reg_4643[3]_i_3_n_0 ,\r_V_2_i_i_reg_4643[3]_i_4_n_0 ,\r_V_2_i_i_reg_4643[3]_i_5_n_0 }));
  FDRE \r_V_2_i_i_reg_4643_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_2_i_i_fu_1868_p2[4]),
        .Q(\r_V_2_i_i_reg_4643_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \r_V_2_i_i_reg_4643_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_2_i_i_fu_1868_p2[5]),
        .Q(\r_V_2_i_i_reg_4643_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \r_V_2_i_i_reg_4643_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_2_i_i_fu_1868_p2[6]),
        .Q(\r_V_2_i_i_reg_4643_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \r_V_2_i_i_reg_4643_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_2_i_i_fu_1868_p2[7]),
        .Q(\r_V_2_i_i_reg_4643_reg[8]_0 [7]),
        .R(1'b0));
  CARRY4 \r_V_2_i_i_reg_4643_reg[7]_i_1 
       (.CI(\r_V_2_i_i_reg_4643_reg[3]_i_1_n_0 ),
        .CO({\r_V_2_i_i_reg_4643_reg[7]_i_1_n_0 ,\r_V_2_i_i_reg_4643_reg[7]_i_1_n_1 ,\r_V_2_i_i_reg_4643_reg[7]_i_1_n_2 ,\r_V_2_i_i_reg_4643_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_292[7:4]),
        .O(r_V_2_i_i_fu_1868_p2[7:4]),
        .S({\r_V_2_i_i_reg_4643[7]_i_2_n_0 ,\r_V_2_i_i_reg_4643[7]_i_3_n_0 ,\r_V_2_i_i_reg_4643[7]_i_4_n_0 ,\r_V_2_i_i_reg_4643[7]_i_5_n_0 }));
  FDRE \r_V_2_i_i_reg_4643_reg[8] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_2_i_i_fu_1868_p2[8]),
        .Q(\r_V_2_i_i_reg_4643_reg[8]_0 [8]),
        .R(1'b0));
  CARRY4 \r_V_2_i_i_reg_4643_reg[8]_i_1 
       (.CI(\r_V_2_i_i_reg_4643_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_2_i_i_reg_4643_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_2_i_i_reg_4643_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_2_i_i_fu_1868_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_4650[3]_i_2 
       (.I0(win_val_3_V_2_fu_292[3]),
        .I1(win_val_2_V_5_fu_276[3]),
        .O(\r_V_3_i_i_reg_4650[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_4650[3]_i_3 
       (.I0(win_val_3_V_2_fu_292[2]),
        .I1(win_val_2_V_5_fu_276[2]),
        .O(\r_V_3_i_i_reg_4650[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_4650[3]_i_4 
       (.I0(win_val_3_V_2_fu_292[1]),
        .I1(win_val_2_V_5_fu_276[1]),
        .O(\r_V_3_i_i_reg_4650[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_4650[3]_i_5 
       (.I0(win_val_3_V_2_fu_292[0]),
        .I1(win_val_2_V_5_fu_276[0]),
        .O(\r_V_3_i_i_reg_4650[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_4650[7]_i_2 
       (.I0(win_val_3_V_2_fu_292[7]),
        .I1(win_val_2_V_5_fu_276[7]),
        .O(\r_V_3_i_i_reg_4650[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_4650[7]_i_3 
       (.I0(win_val_3_V_2_fu_292[6]),
        .I1(win_val_2_V_5_fu_276[6]),
        .O(\r_V_3_i_i_reg_4650[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_4650[7]_i_4 
       (.I0(win_val_3_V_2_fu_292[5]),
        .I1(win_val_2_V_5_fu_276[5]),
        .O(\r_V_3_i_i_reg_4650[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_3_i_i_reg_4650[7]_i_5 
       (.I0(win_val_3_V_2_fu_292[4]),
        .I1(win_val_2_V_5_fu_276[4]),
        .O(\r_V_3_i_i_reg_4650[7]_i_5_n_0 ));
  FDRE \r_V_3_i_i_reg_4650_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_3_i_i_fu_1878_p2[0]),
        .Q(\r_V_3_i_i_reg_4650_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \r_V_3_i_i_reg_4650_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_3_i_i_fu_1878_p2[1]),
        .Q(\r_V_3_i_i_reg_4650_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \r_V_3_i_i_reg_4650_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_3_i_i_fu_1878_p2[2]),
        .Q(\r_V_3_i_i_reg_4650_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \r_V_3_i_i_reg_4650_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_3_i_i_fu_1878_p2[3]),
        .Q(\r_V_3_i_i_reg_4650_reg[8]_0 [3]),
        .R(1'b0));
  CARRY4 \r_V_3_i_i_reg_4650_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_3_i_i_reg_4650_reg[3]_i_1_n_0 ,\r_V_3_i_i_reg_4650_reg[3]_i_1_n_1 ,\r_V_3_i_i_reg_4650_reg[3]_i_1_n_2 ,\r_V_3_i_i_reg_4650_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_292[3:0]),
        .O(r_V_3_i_i_fu_1878_p2[3:0]),
        .S({\r_V_3_i_i_reg_4650[3]_i_2_n_0 ,\r_V_3_i_i_reg_4650[3]_i_3_n_0 ,\r_V_3_i_i_reg_4650[3]_i_4_n_0 ,\r_V_3_i_i_reg_4650[3]_i_5_n_0 }));
  FDRE \r_V_3_i_i_reg_4650_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_3_i_i_fu_1878_p2[4]),
        .Q(\r_V_3_i_i_reg_4650_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \r_V_3_i_i_reg_4650_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_3_i_i_fu_1878_p2[5]),
        .Q(\r_V_3_i_i_reg_4650_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \r_V_3_i_i_reg_4650_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_3_i_i_fu_1878_p2[6]),
        .Q(\r_V_3_i_i_reg_4650_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \r_V_3_i_i_reg_4650_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_3_i_i_fu_1878_p2[7]),
        .Q(\r_V_3_i_i_reg_4650_reg[8]_0 [7]),
        .R(1'b0));
  CARRY4 \r_V_3_i_i_reg_4650_reg[7]_i_1 
       (.CI(\r_V_3_i_i_reg_4650_reg[3]_i_1_n_0 ),
        .CO({\r_V_3_i_i_reg_4650_reg[7]_i_1_n_0 ,\r_V_3_i_i_reg_4650_reg[7]_i_1_n_1 ,\r_V_3_i_i_reg_4650_reg[7]_i_1_n_2 ,\r_V_3_i_i_reg_4650_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_292[7:4]),
        .O(r_V_3_i_i_fu_1878_p2[7:4]),
        .S({\r_V_3_i_i_reg_4650[7]_i_2_n_0 ,\r_V_3_i_i_reg_4650[7]_i_3_n_0 ,\r_V_3_i_i_reg_4650[7]_i_4_n_0 ,\r_V_3_i_i_reg_4650[7]_i_5_n_0 }));
  FDRE \r_V_3_i_i_reg_4650_reg[8] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_3_i_i_fu_1878_p2[8]),
        .Q(\r_V_3_i_i_reg_4650_reg[8]_0 [8]),
        .R(1'b0));
  CARRY4 \r_V_3_i_i_reg_4650_reg[8]_i_1 
       (.CI(\r_V_3_i_i_reg_4650_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_3_i_i_reg_4650_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_3_i_i_reg_4650_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_3_i_i_fu_1878_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_4657[3]_i_2 
       (.I0(win_val_3_V_2_fu_292[3]),
        .I1(win_val_3_V_5_fu_304[3]),
        .O(\r_V_4_i_i_reg_4657[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_4657[3]_i_3 
       (.I0(win_val_3_V_2_fu_292[2]),
        .I1(win_val_3_V_5_fu_304[2]),
        .O(\r_V_4_i_i_reg_4657[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_4657[3]_i_4 
       (.I0(win_val_3_V_2_fu_292[1]),
        .I1(win_val_3_V_5_fu_304[1]),
        .O(\r_V_4_i_i_reg_4657[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_4657[3]_i_5 
       (.I0(win_val_3_V_2_fu_292[0]),
        .I1(win_val_3_V_5_fu_304[0]),
        .O(\r_V_4_i_i_reg_4657[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_4657[7]_i_2 
       (.I0(win_val_3_V_2_fu_292[7]),
        .I1(win_val_3_V_5_fu_304[7]),
        .O(\r_V_4_i_i_reg_4657[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_4657[7]_i_3 
       (.I0(win_val_3_V_2_fu_292[6]),
        .I1(win_val_3_V_5_fu_304[6]),
        .O(\r_V_4_i_i_reg_4657[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_4657[7]_i_4 
       (.I0(win_val_3_V_2_fu_292[5]),
        .I1(win_val_3_V_5_fu_304[5]),
        .O(\r_V_4_i_i_reg_4657[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_4_i_i_reg_4657[7]_i_5 
       (.I0(win_val_3_V_2_fu_292[4]),
        .I1(win_val_3_V_5_fu_304[4]),
        .O(\r_V_4_i_i_reg_4657[7]_i_5_n_0 ));
  FDRE \r_V_4_i_i_reg_4657_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_4_i_i_fu_1888_p2[0]),
        .Q(\r_V_4_i_i_reg_4657_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \r_V_4_i_i_reg_4657_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_4_i_i_fu_1888_p2[1]),
        .Q(\r_V_4_i_i_reg_4657_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \r_V_4_i_i_reg_4657_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_4_i_i_fu_1888_p2[2]),
        .Q(\r_V_4_i_i_reg_4657_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \r_V_4_i_i_reg_4657_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_4_i_i_fu_1888_p2[3]),
        .Q(\r_V_4_i_i_reg_4657_reg[8]_0 [3]),
        .R(1'b0));
  CARRY4 \r_V_4_i_i_reg_4657_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_4_i_i_reg_4657_reg[3]_i_1_n_0 ,\r_V_4_i_i_reg_4657_reg[3]_i_1_n_1 ,\r_V_4_i_i_reg_4657_reg[3]_i_1_n_2 ,\r_V_4_i_i_reg_4657_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_292[3:0]),
        .O(r_V_4_i_i_fu_1888_p2[3:0]),
        .S({\r_V_4_i_i_reg_4657[3]_i_2_n_0 ,\r_V_4_i_i_reg_4657[3]_i_3_n_0 ,\r_V_4_i_i_reg_4657[3]_i_4_n_0 ,\r_V_4_i_i_reg_4657[3]_i_5_n_0 }));
  FDRE \r_V_4_i_i_reg_4657_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_4_i_i_fu_1888_p2[4]),
        .Q(\r_V_4_i_i_reg_4657_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \r_V_4_i_i_reg_4657_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_4_i_i_fu_1888_p2[5]),
        .Q(\r_V_4_i_i_reg_4657_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \r_V_4_i_i_reg_4657_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_4_i_i_fu_1888_p2[6]),
        .Q(\r_V_4_i_i_reg_4657_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \r_V_4_i_i_reg_4657_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_4_i_i_fu_1888_p2[7]),
        .Q(\r_V_4_i_i_reg_4657_reg[8]_0 [7]),
        .R(1'b0));
  CARRY4 \r_V_4_i_i_reg_4657_reg[7]_i_1 
       (.CI(\r_V_4_i_i_reg_4657_reg[3]_i_1_n_0 ),
        .CO({\r_V_4_i_i_reg_4657_reg[7]_i_1_n_0 ,\r_V_4_i_i_reg_4657_reg[7]_i_1_n_1 ,\r_V_4_i_i_reg_4657_reg[7]_i_1_n_2 ,\r_V_4_i_i_reg_4657_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_292[7:4]),
        .O(r_V_4_i_i_fu_1888_p2[7:4]),
        .S({\r_V_4_i_i_reg_4657[7]_i_2_n_0 ,\r_V_4_i_i_reg_4657[7]_i_3_n_0 ,\r_V_4_i_i_reg_4657[7]_i_4_n_0 ,\r_V_4_i_i_reg_4657[7]_i_5_n_0 }));
  FDRE \r_V_4_i_i_reg_4657_reg[8] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_4_i_i_fu_1888_p2[8]),
        .Q(\r_V_4_i_i_reg_4657_reg[8]_0 [8]),
        .R(1'b0));
  CARRY4 \r_V_4_i_i_reg_4657_reg[8]_i_1 
       (.CI(\r_V_4_i_i_reg_4657_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_4_i_i_reg_4657_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_4_i_i_reg_4657_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_4_i_i_fu_1888_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_4664[3]_i_2 
       (.I0(win_val_3_V_2_fu_292[3]),
        .I1(win_val_4_V_5_fu_332[3]),
        .O(\r_V_5_i_i_reg_4664[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_4664[3]_i_3 
       (.I0(win_val_3_V_2_fu_292[2]),
        .I1(win_val_4_V_5_fu_332[2]),
        .O(\r_V_5_i_i_reg_4664[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_4664[3]_i_4 
       (.I0(win_val_3_V_2_fu_292[1]),
        .I1(win_val_4_V_5_fu_332[1]),
        .O(\r_V_5_i_i_reg_4664[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_4664[3]_i_5 
       (.I0(win_val_3_V_2_fu_292[0]),
        .I1(win_val_4_V_5_fu_332[0]),
        .O(\r_V_5_i_i_reg_4664[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_4664[7]_i_2 
       (.I0(win_val_3_V_2_fu_292[7]),
        .I1(win_val_4_V_5_fu_332[7]),
        .O(\r_V_5_i_i_reg_4664[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_4664[7]_i_3 
       (.I0(win_val_3_V_2_fu_292[6]),
        .I1(win_val_4_V_5_fu_332[6]),
        .O(\r_V_5_i_i_reg_4664[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_4664[7]_i_4 
       (.I0(win_val_3_V_2_fu_292[5]),
        .I1(win_val_4_V_5_fu_332[5]),
        .O(\r_V_5_i_i_reg_4664[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_5_i_i_reg_4664[7]_i_5 
       (.I0(win_val_3_V_2_fu_292[4]),
        .I1(win_val_4_V_5_fu_332[4]),
        .O(\r_V_5_i_i_reg_4664[7]_i_5_n_0 ));
  FDRE \r_V_5_i_i_reg_4664_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_5_i_i_fu_1898_p2[0]),
        .Q(\r_V_5_i_i_reg_4664_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \r_V_5_i_i_reg_4664_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_5_i_i_fu_1898_p2[1]),
        .Q(\r_V_5_i_i_reg_4664_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \r_V_5_i_i_reg_4664_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_5_i_i_fu_1898_p2[2]),
        .Q(\r_V_5_i_i_reg_4664_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \r_V_5_i_i_reg_4664_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_5_i_i_fu_1898_p2[3]),
        .Q(\r_V_5_i_i_reg_4664_reg[8]_0 [3]),
        .R(1'b0));
  CARRY4 \r_V_5_i_i_reg_4664_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_5_i_i_reg_4664_reg[3]_i_1_n_0 ,\r_V_5_i_i_reg_4664_reg[3]_i_1_n_1 ,\r_V_5_i_i_reg_4664_reg[3]_i_1_n_2 ,\r_V_5_i_i_reg_4664_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_292[3:0]),
        .O(r_V_5_i_i_fu_1898_p2[3:0]),
        .S({\r_V_5_i_i_reg_4664[3]_i_2_n_0 ,\r_V_5_i_i_reg_4664[3]_i_3_n_0 ,\r_V_5_i_i_reg_4664[3]_i_4_n_0 ,\r_V_5_i_i_reg_4664[3]_i_5_n_0 }));
  FDRE \r_V_5_i_i_reg_4664_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_5_i_i_fu_1898_p2[4]),
        .Q(\r_V_5_i_i_reg_4664_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \r_V_5_i_i_reg_4664_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_5_i_i_fu_1898_p2[5]),
        .Q(\r_V_5_i_i_reg_4664_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \r_V_5_i_i_reg_4664_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_5_i_i_fu_1898_p2[6]),
        .Q(\r_V_5_i_i_reg_4664_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \r_V_5_i_i_reg_4664_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_5_i_i_fu_1898_p2[7]),
        .Q(\r_V_5_i_i_reg_4664_reg[8]_0 [7]),
        .R(1'b0));
  CARRY4 \r_V_5_i_i_reg_4664_reg[7]_i_1 
       (.CI(\r_V_5_i_i_reg_4664_reg[3]_i_1_n_0 ),
        .CO({\r_V_5_i_i_reg_4664_reg[7]_i_1_n_0 ,\r_V_5_i_i_reg_4664_reg[7]_i_1_n_1 ,\r_V_5_i_i_reg_4664_reg[7]_i_1_n_2 ,\r_V_5_i_i_reg_4664_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_292[7:4]),
        .O(r_V_5_i_i_fu_1898_p2[7:4]),
        .S({\r_V_5_i_i_reg_4664[7]_i_2_n_0 ,\r_V_5_i_i_reg_4664[7]_i_3_n_0 ,\r_V_5_i_i_reg_4664[7]_i_4_n_0 ,\r_V_5_i_i_reg_4664[7]_i_5_n_0 }));
  FDRE \r_V_5_i_i_reg_4664_reg[8] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_5_i_i_fu_1898_p2[8]),
        .Q(\r_V_5_i_i_reg_4664_reg[8]_0 [8]),
        .R(1'b0));
  CARRY4 \r_V_5_i_i_reg_4664_reg[8]_i_1 
       (.CI(\r_V_5_i_i_reg_4664_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_5_i_i_reg_4664_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_5_i_i_reg_4664_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_5_i_i_fu_1898_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_4681[3]_i_2 
       (.I0(lhs_V_i_i_reg_4615[3]),
        .I1(win_val_6_V_2_load_reg_4600[3]),
        .O(\r_V_6_1_i_i_reg_4681[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_4681[3]_i_3 
       (.I0(lhs_V_i_i_reg_4615[2]),
        .I1(win_val_6_V_2_load_reg_4600[2]),
        .O(\r_V_6_1_i_i_reg_4681[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_4681[3]_i_4 
       (.I0(lhs_V_i_i_reg_4615[1]),
        .I1(win_val_6_V_2_load_reg_4600[1]),
        .O(\r_V_6_1_i_i_reg_4681[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_4681[3]_i_5 
       (.I0(lhs_V_i_i_reg_4615[0]),
        .I1(win_val_6_V_2_load_reg_4600[0]),
        .O(\r_V_6_1_i_i_reg_4681[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_4681[7]_i_2 
       (.I0(lhs_V_i_i_reg_4615[7]),
        .I1(win_val_6_V_2_load_reg_4600[7]),
        .O(\r_V_6_1_i_i_reg_4681[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_4681[7]_i_3 
       (.I0(lhs_V_i_i_reg_4615[6]),
        .I1(win_val_6_V_2_load_reg_4600[6]),
        .O(\r_V_6_1_i_i_reg_4681[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_4681[7]_i_4 
       (.I0(lhs_V_i_i_reg_4615[5]),
        .I1(win_val_6_V_2_load_reg_4600[5]),
        .O(\r_V_6_1_i_i_reg_4681[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_1_i_i_reg_4681[7]_i_5 
       (.I0(lhs_V_i_i_reg_4615[4]),
        .I1(win_val_6_V_2_load_reg_4600[4]),
        .O(\r_V_6_1_i_i_reg_4681[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_i_i_reg_4681[8]_i_1 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_5 ),
        .O(r_V_6_1_i_i_fu_1977_p26_out));
  FDRE \r_V_6_1_i_i_reg_4681_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_2 [0]),
        .Q(r_V_6_1_i_i_reg_4681[0]),
        .R(1'b0));
  FDRE \r_V_6_1_i_i_reg_4681_reg[1] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_2 [1]),
        .Q(r_V_6_1_i_i_reg_4681[1]),
        .R(1'b0));
  FDRE \r_V_6_1_i_i_reg_4681_reg[2] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_2 [2]),
        .Q(r_V_6_1_i_i_reg_4681[2]),
        .R(1'b0));
  FDRE \r_V_6_1_i_i_reg_4681_reg[3] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_2 [3]),
        .Q(r_V_6_1_i_i_reg_4681[3]),
        .R(1'b0));
  CARRY4 \r_V_6_1_i_i_reg_4681_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_1_i_i_reg_4681_reg[3]_i_1_n_0 ,\r_V_6_1_i_i_reg_4681_reg[3]_i_1_n_1 ,\r_V_6_1_i_i_reg_4681_reg[3]_i_1_n_2 ,\r_V_6_1_i_i_reg_4681_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(lhs_V_i_i_reg_4615[3:0]),
        .O(\lhs_V_i_i_reg_4615_reg[7]_2 [3:0]),
        .S({\r_V_6_1_i_i_reg_4681[3]_i_2_n_0 ,\r_V_6_1_i_i_reg_4681[3]_i_3_n_0 ,\r_V_6_1_i_i_reg_4681[3]_i_4_n_0 ,\r_V_6_1_i_i_reg_4681[3]_i_5_n_0 }));
  FDRE \r_V_6_1_i_i_reg_4681_reg[4] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_2 [4]),
        .Q(r_V_6_1_i_i_reg_4681[4]),
        .R(1'b0));
  FDRE \r_V_6_1_i_i_reg_4681_reg[5] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_2 [5]),
        .Q(r_V_6_1_i_i_reg_4681[5]),
        .R(1'b0));
  FDRE \r_V_6_1_i_i_reg_4681_reg[6] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_2 [6]),
        .Q(r_V_6_1_i_i_reg_4681[6]),
        .R(1'b0));
  FDRE \r_V_6_1_i_i_reg_4681_reg[7] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_2 [7]),
        .Q(r_V_6_1_i_i_reg_4681[7]),
        .R(1'b0));
  CARRY4 \r_V_6_1_i_i_reg_4681_reg[7]_i_1 
       (.CI(\r_V_6_1_i_i_reg_4681_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_1_i_i_reg_4681_reg[7]_i_1_n_0 ,\r_V_6_1_i_i_reg_4681_reg[7]_i_1_n_1 ,\r_V_6_1_i_i_reg_4681_reg[7]_i_1_n_2 ,\r_V_6_1_i_i_reg_4681_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_V_i_i_reg_4615[7:4]),
        .O(\lhs_V_i_i_reg_4615_reg[7]_2 [7:4]),
        .S({\r_V_6_1_i_i_reg_4681[7]_i_2_n_0 ,\r_V_6_1_i_i_reg_4681[7]_i_3_n_0 ,\r_V_6_1_i_i_reg_4681[7]_i_4_n_0 ,\r_V_6_1_i_i_reg_4681[7]_i_5_n_0 }));
  FDRE \r_V_6_1_i_i_reg_4681_reg[8] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_1_i_i_fu_1977_p26_out),
        .Q(r_V_6_1_i_i_reg_4681[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_4692[3]_i_2 
       (.I0(lhs_V_i_i_reg_4615[3]),
        .I1(win_val_5_V_1_load_reg_4590[3]),
        .O(\r_V_6_2_i_i_reg_4692[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_4692[3]_i_3 
       (.I0(lhs_V_i_i_reg_4615[2]),
        .I1(win_val_5_V_1_load_reg_4590[2]),
        .O(\r_V_6_2_i_i_reg_4692[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_4692[3]_i_4 
       (.I0(lhs_V_i_i_reg_4615[1]),
        .I1(win_val_5_V_1_load_reg_4590[1]),
        .O(\r_V_6_2_i_i_reg_4692[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_4692[3]_i_5 
       (.I0(lhs_V_i_i_reg_4615[0]),
        .I1(win_val_5_V_1_load_reg_4590[0]),
        .O(\r_V_6_2_i_i_reg_4692[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_4692[7]_i_2 
       (.I0(lhs_V_i_i_reg_4615[7]),
        .I1(win_val_5_V_1_load_reg_4590[7]),
        .O(\r_V_6_2_i_i_reg_4692[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_4692[7]_i_3 
       (.I0(lhs_V_i_i_reg_4615[6]),
        .I1(win_val_5_V_1_load_reg_4590[6]),
        .O(\r_V_6_2_i_i_reg_4692[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_4692[7]_i_4 
       (.I0(lhs_V_i_i_reg_4615[5]),
        .I1(win_val_5_V_1_load_reg_4590[5]),
        .O(\r_V_6_2_i_i_reg_4692[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_2_i_i_reg_4692[7]_i_5 
       (.I0(lhs_V_i_i_reg_4615[4]),
        .I1(win_val_5_V_1_load_reg_4590[4]),
        .O(\r_V_6_2_i_i_reg_4692[7]_i_5_n_0 ));
  FDRE \r_V_6_2_i_i_reg_4692_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_2_i_i_fu_2047_p25_out[0]),
        .Q(\r_V_6_2_i_i_reg_4692_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \r_V_6_2_i_i_reg_4692_reg[1] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_2_i_i_fu_2047_p25_out[1]),
        .Q(\r_V_6_2_i_i_reg_4692_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \r_V_6_2_i_i_reg_4692_reg[2] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_2_i_i_fu_2047_p25_out[2]),
        .Q(\r_V_6_2_i_i_reg_4692_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \r_V_6_2_i_i_reg_4692_reg[3] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_2_i_i_fu_2047_p25_out[3]),
        .Q(\r_V_6_2_i_i_reg_4692_reg[8]_0 [3]),
        .R(1'b0));
  CARRY4 \r_V_6_2_i_i_reg_4692_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_2_i_i_reg_4692_reg[3]_i_1_n_0 ,\r_V_6_2_i_i_reg_4692_reg[3]_i_1_n_1 ,\r_V_6_2_i_i_reg_4692_reg[3]_i_1_n_2 ,\r_V_6_2_i_i_reg_4692_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(lhs_V_i_i_reg_4615[3:0]),
        .O(r_V_6_2_i_i_fu_2047_p25_out[3:0]),
        .S({\r_V_6_2_i_i_reg_4692[3]_i_2_n_0 ,\r_V_6_2_i_i_reg_4692[3]_i_3_n_0 ,\r_V_6_2_i_i_reg_4692[3]_i_4_n_0 ,\r_V_6_2_i_i_reg_4692[3]_i_5_n_0 }));
  FDRE \r_V_6_2_i_i_reg_4692_reg[4] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_2_i_i_fu_2047_p25_out[4]),
        .Q(\r_V_6_2_i_i_reg_4692_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \r_V_6_2_i_i_reg_4692_reg[5] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_2_i_i_fu_2047_p25_out[5]),
        .Q(\r_V_6_2_i_i_reg_4692_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \r_V_6_2_i_i_reg_4692_reg[6] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_2_i_i_fu_2047_p25_out[6]),
        .Q(\r_V_6_2_i_i_reg_4692_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \r_V_6_2_i_i_reg_4692_reg[7] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_2_i_i_fu_2047_p25_out[7]),
        .Q(\r_V_6_2_i_i_reg_4692_reg[8]_0 [7]),
        .R(1'b0));
  CARRY4 \r_V_6_2_i_i_reg_4692_reg[7]_i_1 
       (.CI(\r_V_6_2_i_i_reg_4692_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_2_i_i_reg_4692_reg[7]_i_1_n_0 ,\r_V_6_2_i_i_reg_4692_reg[7]_i_1_n_1 ,\r_V_6_2_i_i_reg_4692_reg[7]_i_1_n_2 ,\r_V_6_2_i_i_reg_4692_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_V_i_i_reg_4615[7:4]),
        .O(r_V_6_2_i_i_fu_2047_p25_out[7:4]),
        .S({\r_V_6_2_i_i_reg_4692[7]_i_2_n_0 ,\r_V_6_2_i_i_reg_4692[7]_i_3_n_0 ,\r_V_6_2_i_i_reg_4692[7]_i_4_n_0 ,\r_V_6_2_i_i_reg_4692[7]_i_5_n_0 }));
  FDRE \r_V_6_2_i_i_reg_4692_reg[8] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_2_i_i_fu_2047_p25_out[8]),
        .Q(\r_V_6_2_i_i_reg_4692_reg[8]_0 [8]),
        .R(1'b0));
  CARRY4 \r_V_6_2_i_i_reg_4692_reg[8]_i_1 
       (.CI(\r_V_6_2_i_i_reg_4692_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_6_2_i_i_reg_4692_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_6_2_i_i_reg_4692_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_6_2_i_i_fu_2047_p25_out[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_4699[3]_i_2 
       (.I0(lhs_V_i_i_reg_4615[3]),
        .I1(win_val_4_V_0_load_reg_4585[3]),
        .O(\r_V_6_3_i_i_reg_4699[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_4699[3]_i_3 
       (.I0(lhs_V_i_i_reg_4615[2]),
        .I1(win_val_4_V_0_load_reg_4585[2]),
        .O(\r_V_6_3_i_i_reg_4699[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_4699[3]_i_4 
       (.I0(lhs_V_i_i_reg_4615[1]),
        .I1(win_val_4_V_0_load_reg_4585[1]),
        .O(\r_V_6_3_i_i_reg_4699[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_4699[3]_i_5 
       (.I0(lhs_V_i_i_reg_4615[0]),
        .I1(win_val_4_V_0_load_reg_4585[0]),
        .O(\r_V_6_3_i_i_reg_4699[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_4699[7]_i_2 
       (.I0(lhs_V_i_i_reg_4615[7]),
        .I1(win_val_4_V_0_load_reg_4585[7]),
        .O(\r_V_6_3_i_i_reg_4699[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_4699[7]_i_3 
       (.I0(lhs_V_i_i_reg_4615[6]),
        .I1(win_val_4_V_0_load_reg_4585[6]),
        .O(\r_V_6_3_i_i_reg_4699[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_4699[7]_i_4 
       (.I0(lhs_V_i_i_reg_4615[5]),
        .I1(win_val_4_V_0_load_reg_4585[5]),
        .O(\r_V_6_3_i_i_reg_4699[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_3_i_i_reg_4699[7]_i_5 
       (.I0(lhs_V_i_i_reg_4615[4]),
        .I1(win_val_4_V_0_load_reg_4585[4]),
        .O(\r_V_6_3_i_i_reg_4699[7]_i_5_n_0 ));
  FDRE \r_V_6_3_i_i_reg_4699_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_3_i_i_fu_2085_p24_out[0]),
        .Q(\r_V_6_3_i_i_reg_4699_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \r_V_6_3_i_i_reg_4699_reg[1] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_3_i_i_fu_2085_p24_out[1]),
        .Q(\r_V_6_3_i_i_reg_4699_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \r_V_6_3_i_i_reg_4699_reg[2] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_3_i_i_fu_2085_p24_out[2]),
        .Q(\r_V_6_3_i_i_reg_4699_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \r_V_6_3_i_i_reg_4699_reg[3] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_3_i_i_fu_2085_p24_out[3]),
        .Q(\r_V_6_3_i_i_reg_4699_reg[8]_0 [3]),
        .R(1'b0));
  CARRY4 \r_V_6_3_i_i_reg_4699_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_3_i_i_reg_4699_reg[3]_i_1_n_0 ,\r_V_6_3_i_i_reg_4699_reg[3]_i_1_n_1 ,\r_V_6_3_i_i_reg_4699_reg[3]_i_1_n_2 ,\r_V_6_3_i_i_reg_4699_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(lhs_V_i_i_reg_4615[3:0]),
        .O(r_V_6_3_i_i_fu_2085_p24_out[3:0]),
        .S({\r_V_6_3_i_i_reg_4699[3]_i_2_n_0 ,\r_V_6_3_i_i_reg_4699[3]_i_3_n_0 ,\r_V_6_3_i_i_reg_4699[3]_i_4_n_0 ,\r_V_6_3_i_i_reg_4699[3]_i_5_n_0 }));
  FDRE \r_V_6_3_i_i_reg_4699_reg[4] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_3_i_i_fu_2085_p24_out[4]),
        .Q(\r_V_6_3_i_i_reg_4699_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \r_V_6_3_i_i_reg_4699_reg[5] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_3_i_i_fu_2085_p24_out[5]),
        .Q(\r_V_6_3_i_i_reg_4699_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \r_V_6_3_i_i_reg_4699_reg[6] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_3_i_i_fu_2085_p24_out[6]),
        .Q(\r_V_6_3_i_i_reg_4699_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \r_V_6_3_i_i_reg_4699_reg[7] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_3_i_i_fu_2085_p24_out[7]),
        .Q(\r_V_6_3_i_i_reg_4699_reg[8]_0 [7]),
        .R(1'b0));
  CARRY4 \r_V_6_3_i_i_reg_4699_reg[7]_i_1 
       (.CI(\r_V_6_3_i_i_reg_4699_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_3_i_i_reg_4699_reg[7]_i_1_n_0 ,\r_V_6_3_i_i_reg_4699_reg[7]_i_1_n_1 ,\r_V_6_3_i_i_reg_4699_reg[7]_i_1_n_2 ,\r_V_6_3_i_i_reg_4699_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_V_i_i_reg_4615[7:4]),
        .O(r_V_6_3_i_i_fu_2085_p24_out[7:4]),
        .S({\r_V_6_3_i_i_reg_4699[7]_i_2_n_0 ,\r_V_6_3_i_i_reg_4699[7]_i_3_n_0 ,\r_V_6_3_i_i_reg_4699[7]_i_4_n_0 ,\r_V_6_3_i_i_reg_4699[7]_i_5_n_0 }));
  FDRE \r_V_6_3_i_i_reg_4699_reg[8] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_3_i_i_fu_2085_p24_out[8]),
        .Q(\r_V_6_3_i_i_reg_4699_reg[8]_0 [8]),
        .R(1'b0));
  CARRY4 \r_V_6_3_i_i_reg_4699_reg[8]_i_1 
       (.CI(\r_V_6_3_i_i_reg_4699_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_6_3_i_i_reg_4699_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_6_3_i_i_reg_4699_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_6_3_i_i_fu_2085_p24_out[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_4706[3]_i_2 
       (.I0(lhs_V_i_i_reg_4615[3]),
        .I1(win_val_3_V_0_load_reg_4580[3]),
        .O(\r_V_6_4_i_i_reg_4706[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_4706[3]_i_3 
       (.I0(lhs_V_i_i_reg_4615[2]),
        .I1(win_val_3_V_0_load_reg_4580[2]),
        .O(\r_V_6_4_i_i_reg_4706[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_4706[3]_i_4 
       (.I0(lhs_V_i_i_reg_4615[1]),
        .I1(win_val_3_V_0_load_reg_4580[1]),
        .O(\r_V_6_4_i_i_reg_4706[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_4706[3]_i_5 
       (.I0(lhs_V_i_i_reg_4615[0]),
        .I1(win_val_3_V_0_load_reg_4580[0]),
        .O(\r_V_6_4_i_i_reg_4706[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_4706[7]_i_2 
       (.I0(lhs_V_i_i_reg_4615[7]),
        .I1(win_val_3_V_0_load_reg_4580[7]),
        .O(\r_V_6_4_i_i_reg_4706[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_4706[7]_i_3 
       (.I0(lhs_V_i_i_reg_4615[6]),
        .I1(win_val_3_V_0_load_reg_4580[6]),
        .O(\r_V_6_4_i_i_reg_4706[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_4706[7]_i_4 
       (.I0(lhs_V_i_i_reg_4615[5]),
        .I1(win_val_3_V_0_load_reg_4580[5]),
        .O(\r_V_6_4_i_i_reg_4706[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_4_i_i_reg_4706[7]_i_5 
       (.I0(lhs_V_i_i_reg_4615[4]),
        .I1(win_val_3_V_0_load_reg_4580[4]),
        .O(\r_V_6_4_i_i_reg_4706[7]_i_5_n_0 ));
  FDRE \r_V_6_4_i_i_reg_4706_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_4_i_i_fu_2123_p23_out[0]),
        .Q(\r_V_6_4_i_i_reg_4706_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \r_V_6_4_i_i_reg_4706_reg[1] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_4_i_i_fu_2123_p23_out[1]),
        .Q(\r_V_6_4_i_i_reg_4706_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \r_V_6_4_i_i_reg_4706_reg[2] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_4_i_i_fu_2123_p23_out[2]),
        .Q(\r_V_6_4_i_i_reg_4706_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \r_V_6_4_i_i_reg_4706_reg[3] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_4_i_i_fu_2123_p23_out[3]),
        .Q(\r_V_6_4_i_i_reg_4706_reg[8]_0 [3]),
        .R(1'b0));
  CARRY4 \r_V_6_4_i_i_reg_4706_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_4_i_i_reg_4706_reg[3]_i_1_n_0 ,\r_V_6_4_i_i_reg_4706_reg[3]_i_1_n_1 ,\r_V_6_4_i_i_reg_4706_reg[3]_i_1_n_2 ,\r_V_6_4_i_i_reg_4706_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(lhs_V_i_i_reg_4615[3:0]),
        .O(r_V_6_4_i_i_fu_2123_p23_out[3:0]),
        .S({\r_V_6_4_i_i_reg_4706[3]_i_2_n_0 ,\r_V_6_4_i_i_reg_4706[3]_i_3_n_0 ,\r_V_6_4_i_i_reg_4706[3]_i_4_n_0 ,\r_V_6_4_i_i_reg_4706[3]_i_5_n_0 }));
  FDRE \r_V_6_4_i_i_reg_4706_reg[4] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_4_i_i_fu_2123_p23_out[4]),
        .Q(\r_V_6_4_i_i_reg_4706_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \r_V_6_4_i_i_reg_4706_reg[5] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_4_i_i_fu_2123_p23_out[5]),
        .Q(\r_V_6_4_i_i_reg_4706_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \r_V_6_4_i_i_reg_4706_reg[6] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_4_i_i_fu_2123_p23_out[6]),
        .Q(\r_V_6_4_i_i_reg_4706_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \r_V_6_4_i_i_reg_4706_reg[7] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_4_i_i_fu_2123_p23_out[7]),
        .Q(\r_V_6_4_i_i_reg_4706_reg[8]_0 [7]),
        .R(1'b0));
  CARRY4 \r_V_6_4_i_i_reg_4706_reg[7]_i_1 
       (.CI(\r_V_6_4_i_i_reg_4706_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_4_i_i_reg_4706_reg[7]_i_1_n_0 ,\r_V_6_4_i_i_reg_4706_reg[7]_i_1_n_1 ,\r_V_6_4_i_i_reg_4706_reg[7]_i_1_n_2 ,\r_V_6_4_i_i_reg_4706_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_V_i_i_reg_4615[7:4]),
        .O(r_V_6_4_i_i_fu_2123_p23_out[7:4]),
        .S({\r_V_6_4_i_i_reg_4706[7]_i_2_n_0 ,\r_V_6_4_i_i_reg_4706[7]_i_3_n_0 ,\r_V_6_4_i_i_reg_4706[7]_i_4_n_0 ,\r_V_6_4_i_i_reg_4706[7]_i_5_n_0 }));
  FDRE \r_V_6_4_i_i_reg_4706_reg[8] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_4_i_i_fu_2123_p23_out[8]),
        .Q(\r_V_6_4_i_i_reg_4706_reg[8]_0 [8]),
        .R(1'b0));
  CARRY4 \r_V_6_4_i_i_reg_4706_reg[8]_i_1 
       (.CI(\r_V_6_4_i_i_reg_4706_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_6_4_i_i_reg_4706_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_6_4_i_i_reg_4706_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_6_4_i_i_fu_2123_p23_out[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_4713[3]_i_2 
       (.I0(lhs_V_i_i_reg_4615[3]),
        .I1(win_val_2_V_0_load_reg_4575[3]),
        .O(\r_V_6_5_i_i_reg_4713[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_4713[3]_i_3 
       (.I0(lhs_V_i_i_reg_4615[2]),
        .I1(win_val_2_V_0_load_reg_4575[2]),
        .O(\r_V_6_5_i_i_reg_4713[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_4713[3]_i_4 
       (.I0(lhs_V_i_i_reg_4615[1]),
        .I1(win_val_2_V_0_load_reg_4575[1]),
        .O(\r_V_6_5_i_i_reg_4713[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_4713[3]_i_5 
       (.I0(lhs_V_i_i_reg_4615[0]),
        .I1(win_val_2_V_0_load_reg_4575[0]),
        .O(\r_V_6_5_i_i_reg_4713[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_4713[7]_i_2 
       (.I0(lhs_V_i_i_reg_4615[7]),
        .I1(win_val_2_V_0_load_reg_4575[7]),
        .O(\r_V_6_5_i_i_reg_4713[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_4713[7]_i_3 
       (.I0(lhs_V_i_i_reg_4615[6]),
        .I1(win_val_2_V_0_load_reg_4575[6]),
        .O(\r_V_6_5_i_i_reg_4713[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_4713[7]_i_4 
       (.I0(lhs_V_i_i_reg_4615[5]),
        .I1(win_val_2_V_0_load_reg_4575[5]),
        .O(\r_V_6_5_i_i_reg_4713[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_5_i_i_reg_4713[7]_i_5 
       (.I0(lhs_V_i_i_reg_4615[4]),
        .I1(win_val_2_V_0_load_reg_4575[4]),
        .O(\r_V_6_5_i_i_reg_4713[7]_i_5_n_0 ));
  FDRE \r_V_6_5_i_i_reg_4713_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_5_i_i_fu_2161_p22_out[0]),
        .Q(\r_V_6_5_i_i_reg_4713_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \r_V_6_5_i_i_reg_4713_reg[1] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_5_i_i_fu_2161_p22_out[1]),
        .Q(\r_V_6_5_i_i_reg_4713_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \r_V_6_5_i_i_reg_4713_reg[2] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_5_i_i_fu_2161_p22_out[2]),
        .Q(\r_V_6_5_i_i_reg_4713_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \r_V_6_5_i_i_reg_4713_reg[3] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_5_i_i_fu_2161_p22_out[3]),
        .Q(\r_V_6_5_i_i_reg_4713_reg[8]_0 [3]),
        .R(1'b0));
  CARRY4 \r_V_6_5_i_i_reg_4713_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_5_i_i_reg_4713_reg[3]_i_1_n_0 ,\r_V_6_5_i_i_reg_4713_reg[3]_i_1_n_1 ,\r_V_6_5_i_i_reg_4713_reg[3]_i_1_n_2 ,\r_V_6_5_i_i_reg_4713_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(lhs_V_i_i_reg_4615[3:0]),
        .O(r_V_6_5_i_i_fu_2161_p22_out[3:0]),
        .S({\r_V_6_5_i_i_reg_4713[3]_i_2_n_0 ,\r_V_6_5_i_i_reg_4713[3]_i_3_n_0 ,\r_V_6_5_i_i_reg_4713[3]_i_4_n_0 ,\r_V_6_5_i_i_reg_4713[3]_i_5_n_0 }));
  FDRE \r_V_6_5_i_i_reg_4713_reg[4] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_5_i_i_fu_2161_p22_out[4]),
        .Q(\r_V_6_5_i_i_reg_4713_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \r_V_6_5_i_i_reg_4713_reg[5] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_5_i_i_fu_2161_p22_out[5]),
        .Q(\r_V_6_5_i_i_reg_4713_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \r_V_6_5_i_i_reg_4713_reg[6] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_5_i_i_fu_2161_p22_out[6]),
        .Q(\r_V_6_5_i_i_reg_4713_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \r_V_6_5_i_i_reg_4713_reg[7] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_5_i_i_fu_2161_p22_out[7]),
        .Q(\r_V_6_5_i_i_reg_4713_reg[8]_0 [7]),
        .R(1'b0));
  CARRY4 \r_V_6_5_i_i_reg_4713_reg[7]_i_1 
       (.CI(\r_V_6_5_i_i_reg_4713_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_5_i_i_reg_4713_reg[7]_i_1_n_0 ,\r_V_6_5_i_i_reg_4713_reg[7]_i_1_n_1 ,\r_V_6_5_i_i_reg_4713_reg[7]_i_1_n_2 ,\r_V_6_5_i_i_reg_4713_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_V_i_i_reg_4615[7:4]),
        .O(r_V_6_5_i_i_fu_2161_p22_out[7:4]),
        .S({\r_V_6_5_i_i_reg_4713[7]_i_2_n_0 ,\r_V_6_5_i_i_reg_4713[7]_i_3_n_0 ,\r_V_6_5_i_i_reg_4713[7]_i_4_n_0 ,\r_V_6_5_i_i_reg_4713[7]_i_5_n_0 }));
  FDRE \r_V_6_5_i_i_reg_4713_reg[8] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_5_i_i_fu_2161_p22_out[8]),
        .Q(\r_V_6_5_i_i_reg_4713_reg[8]_0 [8]),
        .R(1'b0));
  CARRY4 \r_V_6_5_i_i_reg_4713_reg[8]_i_1 
       (.CI(\r_V_6_5_i_i_reg_4713_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_6_5_i_i_reg_4713_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_6_5_i_i_reg_4713_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_6_5_i_i_fu_2161_p22_out[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_4725[3]_i_2 
       (.I0(lhs_V_i_i_reg_4615[3]),
        .I1(win_val_1_V_1_load_reg_4570[3]),
        .O(\r_V_6_6_i_i_reg_4725[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_4725[3]_i_3 
       (.I0(lhs_V_i_i_reg_4615[2]),
        .I1(win_val_1_V_1_load_reg_4570[2]),
        .O(\r_V_6_6_i_i_reg_4725[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_4725[3]_i_4 
       (.I0(lhs_V_i_i_reg_4615[1]),
        .I1(win_val_1_V_1_load_reg_4570[1]),
        .O(\r_V_6_6_i_i_reg_4725[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_4725[3]_i_5 
       (.I0(lhs_V_i_i_reg_4615[0]),
        .I1(win_val_1_V_1_load_reg_4570[0]),
        .O(\r_V_6_6_i_i_reg_4725[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_4725[7]_i_2 
       (.I0(lhs_V_i_i_reg_4615[7]),
        .I1(win_val_1_V_1_load_reg_4570[7]),
        .O(\r_V_6_6_i_i_reg_4725[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_4725[7]_i_3 
       (.I0(lhs_V_i_i_reg_4615[6]),
        .I1(win_val_1_V_1_load_reg_4570[6]),
        .O(\r_V_6_6_i_i_reg_4725[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_4725[7]_i_4 
       (.I0(lhs_V_i_i_reg_4615[5]),
        .I1(win_val_1_V_1_load_reg_4570[5]),
        .O(\r_V_6_6_i_i_reg_4725[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_6_i_i_reg_4725[7]_i_5 
       (.I0(lhs_V_i_i_reg_4615[4]),
        .I1(win_val_1_V_1_load_reg_4570[4]),
        .O(\r_V_6_6_i_i_reg_4725[7]_i_5_n_0 ));
  FDRE \r_V_6_6_i_i_reg_4725_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_6_i_i_fu_2207_p21_out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \r_V_6_6_i_i_reg_4725_reg[1] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_6_i_i_fu_2207_p21_out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \r_V_6_6_i_i_reg_4725_reg[2] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_6_i_i_fu_2207_p21_out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \r_V_6_6_i_i_reg_4725_reg[3] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_6_i_i_fu_2207_p21_out[3]),
        .Q(Q[3]),
        .R(1'b0));
  CARRY4 \r_V_6_6_i_i_reg_4725_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_6_i_i_reg_4725_reg[3]_i_1_n_0 ,\r_V_6_6_i_i_reg_4725_reg[3]_i_1_n_1 ,\r_V_6_6_i_i_reg_4725_reg[3]_i_1_n_2 ,\r_V_6_6_i_i_reg_4725_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(lhs_V_i_i_reg_4615[3:0]),
        .O(r_V_6_6_i_i_fu_2207_p21_out[3:0]),
        .S({\r_V_6_6_i_i_reg_4725[3]_i_2_n_0 ,\r_V_6_6_i_i_reg_4725[3]_i_3_n_0 ,\r_V_6_6_i_i_reg_4725[3]_i_4_n_0 ,\r_V_6_6_i_i_reg_4725[3]_i_5_n_0 }));
  FDRE \r_V_6_6_i_i_reg_4725_reg[4] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_6_i_i_fu_2207_p21_out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \r_V_6_6_i_i_reg_4725_reg[5] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_6_i_i_fu_2207_p21_out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \r_V_6_6_i_i_reg_4725_reg[6] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_6_i_i_fu_2207_p21_out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \r_V_6_6_i_i_reg_4725_reg[7] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_6_i_i_fu_2207_p21_out[7]),
        .Q(Q[7]),
        .R(1'b0));
  CARRY4 \r_V_6_6_i_i_reg_4725_reg[7]_i_1 
       (.CI(\r_V_6_6_i_i_reg_4725_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_6_i_i_reg_4725_reg[7]_i_1_n_0 ,\r_V_6_6_i_i_reg_4725_reg[7]_i_1_n_1 ,\r_V_6_6_i_i_reg_4725_reg[7]_i_1_n_2 ,\r_V_6_6_i_i_reg_4725_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_V_i_i_reg_4615[7:4]),
        .O(r_V_6_6_i_i_fu_2207_p21_out[7:4]),
        .S({\r_V_6_6_i_i_reg_4725[7]_i_2_n_0 ,\r_V_6_6_i_i_reg_4725[7]_i_3_n_0 ,\r_V_6_6_i_i_reg_4725[7]_i_4_n_0 ,\r_V_6_6_i_i_reg_4725[7]_i_5_n_0 }));
  FDRE \r_V_6_6_i_i_reg_4725_reg[8] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_6_i_i_fu_2207_p21_out[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \r_V_6_6_i_i_reg_4725_reg[8]_i_1 
       (.CI(\r_V_6_6_i_i_reg_4725_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_6_6_i_i_reg_4725_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_6_6_i_i_reg_4725_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_6_6_i_i_fu_2207_p21_out[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_4737[3]_i_2 
       (.I0(lhs_V_i_i_reg_4615[3]),
        .I1(win_val_0_V_2_load_reg_4565[3]),
        .O(\r_V_6_7_i_i_reg_4737[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_4737[3]_i_3 
       (.I0(lhs_V_i_i_reg_4615[2]),
        .I1(win_val_0_V_2_load_reg_4565[2]),
        .O(\r_V_6_7_i_i_reg_4737[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_4737[3]_i_4 
       (.I0(lhs_V_i_i_reg_4615[1]),
        .I1(win_val_0_V_2_load_reg_4565[1]),
        .O(\r_V_6_7_i_i_reg_4737[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_4737[3]_i_5 
       (.I0(lhs_V_i_i_reg_4615[0]),
        .I1(win_val_0_V_2_load_reg_4565[0]),
        .O(\r_V_6_7_i_i_reg_4737[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_4737[7]_i_2 
       (.I0(lhs_V_i_i_reg_4615[7]),
        .I1(win_val_0_V_2_load_reg_4565[7]),
        .O(\r_V_6_7_i_i_reg_4737[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_4737[7]_i_3 
       (.I0(lhs_V_i_i_reg_4615[6]),
        .I1(win_val_0_V_2_load_reg_4565[6]),
        .O(\r_V_6_7_i_i_reg_4737[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_4737[7]_i_4 
       (.I0(lhs_V_i_i_reg_4615[5]),
        .I1(win_val_0_V_2_load_reg_4565[5]),
        .O(\r_V_6_7_i_i_reg_4737[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_7_i_i_reg_4737[7]_i_5 
       (.I0(lhs_V_i_i_reg_4615[4]),
        .I1(win_val_0_V_2_load_reg_4565[4]),
        .O(\r_V_6_7_i_i_reg_4737[7]_i_5_n_0 ));
  FDRE \r_V_6_7_i_i_reg_4737_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_7_i_i_fu_2255_p20_out[0]),
        .Q(\r_V_6_7_i_i_reg_4737_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \r_V_6_7_i_i_reg_4737_reg[1] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_7_i_i_fu_2255_p20_out[1]),
        .Q(\r_V_6_7_i_i_reg_4737_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \r_V_6_7_i_i_reg_4737_reg[2] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_7_i_i_fu_2255_p20_out[2]),
        .Q(\r_V_6_7_i_i_reg_4737_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \r_V_6_7_i_i_reg_4737_reg[3] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_7_i_i_fu_2255_p20_out[3]),
        .Q(\r_V_6_7_i_i_reg_4737_reg[8]_0 [3]),
        .R(1'b0));
  CARRY4 \r_V_6_7_i_i_reg_4737_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_7_i_i_reg_4737_reg[3]_i_1_n_0 ,\r_V_6_7_i_i_reg_4737_reg[3]_i_1_n_1 ,\r_V_6_7_i_i_reg_4737_reg[3]_i_1_n_2 ,\r_V_6_7_i_i_reg_4737_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(lhs_V_i_i_reg_4615[3:0]),
        .O(r_V_6_7_i_i_fu_2255_p20_out[3:0]),
        .S({\r_V_6_7_i_i_reg_4737[3]_i_2_n_0 ,\r_V_6_7_i_i_reg_4737[3]_i_3_n_0 ,\r_V_6_7_i_i_reg_4737[3]_i_4_n_0 ,\r_V_6_7_i_i_reg_4737[3]_i_5_n_0 }));
  FDRE \r_V_6_7_i_i_reg_4737_reg[4] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_7_i_i_fu_2255_p20_out[4]),
        .Q(\r_V_6_7_i_i_reg_4737_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \r_V_6_7_i_i_reg_4737_reg[5] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_7_i_i_fu_2255_p20_out[5]),
        .Q(\r_V_6_7_i_i_reg_4737_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \r_V_6_7_i_i_reg_4737_reg[6] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_7_i_i_fu_2255_p20_out[6]),
        .Q(\r_V_6_7_i_i_reg_4737_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \r_V_6_7_i_i_reg_4737_reg[7] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_7_i_i_fu_2255_p20_out[7]),
        .Q(\r_V_6_7_i_i_reg_4737_reg[8]_0 [7]),
        .R(1'b0));
  CARRY4 \r_V_6_7_i_i_reg_4737_reg[7]_i_1 
       (.CI(\r_V_6_7_i_i_reg_4737_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_7_i_i_reg_4737_reg[7]_i_1_n_0 ,\r_V_6_7_i_i_reg_4737_reg[7]_i_1_n_1 ,\r_V_6_7_i_i_reg_4737_reg[7]_i_1_n_2 ,\r_V_6_7_i_i_reg_4737_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_V_i_i_reg_4615[7:4]),
        .O(r_V_6_7_i_i_fu_2255_p20_out[7:4]),
        .S({\r_V_6_7_i_i_reg_4737[7]_i_2_n_0 ,\r_V_6_7_i_i_reg_4737[7]_i_3_n_0 ,\r_V_6_7_i_i_reg_4737[7]_i_4_n_0 ,\r_V_6_7_i_i_reg_4737[7]_i_5_n_0 }));
  FDRE \r_V_6_7_i_i_reg_4737_reg[8] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_7_i_i_fu_2255_p20_out[8]),
        .Q(\r_V_6_7_i_i_reg_4737_reg[8]_0 [8]),
        .R(1'b0));
  CARRY4 \r_V_6_7_i_i_reg_4737_reg[8]_i_1 
       (.CI(\r_V_6_7_i_i_reg_4737_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_6_7_i_i_reg_4737_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_6_7_i_i_reg_4737_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_6_7_i_i_fu_2255_p20_out[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_4671[3]_i_2 
       (.I0(lhs_V_i_i_reg_4615[3]),
        .I1(win_val_6_V_2_1_lo_reg_4605[3]),
        .O(\r_V_6_i_i_reg_4671[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_4671[3]_i_3 
       (.I0(lhs_V_i_i_reg_4615[2]),
        .I1(win_val_6_V_2_1_lo_reg_4605[2]),
        .O(\r_V_6_i_i_reg_4671[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_4671[3]_i_4 
       (.I0(lhs_V_i_i_reg_4615[1]),
        .I1(win_val_6_V_2_1_lo_reg_4605[1]),
        .O(\r_V_6_i_i_reg_4671[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_4671[3]_i_5 
       (.I0(lhs_V_i_i_reg_4615[0]),
        .I1(win_val_6_V_2_1_lo_reg_4605[0]),
        .O(\r_V_6_i_i_reg_4671[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_4671[7]_i_2 
       (.I0(lhs_V_i_i_reg_4615[7]),
        .I1(win_val_6_V_2_1_lo_reg_4605[7]),
        .O(\r_V_6_i_i_reg_4671[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_4671[7]_i_3 
       (.I0(lhs_V_i_i_reg_4615[6]),
        .I1(win_val_6_V_2_1_lo_reg_4605[6]),
        .O(\r_V_6_i_i_reg_4671[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_4671[7]_i_4 
       (.I0(lhs_V_i_i_reg_4615[5]),
        .I1(win_val_6_V_2_1_lo_reg_4605[5]),
        .O(\r_V_6_i_i_reg_4671[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_6_i_i_reg_4671[7]_i_5 
       (.I0(lhs_V_i_i_reg_4615[4]),
        .I1(win_val_6_V_2_1_lo_reg_4605[4]),
        .O(\r_V_6_i_i_reg_4671[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_i_i_reg_4671[8]_i_1 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_6 ),
        .O(r_V_6_i_i_fu_1907_p27_out));
  FDRE \r_V_6_i_i_reg_4671_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_3 [0]),
        .Q(r_V_6_i_i_reg_4671[0]),
        .R(1'b0));
  FDRE \r_V_6_i_i_reg_4671_reg[1] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_3 [1]),
        .Q(r_V_6_i_i_reg_4671[1]),
        .R(1'b0));
  FDRE \r_V_6_i_i_reg_4671_reg[2] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_3 [2]),
        .Q(r_V_6_i_i_reg_4671[2]),
        .R(1'b0));
  FDRE \r_V_6_i_i_reg_4671_reg[3] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_3 [3]),
        .Q(r_V_6_i_i_reg_4671[3]),
        .R(1'b0));
  CARRY4 \r_V_6_i_i_reg_4671_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_i_i_reg_4671_reg[3]_i_1_n_0 ,\r_V_6_i_i_reg_4671_reg[3]_i_1_n_1 ,\r_V_6_i_i_reg_4671_reg[3]_i_1_n_2 ,\r_V_6_i_i_reg_4671_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(lhs_V_i_i_reg_4615[3:0]),
        .O(\lhs_V_i_i_reg_4615_reg[7]_3 [3:0]),
        .S({\r_V_6_i_i_reg_4671[3]_i_2_n_0 ,\r_V_6_i_i_reg_4671[3]_i_3_n_0 ,\r_V_6_i_i_reg_4671[3]_i_4_n_0 ,\r_V_6_i_i_reg_4671[3]_i_5_n_0 }));
  FDRE \r_V_6_i_i_reg_4671_reg[4] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_3 [4]),
        .Q(r_V_6_i_i_reg_4671[4]),
        .R(1'b0));
  FDRE \r_V_6_i_i_reg_4671_reg[5] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_3 [5]),
        .Q(r_V_6_i_i_reg_4671[5]),
        .R(1'b0));
  FDRE \r_V_6_i_i_reg_4671_reg[6] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_3 [6]),
        .Q(r_V_6_i_i_reg_4671[6]),
        .R(1'b0));
  FDRE \r_V_6_i_i_reg_4671_reg[7] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_3 [7]),
        .Q(r_V_6_i_i_reg_4671[7]),
        .R(1'b0));
  CARRY4 \r_V_6_i_i_reg_4671_reg[7]_i_1 
       (.CI(\r_V_6_i_i_reg_4671_reg[3]_i_1_n_0 ),
        .CO({\r_V_6_i_i_reg_4671_reg[7]_i_1_n_0 ,\r_V_6_i_i_reg_4671_reg[7]_i_1_n_1 ,\r_V_6_i_i_reg_4671_reg[7]_i_1_n_2 ,\r_V_6_i_i_reg_4671_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_V_i_i_reg_4615[7:4]),
        .O(\lhs_V_i_i_reg_4615_reg[7]_3 [7:4]),
        .S({\r_V_6_i_i_reg_4671[7]_i_2_n_0 ,\r_V_6_i_i_reg_4671[7]_i_3_n_0 ,\r_V_6_i_i_reg_4671[7]_i_4_n_0 ,\r_V_6_i_i_reg_4671[7]_i_5_n_0 }));
  FDRE \r_V_6_i_i_reg_4671_reg[8] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_6_i_i_fu_1907_p27_out),
        .Q(r_V_6_i_i_reg_4671[8]),
        .R(1'b0));
  CARRY4 \r_V_6_i_i_reg_4671_reg[8]_i_2 
       (.CI(\r_V_6_i_i_reg_4671_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_V_6_i_i_reg_4671_reg[8]_i_2_CO_UNCONNECTED [3:1],\lhs_V_i_i_reg_4615_reg[7]_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_6_i_i_reg_4671_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_4732[3]_i_2 
       (.I0(lhs_V_i_i_reg_4615[3]),
        .I1(win_val_6_V_3_load_reg_4610[3]),
        .O(\r_V_8_i_i_reg_4732[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_4732[3]_i_3 
       (.I0(lhs_V_i_i_reg_4615[2]),
        .I1(win_val_6_V_3_load_reg_4610[2]),
        .O(\r_V_8_i_i_reg_4732[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_4732[3]_i_4 
       (.I0(lhs_V_i_i_reg_4615[1]),
        .I1(win_val_6_V_3_load_reg_4610[1]),
        .O(\r_V_8_i_i_reg_4732[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_4732[3]_i_5 
       (.I0(lhs_V_i_i_reg_4615[0]),
        .I1(win_val_6_V_3_load_reg_4610[0]),
        .O(\r_V_8_i_i_reg_4732[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_4732[7]_i_2 
       (.I0(lhs_V_i_i_reg_4615[7]),
        .I1(win_val_6_V_3_load_reg_4610[7]),
        .O(\r_V_8_i_i_reg_4732[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_4732[7]_i_3 
       (.I0(lhs_V_i_i_reg_4615[6]),
        .I1(win_val_6_V_3_load_reg_4610[6]),
        .O(\r_V_8_i_i_reg_4732[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_4732[7]_i_4 
       (.I0(lhs_V_i_i_reg_4615[5]),
        .I1(win_val_6_V_3_load_reg_4610[5]),
        .O(\r_V_8_i_i_reg_4732[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_8_i_i_reg_4732[7]_i_5 
       (.I0(lhs_V_i_i_reg_4615[4]),
        .I1(win_val_6_V_3_load_reg_4610[4]),
        .O(\r_V_8_i_i_reg_4732[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_8_i_i_reg_4732[8]_i_1 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_7 ),
        .O(r_V_8_i_i_fu_2247_p28_out));
  FDRE \r_V_8_i_i_reg_4732_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_4 [0]),
        .Q(r_V_8_i_i_reg_4732[0]),
        .R(1'b0));
  FDRE \r_V_8_i_i_reg_4732_reg[1] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_4 [1]),
        .Q(r_V_8_i_i_reg_4732[1]),
        .R(1'b0));
  FDRE \r_V_8_i_i_reg_4732_reg[2] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_4 [2]),
        .Q(r_V_8_i_i_reg_4732[2]),
        .R(1'b0));
  FDRE \r_V_8_i_i_reg_4732_reg[3] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_4 [3]),
        .Q(r_V_8_i_i_reg_4732[3]),
        .R(1'b0));
  CARRY4 \r_V_8_i_i_reg_4732_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_8_i_i_reg_4732_reg[3]_i_1_n_0 ,\r_V_8_i_i_reg_4732_reg[3]_i_1_n_1 ,\r_V_8_i_i_reg_4732_reg[3]_i_1_n_2 ,\r_V_8_i_i_reg_4732_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(lhs_V_i_i_reg_4615[3:0]),
        .O(\lhs_V_i_i_reg_4615_reg[7]_4 [3:0]),
        .S({\r_V_8_i_i_reg_4732[3]_i_2_n_0 ,\r_V_8_i_i_reg_4732[3]_i_3_n_0 ,\r_V_8_i_i_reg_4732[3]_i_4_n_0 ,\r_V_8_i_i_reg_4732[3]_i_5_n_0 }));
  FDRE \r_V_8_i_i_reg_4732_reg[4] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_4 [4]),
        .Q(r_V_8_i_i_reg_4732[4]),
        .R(1'b0));
  FDRE \r_V_8_i_i_reg_4732_reg[5] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_4 [5]),
        .Q(r_V_8_i_i_reg_4732[5]),
        .R(1'b0));
  FDRE \r_V_8_i_i_reg_4732_reg[6] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_4 [6]),
        .Q(r_V_8_i_i_reg_4732[6]),
        .R(1'b0));
  FDRE \r_V_8_i_i_reg_4732_reg[7] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_4 [7]),
        .Q(r_V_8_i_i_reg_4732[7]),
        .R(1'b0));
  CARRY4 \r_V_8_i_i_reg_4732_reg[7]_i_1 
       (.CI(\r_V_8_i_i_reg_4732_reg[3]_i_1_n_0 ),
        .CO({\r_V_8_i_i_reg_4732_reg[7]_i_1_n_0 ,\r_V_8_i_i_reg_4732_reg[7]_i_1_n_1 ,\r_V_8_i_i_reg_4732_reg[7]_i_1_n_2 ,\r_V_8_i_i_reg_4732_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_V_i_i_reg_4615[7:4]),
        .O(\lhs_V_i_i_reg_4615_reg[7]_4 [7:4]),
        .S({\r_V_8_i_i_reg_4732[7]_i_2_n_0 ,\r_V_8_i_i_reg_4732[7]_i_3_n_0 ,\r_V_8_i_i_reg_4732[7]_i_4_n_0 ,\r_V_8_i_i_reg_4732[7]_i_5_n_0 }));
  FDRE \r_V_8_i_i_reg_4732_reg[8] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_8_i_i_fu_2247_p28_out),
        .Q(r_V_8_i_i_reg_4732[8]),
        .R(1'b0));
  CARRY4 \r_V_8_i_i_reg_4732_reg[8]_i_2 
       (.CI(\r_V_8_i_i_reg_4732_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_V_8_i_i_reg_4732_reg[8]_i_2_CO_UNCONNECTED [3:1],\lhs_V_i_i_reg_4615_reg[7]_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_8_i_i_reg_4732_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_64_reg_4720[3]_i_2 
       (.I0(lhs_V_i_i_reg_4615[3]),
        .I1(win_val_5_V_4_load_reg_4595[3]),
        .O(\r_V_i_i_64_reg_4720[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_64_reg_4720[3]_i_3 
       (.I0(lhs_V_i_i_reg_4615[2]),
        .I1(win_val_5_V_4_load_reg_4595[2]),
        .O(\r_V_i_i_64_reg_4720[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_64_reg_4720[3]_i_4 
       (.I0(lhs_V_i_i_reg_4615[1]),
        .I1(win_val_5_V_4_load_reg_4595[1]),
        .O(\r_V_i_i_64_reg_4720[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_64_reg_4720[3]_i_5 
       (.I0(lhs_V_i_i_reg_4615[0]),
        .I1(win_val_5_V_4_load_reg_4595[0]),
        .O(\r_V_i_i_64_reg_4720[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_64_reg_4720[7]_i_2 
       (.I0(lhs_V_i_i_reg_4615[7]),
        .I1(win_val_5_V_4_load_reg_4595[7]),
        .O(\r_V_i_i_64_reg_4720[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_64_reg_4720[7]_i_3 
       (.I0(lhs_V_i_i_reg_4615[6]),
        .I1(win_val_5_V_4_load_reg_4595[6]),
        .O(\r_V_i_i_64_reg_4720[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_64_reg_4720[7]_i_4 
       (.I0(lhs_V_i_i_reg_4615[5]),
        .I1(win_val_5_V_4_load_reg_4595[5]),
        .O(\r_V_i_i_64_reg_4720[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_64_reg_4720[7]_i_5 
       (.I0(lhs_V_i_i_reg_4615[4]),
        .I1(win_val_5_V_4_load_reg_4595[4]),
        .O(\r_V_i_i_64_reg_4720[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_i_i_64_reg_4720[8]_i_1 
       (.I0(\lhs_V_i_i_reg_4615_reg[7]_0 ),
        .O(r_V_i_i_64_fu_2199_p29_out[8]));
  FDRE \r_V_i_i_64_reg_4720_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_i_i_64_fu_2199_p29_out[0]),
        .Q(r_V_i_i_64_reg_4720[0]),
        .R(1'b0));
  FDRE \r_V_i_i_64_reg_4720_reg[1] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_i_i_64_fu_2199_p29_out[1]),
        .Q(r_V_i_i_64_reg_4720[1]),
        .R(1'b0));
  FDRE \r_V_i_i_64_reg_4720_reg[2] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_1 [0]),
        .Q(r_V_i_i_64_reg_4720[2]),
        .R(1'b0));
  FDRE \r_V_i_i_64_reg_4720_reg[3] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_1 [1]),
        .Q(r_V_i_i_64_reg_4720[3]),
        .R(1'b0));
  CARRY4 \r_V_i_i_64_reg_4720_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_i_i_64_reg_4720_reg[3]_i_1_n_0 ,\r_V_i_i_64_reg_4720_reg[3]_i_1_n_1 ,\r_V_i_i_64_reg_4720_reg[3]_i_1_n_2 ,\r_V_i_i_64_reg_4720_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(lhs_V_i_i_reg_4615[3:0]),
        .O({\lhs_V_i_i_reg_4615_reg[7]_1 [1:0],r_V_i_i_64_fu_2199_p29_out[1:0]}),
        .S({\r_V_i_i_64_reg_4720[3]_i_2_n_0 ,\r_V_i_i_64_reg_4720[3]_i_3_n_0 ,\r_V_i_i_64_reg_4720[3]_i_4_n_0 ,\r_V_i_i_64_reg_4720[3]_i_5_n_0 }));
  FDRE \r_V_i_i_64_reg_4720_reg[4] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_1 [2]),
        .Q(r_V_i_i_64_reg_4720[4]),
        .R(1'b0));
  FDRE \r_V_i_i_64_reg_4720_reg[5] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_1 [3]),
        .Q(r_V_i_i_64_reg_4720[5]),
        .R(1'b0));
  FDRE \r_V_i_i_64_reg_4720_reg[6] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_1 [4]),
        .Q(r_V_i_i_64_reg_4720[6]),
        .R(1'b0));
  FDRE \r_V_i_i_64_reg_4720_reg[7] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(\lhs_V_i_i_reg_4615_reg[7]_1 [5]),
        .Q(r_V_i_i_64_reg_4720[7]),
        .R(1'b0));
  CARRY4 \r_V_i_i_64_reg_4720_reg[7]_i_1 
       (.CI(\r_V_i_i_64_reg_4720_reg[3]_i_1_n_0 ),
        .CO({\r_V_i_i_64_reg_4720_reg[7]_i_1_n_0 ,\r_V_i_i_64_reg_4720_reg[7]_i_1_n_1 ,\r_V_i_i_64_reg_4720_reg[7]_i_1_n_2 ,\r_V_i_i_64_reg_4720_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_V_i_i_reg_4615[7:4]),
        .O(\lhs_V_i_i_reg_4615_reg[7]_1 [5:2]),
        .S({\r_V_i_i_64_reg_4720[7]_i_2_n_0 ,\r_V_i_i_64_reg_4720[7]_i_3_n_0 ,\r_V_i_i_64_reg_4720[7]_i_4_n_0 ,\r_V_i_i_64_reg_4720[7]_i_5_n_0 }));
  FDRE \r_V_i_i_64_reg_4720_reg[8] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(r_V_i_i_64_fu_2199_p29_out[8]),
        .Q(r_V_i_i_64_reg_4720[8]),
        .R(1'b0));
  CARRY4 \r_V_i_i_64_reg_4720_reg[8]_i_2 
       (.CI(\r_V_i_i_64_reg_4720_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_V_i_i_64_reg_4720_reg[8]_i_2_CO_UNCONNECTED [3:1],\lhs_V_i_i_reg_4615_reg[7]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_i_i_64_reg_4720_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_4629[3]_i_2 
       (.I0(win_val_3_V_2_fu_292[3]),
        .I1(win_val_0_V_2_1_fu_212[3]),
        .O(\r_V_i_i_reg_4629[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_4629[3]_i_3 
       (.I0(win_val_3_V_2_fu_292[2]),
        .I1(win_val_0_V_2_1_fu_212[2]),
        .O(\r_V_i_i_reg_4629[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_4629[3]_i_4 
       (.I0(win_val_3_V_2_fu_292[1]),
        .I1(win_val_0_V_2_1_fu_212[1]),
        .O(\r_V_i_i_reg_4629[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_4629[3]_i_5 
       (.I0(win_val_3_V_2_fu_292[0]),
        .I1(win_val_0_V_2_1_fu_212[0]),
        .O(\r_V_i_i_reg_4629[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_4629[7]_i_2 
       (.I0(win_val_3_V_2_fu_292[7]),
        .I1(win_val_0_V_2_1_fu_212[7]),
        .O(\r_V_i_i_reg_4629[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_4629[7]_i_3 
       (.I0(win_val_3_V_2_fu_292[6]),
        .I1(win_val_0_V_2_1_fu_212[6]),
        .O(\r_V_i_i_reg_4629[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_4629[7]_i_4 
       (.I0(win_val_3_V_2_fu_292[5]),
        .I1(win_val_0_V_2_1_fu_212[5]),
        .O(\r_V_i_i_reg_4629[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_i_i_reg_4629[7]_i_5 
       (.I0(win_val_3_V_2_fu_292[4]),
        .I1(win_val_0_V_2_1_fu_212[4]),
        .O(\r_V_i_i_reg_4629[7]_i_5_n_0 ));
  FDRE \r_V_i_i_reg_4629_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_i_i_fu_1848_p2[0]),
        .Q(\r_V_i_i_reg_4629_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \r_V_i_i_reg_4629_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_i_i_fu_1848_p2[1]),
        .Q(\r_V_i_i_reg_4629_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \r_V_i_i_reg_4629_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_i_i_fu_1848_p2[2]),
        .Q(\r_V_i_i_reg_4629_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \r_V_i_i_reg_4629_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_i_i_fu_1848_p2[3]),
        .Q(\r_V_i_i_reg_4629_reg[8]_0 [3]),
        .R(1'b0));
  CARRY4 \r_V_i_i_reg_4629_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_i_i_reg_4629_reg[3]_i_1_n_0 ,\r_V_i_i_reg_4629_reg[3]_i_1_n_1 ,\r_V_i_i_reg_4629_reg[3]_i_1_n_2 ,\r_V_i_i_reg_4629_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(win_val_3_V_2_fu_292[3:0]),
        .O(r_V_i_i_fu_1848_p2[3:0]),
        .S({\r_V_i_i_reg_4629[3]_i_2_n_0 ,\r_V_i_i_reg_4629[3]_i_3_n_0 ,\r_V_i_i_reg_4629[3]_i_4_n_0 ,\r_V_i_i_reg_4629[3]_i_5_n_0 }));
  FDRE \r_V_i_i_reg_4629_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_i_i_fu_1848_p2[4]),
        .Q(\r_V_i_i_reg_4629_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \r_V_i_i_reg_4629_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_i_i_fu_1848_p2[5]),
        .Q(\r_V_i_i_reg_4629_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \r_V_i_i_reg_4629_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_i_i_fu_1848_p2[6]),
        .Q(\r_V_i_i_reg_4629_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \r_V_i_i_reg_4629_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_i_i_fu_1848_p2[7]),
        .Q(\r_V_i_i_reg_4629_reg[8]_0 [7]),
        .R(1'b0));
  CARRY4 \r_V_i_i_reg_4629_reg[7]_i_1 
       (.CI(\r_V_i_i_reg_4629_reg[3]_i_1_n_0 ),
        .CO({\r_V_i_i_reg_4629_reg[7]_i_1_n_0 ,\r_V_i_i_reg_4629_reg[7]_i_1_n_1 ,\r_V_i_i_reg_4629_reg[7]_i_1_n_2 ,\r_V_i_i_reg_4629_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(win_val_3_V_2_fu_292[7:4]),
        .O(r_V_i_i_fu_1848_p2[7:4]),
        .S({\r_V_i_i_reg_4629[7]_i_2_n_0 ,\r_V_i_i_reg_4629[7]_i_3_n_0 ,\r_V_i_i_reg_4629[7]_i_4_n_0 ,\r_V_i_i_reg_4629[7]_i_5_n_0 }));
  FDRE \r_V_i_i_reg_4629_reg[8] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(r_V_i_i_fu_1848_p2[8]),
        .Q(\r_V_i_i_reg_4629_reg[8]_0 [8]),
        .R(1'b0));
  CARRY4 \r_V_i_i_reg_4629_reg[8]_i_1 
       (.CI(\r_V_i_i_reg_4629_reg[7]_i_1_n_0 ),
        .CO(\NLW_r_V_i_i_reg_4629_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_i_i_reg_4629_reg[8]_i_1_O_UNCONNECTED [3:1],r_V_i_i_fu_1848_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h4444044444444444)) 
    \t_V_3_reg_573[10]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(exitcond4_i_i_reg_4507),
        .I5(ap_block_pp0_stage0_subdone6_in),
        .O(t_V_3_reg_573));
  LUT4 #(
    .INIT(16'h2000)) 
    \t_V_3_reg_573[10]_i_2 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(exitcond4_i_i_reg_4507),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(t_V_3_reg_5730));
  FDRE \t_V_3_reg_573_reg[0] 
       (.C(aclk),
        .CE(t_V_3_reg_5730),
        .D(j_V_reg_4511_reg__0[0]),
        .Q(\t_V_3_reg_573_reg_n_0_[0] ),
        .R(t_V_3_reg_573));
  FDRE \t_V_3_reg_573_reg[10] 
       (.C(aclk),
        .CE(t_V_3_reg_5730),
        .D(j_V_reg_4511_reg__0[10]),
        .Q(\t_V_3_reg_573_reg_n_0_[10] ),
        .R(t_V_3_reg_573));
  FDRE \t_V_3_reg_573_reg[1] 
       (.C(aclk),
        .CE(t_V_3_reg_5730),
        .D(j_V_reg_4511_reg__0[1]),
        .Q(\t_V_3_reg_573_reg_n_0_[1] ),
        .R(t_V_3_reg_573));
  FDRE \t_V_3_reg_573_reg[2] 
       (.C(aclk),
        .CE(t_V_3_reg_5730),
        .D(j_V_reg_4511_reg__0[2]),
        .Q(\t_V_3_reg_573_reg_n_0_[2] ),
        .R(t_V_3_reg_573));
  FDRE \t_V_3_reg_573_reg[3] 
       (.C(aclk),
        .CE(t_V_3_reg_5730),
        .D(j_V_reg_4511_reg__0[3]),
        .Q(\t_V_3_reg_573_reg_n_0_[3] ),
        .R(t_V_3_reg_573));
  FDRE \t_V_3_reg_573_reg[4] 
       (.C(aclk),
        .CE(t_V_3_reg_5730),
        .D(j_V_reg_4511_reg__0[4]),
        .Q(\t_V_3_reg_573_reg_n_0_[4] ),
        .R(t_V_3_reg_573));
  FDRE \t_V_3_reg_573_reg[5] 
       (.C(aclk),
        .CE(t_V_3_reg_5730),
        .D(j_V_reg_4511_reg__0[5]),
        .Q(\t_V_3_reg_573_reg_n_0_[5] ),
        .R(t_V_3_reg_573));
  FDRE \t_V_3_reg_573_reg[6] 
       (.C(aclk),
        .CE(t_V_3_reg_5730),
        .D(j_V_reg_4511_reg__0[6]),
        .Q(\t_V_3_reg_573_reg_n_0_[6] ),
        .R(t_V_3_reg_573));
  FDRE \t_V_3_reg_573_reg[7] 
       (.C(aclk),
        .CE(t_V_3_reg_5730),
        .D(j_V_reg_4511_reg__0[7]),
        .Q(\t_V_3_reg_573_reg_n_0_[7] ),
        .R(t_V_3_reg_573));
  FDRE \t_V_3_reg_573_reg[8] 
       (.C(aclk),
        .CE(t_V_3_reg_5730),
        .D(j_V_reg_4511_reg__0[8]),
        .Q(\t_V_3_reg_573_reg_n_0_[8] ),
        .R(t_V_3_reg_573));
  FDRE \t_V_3_reg_573_reg[9] 
       (.C(aclk),
        .CE(t_V_3_reg_5730),
        .D(j_V_reg_4511_reg__0[9]),
        .Q(\t_V_3_reg_573_reg_n_0_[9] ),
        .R(t_V_3_reg_573));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_562[10]_i_1 
       (.I0(sig_hls_fast_corner_ap_start),
        .I1(\ap_CS_fsm_reg[1]_0 [0]),
        .I2(ap_CS_fsm_state24),
        .O(t_V_reg_562));
  FDRE \t_V_reg_562_reg[0] 
       (.C(aclk),
        .CE(ap_CS_fsm_state24),
        .D(i_V_reg_4483[0]),
        .Q(\t_V_reg_562_reg[10]_0 [0]),
        .R(t_V_reg_562));
  FDRE \t_V_reg_562_reg[10] 
       (.C(aclk),
        .CE(ap_CS_fsm_state24),
        .D(i_V_reg_4483[10]),
        .Q(\t_V_reg_562_reg[10]_0 [10]),
        .R(t_V_reg_562));
  FDRE \t_V_reg_562_reg[1] 
       (.C(aclk),
        .CE(ap_CS_fsm_state24),
        .D(i_V_reg_4483[1]),
        .Q(\t_V_reg_562_reg[10]_0 [1]),
        .R(t_V_reg_562));
  FDRE \t_V_reg_562_reg[2] 
       (.C(aclk),
        .CE(ap_CS_fsm_state24),
        .D(i_V_reg_4483[2]),
        .Q(\t_V_reg_562_reg[10]_0 [2]),
        .R(t_V_reg_562));
  FDRE \t_V_reg_562_reg[3] 
       (.C(aclk),
        .CE(ap_CS_fsm_state24),
        .D(i_V_reg_4483[3]),
        .Q(\t_V_reg_562_reg[10]_0 [3]),
        .R(t_V_reg_562));
  FDRE \t_V_reg_562_reg[4] 
       (.C(aclk),
        .CE(ap_CS_fsm_state24),
        .D(i_V_reg_4483[4]),
        .Q(\t_V_reg_562_reg[10]_0 [4]),
        .R(t_V_reg_562));
  FDRE \t_V_reg_562_reg[5] 
       (.C(aclk),
        .CE(ap_CS_fsm_state24),
        .D(i_V_reg_4483[5]),
        .Q(\t_V_reg_562_reg[10]_0 [5]),
        .R(t_V_reg_562));
  FDRE \t_V_reg_562_reg[6] 
       (.C(aclk),
        .CE(ap_CS_fsm_state24),
        .D(i_V_reg_4483[6]),
        .Q(\t_V_reg_562_reg[10]_0 [6]),
        .R(t_V_reg_562));
  FDRE \t_V_reg_562_reg[7] 
       (.C(aclk),
        .CE(ap_CS_fsm_state24),
        .D(i_V_reg_4483[7]),
        .Q(\t_V_reg_562_reg[10]_0 [7]),
        .R(t_V_reg_562));
  FDRE \t_V_reg_562_reg[8] 
       (.C(aclk),
        .CE(ap_CS_fsm_state24),
        .D(i_V_reg_4483[8]),
        .Q(\t_V_reg_562_reg[10]_0 [8]),
        .R(t_V_reg_562));
  FDRE \t_V_reg_562_reg[9] 
       (.C(aclk),
        .CE(ap_CS_fsm_state24),
        .D(i_V_reg_4483[9]),
        .Q(\t_V_reg_562_reg[10]_0 [9]),
        .R(t_V_reg_562));
  LUT6 #(
    .INIT(64'h0010101010101010)) 
    \tmp10_i_reg_4942[0]_i_2 
       (.I0(\tmp_62_10_i_i_reg_4890_reg_n_0_[0] ),
        .I1(tmp_60_11_i_i_reg_4884),
        .I2(\count_1_i_1_i_i_reg_4878_reg_n_0_[3] ),
        .I3(\count_1_i_1_i_i_reg_4878_reg_n_0_[0] ),
        .I4(\count_1_i_1_i_i_reg_4878_reg_n_0_[1] ),
        .I5(\count_1_i_1_i_i_reg_4878_reg_n_0_[2] ),
        .O(\tmp_62_10_i_i_reg_4890_reg[0]_0 ));
  FDRE \tmp10_i_reg_4942_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp10_i_reg_4942_reg[0]_0 ),
        .Q(tmp10_i_reg_4942),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000A0A00F00A0E)) 
    \tmp11_i_reg_4947[0]_i_2 
       (.I0(\count_1_i_5_i_i_reg_4936[4]_i_4_n_0 ),
        .I1(\count_1_i_1_i_i_reg_4878_reg_n_0_[0] ),
        .I2(\count_1_i_1_i_i_reg_4878_reg_n_0_[3] ),
        .I3(\count_1_i_5_i_i_reg_4936[2]_i_2_n_0 ),
        .I4(\tmp11_i_reg_4947[0]_i_3_n_0 ),
        .I5(\tmp11_i_reg_4947[0]_i_4_n_0 ),
        .O(tmp11_i_fu_3140_p2));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp11_i_reg_4947[0]_i_3 
       (.I0(\count_1_i_1_i_i_reg_4878_reg_n_0_[1] ),
        .I1(\count_1_i_1_i_i_reg_4878_reg_n_0_[2] ),
        .O(\tmp11_i_reg_4947[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp11_i_reg_4947[0]_i_4 
       (.I0(\tmp_62_11_i_i_reg_4902_reg_n_0_[0] ),
        .I1(tmp_60_12_i_i_reg_4896),
        .O(\tmp11_i_reg_4947[0]_i_4_n_0 ));
  FDRE \tmp11_i_reg_4947_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp11_i_reg_4947_reg[0]_0 ),
        .Q(tmp11_i_reg_4947),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF1550)) 
    \tmp13_i_reg_4963[0]_i_2 
       (.I0(ap_reg_pp0_iter5_or_cond5_i_i_reg_4749),
        .I1(\count_1_i_5_i_i_reg_4936_reg_n_0_[2] ),
        .I2(\count_1_i_5_i_i_reg_4936_reg_n_0_[3] ),
        .I3(\count_1_i_5_i_i_reg_4936_reg_n_0_[4] ),
        .I4(\tmp13_i_reg_4963[0]_i_3_n_0 ),
        .O(\ap_reg_pp0_iter5_or_cond5_i_i_reg_4749_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h000000005CF050F0)) 
    \tmp13_i_reg_4963[0]_i_3 
       (.I0(\count_1_i_5_i_i_reg_4936_reg_n_0_[0] ),
        .I1(\tmp13_i_reg_4963[0]_i_4_n_0 ),
        .I2(\count_1_i_5_i_i_reg_4936_reg_n_0_[3] ),
        .I3(\count_1_i_5_i_i_reg_4936_reg_n_0_[1] ),
        .I4(\count_1_i_5_i_i_reg_4936_reg_n_0_[2] ),
        .I5(ap_reg_pp0_iter5_or_cond5_i_i_reg_4749),
        .O(\tmp13_i_reg_4963[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02020202020202FF)) 
    \tmp13_i_reg_4963[0]_i_4 
       (.I0(\count_1_i_5_i_i_reg_4936_reg_n_0_[0] ),
        .I1(ap_reg_pp0_iter5_tmp_62_1_i_i_reg_4760),
        .I2(ap_reg_pp0_iter5_tmp_60_1_not_i_i_reg_4755),
        .I3(ap_reg_pp0_iter5_or_cond6_i_i_reg_4765),
        .I4(ap_reg_pp0_iter5_tmp_62_2_i_i_reg_4775),
        .I5(ap_reg_pp0_iter5_tmp_60_2_not_i_i_reg_4770),
        .O(\tmp13_i_reg_4963[0]_i_4_n_0 ));
  FDRE \tmp13_i_reg_4963_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp13_i_reg_4963_reg[0]_0 ),
        .Q(tmp13_i_reg_4963),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \tmp20_i_reg_5416[0]_i_1 
       (.I0(\tmp20_i_reg_5416[0]_i_2_n_0 ),
        .I1(\tmp20_i_reg_5416[0]_i_3_n_0 ),
        .I2(tmp_106_i_i_fu_3941_p2),
        .I3(tmp_106_1_i_i_fu_3947_p2),
        .I4(tmp_22_i_i_reg_5384),
        .I5(tmp_4_i_i_reg_4497),
        .O(tmp20_i_fu_3987_p2));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_10 
       (.I0(core_win_val_1_V_1_fu_192[12]),
        .I1(core_win_val_0_V_0_fu_204[12]),
        .I2(core_win_val_0_V_0_fu_204[13]),
        .I3(core_win_val_1_V_1_fu_192[13]),
        .O(\tmp20_i_reg_5416[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_11 
       (.I0(core_win_val_1_V_1_fu_192[10]),
        .I1(core_win_val_0_V_0_fu_204[10]),
        .I2(core_win_val_0_V_0_fu_204[11]),
        .I3(core_win_val_1_V_1_fu_192[11]),
        .O(\tmp20_i_reg_5416[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_12 
       (.I0(core_win_val_1_V_1_fu_192[8]),
        .I1(core_win_val_0_V_0_fu_204[8]),
        .I2(core_win_val_0_V_0_fu_204[9]),
        .I3(core_win_val_1_V_1_fu_192[9]),
        .O(\tmp20_i_reg_5416[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_13 
       (.I0(core_win_val_1_V_1_fu_192[14]),
        .I1(core_win_val_0_V_0_fu_204[14]),
        .I2(core_win_val_0_V_0_fu_204[15]),
        .I3(core_win_val_1_V_1_fu_192[15]),
        .O(\tmp20_i_reg_5416[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_14 
       (.I0(core_win_val_1_V_1_fu_192[12]),
        .I1(core_win_val_0_V_0_fu_204[12]),
        .I2(core_win_val_1_V_1_fu_192[13]),
        .I3(core_win_val_0_V_0_fu_204[13]),
        .O(\tmp20_i_reg_5416[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_15 
       (.I0(core_win_val_1_V_1_fu_192[10]),
        .I1(core_win_val_0_V_0_fu_204[10]),
        .I2(core_win_val_1_V_1_fu_192[11]),
        .I3(core_win_val_0_V_0_fu_204[11]),
        .O(\tmp20_i_reg_5416[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_16 
       (.I0(core_win_val_1_V_1_fu_192[8]),
        .I1(core_win_val_0_V_0_fu_204[8]),
        .I2(core_win_val_1_V_1_fu_192[9]),
        .I3(core_win_val_0_V_0_fu_204[9]),
        .O(\tmp20_i_reg_5416[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_18 
       (.I0(core_win_val_1_V_1_fu_192[14]),
        .I1(core_win_val_0_V_1_fu_200[14]),
        .I2(core_win_val_1_V_1_fu_192[15]),
        .I3(core_win_val_0_V_1_fu_200[15]),
        .O(\tmp20_i_reg_5416[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_19 
       (.I0(core_win_val_1_V_1_fu_192[12]),
        .I1(core_win_val_0_V_1_fu_200[12]),
        .I2(core_win_val_0_V_1_fu_200[13]),
        .I3(core_win_val_1_V_1_fu_192[13]),
        .O(\tmp20_i_reg_5416[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp20_i_reg_5416[0]_i_2 
       (.I0(core_win_val_1_V_1_fu_192[5]),
        .I1(core_win_val_1_V_1_fu_192[4]),
        .I2(core_win_val_1_V_1_fu_192[7]),
        .I3(core_win_val_1_V_1_fu_192[6]),
        .I4(\tmp20_i_reg_5416[0]_i_6_n_0 ),
        .O(\tmp20_i_reg_5416[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_20 
       (.I0(core_win_val_1_V_1_fu_192[10]),
        .I1(core_win_val_0_V_1_fu_200[10]),
        .I2(core_win_val_0_V_1_fu_200[11]),
        .I3(core_win_val_1_V_1_fu_192[11]),
        .O(\tmp20_i_reg_5416[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_21 
       (.I0(core_win_val_1_V_1_fu_192[8]),
        .I1(core_win_val_0_V_1_fu_200[8]),
        .I2(core_win_val_0_V_1_fu_200[9]),
        .I3(core_win_val_1_V_1_fu_192[9]),
        .O(\tmp20_i_reg_5416[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_22 
       (.I0(core_win_val_1_V_1_fu_192[14]),
        .I1(core_win_val_0_V_1_fu_200[14]),
        .I2(core_win_val_0_V_1_fu_200[15]),
        .I3(core_win_val_1_V_1_fu_192[15]),
        .O(\tmp20_i_reg_5416[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_23 
       (.I0(core_win_val_1_V_1_fu_192[12]),
        .I1(core_win_val_0_V_1_fu_200[12]),
        .I2(core_win_val_1_V_1_fu_192[13]),
        .I3(core_win_val_0_V_1_fu_200[13]),
        .O(\tmp20_i_reg_5416[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_24 
       (.I0(core_win_val_1_V_1_fu_192[10]),
        .I1(core_win_val_0_V_1_fu_200[10]),
        .I2(core_win_val_1_V_1_fu_192[11]),
        .I3(core_win_val_0_V_1_fu_200[11]),
        .O(\tmp20_i_reg_5416[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_25 
       (.I0(core_win_val_1_V_1_fu_192[8]),
        .I1(core_win_val_0_V_1_fu_200[8]),
        .I2(core_win_val_1_V_1_fu_192[9]),
        .I3(core_win_val_0_V_1_fu_200[9]),
        .O(\tmp20_i_reg_5416[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_26 
       (.I0(core_win_val_1_V_1_fu_192[6]),
        .I1(core_win_val_0_V_0_fu_204[6]),
        .I2(core_win_val_0_V_0_fu_204[7]),
        .I3(core_win_val_1_V_1_fu_192[7]),
        .O(\tmp20_i_reg_5416[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_27 
       (.I0(core_win_val_1_V_1_fu_192[4]),
        .I1(core_win_val_0_V_0_fu_204[4]),
        .I2(core_win_val_0_V_0_fu_204[5]),
        .I3(core_win_val_1_V_1_fu_192[5]),
        .O(\tmp20_i_reg_5416[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_28 
       (.I0(core_win_val_1_V_1_fu_192[2]),
        .I1(core_win_val_0_V_0_fu_204[2]),
        .I2(core_win_val_0_V_0_fu_204[3]),
        .I3(core_win_val_1_V_1_fu_192[3]),
        .O(\tmp20_i_reg_5416[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_29 
       (.I0(core_win_val_1_V_1_fu_192[0]),
        .I1(core_win_val_0_V_0_fu_204[0]),
        .I2(core_win_val_0_V_0_fu_204[1]),
        .I3(core_win_val_1_V_1_fu_192[1]),
        .O(\tmp20_i_reg_5416[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp20_i_reg_5416[0]_i_3 
       (.I0(core_win_val_1_V_1_fu_192[13]),
        .I1(core_win_val_1_V_1_fu_192[12]),
        .I2(core_win_val_1_V_1_fu_192[14]),
        .I3(core_win_val_1_V_1_fu_192[15]),
        .I4(\tmp20_i_reg_5416[0]_i_7_n_0 ),
        .O(\tmp20_i_reg_5416[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_30 
       (.I0(core_win_val_1_V_1_fu_192[6]),
        .I1(core_win_val_0_V_0_fu_204[6]),
        .I2(core_win_val_1_V_1_fu_192[7]),
        .I3(core_win_val_0_V_0_fu_204[7]),
        .O(\tmp20_i_reg_5416[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_31 
       (.I0(core_win_val_1_V_1_fu_192[4]),
        .I1(core_win_val_0_V_0_fu_204[4]),
        .I2(core_win_val_1_V_1_fu_192[5]),
        .I3(core_win_val_0_V_0_fu_204[5]),
        .O(\tmp20_i_reg_5416[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_32 
       (.I0(core_win_val_1_V_1_fu_192[2]),
        .I1(core_win_val_0_V_0_fu_204[2]),
        .I2(core_win_val_1_V_1_fu_192[3]),
        .I3(core_win_val_0_V_0_fu_204[3]),
        .O(\tmp20_i_reg_5416[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_33 
       (.I0(core_win_val_1_V_1_fu_192[0]),
        .I1(core_win_val_0_V_0_fu_204[0]),
        .I2(core_win_val_1_V_1_fu_192[1]),
        .I3(core_win_val_0_V_0_fu_204[1]),
        .O(\tmp20_i_reg_5416[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_34 
       (.I0(core_win_val_1_V_1_fu_192[6]),
        .I1(core_win_val_0_V_1_fu_200[6]),
        .I2(core_win_val_0_V_1_fu_200[7]),
        .I3(core_win_val_1_V_1_fu_192[7]),
        .O(\tmp20_i_reg_5416[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_35 
       (.I0(core_win_val_1_V_1_fu_192[4]),
        .I1(core_win_val_0_V_1_fu_200[4]),
        .I2(core_win_val_0_V_1_fu_200[5]),
        .I3(core_win_val_1_V_1_fu_192[5]),
        .O(\tmp20_i_reg_5416[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_36 
       (.I0(core_win_val_1_V_1_fu_192[2]),
        .I1(core_win_val_0_V_1_fu_200[2]),
        .I2(core_win_val_0_V_1_fu_200[3]),
        .I3(core_win_val_1_V_1_fu_192[3]),
        .O(\tmp20_i_reg_5416[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_37 
       (.I0(core_win_val_1_V_1_fu_192[0]),
        .I1(core_win_val_0_V_1_fu_200[0]),
        .I2(core_win_val_0_V_1_fu_200[1]),
        .I3(core_win_val_1_V_1_fu_192[1]),
        .O(\tmp20_i_reg_5416[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_38 
       (.I0(core_win_val_1_V_1_fu_192[6]),
        .I1(core_win_val_0_V_1_fu_200[6]),
        .I2(core_win_val_1_V_1_fu_192[7]),
        .I3(core_win_val_0_V_1_fu_200[7]),
        .O(\tmp20_i_reg_5416[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_39 
       (.I0(core_win_val_1_V_1_fu_192[4]),
        .I1(core_win_val_0_V_1_fu_200[4]),
        .I2(core_win_val_1_V_1_fu_192[5]),
        .I3(core_win_val_0_V_1_fu_200[5]),
        .O(\tmp20_i_reg_5416[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_40 
       (.I0(core_win_val_1_V_1_fu_192[2]),
        .I1(core_win_val_0_V_1_fu_200[2]),
        .I2(core_win_val_1_V_1_fu_192[3]),
        .I3(core_win_val_0_V_1_fu_200[3]),
        .O(\tmp20_i_reg_5416[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp20_i_reg_5416[0]_i_41 
       (.I0(core_win_val_1_V_1_fu_192[0]),
        .I1(core_win_val_0_V_1_fu_200[0]),
        .I2(core_win_val_1_V_1_fu_192[1]),
        .I3(core_win_val_0_V_1_fu_200[1]),
        .O(\tmp20_i_reg_5416[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp20_i_reg_5416[0]_i_6 
       (.I0(core_win_val_1_V_1_fu_192[2]),
        .I1(core_win_val_1_V_1_fu_192[3]),
        .I2(core_win_val_1_V_1_fu_192[0]),
        .I3(core_win_val_1_V_1_fu_192[1]),
        .O(\tmp20_i_reg_5416[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp20_i_reg_5416[0]_i_7 
       (.I0(core_win_val_1_V_1_fu_192[10]),
        .I1(core_win_val_1_V_1_fu_192[11]),
        .I2(core_win_val_1_V_1_fu_192[8]),
        .I3(core_win_val_1_V_1_fu_192[9]),
        .O(\tmp20_i_reg_5416[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp20_i_reg_5416[0]_i_9 
       (.I0(core_win_val_1_V_1_fu_192[14]),
        .I1(core_win_val_0_V_0_fu_204[14]),
        .I2(core_win_val_1_V_1_fu_192[15]),
        .I3(core_win_val_0_V_0_fu_204[15]),
        .O(\tmp20_i_reg_5416[0]_i_9_n_0 ));
  FDRE \tmp20_i_reg_5416_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp20_i_fu_3987_p2),
        .Q(tmp20_i_reg_5416),
        .R(1'b0));
  CARRY4 \tmp20_i_reg_5416_reg[0]_i_17 
       (.CI(1'b0),
        .CO({\tmp20_i_reg_5416_reg[0]_i_17_n_0 ,\tmp20_i_reg_5416_reg[0]_i_17_n_1 ,\tmp20_i_reg_5416_reg[0]_i_17_n_2 ,\tmp20_i_reg_5416_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp20_i_reg_5416[0]_i_34_n_0 ,\tmp20_i_reg_5416[0]_i_35_n_0 ,\tmp20_i_reg_5416[0]_i_36_n_0 ,\tmp20_i_reg_5416[0]_i_37_n_0 }),
        .O(\NLW_tmp20_i_reg_5416_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp20_i_reg_5416[0]_i_38_n_0 ,\tmp20_i_reg_5416[0]_i_39_n_0 ,\tmp20_i_reg_5416[0]_i_40_n_0 ,\tmp20_i_reg_5416[0]_i_41_n_0 }));
  CARRY4 \tmp20_i_reg_5416_reg[0]_i_4 
       (.CI(\tmp20_i_reg_5416_reg[0]_i_8_n_0 ),
        .CO({tmp_106_i_i_fu_3941_p2,\tmp20_i_reg_5416_reg[0]_i_4_n_1 ,\tmp20_i_reg_5416_reg[0]_i_4_n_2 ,\tmp20_i_reg_5416_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp20_i_reg_5416[0]_i_9_n_0 ,\tmp20_i_reg_5416[0]_i_10_n_0 ,\tmp20_i_reg_5416[0]_i_11_n_0 ,\tmp20_i_reg_5416[0]_i_12_n_0 }),
        .O(\NLW_tmp20_i_reg_5416_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp20_i_reg_5416[0]_i_13_n_0 ,\tmp20_i_reg_5416[0]_i_14_n_0 ,\tmp20_i_reg_5416[0]_i_15_n_0 ,\tmp20_i_reg_5416[0]_i_16_n_0 }));
  CARRY4 \tmp20_i_reg_5416_reg[0]_i_5 
       (.CI(\tmp20_i_reg_5416_reg[0]_i_17_n_0 ),
        .CO({tmp_106_1_i_i_fu_3947_p2,\tmp20_i_reg_5416_reg[0]_i_5_n_1 ,\tmp20_i_reg_5416_reg[0]_i_5_n_2 ,\tmp20_i_reg_5416_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp20_i_reg_5416[0]_i_18_n_0 ,\tmp20_i_reg_5416[0]_i_19_n_0 ,\tmp20_i_reg_5416[0]_i_20_n_0 ,\tmp20_i_reg_5416[0]_i_21_n_0 }),
        .O(\NLW_tmp20_i_reg_5416_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp20_i_reg_5416[0]_i_22_n_0 ,\tmp20_i_reg_5416[0]_i_23_n_0 ,\tmp20_i_reg_5416[0]_i_24_n_0 ,\tmp20_i_reg_5416[0]_i_25_n_0 }));
  CARRY4 \tmp20_i_reg_5416_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\tmp20_i_reg_5416_reg[0]_i_8_n_0 ,\tmp20_i_reg_5416_reg[0]_i_8_n_1 ,\tmp20_i_reg_5416_reg[0]_i_8_n_2 ,\tmp20_i_reg_5416_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp20_i_reg_5416[0]_i_26_n_0 ,\tmp20_i_reg_5416[0]_i_27_n_0 ,\tmp20_i_reg_5416[0]_i_28_n_0 ,\tmp20_i_reg_5416[0]_i_29_n_0 }),
        .O(\NLW_tmp20_i_reg_5416_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\tmp20_i_reg_5416[0]_i_30_n_0 ,\tmp20_i_reg_5416[0]_i_31_n_0 ,\tmp20_i_reg_5416[0]_i_32_n_0 ,\tmp20_i_reg_5416[0]_i_33_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \tmp6_i_reg_4926[0]_i_1 
       (.I0(\tmp6_i_reg_4926[0]_i_2_n_0 ),
        .I1(\tmp6_i_reg_4926[0]_i_3_n_0 ),
        .I2(tmp_64_7_i_i_reg_4835),
        .I3(or_cond12_i_i_reg_4830),
        .I4(\tmp6_i_reg_4926[0]_i_4_n_0 ),
        .O(tmp6_i_fu_2972_p2));
  LUT4 #(
    .INIT(16'h0080)) 
    \tmp6_i_reg_4926[0]_i_2 
       (.I0(\count_1_i_1_i_i_reg_4878[3]_i_6_n_0 ),
        .I1(\count_1_i_7_i_i_reg_4840_reg_n_0_[1] ),
        .I2(\count_1_i_7_i_i_reg_4840_reg_n_0_[2] ),
        .I3(\count_1_i_7_i_i_reg_4840_reg_n_0_[0] ),
        .O(\tmp6_i_reg_4926[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001444)) 
    \tmp6_i_reg_4926[0]_i_3 
       (.I0(or_cond13_i_i_reg_4846),
        .I1(\count_1_i_7_i_i_reg_4840_reg_n_0_[3] ),
        .I2(\count_1_i_7_i_i_reg_4840_reg_n_0_[2] ),
        .I3(\count_1_i_7_i_i_reg_4840_reg_n_0_[1] ),
        .I4(\count_1_i_1_i_i_reg_4878[3]_i_5_n_0 ),
        .O(\tmp6_i_reg_4926[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00007F00)) 
    \tmp6_i_reg_4926[0]_i_4 
       (.I0(\count_1_i_7_i_i_reg_4840_reg_n_0_[1] ),
        .I1(\count_1_i_7_i_i_reg_4840_reg_n_0_[2] ),
        .I2(\count_1_i_7_i_i_reg_4840_reg_n_0_[0] ),
        .I3(\count_1_i_7_i_i_reg_4840_reg_n_0_[3] ),
        .I4(or_cond13_i_i_reg_4846),
        .O(\tmp6_i_reg_4926[0]_i_4_n_0 ));
  FDRE \tmp6_i_reg_4926_reg[0] 
       (.C(aclk),
        .CE(count_1_i_1_i_i_reg_48780),
        .D(tmp6_i_fu_2972_p2),
        .Q(tmp6_i_reg_4926),
        .R(1'b0));
  FDRE \tmp_100_1_i_i_reg_5197_reg[0] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_100_1_i_i_max_int_s_fu_1100_ap_return[0]),
        .Q(tmp_100_1_i_i_reg_5197[0]),
        .R(1'b0));
  FDRE \tmp_100_1_i_i_reg_5197_reg[1] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_100_1_i_i_max_int_s_fu_1100_ap_return[1]),
        .Q(tmp_100_1_i_i_reg_5197[1]),
        .R(1'b0));
  FDRE \tmp_100_1_i_i_reg_5197_reg[2] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_100_1_i_i_max_int_s_fu_1100_ap_return[2]),
        .Q(tmp_100_1_i_i_reg_5197[2]),
        .R(1'b0));
  FDRE \tmp_100_1_i_i_reg_5197_reg[31] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_100_1_i_i_max_int_s_fu_1100_ap_return[31]),
        .Q(tmp_100_1_i_i_reg_5197[31]),
        .R(1'b0));
  FDRE \tmp_100_1_i_i_reg_5197_reg[3] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_100_1_i_i_max_int_s_fu_1100_ap_return[3]),
        .Q(tmp_100_1_i_i_reg_5197[3]),
        .R(1'b0));
  FDRE \tmp_100_1_i_i_reg_5197_reg[4] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_100_1_i_i_max_int_s_fu_1100_ap_return[4]),
        .Q(tmp_100_1_i_i_reg_5197[4]),
        .R(1'b0));
  FDRE \tmp_100_1_i_i_reg_5197_reg[5] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_100_1_i_i_max_int_s_fu_1100_ap_return[5]),
        .Q(tmp_100_1_i_i_reg_5197[5]),
        .R(1'b0));
  FDRE \tmp_100_1_i_i_reg_5197_reg[6] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_100_1_i_i_max_int_s_fu_1100_ap_return[6]),
        .Q(tmp_100_1_i_i_reg_5197[6]),
        .R(1'b0));
  FDRE \tmp_100_1_i_i_reg_5197_reg[7] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_100_1_i_i_max_int_s_fu_1100_ap_return[7]),
        .Q(tmp_100_1_i_i_reg_5197[7]),
        .R(1'b0));
  FDRE \tmp_100_2_i_i_reg_5257_reg[0] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_100_2_i_i_max_int_s_fu_1157_ap_return[0]),
        .Q(tmp_100_2_i_i_reg_5257[0]),
        .R(1'b0));
  FDRE \tmp_100_2_i_i_reg_5257_reg[1] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_100_2_i_i_max_int_s_fu_1157_ap_return[1]),
        .Q(tmp_100_2_i_i_reg_5257[1]),
        .R(1'b0));
  FDRE \tmp_100_2_i_i_reg_5257_reg[2] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_100_2_i_i_max_int_s_fu_1157_ap_return[2]),
        .Q(tmp_100_2_i_i_reg_5257[2]),
        .R(1'b0));
  FDRE \tmp_100_2_i_i_reg_5257_reg[31] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_100_2_i_i_max_int_s_fu_1157_ap_return[31]),
        .Q(tmp_100_2_i_i_reg_5257[31]),
        .R(1'b0));
  FDRE \tmp_100_2_i_i_reg_5257_reg[3] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_100_2_i_i_max_int_s_fu_1157_ap_return[3]),
        .Q(tmp_100_2_i_i_reg_5257[3]),
        .R(1'b0));
  FDRE \tmp_100_2_i_i_reg_5257_reg[4] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_100_2_i_i_max_int_s_fu_1157_ap_return[4]),
        .Q(tmp_100_2_i_i_reg_5257[4]),
        .R(1'b0));
  FDRE \tmp_100_2_i_i_reg_5257_reg[5] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_100_2_i_i_max_int_s_fu_1157_ap_return[5]),
        .Q(tmp_100_2_i_i_reg_5257[5]),
        .R(1'b0));
  FDRE \tmp_100_2_i_i_reg_5257_reg[6] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_100_2_i_i_max_int_s_fu_1157_ap_return[6]),
        .Q(tmp_100_2_i_i_reg_5257[6]),
        .R(1'b0));
  FDRE \tmp_100_2_i_i_reg_5257_reg[7] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_100_2_i_i_max_int_s_fu_1157_ap_return[7]),
        .Q(tmp_100_2_i_i_reg_5257[7]),
        .R(1'b0));
  FDRE \tmp_100_3_i_i_reg_5277_reg[0] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_100_3_i_i_max_int_s_fu_1184_ap_return[0]),
        .Q(tmp_100_3_i_i_reg_5277[0]),
        .R(1'b0));
  FDRE \tmp_100_3_i_i_reg_5277_reg[1] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_100_3_i_i_max_int_s_fu_1184_ap_return[1]),
        .Q(tmp_100_3_i_i_reg_5277[1]),
        .R(1'b0));
  FDRE \tmp_100_3_i_i_reg_5277_reg[2] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_100_3_i_i_max_int_s_fu_1184_ap_return[2]),
        .Q(tmp_100_3_i_i_reg_5277[2]),
        .R(1'b0));
  FDRE \tmp_100_3_i_i_reg_5277_reg[31] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_100_3_i_i_max_int_s_fu_1184_ap_return[31]),
        .Q(tmp_100_3_i_i_reg_5277[31]),
        .R(1'b0));
  FDRE \tmp_100_3_i_i_reg_5277_reg[3] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_100_3_i_i_max_int_s_fu_1184_ap_return[3]),
        .Q(tmp_100_3_i_i_reg_5277[3]),
        .R(1'b0));
  FDRE \tmp_100_3_i_i_reg_5277_reg[4] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_100_3_i_i_max_int_s_fu_1184_ap_return[4]),
        .Q(tmp_100_3_i_i_reg_5277[4]),
        .R(1'b0));
  FDRE \tmp_100_3_i_i_reg_5277_reg[5] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_100_3_i_i_max_int_s_fu_1184_ap_return[5]),
        .Q(tmp_100_3_i_i_reg_5277[5]),
        .R(1'b0));
  FDRE \tmp_100_3_i_i_reg_5277_reg[6] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_100_3_i_i_max_int_s_fu_1184_ap_return[6]),
        .Q(tmp_100_3_i_i_reg_5277[6]),
        .R(1'b0));
  FDRE \tmp_100_3_i_i_reg_5277_reg[7] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_100_3_i_i_max_int_s_fu_1184_ap_return[7]),
        .Q(tmp_100_3_i_i_reg_5277[7]),
        .R(1'b0));
  FDRE \tmp_100_4_i_i_reg_5297_reg[0] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_100_4_i_i_max_int_s_fu_1211_ap_return[0]),
        .Q(tmp_100_4_i_i_reg_5297[0]),
        .R(1'b0));
  FDRE \tmp_100_4_i_i_reg_5297_reg[1] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_100_4_i_i_max_int_s_fu_1211_ap_return[1]),
        .Q(tmp_100_4_i_i_reg_5297[1]),
        .R(1'b0));
  FDRE \tmp_100_4_i_i_reg_5297_reg[2] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_100_4_i_i_max_int_s_fu_1211_ap_return[2]),
        .Q(tmp_100_4_i_i_reg_5297[2]),
        .R(1'b0));
  FDRE \tmp_100_4_i_i_reg_5297_reg[31] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_100_4_i_i_max_int_s_fu_1211_ap_return[31]),
        .Q(tmp_100_4_i_i_reg_5297[31]),
        .R(1'b0));
  FDRE \tmp_100_4_i_i_reg_5297_reg[3] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_100_4_i_i_max_int_s_fu_1211_ap_return[3]),
        .Q(tmp_100_4_i_i_reg_5297[3]),
        .R(1'b0));
  FDRE \tmp_100_4_i_i_reg_5297_reg[4] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_100_4_i_i_max_int_s_fu_1211_ap_return[4]),
        .Q(tmp_100_4_i_i_reg_5297[4]),
        .R(1'b0));
  FDRE \tmp_100_4_i_i_reg_5297_reg[5] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_100_4_i_i_max_int_s_fu_1211_ap_return[5]),
        .Q(tmp_100_4_i_i_reg_5297[5]),
        .R(1'b0));
  FDRE \tmp_100_4_i_i_reg_5297_reg[6] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_100_4_i_i_max_int_s_fu_1211_ap_return[6]),
        .Q(tmp_100_4_i_i_reg_5297[6]),
        .R(1'b0));
  FDRE \tmp_100_4_i_i_reg_5297_reg[7] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_100_4_i_i_max_int_s_fu_1211_ap_return[7]),
        .Q(tmp_100_4_i_i_reg_5297[7]),
        .R(1'b0));
  FDRE \tmp_100_5_i_i_reg_5317_reg[0] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_100_5_i_i_max_int_s_fu_1238_ap_return[0]),
        .Q(tmp_100_5_i_i_reg_5317[0]),
        .R(1'b0));
  FDRE \tmp_100_5_i_i_reg_5317_reg[1] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_100_5_i_i_max_int_s_fu_1238_ap_return[1]),
        .Q(tmp_100_5_i_i_reg_5317[1]),
        .R(1'b0));
  FDRE \tmp_100_5_i_i_reg_5317_reg[2] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_100_5_i_i_max_int_s_fu_1238_ap_return[2]),
        .Q(tmp_100_5_i_i_reg_5317[2]),
        .R(1'b0));
  FDRE \tmp_100_5_i_i_reg_5317_reg[31] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_100_5_i_i_max_int_s_fu_1238_ap_return[31]),
        .Q(tmp_100_5_i_i_reg_5317[31]),
        .R(1'b0));
  FDRE \tmp_100_5_i_i_reg_5317_reg[3] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_100_5_i_i_max_int_s_fu_1238_ap_return[3]),
        .Q(tmp_100_5_i_i_reg_5317[3]),
        .R(1'b0));
  FDRE \tmp_100_5_i_i_reg_5317_reg[4] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_100_5_i_i_max_int_s_fu_1238_ap_return[4]),
        .Q(tmp_100_5_i_i_reg_5317[4]),
        .R(1'b0));
  FDRE \tmp_100_5_i_i_reg_5317_reg[5] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_100_5_i_i_max_int_s_fu_1238_ap_return[5]),
        .Q(tmp_100_5_i_i_reg_5317[5]),
        .R(1'b0));
  FDRE \tmp_100_5_i_i_reg_5317_reg[6] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_100_5_i_i_max_int_s_fu_1238_ap_return[6]),
        .Q(tmp_100_5_i_i_reg_5317[6]),
        .R(1'b0));
  FDRE \tmp_100_5_i_i_reg_5317_reg[7] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_100_5_i_i_max_int_s_fu_1238_ap_return[7]),
        .Q(tmp_100_5_i_i_reg_5317[7]),
        .R(1'b0));
  FDRE \tmp_100_6_i_i_reg_5337_reg[0] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_100_6_i_i_max_int_s_fu_1265_ap_return[0]),
        .Q(tmp_100_6_i_i_reg_5337[0]),
        .R(1'b0));
  FDRE \tmp_100_6_i_i_reg_5337_reg[1] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_100_6_i_i_max_int_s_fu_1265_ap_return[1]),
        .Q(tmp_100_6_i_i_reg_5337[1]),
        .R(1'b0));
  FDRE \tmp_100_6_i_i_reg_5337_reg[2] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_100_6_i_i_max_int_s_fu_1265_ap_return[2]),
        .Q(tmp_100_6_i_i_reg_5337[2]),
        .R(1'b0));
  FDRE \tmp_100_6_i_i_reg_5337_reg[31] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_100_6_i_i_max_int_s_fu_1265_ap_return[31]),
        .Q(tmp_100_6_i_i_reg_5337[31]),
        .R(1'b0));
  FDRE \tmp_100_6_i_i_reg_5337_reg[3] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_100_6_i_i_max_int_s_fu_1265_ap_return[3]),
        .Q(tmp_100_6_i_i_reg_5337[3]),
        .R(1'b0));
  FDRE \tmp_100_6_i_i_reg_5337_reg[4] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_100_6_i_i_max_int_s_fu_1265_ap_return[4]),
        .Q(tmp_100_6_i_i_reg_5337[4]),
        .R(1'b0));
  FDRE \tmp_100_6_i_i_reg_5337_reg[5] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_100_6_i_i_max_int_s_fu_1265_ap_return[5]),
        .Q(tmp_100_6_i_i_reg_5337[5]),
        .R(1'b0));
  FDRE \tmp_100_6_i_i_reg_5337_reg[6] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_100_6_i_i_max_int_s_fu_1265_ap_return[6]),
        .Q(tmp_100_6_i_i_reg_5337[6]),
        .R(1'b0));
  FDRE \tmp_100_6_i_i_reg_5337_reg[7] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_100_6_i_i_max_int_s_fu_1265_ap_return[7]),
        .Q(tmp_100_6_i_i_reg_5337[7]),
        .R(1'b0));
  FDRE \tmp_100_7_i_i_reg_5357_reg[0] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_100_7_i_i_max_int_s_fu_1292_ap_return[0]),
        .Q(tmp_100_7_i_i_reg_5357[0]),
        .R(1'b0));
  FDRE \tmp_100_7_i_i_reg_5357_reg[15] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_100_7_i_i_max_int_s_fu_1292_ap_return[15]),
        .Q(tmp_100_7_i_i_reg_5357[15]),
        .R(1'b0));
  FDRE \tmp_100_7_i_i_reg_5357_reg[1] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_100_7_i_i_max_int_s_fu_1292_ap_return[1]),
        .Q(tmp_100_7_i_i_reg_5357[1]),
        .R(1'b0));
  FDRE \tmp_100_7_i_i_reg_5357_reg[2] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_100_7_i_i_max_int_s_fu_1292_ap_return[2]),
        .Q(tmp_100_7_i_i_reg_5357[2]),
        .R(1'b0));
  FDRE \tmp_100_7_i_i_reg_5357_reg[3] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_100_7_i_i_max_int_s_fu_1292_ap_return[3]),
        .Q(tmp_100_7_i_i_reg_5357[3]),
        .R(1'b0));
  FDRE \tmp_100_7_i_i_reg_5357_reg[4] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_100_7_i_i_max_int_s_fu_1292_ap_return[4]),
        .Q(tmp_100_7_i_i_reg_5357[4]),
        .R(1'b0));
  FDRE \tmp_100_7_i_i_reg_5357_reg[5] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_100_7_i_i_max_int_s_fu_1292_ap_return[5]),
        .Q(tmp_100_7_i_i_reg_5357[5]),
        .R(1'b0));
  FDRE \tmp_100_7_i_i_reg_5357_reg[6] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_100_7_i_i_max_int_s_fu_1292_ap_return[6]),
        .Q(tmp_100_7_i_i_reg_5357[6]),
        .R(1'b0));
  FDRE \tmp_100_7_i_i_reg_5357_reg[7] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_100_7_i_i_max_int_s_fu_1292_ap_return[7]),
        .Q(tmp_100_7_i_i_reg_5357[7]),
        .R(1'b0));
  FDRE \tmp_100_i_i_reg_5167_reg[0] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_100_i_i_max_int_s_fu_1049_ap_return[0]),
        .Q(tmp_100_i_i_reg_5167[0]),
        .R(1'b0));
  FDRE \tmp_100_i_i_reg_5167_reg[1] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_100_i_i_max_int_s_fu_1049_ap_return[1]),
        .Q(tmp_100_i_i_reg_5167[1]),
        .R(1'b0));
  FDRE \tmp_100_i_i_reg_5167_reg[2] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_100_i_i_max_int_s_fu_1049_ap_return[2]),
        .Q(tmp_100_i_i_reg_5167[2]),
        .R(1'b0));
  FDRE \tmp_100_i_i_reg_5167_reg[31] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_100_i_i_max_int_s_fu_1049_ap_return[31]),
        .Q(tmp_100_i_i_reg_5167[31]),
        .R(1'b0));
  FDRE \tmp_100_i_i_reg_5167_reg[3] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_100_i_i_max_int_s_fu_1049_ap_return[3]),
        .Q(tmp_100_i_i_reg_5167[3]),
        .R(1'b0));
  FDRE \tmp_100_i_i_reg_5167_reg[4] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_100_i_i_max_int_s_fu_1049_ap_return[4]),
        .Q(tmp_100_i_i_reg_5167[4]),
        .R(1'b0));
  FDRE \tmp_100_i_i_reg_5167_reg[5] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_100_i_i_max_int_s_fu_1049_ap_return[5]),
        .Q(tmp_100_i_i_reg_5167[5]),
        .R(1'b0));
  FDRE \tmp_100_i_i_reg_5167_reg[6] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_100_i_i_max_int_s_fu_1049_ap_return[6]),
        .Q(tmp_100_i_i_reg_5167[6]),
        .R(1'b0));
  FDRE \tmp_100_i_i_reg_5167_reg[7] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_100_i_i_max_int_s_fu_1049_ap_return[7]),
        .Q(tmp_100_i_i_reg_5167[7]),
        .R(1'b0));
  FDRE \tmp_106_2_i_i_reg_5401_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_106_2_i_i_fu_3953_p2),
        .Q(tmp_106_2_i_i_reg_5401),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h202AA0AA2A2AAAAA)) 
    \tmp_12_i_i_reg_4557[0]_i_2 
       (.I0(\j_V_reg_4511_reg[4]_0 ),
        .I1(j_V_reg_4511_reg__0[1]),
        .I2(\j_V_reg_4511[9]_i_2_n_0 ),
        .I3(\t_V_3_reg_573_reg_n_0_[1] ),
        .I4(j_V_reg_4511_reg__0[2]),
        .I5(\t_V_3_reg_573_reg_n_0_[2] ),
        .O(\j_V_reg_4511_reg[1]_1 ));
  FDRE \tmp_12_i_i_reg_4557_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp_12_i_i_reg_4557_reg[0]_0 ),
        .Q(tmp_12_i_i_reg_4557),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_22_i_i_reg_5384[0]_i_1 
       (.I0(ap_reg_pp0_iter17_t_V_3_reg_573[3]),
        .I1(\tmp_22_i_i_reg_5384[0]_i_2_n_0 ),
        .I2(ap_reg_pp0_iter17_t_V_3_reg_573[5]),
        .I3(ap_reg_pp0_iter17_t_V_3_reg_573[4]),
        .I4(ap_reg_pp0_iter17_t_V_3_reg_573[7]),
        .I5(ap_reg_pp0_iter17_t_V_3_reg_573[6]),
        .O(tmp_22_i_i_fu_3901_p2__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \tmp_22_i_i_reg_5384[0]_i_2 
       (.I0(ap_reg_pp0_iter17_t_V_3_reg_573[9]),
        .I1(ap_reg_pp0_iter17_t_V_3_reg_573[8]),
        .I2(ap_reg_pp0_iter17_t_V_3_reg_573[1]),
        .I3(ap_reg_pp0_iter17_t_V_3_reg_573[0]),
        .I4(ap_reg_pp0_iter17_t_V_3_reg_573[2]),
        .I5(ap_reg_pp0_iter17_t_V_3_reg_573[10]),
        .O(\tmp_22_i_i_reg_5384[0]_i_2_n_0 ));
  FDRE \tmp_22_i_i_reg_5384_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_22_i_i_fu_3901_p2__0),
        .Q(tmp_22_i_i_reg_5384),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_23_i_i_reg_5406[0]_i_10 
       (.I0(core_win_val_1_V_1_fu_192[8]),
        .I1(core_win_val_1_V_0_fu_196[8]),
        .I2(core_win_val_1_V_1_fu_192[9]),
        .I3(core_win_val_1_V_0_fu_196[9]),
        .O(\tmp_23_i_i_reg_5406[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_23_i_i_reg_5406[0]_i_11 
       (.I0(core_win_val_1_V_1_fu_192[6]),
        .I1(core_win_val_1_V_0_fu_196[6]),
        .I2(core_win_val_1_V_0_fu_196[7]),
        .I3(core_win_val_1_V_1_fu_192[7]),
        .O(\tmp_23_i_i_reg_5406[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_23_i_i_reg_5406[0]_i_12 
       (.I0(core_win_val_1_V_1_fu_192[4]),
        .I1(core_win_val_1_V_0_fu_196[4]),
        .I2(core_win_val_1_V_0_fu_196[5]),
        .I3(core_win_val_1_V_1_fu_192[5]),
        .O(\tmp_23_i_i_reg_5406[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_23_i_i_reg_5406[0]_i_13 
       (.I0(core_win_val_1_V_1_fu_192[2]),
        .I1(core_win_val_1_V_0_fu_196[2]),
        .I2(core_win_val_1_V_0_fu_196[3]),
        .I3(core_win_val_1_V_1_fu_192[3]),
        .O(\tmp_23_i_i_reg_5406[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_23_i_i_reg_5406[0]_i_14 
       (.I0(core_win_val_1_V_1_fu_192[0]),
        .I1(core_win_val_1_V_0_fu_196[0]),
        .I2(core_win_val_1_V_0_fu_196[1]),
        .I3(core_win_val_1_V_1_fu_192[1]),
        .O(\tmp_23_i_i_reg_5406[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_23_i_i_reg_5406[0]_i_15 
       (.I0(core_win_val_1_V_1_fu_192[6]),
        .I1(core_win_val_1_V_0_fu_196[6]),
        .I2(core_win_val_1_V_1_fu_192[7]),
        .I3(core_win_val_1_V_0_fu_196[7]),
        .O(\tmp_23_i_i_reg_5406[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_23_i_i_reg_5406[0]_i_16 
       (.I0(core_win_val_1_V_1_fu_192[4]),
        .I1(core_win_val_1_V_0_fu_196[4]),
        .I2(core_win_val_1_V_1_fu_192[5]),
        .I3(core_win_val_1_V_0_fu_196[5]),
        .O(\tmp_23_i_i_reg_5406[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_23_i_i_reg_5406[0]_i_17 
       (.I0(core_win_val_1_V_1_fu_192[2]),
        .I1(core_win_val_1_V_0_fu_196[2]),
        .I2(core_win_val_1_V_1_fu_192[3]),
        .I3(core_win_val_1_V_0_fu_196[3]),
        .O(\tmp_23_i_i_reg_5406[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_23_i_i_reg_5406[0]_i_18 
       (.I0(core_win_val_1_V_1_fu_192[0]),
        .I1(core_win_val_1_V_0_fu_196[0]),
        .I2(core_win_val_1_V_1_fu_192[1]),
        .I3(core_win_val_1_V_0_fu_196[1]),
        .O(\tmp_23_i_i_reg_5406[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_23_i_i_reg_5406[0]_i_3 
       (.I0(core_win_val_1_V_1_fu_192[14]),
        .I1(core_win_val_1_V_0_fu_196[14]),
        .I2(core_win_val_1_V_1_fu_192[15]),
        .I3(core_win_val_1_V_0_fu_196[15]),
        .O(\tmp_23_i_i_reg_5406[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_23_i_i_reg_5406[0]_i_4 
       (.I0(core_win_val_1_V_1_fu_192[12]),
        .I1(core_win_val_1_V_0_fu_196[12]),
        .I2(core_win_val_1_V_0_fu_196[13]),
        .I3(core_win_val_1_V_1_fu_192[13]),
        .O(\tmp_23_i_i_reg_5406[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_23_i_i_reg_5406[0]_i_5 
       (.I0(core_win_val_1_V_1_fu_192[10]),
        .I1(core_win_val_1_V_0_fu_196[10]),
        .I2(core_win_val_1_V_0_fu_196[11]),
        .I3(core_win_val_1_V_1_fu_192[11]),
        .O(\tmp_23_i_i_reg_5406[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_23_i_i_reg_5406[0]_i_6 
       (.I0(core_win_val_1_V_1_fu_192[8]),
        .I1(core_win_val_1_V_0_fu_196[8]),
        .I2(core_win_val_1_V_0_fu_196[9]),
        .I3(core_win_val_1_V_1_fu_192[9]),
        .O(\tmp_23_i_i_reg_5406[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_23_i_i_reg_5406[0]_i_7 
       (.I0(core_win_val_1_V_1_fu_192[14]),
        .I1(core_win_val_1_V_0_fu_196[14]),
        .I2(core_win_val_1_V_0_fu_196[15]),
        .I3(core_win_val_1_V_1_fu_192[15]),
        .O(\tmp_23_i_i_reg_5406[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_23_i_i_reg_5406[0]_i_8 
       (.I0(core_win_val_1_V_1_fu_192[12]),
        .I1(core_win_val_1_V_0_fu_196[12]),
        .I2(core_win_val_1_V_1_fu_192[13]),
        .I3(core_win_val_1_V_0_fu_196[13]),
        .O(\tmp_23_i_i_reg_5406[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_23_i_i_reg_5406[0]_i_9 
       (.I0(core_win_val_1_V_1_fu_192[10]),
        .I1(core_win_val_1_V_0_fu_196[10]),
        .I2(core_win_val_1_V_1_fu_192[11]),
        .I3(core_win_val_1_V_0_fu_196[11]),
        .O(\tmp_23_i_i_reg_5406[0]_i_9_n_0 ));
  FDRE \tmp_23_i_i_reg_5406_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_23_i_i_fu_3959_p2),
        .Q(tmp_23_i_i_reg_5406),
        .R(1'b0));
  CARRY4 \tmp_23_i_i_reg_5406_reg[0]_i_1 
       (.CI(\tmp_23_i_i_reg_5406_reg[0]_i_2_n_0 ),
        .CO({tmp_23_i_i_fu_3959_p2,\tmp_23_i_i_reg_5406_reg[0]_i_1_n_1 ,\tmp_23_i_i_reg_5406_reg[0]_i_1_n_2 ,\tmp_23_i_i_reg_5406_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_23_i_i_reg_5406[0]_i_3_n_0 ,\tmp_23_i_i_reg_5406[0]_i_4_n_0 ,\tmp_23_i_i_reg_5406[0]_i_5_n_0 ,\tmp_23_i_i_reg_5406[0]_i_6_n_0 }),
        .O(\NLW_tmp_23_i_i_reg_5406_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_23_i_i_reg_5406[0]_i_7_n_0 ,\tmp_23_i_i_reg_5406[0]_i_8_n_0 ,\tmp_23_i_i_reg_5406[0]_i_9_n_0 ,\tmp_23_i_i_reg_5406[0]_i_10_n_0 }));
  CARRY4 \tmp_23_i_i_reg_5406_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_23_i_i_reg_5406_reg[0]_i_2_n_0 ,\tmp_23_i_i_reg_5406_reg[0]_i_2_n_1 ,\tmp_23_i_i_reg_5406_reg[0]_i_2_n_2 ,\tmp_23_i_i_reg_5406_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_23_i_i_reg_5406[0]_i_11_n_0 ,\tmp_23_i_i_reg_5406[0]_i_12_n_0 ,\tmp_23_i_i_reg_5406[0]_i_13_n_0 ,\tmp_23_i_i_reg_5406[0]_i_14_n_0 }),
        .O(\NLW_tmp_23_i_i_reg_5406_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_23_i_i_reg_5406[0]_i_15_n_0 ,\tmp_23_i_i_reg_5406[0]_i_16_n_0 ,\tmp_23_i_i_reg_5406[0]_i_17_n_0 ,\tmp_23_i_i_reg_5406[0]_i_18_n_0 }));
  FDRE \tmp_24_i_i_reg_5411_reg[0] 
       (.C(aclk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_24_i_i_fu_3965_p2),
        .Q(tmp_24_i_i_reg_5411),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_2_i_i_reg_4488[0]_i_10 
       (.I0(\t_V_reg_562_reg[10]_0 [3]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [3]),
        .I2(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [2]),
        .I3(\t_V_reg_562_reg[10]_0 [2]),
        .O(\tmp_2_i_i_reg_4488[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_2_i_i_reg_4488[0]_i_11 
       (.I0(\t_V_reg_562_reg[10]_0 [1]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [1]),
        .I2(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [0]),
        .I3(\t_V_reg_562_reg[10]_0 [0]),
        .O(\tmp_2_i_i_reg_4488[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_2_i_i_reg_4488[0]_i_5 
       (.I0(\t_V_reg_562_reg[10]_0 [9]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [9]),
        .I2(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [8]),
        .I3(\t_V_reg_562_reg[10]_0 [8]),
        .O(\tmp_2_i_i_reg_4488[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_i_i_reg_4488[0]_i_6 
       (.I0(\t_V_reg_562_reg[10]_0 [10]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [10]),
        .O(\tmp_2_i_i_reg_4488[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_2_i_i_reg_4488[0]_i_8 
       (.I0(\t_V_reg_562_reg[10]_0 [7]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [7]),
        .I2(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [6]),
        .I3(\t_V_reg_562_reg[10]_0 [6]),
        .O(\tmp_2_i_i_reg_4488[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \tmp_2_i_i_reg_4488[0]_i_9 
       (.I0(\t_V_reg_562_reg[10]_0 [4]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [4]),
        .I2(\t_V_reg_562_reg[10]_0 [5]),
        .I3(\tmp_2_i_i_reg_4488_reg[0]_i_2_0 [5]),
        .O(\tmp_2_i_i_reg_4488[0]_i_9_n_0 ));
  FDRE \tmp_2_i_i_reg_4488_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp_2_i_i_reg_4488_reg[0]_0 ),
        .Q(tmp_2_i_i_reg_4488),
        .R(1'b0));
  CARRY4 \tmp_2_i_i_reg_4488_reg[0]_i_2 
       (.CI(\tmp_2_i_i_reg_4488_reg[0]_i_3_n_0 ),
        .CO({\NLW_tmp_2_i_i_reg_4488_reg[0]_i_2_CO_UNCONNECTED [3:2],\_rows_reg[10] ,\tmp_2_i_i_reg_4488_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,\tmp_2_i_i_reg_4488[0]_i_5_n_0 }),
        .O(\NLW_tmp_2_i_i_reg_4488_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_2_i_i_reg_4488[0]_i_6_n_0 ,\tmp_2_i_i_reg_4488_reg[0]_1 }));
  CARRY4 \tmp_2_i_i_reg_4488_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\tmp_2_i_i_reg_4488_reg[0]_i_3_n_0 ,\tmp_2_i_i_reg_4488_reg[0]_i_3_n_1 ,\tmp_2_i_i_reg_4488_reg[0]_i_3_n_2 ,\tmp_2_i_i_reg_4488_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_i_i_reg_4488[0]_i_8_n_0 ,\tmp_2_i_i_reg_4488[0]_i_9_n_0 ,\tmp_2_i_i_reg_4488[0]_i_10_n_0 ,\tmp_2_i_i_reg_4488[0]_i_11_n_0 }),
        .O(\NLW_tmp_2_i_i_reg_4488_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S(S));
  FDRE \tmp_4_i_i_reg_4497_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp_4_i_i_reg_4497_reg[0]_0 ),
        .Q(tmp_4_i_i_reg_4497),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_60_10_i_i_reg_4863[0]_i_1 
       (.I0(tmp_63_4_i_i_fu_2612_p2),
        .I1(tmp_63_3_i_i_fu_2582_p2),
        .I2(\tmp_60_10_i_i_reg_4863_reg[0]_0 ),
        .I3(\tmp_60_11_i_i_reg_4884_reg[0]_0 ),
        .O(tmp_60_10_i_i_fu_2882_p2));
  FDRE \tmp_60_10_i_i_reg_4863_reg[0] 
       (.C(aclk),
        .CE(count_1_i_1_i_i_reg_48780),
        .D(tmp_60_10_i_i_fu_2882_p2),
        .Q(tmp_60_10_i_i_reg_4863),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_60_11_i_i_reg_4884[0]_i_1 
       (.I0(tmp_63_5_i_i_fu_2642_p2),
        .I1(tmp_63_4_i_i_fu_2612_p2),
        .I2(\tmp_60_11_i_i_reg_4884_reg[0]_0 ),
        .I3(\tmp_60_12_i_i_reg_4896_reg[0]_0 ),
        .O(tmp_60_11_i_i_fu_2914_p2));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_11_i_i_reg_4884[0]_i_10 
       (.I0(\r_V_6_4_i_i_reg_4706_reg[8]_0 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\r_V_6_4_i_i_reg_4706_reg[8]_0 [4]),
        .O(\tmp_60_11_i_i_reg_4884[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1474)) 
    \tmp_60_11_i_i_reg_4884[0]_i_12 
       (.I0(\r_V_6_4_i_i_reg_4706_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\r_V_6_4_i_i_reg_4706_reg[8]_0 [0]),
        .O(\tmp_60_11_i_i_reg_4884[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \tmp_60_11_i_i_reg_4884[0]_i_16 
       (.I0(\r_V_6_4_i_i_reg_4706_reg[8]_0 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\r_V_6_4_i_i_reg_4706_reg[8]_0 [1]),
        .O(\tmp_60_11_i_i_reg_4884[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_11_i_i_reg_4884[0]_i_21 
       (.I0(\r_V_6_4_i_i_reg_4706_reg[8]_0 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\r_V_6_4_i_i_reg_4706_reg[8]_0 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\r_V_6_4_i_i_reg_4706_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_11_i_i_reg_4884[0]_i_22 
       (.I0(\r_V_6_4_i_i_reg_4706_reg[8]_0 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\r_V_6_4_i_i_reg_4706_reg[8]_0 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\r_V_6_4_i_i_reg_4706_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_11_i_i_reg_4884[0]_i_23 
       (.I0(\r_V_6_4_i_i_reg_4706_reg[8]_0 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\r_V_6_4_i_i_reg_4706_reg[8]_0 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\r_V_6_4_i_i_reg_4706_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_11_i_i_reg_4884[0]_i_24 
       (.I0(\r_V_6_4_i_i_reg_4706_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\r_V_6_4_i_i_reg_4706_reg[8]_0 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\r_V_6_4_i_i_reg_4706_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_60_11_i_i_reg_4884[0]_i_5 
       (.I0(\r_V_6_4_i_i_reg_4706_reg[8]_0 [8]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\tmp_60_11_i_i_reg_4884[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_60_11_i_i_reg_4884[0]_i_8 
       (.I0(\r_V_6_4_i_i_reg_4706_reg[8]_0 [8]),
        .O(\r_V_6_4_i_i_reg_4706_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \tmp_60_11_i_i_reg_4884[0]_i_9 
       (.I0(\r_V_6_4_i_i_reg_4706_reg[8]_0 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\r_V_6_4_i_i_reg_4706_reg[8]_0 [6]),
        .O(\tmp_60_11_i_i_reg_4884[0]_i_9_n_0 ));
  FDRE \tmp_60_11_i_i_reg_4884_reg[0] 
       (.C(aclk),
        .CE(count_1_i_1_i_i_reg_48780),
        .D(tmp_60_11_i_i_fu_2914_p2),
        .Q(tmp_60_11_i_i_reg_4884),
        .R(1'b0));
  CARRY4 \tmp_60_11_i_i_reg_4884_reg[0]_i_2 
       (.CI(\tmp_60_11_i_i_reg_4884_reg[0]_i_4_n_0 ),
        .CO({\NLW_tmp_60_11_i_i_reg_4884_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_63_4_i_i_fu_2612_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_60_11_i_i_reg_4884[0]_i_5_n_0 }),
        .O(\NLW_tmp_60_11_i_i_reg_4884_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_11_i_i_reg_4884_reg[0]_1 }));
  CARRY4 \tmp_60_11_i_i_reg_4884_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_60_11_i_i_reg_4884_reg[0]_i_4_n_0 ,\tmp_60_11_i_i_reg_4884_reg[0]_i_4_n_1 ,\tmp_60_11_i_i_reg_4884_reg[0]_i_4_n_2 ,\tmp_60_11_i_i_reg_4884_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_60_11_i_i_reg_4884[0]_i_9_n_0 ,\tmp_60_11_i_i_reg_4884[0]_i_10_n_0 ,\tmp_60_11_i_i_reg_4884_reg[0]_i_2_0 ,\tmp_60_11_i_i_reg_4884[0]_i_12_n_0 }),
        .O(\NLW_tmp_60_11_i_i_reg_4884_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_60_11_i_i_reg_4884_reg[0]_i_2_1 ,\tmp_60_11_i_i_reg_4884[0]_i_16_n_0 }));
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_60_12_i_i_reg_4896[0]_i_1 
       (.I0(tmp_63_5_i_i_fu_2642_p2),
        .I1(tmp_63_6_i_i_fu_2672_p2),
        .I2(\tmp_60_12_i_i_reg_4896_reg[0]_0 ),
        .I3(\tmp_60_12_i_i_reg_4896_reg[0]_1 ),
        .O(tmp_60_12_i_i_fu_2926_p2));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_12_i_i_reg_4896[0]_i_10 
       (.I0(\r_V_6_5_i_i_reg_4713_reg[8]_0 [5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(\r_V_6_5_i_i_reg_4713_reg[8]_0 [4]),
        .O(\tmp_60_12_i_i_reg_4896[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1474)) 
    \tmp_60_12_i_i_reg_4896[0]_i_12 
       (.I0(\r_V_6_5_i_i_reg_4713_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(\r_V_6_5_i_i_reg_4713_reg[8]_0 [0]),
        .O(\tmp_60_12_i_i_reg_4896[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \tmp_60_12_i_i_reg_4896[0]_i_16 
       (.I0(\r_V_6_5_i_i_reg_4713_reg[8]_0 [0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(\r_V_6_5_i_i_reg_4713_reg[8]_0 [1]),
        .O(\tmp_60_12_i_i_reg_4896[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_12_i_i_reg_4896[0]_i_21 
       (.I0(\r_V_6_5_i_i_reg_4713_reg[8]_0 [7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(\r_V_6_5_i_i_reg_4713_reg[8]_0 [6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\r_V_6_5_i_i_reg_4713_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_12_i_i_reg_4896[0]_i_22 
       (.I0(\r_V_6_5_i_i_reg_4713_reg[8]_0 [5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(\r_V_6_5_i_i_reg_4713_reg[8]_0 [4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\r_V_6_5_i_i_reg_4713_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_12_i_i_reg_4896[0]_i_23 
       (.I0(\r_V_6_5_i_i_reg_4713_reg[8]_0 [3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(\r_V_6_5_i_i_reg_4713_reg[8]_0 [2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\r_V_6_5_i_i_reg_4713_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_12_i_i_reg_4896[0]_i_24 
       (.I0(\r_V_6_5_i_i_reg_4713_reg[8]_0 [1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\r_V_6_5_i_i_reg_4713_reg[8]_0 [0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\r_V_6_5_i_i_reg_4713_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_60_12_i_i_reg_4896[0]_i_5 
       (.I0(\r_V_6_5_i_i_reg_4713_reg[8]_0 [8]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\tmp_60_12_i_i_reg_4896[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_60_12_i_i_reg_4896[0]_i_8 
       (.I0(\r_V_6_5_i_i_reg_4713_reg[8]_0 [8]),
        .O(\r_V_6_5_i_i_reg_4713_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \tmp_60_12_i_i_reg_4896[0]_i_9 
       (.I0(\r_V_6_5_i_i_reg_4713_reg[8]_0 [7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(\r_V_6_5_i_i_reg_4713_reg[8]_0 [6]),
        .O(\tmp_60_12_i_i_reg_4896[0]_i_9_n_0 ));
  FDRE \tmp_60_12_i_i_reg_4896_reg[0] 
       (.C(aclk),
        .CE(count_1_i_1_i_i_reg_48780),
        .D(tmp_60_12_i_i_fu_2926_p2),
        .Q(tmp_60_12_i_i_reg_4896),
        .R(1'b0));
  CARRY4 \tmp_60_12_i_i_reg_4896_reg[0]_i_2 
       (.CI(\tmp_60_12_i_i_reg_4896_reg[0]_i_4_n_0 ),
        .CO({\NLW_tmp_60_12_i_i_reg_4896_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_63_5_i_i_fu_2642_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_60_12_i_i_reg_4896[0]_i_5_n_0 }),
        .O(\NLW_tmp_60_12_i_i_reg_4896_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_12_i_i_reg_4896_reg[0]_3 }));
  CARRY4 \tmp_60_12_i_i_reg_4896_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_60_12_i_i_reg_4896_reg[0]_i_4_n_0 ,\tmp_60_12_i_i_reg_4896_reg[0]_i_4_n_1 ,\tmp_60_12_i_i_reg_4896_reg[0]_i_4_n_2 ,\tmp_60_12_i_i_reg_4896_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_60_12_i_i_reg_4896[0]_i_9_n_0 ,\tmp_60_12_i_i_reg_4896[0]_i_10_n_0 ,\tmp_60_12_i_i_reg_4896_reg[0]_i_2_0 ,\tmp_60_12_i_i_reg_4896[0]_i_12_n_0 }),
        .O(\NLW_tmp_60_12_i_i_reg_4896_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_60_12_i_i_reg_4896_reg[0]_i_2_1 ,\tmp_60_12_i_i_reg_4896[0]_i_16_n_0 }));
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_60_13_i_i_reg_4908[0]_i_1 
       (.I0(tmp_63_6_i_i_fu_2672_p2),
        .I1(tmp_63_7_i_i_fu_2702_p2),
        .I2(\tmp_60_12_i_i_reg_4896_reg[0]_1 ),
        .I3(\tmp_60_13_i_i_reg_4908_reg[0]_0 ),
        .O(tmp_60_13_i_i_fu_2938_p2));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_13_i_i_reg_4908[0]_i_10 
       (.I0(Q[5]),
        .I1(\b0_1_i_i_reg_5162_reg[5]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[4]_0 ),
        .I3(Q[4]),
        .O(\tmp_60_13_i_i_reg_4908[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1474)) 
    \tmp_60_13_i_i_reg_4908[0]_i_12 
       (.I0(Q[1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I3(Q[0]),
        .O(\tmp_60_13_i_i_reg_4908[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \tmp_60_13_i_i_reg_4908[0]_i_16 
       (.I0(Q[0]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .I2(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I3(Q[1]),
        .O(\tmp_60_13_i_i_reg_4908[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_13_i_i_reg_4908[0]_i_21 
       (.I0(Q[7]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [7]),
        .I2(Q[6]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [6]),
        .O(\r_V_6_6_i_i_reg_4725_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_13_i_i_reg_4908[0]_i_22 
       (.I0(Q[5]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [5]),
        .I2(Q[4]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [4]),
        .O(\r_V_6_6_i_i_reg_4725_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_13_i_i_reg_4908[0]_i_23 
       (.I0(Q[3]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [3]),
        .I2(Q[2]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [2]),
        .O(\r_V_6_6_i_i_reg_4725_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_13_i_i_reg_4908[0]_i_24 
       (.I0(Q[1]),
        .I1(\a0_1_i_i_reg_5152_reg[7]_0 [1]),
        .I2(Q[0]),
        .I3(\a0_1_i_i_reg_5152_reg[7]_0 [0]),
        .O(\r_V_6_6_i_i_reg_4725_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_60_13_i_i_reg_4908[0]_i_5 
       (.I0(Q[8]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\tmp_60_13_i_i_reg_4908[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_60_13_i_i_reg_4908[0]_i_8 
       (.I0(Q[8]),
        .O(\r_V_6_6_i_i_reg_4725_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \tmp_60_13_i_i_reg_4908[0]_i_9 
       (.I0(Q[7]),
        .I1(\b0_1_i_i_reg_5162_reg[7]_0 ),
        .I2(\b0_1_i_i_reg_5162_reg[6]_0 ),
        .I3(Q[6]),
        .O(\tmp_60_13_i_i_reg_4908[0]_i_9_n_0 ));
  FDRE \tmp_60_13_i_i_reg_4908_reg[0] 
       (.C(aclk),
        .CE(count_1_i_1_i_i_reg_48780),
        .D(tmp_60_13_i_i_fu_2938_p2),
        .Q(tmp_60_13_i_i_reg_4908),
        .R(1'b0));
  CARRY4 \tmp_60_13_i_i_reg_4908_reg[0]_i_2 
       (.CI(\tmp_60_13_i_i_reg_4908_reg[0]_i_4_n_0 ),
        .CO({\NLW_tmp_60_13_i_i_reg_4908_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_63_6_i_i_fu_2672_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_60_13_i_i_reg_4908[0]_i_5_n_0 }),
        .O(\NLW_tmp_60_13_i_i_reg_4908_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_12_i_i_reg_4896_reg[0]_2 }));
  CARRY4 \tmp_60_13_i_i_reg_4908_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_60_13_i_i_reg_4908_reg[0]_i_4_n_0 ,\tmp_60_13_i_i_reg_4908_reg[0]_i_4_n_1 ,\tmp_60_13_i_i_reg_4908_reg[0]_i_4_n_2 ,\tmp_60_13_i_i_reg_4908_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_60_13_i_i_reg_4908[0]_i_9_n_0 ,\tmp_60_13_i_i_reg_4908[0]_i_10_n_0 ,\tmp_60_13_i_i_reg_4908_reg[0]_i_2_0 ,\tmp_60_13_i_i_reg_4908[0]_i_12_n_0 }),
        .O(\NLW_tmp_60_13_i_i_reg_4908_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_60_13_i_i_reg_4908_reg[0]_i_2_1 ,\tmp_60_13_i_i_reg_4908[0]_i_16_n_0 }));
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_60_1_not_i_i_reg_4755[0]_i_1 
       (.I0(\r_V_1_i_i_reg_4636_reg[8]_1 ),
        .I1(\r_V_2_i_i_reg_4643_reg[8]_1 ),
        .I2(\or_cond5_i_i_reg_4749_reg[0]_0 ),
        .I3(\tmp_60_1_not_i_i_reg_4755_reg[0]_0 ),
        .O(tmp_60_1_not_i_i_fu_2310_p2));
  FDRE \tmp_60_1_not_i_i_reg_4755_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(tmp_60_1_not_i_i_fu_2310_p2),
        .Q(tmp_60_1_not_i_i_reg_4755),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_60_2_not_i_i_reg_4770[0]_i_1 
       (.I0(\r_V_2_i_i_reg_4643_reg[8]_1 ),
        .I1(\r_V_3_i_i_reg_4650_reg[8]_1 ),
        .I2(\tmp_60_1_not_i_i_reg_4755_reg[0]_0 ),
        .I3(\tmp_60_2_not_i_i_reg_4770_reg[0]_0 ),
        .O(tmp_60_2_not_i_i_fu_2328_p2));
  FDRE \tmp_60_2_not_i_i_reg_4770_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(tmp_60_2_not_i_i_fu_2328_p2),
        .Q(tmp_60_2_not_i_i_reg_4770),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_60_3_not_i_i_reg_4785[0]_i_1 
       (.I0(\r_V_3_i_i_reg_4650_reg[8]_1 ),
        .I1(\r_V_4_i_i_reg_4657_reg[8]_1 ),
        .I2(\tmp_60_2_not_i_i_reg_4770_reg[0]_0 ),
        .I3(\tmp_60_3_not_i_i_reg_4785_reg[0]_0 ),
        .O(tmp_60_3_not_i_i_fu_2346_p2));
  FDRE \tmp_60_3_not_i_i_reg_4785_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(tmp_60_3_not_i_i_fu_2346_p2),
        .Q(tmp_60_3_not_i_i_reg_4785),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_60_4_not_i_i_reg_4800[0]_i_1 
       (.I0(\r_V_4_i_i_reg_4657_reg[8]_1 ),
        .I1(\r_V_5_i_i_reg_4664_reg[8]_1 ),
        .I2(\tmp_60_3_not_i_i_reg_4785_reg[0]_0 ),
        .I3(\tmp_60_4_not_i_i_reg_4800_reg[0]_0 ),
        .O(tmp_60_4_not_i_i_fu_2364_p2));
  FDRE \tmp_60_4_not_i_i_reg_4800_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(tmp_60_4_not_i_i_fu_2364_p2),
        .Q(tmp_60_4_not_i_i_reg_4800),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h0FF6)) 
    \tmp_60_5_not_i_i_reg_4815[0]_i_1 
       (.I0(tmp_56_6_i_i_fu_2217_p2),
        .I1(\r_V_5_i_i_reg_4664_reg[8]_1 ),
        .I2(\tmp_60_4_not_i_i_reg_4800_reg[0]_0 ),
        .I3(tmp_55_6_i_i_fu_2212_p2),
        .O(tmp_60_5_not_i_i_fu_2382_p2));
  FDRE \tmp_60_5_not_i_i_reg_4815_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(tmp_60_5_not_i_i_fu_2382_p2),
        .Q(tmp_60_5_not_i_i_reg_4815),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h03AA)) 
    \tmp_62_10_i_i_reg_4890[0]_i_1 
       (.I0(\tmp_62_10_i_i_reg_4890_reg_n_0_[0] ),
        .I1(\tmp_60_11_i_i_reg_4884_reg[0]_0 ),
        .I2(tmp_63_4_i_i_fu_2612_p2),
        .I3(count_1_i_1_i_i_reg_48780),
        .O(\tmp_62_10_i_i_reg_4890[0]_i_1_n_0 ));
  FDRE \tmp_62_10_i_i_reg_4890_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp_62_10_i_i_reg_4890[0]_i_1_n_0 ),
        .Q(\tmp_62_10_i_i_reg_4890_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h03AA)) 
    \tmp_62_11_i_i_reg_4902[0]_i_1 
       (.I0(\tmp_62_11_i_i_reg_4902_reg_n_0_[0] ),
        .I1(\tmp_60_12_i_i_reg_4896_reg[0]_0 ),
        .I2(tmp_63_5_i_i_fu_2642_p2),
        .I3(count_1_i_1_i_i_reg_48780),
        .O(\tmp_62_11_i_i_reg_4902[0]_i_1_n_0 ));
  FDRE \tmp_62_11_i_i_reg_4902_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp_62_11_i_i_reg_4902[0]_i_1_n_0 ),
        .Q(\tmp_62_11_i_i_reg_4902_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h03AA)) 
    \tmp_62_12_i_i_reg_4914[0]_i_1 
       (.I0(\tmp_62_12_i_i_reg_4914_reg_n_0_[0] ),
        .I1(\tmp_60_12_i_i_reg_4896_reg[0]_1 ),
        .I2(tmp_63_6_i_i_fu_2672_p2),
        .I3(count_1_i_1_i_i_reg_48780),
        .O(\tmp_62_12_i_i_reg_4914[0]_i_1_n_0 ));
  FDRE \tmp_62_12_i_i_reg_4914_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp_62_12_i_i_reg_4914[0]_i_1_n_0 ),
        .Q(\tmp_62_12_i_i_reg_4914_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_62_1_i_i_reg_4760_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(tmp_62_1_i_i_fu_2316_p2),
        .Q(tmp_62_1_i_i_reg_4760),
        .R(1'b0));
  FDRE \tmp_62_2_i_i_reg_4775_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(tmp_62_2_i_i_fu_2334_p2),
        .Q(tmp_62_2_i_i_reg_4775),
        .R(1'b0));
  FDRE \tmp_62_3_i_i_reg_4790_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(tmp_62_3_i_i_fu_2352_p2),
        .Q(tmp_62_3_i_i_reg_4790),
        .R(1'b0));
  FDRE \tmp_62_4_i_i_reg_4805_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(tmp_62_4_i_i_fu_2370_p2),
        .Q(tmp_62_4_i_i_reg_4805),
        .R(1'b0));
  FDRE \tmp_62_5_i_i_reg_4820_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(tmp_62_5_i_i_fu_2388_p2),
        .Q(tmp_62_5_i_i_reg_4820),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_62_8_i_i_reg_4868[0]_i_1 
       (.I0(\tmp_60_10_i_i_reg_4863_reg[0]_0 ),
        .I1(tmp_63_3_i_i_fu_2582_p2),
        .O(tmp_62_8_i_i_fu_2888_p2));
  FDRE \tmp_62_8_i_i_reg_4868_reg[0] 
       (.C(aclk),
        .CE(count_1_i_1_i_i_reg_48780),
        .D(tmp_62_8_i_i_fu_2888_p2),
        .Q(tmp_62_8_i_i_reg_4868),
        .R(1'b0));
  FDRE \tmp_62_i_i_reg_4744_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(tmp_62_i_i_fu_2298_p2),
        .Q(tmp_62_i_i_reg_4744),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F0F0F0F0F0E000)) 
    \tmp_64_12_i_i_reg_4952[0]_i_2 
       (.I0(\count_1_i_5_i_i_reg_4936_reg_n_0_[1] ),
        .I1(\count_1_i_5_i_i_reg_4936_reg_n_0_[0] ),
        .I2(\tmp_64_12_i_i_reg_4952[0]_i_3_n_0 ),
        .I3(\count_1_i_5_i_i_reg_4936_reg_n_0_[2] ),
        .I4(\count_1_i_5_i_i_reg_4936_reg_n_0_[3] ),
        .I5(\count_1_i_5_i_i_reg_4936_reg_n_0_[4] ),
        .O(tmp_64_12_i_i_fu_3260_p2));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_64_12_i_i_reg_4952[0]_i_3 
       (.I0(ap_reg_pp0_iter5_or_cond7_i_i_reg_4780),
        .I1(ap_reg_pp0_iter5_or_cond6_i_i_reg_4765),
        .I2(ap_reg_pp0_iter5_or_cond5_i_i_reg_4749),
        .O(\tmp_64_12_i_i_reg_4952[0]_i_3_n_0 ));
  FDRE \tmp_64_12_i_i_reg_4952_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp_64_12_i_i_reg_4952_reg[0]_0 ),
        .Q(tmp_64_12_i_i_reg_4952),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \tmp_64_1_i_i_reg_4873[0]_i_1 
       (.I0(count_1_i_i_i_fu_2874_p3[3]),
        .I1(\count_1_i_7_i_i_reg_4840_reg_n_0_[0] ),
        .I2(or_cond13_i_i_reg_4846),
        .I3(\count_1_i_7_i_i_reg_4840_reg_n_0_[2] ),
        .I4(\count_1_i_7_i_i_reg_4840_reg_n_0_[1] ),
        .I5(\count_1_i_1_i_i_reg_4878[3]_i_5_n_0 ),
        .O(tmp_64_1_i_i_fu_2900_p2));
  FDRE \tmp_64_1_i_i_reg_4873_reg[0] 
       (.C(aclk),
        .CE(count_1_i_1_i_i_reg_48780),
        .D(tmp_64_1_i_i_fu_2900_p2),
        .Q(tmp_64_1_i_i_reg_4873),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT5 #(
    .INIT(32'h4C884888)) 
    \tmp_64_5_i_i_reg_4931[0]_i_2 
       (.I0(\count_1_i_1_i_i_reg_4878_reg_n_0_[3] ),
        .I1(\count_1_i_5_i_i_reg_4936[4]_i_4_n_0 ),
        .I2(\count_1_i_1_i_i_reg_4878_reg_n_0_[1] ),
        .I3(\count_1_i_1_i_i_reg_4878_reg_n_0_[2] ),
        .I4(\count_1_i_1_i_i_reg_4878_reg_n_0_[0] ),
        .O(tmp_64_5_i_i_fu_3121_p2));
  FDRE \tmp_64_5_i_i_reg_4931_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp_64_5_i_i_reg_4931_reg[0]_0 ),
        .Q(tmp_64_5_i_i_reg_4931),
        .R(1'b0));
  FDRE \tmp_64_7_i_i_reg_4835_reg[0] 
       (.C(aclk),
        .CE(count_1_i_7_i_i_reg_48400),
        .D(tmp_64_7_i_i_fu_2510_p2),
        .Q(tmp_64_7_i_i_reg_4835),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \tmp_74_3_i_i_reg_5052[31]_i_1 
       (.I0(iscorner_2_i_16_i_i_reg_5016),
        .I1(ap_reg_pp0_iter7_exitcond4_i_i_reg_4507),
        .I2(ap_reg_pp0_iter7_tmp_12_i_i_reg_4557),
        .I3(or_cond1_i_i_reg_4493),
        .I4(ap_block_pp0_stage0_subdone6_in),
        .O(flag_d_max2_1_reg_50370));
  FDRE \tmp_74_3_i_i_reg_5052_reg[0] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_74_3_i_i_min_int_s_fu_638_ap_return[0]),
        .Q(tmp_74_3_i_i_reg_5052[0]),
        .R(1'b0));
  FDRE \tmp_74_3_i_i_reg_5052_reg[1] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_74_3_i_i_min_int_s_fu_638_ap_return[1]),
        .Q(tmp_74_3_i_i_reg_5052[1]),
        .R(1'b0));
  FDRE \tmp_74_3_i_i_reg_5052_reg[2] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_74_3_i_i_min_int_s_fu_638_ap_return[2]),
        .Q(tmp_74_3_i_i_reg_5052[2]),
        .R(1'b0));
  FDRE \tmp_74_3_i_i_reg_5052_reg[31] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_74_3_i_i_min_int_s_fu_638_ap_return[31]),
        .Q(tmp_74_3_i_i_reg_5052[31]),
        .R(1'b0));
  FDRE \tmp_74_3_i_i_reg_5052_reg[3] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_74_3_i_i_min_int_s_fu_638_ap_return[3]),
        .Q(tmp_74_3_i_i_reg_5052[3]),
        .R(1'b0));
  FDRE \tmp_74_3_i_i_reg_5052_reg[4] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_74_3_i_i_min_int_s_fu_638_ap_return[4]),
        .Q(tmp_74_3_i_i_reg_5052[4]),
        .R(1'b0));
  FDRE \tmp_74_3_i_i_reg_5052_reg[5] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_74_3_i_i_min_int_s_fu_638_ap_return[5]),
        .Q(tmp_74_3_i_i_reg_5052[5]),
        .R(1'b0));
  FDRE \tmp_74_3_i_i_reg_5052_reg[6] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_74_3_i_i_min_int_s_fu_638_ap_return[6]),
        .Q(tmp_74_3_i_i_reg_5052[6]),
        .R(1'b0));
  FDRE \tmp_74_3_i_i_reg_5052_reg[7] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_74_3_i_i_min_int_s_fu_638_ap_return[7]),
        .Q(tmp_74_3_i_i_reg_5052[7]),
        .R(1'b0));
  FDRE \tmp_76_3_i_i_reg_5057_reg[0] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_76_3_i_i_max_int_s_fu_981_ap_return[0]),
        .Q(tmp_76_3_i_i_reg_5057[0]),
        .R(1'b0));
  FDRE \tmp_76_3_i_i_reg_5057_reg[1] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_76_3_i_i_max_int_s_fu_981_ap_return[1]),
        .Q(tmp_76_3_i_i_reg_5057[1]),
        .R(1'b0));
  FDRE \tmp_76_3_i_i_reg_5057_reg[2] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_76_3_i_i_max_int_s_fu_981_ap_return[2]),
        .Q(tmp_76_3_i_i_reg_5057[2]),
        .R(1'b0));
  FDRE \tmp_76_3_i_i_reg_5057_reg[31] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_76_3_i_i_max_int_s_fu_981_ap_return[31]),
        .Q(tmp_76_3_i_i_reg_5057[31]),
        .R(1'b0));
  FDRE \tmp_76_3_i_i_reg_5057_reg[3] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_76_3_i_i_max_int_s_fu_981_ap_return[3]),
        .Q(tmp_76_3_i_i_reg_5057[3]),
        .R(1'b0));
  FDRE \tmp_76_3_i_i_reg_5057_reg[4] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_76_3_i_i_max_int_s_fu_981_ap_return[4]),
        .Q(tmp_76_3_i_i_reg_5057[4]),
        .R(1'b0));
  FDRE \tmp_76_3_i_i_reg_5057_reg[5] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_76_3_i_i_max_int_s_fu_981_ap_return[5]),
        .Q(tmp_76_3_i_i_reg_5057[5]),
        .R(1'b0));
  FDRE \tmp_76_3_i_i_reg_5057_reg[6] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_76_3_i_i_max_int_s_fu_981_ap_return[6]),
        .Q(tmp_76_3_i_i_reg_5057[6]),
        .R(1'b0));
  FDRE \tmp_76_3_i_i_reg_5057_reg[7] 
       (.C(aclk),
        .CE(flag_d_max2_1_reg_50370),
        .D(tmp_76_3_i_i_max_int_s_fu_981_ap_return[7]),
        .Q(tmp_76_3_i_i_reg_5057[7]),
        .R(1'b0));
  FDRE \tmp_81_2_i_i_reg_5222_reg[0] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_2_i_i_min_int_s_fu_777_ap_return[0]),
        .Q(tmp_81_2_i_i_reg_5222[0]),
        .R(1'b0));
  FDRE \tmp_81_2_i_i_reg_5222_reg[1] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_2_i_i_min_int_s_fu_777_ap_return[1]),
        .Q(tmp_81_2_i_i_reg_5222[1]),
        .R(1'b0));
  FDRE \tmp_81_2_i_i_reg_5222_reg[2] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_2_i_i_min_int_s_fu_777_ap_return[2]),
        .Q(tmp_81_2_i_i_reg_5222[2]),
        .R(1'b0));
  FDRE \tmp_81_2_i_i_reg_5222_reg[31] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_2_i_i_min_int_s_fu_777_ap_return[31]),
        .Q(tmp_81_2_i_i_reg_5222[31]),
        .R(1'b0));
  FDRE \tmp_81_2_i_i_reg_5222_reg[3] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_2_i_i_min_int_s_fu_777_ap_return[3]),
        .Q(tmp_81_2_i_i_reg_5222[3]),
        .R(1'b0));
  FDRE \tmp_81_2_i_i_reg_5222_reg[4] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_2_i_i_min_int_s_fu_777_ap_return[4]),
        .Q(tmp_81_2_i_i_reg_5222[4]),
        .R(1'b0));
  FDRE \tmp_81_2_i_i_reg_5222_reg[5] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_2_i_i_min_int_s_fu_777_ap_return[5]),
        .Q(tmp_81_2_i_i_reg_5222[5]),
        .R(1'b0));
  FDRE \tmp_81_2_i_i_reg_5222_reg[6] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_2_i_i_min_int_s_fu_777_ap_return[6]),
        .Q(tmp_81_2_i_i_reg_5222[6]),
        .R(1'b0));
  FDRE \tmp_81_2_i_i_reg_5222_reg[7] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_2_i_i_min_int_s_fu_777_ap_return[7]),
        .Q(tmp_81_2_i_i_reg_5222[7]),
        .R(1'b0));
  FDRE \tmp_81_4_i_i_reg_5232_reg[0] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_4_i_i_min_int_s_fu_783_ap_return[0]),
        .Q(tmp_81_4_i_i_reg_5232[0]),
        .R(1'b0));
  FDRE \tmp_81_4_i_i_reg_5232_reg[1] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_4_i_i_min_int_s_fu_783_ap_return[1]),
        .Q(tmp_81_4_i_i_reg_5232[1]),
        .R(1'b0));
  FDRE \tmp_81_4_i_i_reg_5232_reg[2] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_4_i_i_min_int_s_fu_783_ap_return[2]),
        .Q(tmp_81_4_i_i_reg_5232[2]),
        .R(1'b0));
  FDRE \tmp_81_4_i_i_reg_5232_reg[31] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_4_i_i_min_int_s_fu_783_ap_return[31]),
        .Q(tmp_81_4_i_i_reg_5232[31]),
        .R(1'b0));
  FDRE \tmp_81_4_i_i_reg_5232_reg[3] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_4_i_i_min_int_s_fu_783_ap_return[3]),
        .Q(tmp_81_4_i_i_reg_5232[3]),
        .R(1'b0));
  FDRE \tmp_81_4_i_i_reg_5232_reg[4] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_4_i_i_min_int_s_fu_783_ap_return[4]),
        .Q(tmp_81_4_i_i_reg_5232[4]),
        .R(1'b0));
  FDRE \tmp_81_4_i_i_reg_5232_reg[5] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_4_i_i_min_int_s_fu_783_ap_return[5]),
        .Q(tmp_81_4_i_i_reg_5232[5]),
        .R(1'b0));
  FDRE \tmp_81_4_i_i_reg_5232_reg[6] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_4_i_i_min_int_s_fu_783_ap_return[6]),
        .Q(tmp_81_4_i_i_reg_5232[6]),
        .R(1'b0));
  FDRE \tmp_81_4_i_i_reg_5232_reg[7] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_4_i_i_min_int_s_fu_783_ap_return[7]),
        .Q(tmp_81_4_i_i_reg_5232[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \tmp_81_9_i_i_reg_5202[31]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter11_iscorner_2_i_16_i_i_reg_5016),
        .I3(ap_reg_pp0_iter11_exitcond4_i_i_reg_4507),
        .I4(ap_reg_pp0_iter11_tmp_12_i_i_reg_4557),
        .O(a0_1_2_i_i_reg_52420));
  FDRE \tmp_81_9_i_i_reg_5202_reg[0] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_9_i_i_min_int_s_fu_765_ap_return[0]),
        .Q(tmp_81_9_i_i_reg_5202[0]),
        .R(1'b0));
  FDRE \tmp_81_9_i_i_reg_5202_reg[1] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_9_i_i_min_int_s_fu_765_ap_return[1]),
        .Q(tmp_81_9_i_i_reg_5202[1]),
        .R(1'b0));
  FDRE \tmp_81_9_i_i_reg_5202_reg[2] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_9_i_i_min_int_s_fu_765_ap_return[2]),
        .Q(tmp_81_9_i_i_reg_5202[2]),
        .R(1'b0));
  FDRE \tmp_81_9_i_i_reg_5202_reg[31] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_9_i_i_min_int_s_fu_765_ap_return[31]),
        .Q(tmp_81_9_i_i_reg_5202[31]),
        .R(1'b0));
  FDRE \tmp_81_9_i_i_reg_5202_reg[3] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_9_i_i_min_int_s_fu_765_ap_return[3]),
        .Q(tmp_81_9_i_i_reg_5202[3]),
        .R(1'b0));
  FDRE \tmp_81_9_i_i_reg_5202_reg[4] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_9_i_i_min_int_s_fu_765_ap_return[4]),
        .Q(tmp_81_9_i_i_reg_5202[4]),
        .R(1'b0));
  FDRE \tmp_81_9_i_i_reg_5202_reg[5] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_9_i_i_min_int_s_fu_765_ap_return[5]),
        .Q(tmp_81_9_i_i_reg_5202[5]),
        .R(1'b0));
  FDRE \tmp_81_9_i_i_reg_5202_reg[6] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_9_i_i_min_int_s_fu_765_ap_return[6]),
        .Q(tmp_81_9_i_i_reg_5202[6]),
        .R(1'b0));
  FDRE \tmp_81_9_i_i_reg_5202_reg[7] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_9_i_i_min_int_s_fu_765_ap_return[7]),
        .Q(tmp_81_9_i_i_reg_5202[7]),
        .R(1'b0));
  FDRE \tmp_81_i_i_reg_5212_reg[0] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_i_i_min_int_s_fu_771_ap_return[0]),
        .Q(tmp_81_i_i_reg_5212[0]),
        .R(1'b0));
  FDRE \tmp_81_i_i_reg_5212_reg[1] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_i_i_min_int_s_fu_771_ap_return[1]),
        .Q(tmp_81_i_i_reg_5212[1]),
        .R(1'b0));
  FDRE \tmp_81_i_i_reg_5212_reg[2] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_i_i_min_int_s_fu_771_ap_return[2]),
        .Q(tmp_81_i_i_reg_5212[2]),
        .R(1'b0));
  FDRE \tmp_81_i_i_reg_5212_reg[31] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_i_i_min_int_s_fu_771_ap_return[31]),
        .Q(tmp_81_i_i_reg_5212[31]),
        .R(1'b0));
  FDRE \tmp_81_i_i_reg_5212_reg[3] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_i_i_min_int_s_fu_771_ap_return[3]),
        .Q(tmp_81_i_i_reg_5212[3]),
        .R(1'b0));
  FDRE \tmp_81_i_i_reg_5212_reg[4] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_i_i_min_int_s_fu_771_ap_return[4]),
        .Q(tmp_81_i_i_reg_5212[4]),
        .R(1'b0));
  FDRE \tmp_81_i_i_reg_5212_reg[5] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_i_i_min_int_s_fu_771_ap_return[5]),
        .Q(tmp_81_i_i_reg_5212[5]),
        .R(1'b0));
  FDRE \tmp_81_i_i_reg_5212_reg[6] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_i_i_min_int_s_fu_771_ap_return[6]),
        .Q(tmp_81_i_i_reg_5212[6]),
        .R(1'b0));
  FDRE \tmp_81_i_i_reg_5212_reg[7] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_81_i_i_min_int_s_fu_771_ap_return[7]),
        .Q(tmp_81_i_i_reg_5212[7]),
        .R(1'b0));
  FDRE \tmp_83_2_i_i_reg_5227_reg[0] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_2_i_i_max_int_s_fu_1124_ap_return[0]),
        .Q(tmp_83_2_i_i_reg_5227[0]),
        .R(1'b0));
  FDRE \tmp_83_2_i_i_reg_5227_reg[1] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_2_i_i_max_int_s_fu_1124_ap_return[1]),
        .Q(tmp_83_2_i_i_reg_5227[1]),
        .R(1'b0));
  FDRE \tmp_83_2_i_i_reg_5227_reg[2] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_2_i_i_max_int_s_fu_1124_ap_return[2]),
        .Q(tmp_83_2_i_i_reg_5227[2]),
        .R(1'b0));
  FDRE \tmp_83_2_i_i_reg_5227_reg[31] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_2_i_i_max_int_s_fu_1124_ap_return[31]),
        .Q(tmp_83_2_i_i_reg_5227[31]),
        .R(1'b0));
  FDRE \tmp_83_2_i_i_reg_5227_reg[3] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_2_i_i_max_int_s_fu_1124_ap_return[3]),
        .Q(tmp_83_2_i_i_reg_5227[3]),
        .R(1'b0));
  FDRE \tmp_83_2_i_i_reg_5227_reg[4] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_2_i_i_max_int_s_fu_1124_ap_return[4]),
        .Q(tmp_83_2_i_i_reg_5227[4]),
        .R(1'b0));
  FDRE \tmp_83_2_i_i_reg_5227_reg[5] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_2_i_i_max_int_s_fu_1124_ap_return[5]),
        .Q(tmp_83_2_i_i_reg_5227[5]),
        .R(1'b0));
  FDRE \tmp_83_2_i_i_reg_5227_reg[6] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_2_i_i_max_int_s_fu_1124_ap_return[6]),
        .Q(tmp_83_2_i_i_reg_5227[6]),
        .R(1'b0));
  FDRE \tmp_83_2_i_i_reg_5227_reg[7] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_2_i_i_max_int_s_fu_1124_ap_return[7]),
        .Q(tmp_83_2_i_i_reg_5227[7]),
        .R(1'b0));
  FDRE \tmp_83_4_i_i_reg_5237_reg[0] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_4_i_i_max_int_s_fu_1130_ap_return[0]),
        .Q(tmp_83_4_i_i_reg_5237[0]),
        .R(1'b0));
  FDRE \tmp_83_4_i_i_reg_5237_reg[1] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_4_i_i_max_int_s_fu_1130_ap_return[1]),
        .Q(tmp_83_4_i_i_reg_5237[1]),
        .R(1'b0));
  FDRE \tmp_83_4_i_i_reg_5237_reg[2] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_4_i_i_max_int_s_fu_1130_ap_return[2]),
        .Q(tmp_83_4_i_i_reg_5237[2]),
        .R(1'b0));
  FDRE \tmp_83_4_i_i_reg_5237_reg[31] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_4_i_i_max_int_s_fu_1130_ap_return[31]),
        .Q(tmp_83_4_i_i_reg_5237[31]),
        .R(1'b0));
  FDRE \tmp_83_4_i_i_reg_5237_reg[3] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_4_i_i_max_int_s_fu_1130_ap_return[3]),
        .Q(tmp_83_4_i_i_reg_5237[3]),
        .R(1'b0));
  FDRE \tmp_83_4_i_i_reg_5237_reg[4] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_4_i_i_max_int_s_fu_1130_ap_return[4]),
        .Q(tmp_83_4_i_i_reg_5237[4]),
        .R(1'b0));
  FDRE \tmp_83_4_i_i_reg_5237_reg[5] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_4_i_i_max_int_s_fu_1130_ap_return[5]),
        .Q(tmp_83_4_i_i_reg_5237[5]),
        .R(1'b0));
  FDRE \tmp_83_4_i_i_reg_5237_reg[6] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_4_i_i_max_int_s_fu_1130_ap_return[6]),
        .Q(tmp_83_4_i_i_reg_5237[6]),
        .R(1'b0));
  FDRE \tmp_83_4_i_i_reg_5237_reg[7] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_4_i_i_max_int_s_fu_1130_ap_return[7]),
        .Q(tmp_83_4_i_i_reg_5237[7]),
        .R(1'b0));
  FDRE \tmp_83_9_i_i_reg_5207_reg[0] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_9_i_i_max_int_s_fu_1112_ap_return[0]),
        .Q(tmp_83_9_i_i_reg_5207[0]),
        .R(1'b0));
  FDRE \tmp_83_9_i_i_reg_5207_reg[1] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_9_i_i_max_int_s_fu_1112_ap_return[1]),
        .Q(tmp_83_9_i_i_reg_5207[1]),
        .R(1'b0));
  FDRE \tmp_83_9_i_i_reg_5207_reg[2] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_9_i_i_max_int_s_fu_1112_ap_return[2]),
        .Q(tmp_83_9_i_i_reg_5207[2]),
        .R(1'b0));
  FDRE \tmp_83_9_i_i_reg_5207_reg[31] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_9_i_i_max_int_s_fu_1112_ap_return[31]),
        .Q(tmp_83_9_i_i_reg_5207[31]),
        .R(1'b0));
  FDRE \tmp_83_9_i_i_reg_5207_reg[3] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_9_i_i_max_int_s_fu_1112_ap_return[3]),
        .Q(tmp_83_9_i_i_reg_5207[3]),
        .R(1'b0));
  FDRE \tmp_83_9_i_i_reg_5207_reg[4] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_9_i_i_max_int_s_fu_1112_ap_return[4]),
        .Q(tmp_83_9_i_i_reg_5207[4]),
        .R(1'b0));
  FDRE \tmp_83_9_i_i_reg_5207_reg[5] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_9_i_i_max_int_s_fu_1112_ap_return[5]),
        .Q(tmp_83_9_i_i_reg_5207[5]),
        .R(1'b0));
  FDRE \tmp_83_9_i_i_reg_5207_reg[6] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_9_i_i_max_int_s_fu_1112_ap_return[6]),
        .Q(tmp_83_9_i_i_reg_5207[6]),
        .R(1'b0));
  FDRE \tmp_83_9_i_i_reg_5207_reg[7] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_9_i_i_max_int_s_fu_1112_ap_return[7]),
        .Q(tmp_83_9_i_i_reg_5207[7]),
        .R(1'b0));
  FDRE \tmp_83_i_i_reg_5217_reg[0] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_i_i_max_int_s_fu_1118_ap_return[0]),
        .Q(tmp_83_i_i_reg_5217[0]),
        .R(1'b0));
  FDRE \tmp_83_i_i_reg_5217_reg[1] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_i_i_max_int_s_fu_1118_ap_return[1]),
        .Q(tmp_83_i_i_reg_5217[1]),
        .R(1'b0));
  FDRE \tmp_83_i_i_reg_5217_reg[2] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_i_i_max_int_s_fu_1118_ap_return[2]),
        .Q(tmp_83_i_i_reg_5217[2]),
        .R(1'b0));
  FDRE \tmp_83_i_i_reg_5217_reg[31] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_i_i_max_int_s_fu_1118_ap_return[31]),
        .Q(tmp_83_i_i_reg_5217[31]),
        .R(1'b0));
  FDRE \tmp_83_i_i_reg_5217_reg[3] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_i_i_max_int_s_fu_1118_ap_return[3]),
        .Q(tmp_83_i_i_reg_5217[3]),
        .R(1'b0));
  FDRE \tmp_83_i_i_reg_5217_reg[4] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_i_i_max_int_s_fu_1118_ap_return[4]),
        .Q(tmp_83_i_i_reg_5217[4]),
        .R(1'b0));
  FDRE \tmp_83_i_i_reg_5217_reg[5] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_i_i_max_int_s_fu_1118_ap_return[5]),
        .Q(tmp_83_i_i_reg_5217[5]),
        .R(1'b0));
  FDRE \tmp_83_i_i_reg_5217_reg[6] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_i_i_max_int_s_fu_1118_ap_return[6]),
        .Q(tmp_83_i_i_reg_5217[6]),
        .R(1'b0));
  FDRE \tmp_83_i_i_reg_5217_reg[7] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_83_i_i_max_int_s_fu_1118_ap_return[7]),
        .Q(tmp_83_i_i_reg_5217[7]),
        .R(1'b0));
  FDRE \tmp_92_1_i_i_reg_5187_reg[0] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_92_1_i_i_min_int_s_fu_740_ap_return[0]),
        .Q(tmp_92_1_i_i_reg_5187[0]),
        .R(1'b0));
  FDRE \tmp_92_1_i_i_reg_5187_reg[1] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_92_1_i_i_min_int_s_fu_740_ap_return[1]),
        .Q(tmp_92_1_i_i_reg_5187[1]),
        .R(1'b0));
  FDRE \tmp_92_1_i_i_reg_5187_reg[2] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_92_1_i_i_min_int_s_fu_740_ap_return[2]),
        .Q(tmp_92_1_i_i_reg_5187[2]),
        .R(1'b0));
  FDRE \tmp_92_1_i_i_reg_5187_reg[31] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_92_1_i_i_min_int_s_fu_740_ap_return[31]),
        .Q(tmp_92_1_i_i_reg_5187[31]),
        .R(1'b0));
  FDRE \tmp_92_1_i_i_reg_5187_reg[3] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_92_1_i_i_min_int_s_fu_740_ap_return[3]),
        .Q(tmp_92_1_i_i_reg_5187[3]),
        .R(1'b0));
  FDRE \tmp_92_1_i_i_reg_5187_reg[4] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_92_1_i_i_min_int_s_fu_740_ap_return[4]),
        .Q(tmp_92_1_i_i_reg_5187[4]),
        .R(1'b0));
  FDRE \tmp_92_1_i_i_reg_5187_reg[5] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_92_1_i_i_min_int_s_fu_740_ap_return[5]),
        .Q(tmp_92_1_i_i_reg_5187[5]),
        .R(1'b0));
  FDRE \tmp_92_1_i_i_reg_5187_reg[6] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_92_1_i_i_min_int_s_fu_740_ap_return[6]),
        .Q(tmp_92_1_i_i_reg_5187[6]),
        .R(1'b0));
  FDRE \tmp_92_1_i_i_reg_5187_reg[7] 
       (.C(aclk),
        .CE(a0_1_1_i_i_reg_51820),
        .D(tmp_92_1_i_i_min_int_s_fu_740_ap_return[7]),
        .Q(tmp_92_1_i_i_reg_5187[7]),
        .R(1'b0));
  FDRE \tmp_92_2_i_i_reg_5247_reg[0] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_92_2_i_i_min_int_s_fu_795_ap_return[0]),
        .Q(tmp_92_2_i_i_reg_5247[0]),
        .R(1'b0));
  FDRE \tmp_92_2_i_i_reg_5247_reg[1] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_92_2_i_i_min_int_s_fu_795_ap_return[1]),
        .Q(tmp_92_2_i_i_reg_5247[1]),
        .R(1'b0));
  FDRE \tmp_92_2_i_i_reg_5247_reg[2] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_92_2_i_i_min_int_s_fu_795_ap_return[2]),
        .Q(tmp_92_2_i_i_reg_5247[2]),
        .R(1'b0));
  FDRE \tmp_92_2_i_i_reg_5247_reg[31] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_92_2_i_i_min_int_s_fu_795_ap_return[31]),
        .Q(tmp_92_2_i_i_reg_5247[31]),
        .R(1'b0));
  FDRE \tmp_92_2_i_i_reg_5247_reg[3] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_92_2_i_i_min_int_s_fu_795_ap_return[3]),
        .Q(tmp_92_2_i_i_reg_5247[3]),
        .R(1'b0));
  FDRE \tmp_92_2_i_i_reg_5247_reg[4] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_92_2_i_i_min_int_s_fu_795_ap_return[4]),
        .Q(tmp_92_2_i_i_reg_5247[4]),
        .R(1'b0));
  FDRE \tmp_92_2_i_i_reg_5247_reg[5] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_92_2_i_i_min_int_s_fu_795_ap_return[5]),
        .Q(tmp_92_2_i_i_reg_5247[5]),
        .R(1'b0));
  FDRE \tmp_92_2_i_i_reg_5247_reg[6] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_92_2_i_i_min_int_s_fu_795_ap_return[6]),
        .Q(tmp_92_2_i_i_reg_5247[6]),
        .R(1'b0));
  FDRE \tmp_92_2_i_i_reg_5247_reg[7] 
       (.C(aclk),
        .CE(a0_1_2_i_i_reg_52420),
        .D(tmp_92_2_i_i_min_int_s_fu_795_ap_return[7]),
        .Q(tmp_92_2_i_i_reg_5247[7]),
        .R(1'b0));
  FDRE \tmp_92_3_i_i_reg_5267_reg[0] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_92_3_i_i_min_int_s_fu_820_ap_return[0]),
        .Q(tmp_92_3_i_i_reg_5267[0]),
        .R(1'b0));
  FDRE \tmp_92_3_i_i_reg_5267_reg[1] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_92_3_i_i_min_int_s_fu_820_ap_return[1]),
        .Q(tmp_92_3_i_i_reg_5267[1]),
        .R(1'b0));
  FDRE \tmp_92_3_i_i_reg_5267_reg[2] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_92_3_i_i_min_int_s_fu_820_ap_return[2]),
        .Q(tmp_92_3_i_i_reg_5267[2]),
        .R(1'b0));
  FDRE \tmp_92_3_i_i_reg_5267_reg[31] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_92_3_i_i_min_int_s_fu_820_ap_return[31]),
        .Q(tmp_92_3_i_i_reg_5267[31]),
        .R(1'b0));
  FDRE \tmp_92_3_i_i_reg_5267_reg[3] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_92_3_i_i_min_int_s_fu_820_ap_return[3]),
        .Q(tmp_92_3_i_i_reg_5267[3]),
        .R(1'b0));
  FDRE \tmp_92_3_i_i_reg_5267_reg[4] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_92_3_i_i_min_int_s_fu_820_ap_return[4]),
        .Q(tmp_92_3_i_i_reg_5267[4]),
        .R(1'b0));
  FDRE \tmp_92_3_i_i_reg_5267_reg[5] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_92_3_i_i_min_int_s_fu_820_ap_return[5]),
        .Q(tmp_92_3_i_i_reg_5267[5]),
        .R(1'b0));
  FDRE \tmp_92_3_i_i_reg_5267_reg[6] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_92_3_i_i_min_int_s_fu_820_ap_return[6]),
        .Q(tmp_92_3_i_i_reg_5267[6]),
        .R(1'b0));
  FDRE \tmp_92_3_i_i_reg_5267_reg[7] 
       (.C(aclk),
        .CE(a0_1_3_i_i_reg_52620),
        .D(tmp_92_3_i_i_min_int_s_fu_820_ap_return[7]),
        .Q(tmp_92_3_i_i_reg_5267[7]),
        .R(1'b0));
  FDRE \tmp_92_4_i_i_reg_5287_reg[0] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_92_4_i_i_min_int_s_fu_845_ap_return[0]),
        .Q(tmp_92_4_i_i_reg_5287[0]),
        .R(1'b0));
  FDRE \tmp_92_4_i_i_reg_5287_reg[1] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_92_4_i_i_min_int_s_fu_845_ap_return[1]),
        .Q(tmp_92_4_i_i_reg_5287[1]),
        .R(1'b0));
  FDRE \tmp_92_4_i_i_reg_5287_reg[2] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_92_4_i_i_min_int_s_fu_845_ap_return[2]),
        .Q(tmp_92_4_i_i_reg_5287[2]),
        .R(1'b0));
  FDRE \tmp_92_4_i_i_reg_5287_reg[31] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_92_4_i_i_min_int_s_fu_845_ap_return[31]),
        .Q(tmp_92_4_i_i_reg_5287[31]),
        .R(1'b0));
  FDRE \tmp_92_4_i_i_reg_5287_reg[3] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_92_4_i_i_min_int_s_fu_845_ap_return[3]),
        .Q(tmp_92_4_i_i_reg_5287[3]),
        .R(1'b0));
  FDRE \tmp_92_4_i_i_reg_5287_reg[4] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_92_4_i_i_min_int_s_fu_845_ap_return[4]),
        .Q(tmp_92_4_i_i_reg_5287[4]),
        .R(1'b0));
  FDRE \tmp_92_4_i_i_reg_5287_reg[5] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_92_4_i_i_min_int_s_fu_845_ap_return[5]),
        .Q(tmp_92_4_i_i_reg_5287[5]),
        .R(1'b0));
  FDRE \tmp_92_4_i_i_reg_5287_reg[6] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_92_4_i_i_min_int_s_fu_845_ap_return[6]),
        .Q(tmp_92_4_i_i_reg_5287[6]),
        .R(1'b0));
  FDRE \tmp_92_4_i_i_reg_5287_reg[7] 
       (.C(aclk),
        .CE(a0_1_4_i_i_reg_52820),
        .D(tmp_92_4_i_i_min_int_s_fu_845_ap_return[7]),
        .Q(tmp_92_4_i_i_reg_5287[7]),
        .R(1'b0));
  FDRE \tmp_92_5_i_i_reg_5307_reg[0] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_92_5_i_i_min_int_s_fu_870_ap_return[0]),
        .Q(tmp_92_5_i_i_reg_5307[0]),
        .R(1'b0));
  FDRE \tmp_92_5_i_i_reg_5307_reg[1] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_92_5_i_i_min_int_s_fu_870_ap_return[1]),
        .Q(tmp_92_5_i_i_reg_5307[1]),
        .R(1'b0));
  FDRE \tmp_92_5_i_i_reg_5307_reg[2] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_92_5_i_i_min_int_s_fu_870_ap_return[2]),
        .Q(tmp_92_5_i_i_reg_5307[2]),
        .R(1'b0));
  FDRE \tmp_92_5_i_i_reg_5307_reg[31] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_92_5_i_i_min_int_s_fu_870_ap_return[31]),
        .Q(tmp_92_5_i_i_reg_5307[31]),
        .R(1'b0));
  FDRE \tmp_92_5_i_i_reg_5307_reg[3] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_92_5_i_i_min_int_s_fu_870_ap_return[3]),
        .Q(tmp_92_5_i_i_reg_5307[3]),
        .R(1'b0));
  FDRE \tmp_92_5_i_i_reg_5307_reg[4] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_92_5_i_i_min_int_s_fu_870_ap_return[4]),
        .Q(tmp_92_5_i_i_reg_5307[4]),
        .R(1'b0));
  FDRE \tmp_92_5_i_i_reg_5307_reg[5] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_92_5_i_i_min_int_s_fu_870_ap_return[5]),
        .Q(tmp_92_5_i_i_reg_5307[5]),
        .R(1'b0));
  FDRE \tmp_92_5_i_i_reg_5307_reg[6] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_92_5_i_i_min_int_s_fu_870_ap_return[6]),
        .Q(tmp_92_5_i_i_reg_5307[6]),
        .R(1'b0));
  FDRE \tmp_92_5_i_i_reg_5307_reg[7] 
       (.C(aclk),
        .CE(a0_1_5_i_i_reg_53020),
        .D(tmp_92_5_i_i_min_int_s_fu_870_ap_return[7]),
        .Q(tmp_92_5_i_i_reg_5307[7]),
        .R(1'b0));
  FDRE \tmp_92_6_i_i_reg_5327_reg[0] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_92_6_i_i_min_int_s_fu_895_ap_return[0]),
        .Q(tmp_92_6_i_i_reg_5327[0]),
        .R(1'b0));
  FDRE \tmp_92_6_i_i_reg_5327_reg[1] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_92_6_i_i_min_int_s_fu_895_ap_return[1]),
        .Q(tmp_92_6_i_i_reg_5327[1]),
        .R(1'b0));
  FDRE \tmp_92_6_i_i_reg_5327_reg[2] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_92_6_i_i_min_int_s_fu_895_ap_return[2]),
        .Q(tmp_92_6_i_i_reg_5327[2]),
        .R(1'b0));
  FDRE \tmp_92_6_i_i_reg_5327_reg[31] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_92_6_i_i_min_int_s_fu_895_ap_return[31]),
        .Q(tmp_92_6_i_i_reg_5327[31]),
        .R(1'b0));
  FDRE \tmp_92_6_i_i_reg_5327_reg[3] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_92_6_i_i_min_int_s_fu_895_ap_return[3]),
        .Q(tmp_92_6_i_i_reg_5327[3]),
        .R(1'b0));
  FDRE \tmp_92_6_i_i_reg_5327_reg[4] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_92_6_i_i_min_int_s_fu_895_ap_return[4]),
        .Q(tmp_92_6_i_i_reg_5327[4]),
        .R(1'b0));
  FDRE \tmp_92_6_i_i_reg_5327_reg[5] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_92_6_i_i_min_int_s_fu_895_ap_return[5]),
        .Q(tmp_92_6_i_i_reg_5327[5]),
        .R(1'b0));
  FDRE \tmp_92_6_i_i_reg_5327_reg[6] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_92_6_i_i_min_int_s_fu_895_ap_return[6]),
        .Q(tmp_92_6_i_i_reg_5327[6]),
        .R(1'b0));
  FDRE \tmp_92_6_i_i_reg_5327_reg[7] 
       (.C(aclk),
        .CE(a0_1_6_i_i_reg_53220),
        .D(tmp_92_6_i_i_min_int_s_fu_895_ap_return[7]),
        .Q(tmp_92_6_i_i_reg_5327[7]),
        .R(1'b0));
  FDRE \tmp_92_7_i_i_reg_5347_reg[0] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_92_7_i_i_min_int_s_fu_920_ap_return[0]),
        .Q(tmp_92_7_i_i_reg_5347[0]),
        .R(1'b0));
  FDRE \tmp_92_7_i_i_reg_5347_reg[1] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_92_7_i_i_min_int_s_fu_920_ap_return[1]),
        .Q(tmp_92_7_i_i_reg_5347[1]),
        .R(1'b0));
  FDRE \tmp_92_7_i_i_reg_5347_reg[2] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_92_7_i_i_min_int_s_fu_920_ap_return[2]),
        .Q(tmp_92_7_i_i_reg_5347[2]),
        .R(1'b0));
  FDRE \tmp_92_7_i_i_reg_5347_reg[31] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_92_7_i_i_min_int_s_fu_920_ap_return[31]),
        .Q(tmp_92_7_i_i_reg_5347[31]),
        .R(1'b0));
  FDRE \tmp_92_7_i_i_reg_5347_reg[3] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_92_7_i_i_min_int_s_fu_920_ap_return[3]),
        .Q(tmp_92_7_i_i_reg_5347[3]),
        .R(1'b0));
  FDRE \tmp_92_7_i_i_reg_5347_reg[4] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_92_7_i_i_min_int_s_fu_920_ap_return[4]),
        .Q(tmp_92_7_i_i_reg_5347[4]),
        .R(1'b0));
  FDRE \tmp_92_7_i_i_reg_5347_reg[5] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_92_7_i_i_min_int_s_fu_920_ap_return[5]),
        .Q(tmp_92_7_i_i_reg_5347[5]),
        .R(1'b0));
  FDRE \tmp_92_7_i_i_reg_5347_reg[6] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_92_7_i_i_min_int_s_fu_920_ap_return[6]),
        .Q(tmp_92_7_i_i_reg_5347[6]),
        .R(1'b0));
  FDRE \tmp_92_7_i_i_reg_5347_reg[7] 
       (.C(aclk),
        .CE(a0_1_7_i_i_reg_53420),
        .D(tmp_92_7_i_i_min_int_s_fu_920_ap_return[7]),
        .Q(tmp_92_7_i_i_reg_5347[7]),
        .R(1'b0));
  FDRE \tmp_92_i_i_reg_5157_reg[0] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_92_i_i_min_int_s_fu_698_ap_return[0]),
        .Q(tmp_92_i_i_reg_5157[0]),
        .R(1'b0));
  FDRE \tmp_92_i_i_reg_5157_reg[1] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_92_i_i_min_int_s_fu_698_ap_return[1]),
        .Q(tmp_92_i_i_reg_5157[1]),
        .R(1'b0));
  FDRE \tmp_92_i_i_reg_5157_reg[2] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_92_i_i_min_int_s_fu_698_ap_return[2]),
        .Q(tmp_92_i_i_reg_5157[2]),
        .R(1'b0));
  FDRE \tmp_92_i_i_reg_5157_reg[31] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_92_i_i_min_int_s_fu_698_ap_return[31]),
        .Q(tmp_92_i_i_reg_5157[31]),
        .R(1'b0));
  FDRE \tmp_92_i_i_reg_5157_reg[3] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_92_i_i_min_int_s_fu_698_ap_return[3]),
        .Q(tmp_92_i_i_reg_5157[3]),
        .R(1'b0));
  FDRE \tmp_92_i_i_reg_5157_reg[4] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_92_i_i_min_int_s_fu_698_ap_return[4]),
        .Q(tmp_92_i_i_reg_5157[4]),
        .R(1'b0));
  FDRE \tmp_92_i_i_reg_5157_reg[5] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_92_i_i_min_int_s_fu_698_ap_return[5]),
        .Q(tmp_92_i_i_reg_5157[5]),
        .R(1'b0));
  FDRE \tmp_92_i_i_reg_5157_reg[6] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_92_i_i_min_int_s_fu_698_ap_return[6]),
        .Q(tmp_92_i_i_reg_5157[6]),
        .R(1'b0));
  FDRE \tmp_92_i_i_reg_5157_reg[7] 
       (.C(aclk),
        .CE(a0_1_i_i_reg_51520),
        .D(tmp_92_i_i_min_int_s_fu_698_ap_return[7]),
        .Q(tmp_92_i_i_reg_5157[7]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_212_reg[0] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_3_fu_216[0]),
        .Q(win_val_0_V_2_1_fu_212[0]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_212_reg[1] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_3_fu_216[1]),
        .Q(win_val_0_V_2_1_fu_212[1]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_212_reg[2] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_3_fu_216[2]),
        .Q(win_val_0_V_2_1_fu_212[2]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_212_reg[3] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_3_fu_216[3]),
        .Q(win_val_0_V_2_1_fu_212[3]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_212_reg[4] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_3_fu_216[4]),
        .Q(win_val_0_V_2_1_fu_212[4]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_212_reg[5] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_3_fu_216[5]),
        .Q(win_val_0_V_2_1_fu_212[5]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_212_reg[6] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_3_fu_216[6]),
        .Q(win_val_0_V_2_1_fu_212[6]),
        .R(1'b0));
  FDRE \win_val_0_V_2_1_fu_212_reg[7] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_3_fu_216[7]),
        .Q(win_val_0_V_2_1_fu_212[7]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_208_reg[0] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_2_1_fu_212[0]),
        .Q(win_val_0_V_2_fu_208[0]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_208_reg[1] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_2_1_fu_212[1]),
        .Q(win_val_0_V_2_fu_208[1]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_208_reg[2] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_2_1_fu_212[2]),
        .Q(win_val_0_V_2_fu_208[2]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_208_reg[3] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_2_1_fu_212[3]),
        .Q(win_val_0_V_2_fu_208[3]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_208_reg[4] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_2_1_fu_212[4]),
        .Q(win_val_0_V_2_fu_208[4]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_208_reg[5] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_2_1_fu_212[5]),
        .Q(win_val_0_V_2_fu_208[5]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_208_reg[6] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_2_1_fu_212[6]),
        .Q(win_val_0_V_2_fu_208[6]),
        .R(1'b0));
  FDRE \win_val_0_V_2_fu_208_reg[7] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_2_1_fu_212[7]),
        .Q(win_val_0_V_2_fu_208[7]),
        .R(1'b0));
  FDRE \win_val_0_V_2_load_reg_4565_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_0_V_2_fu_208[0]),
        .Q(win_val_0_V_2_load_reg_4565[0]),
        .R(1'b0));
  FDRE \win_val_0_V_2_load_reg_4565_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_0_V_2_fu_208[1]),
        .Q(win_val_0_V_2_load_reg_4565[1]),
        .R(1'b0));
  FDRE \win_val_0_V_2_load_reg_4565_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_0_V_2_fu_208[2]),
        .Q(win_val_0_V_2_load_reg_4565[2]),
        .R(1'b0));
  FDRE \win_val_0_V_2_load_reg_4565_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_0_V_2_fu_208[3]),
        .Q(win_val_0_V_2_load_reg_4565[3]),
        .R(1'b0));
  FDRE \win_val_0_V_2_load_reg_4565_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_0_V_2_fu_208[4]),
        .Q(win_val_0_V_2_load_reg_4565[4]),
        .R(1'b0));
  FDRE \win_val_0_V_2_load_reg_4565_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_0_V_2_fu_208[5]),
        .Q(win_val_0_V_2_load_reg_4565[5]),
        .R(1'b0));
  FDRE \win_val_0_V_2_load_reg_4565_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_0_V_2_fu_208[6]),
        .Q(win_val_0_V_2_load_reg_4565[6]),
        .R(1'b0));
  FDRE \win_val_0_V_2_load_reg_4565_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_0_V_2_fu_208[7]),
        .Q(win_val_0_V_2_load_reg_4565[7]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_216_reg[0] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_4_fu_220[0]),
        .Q(win_val_0_V_3_fu_216[0]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_216_reg[1] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_4_fu_220[1]),
        .Q(win_val_0_V_3_fu_216[1]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_216_reg[2] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_4_fu_220[2]),
        .Q(win_val_0_V_3_fu_216[2]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_216_reg[3] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_4_fu_220[3]),
        .Q(win_val_0_V_3_fu_216[3]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_216_reg[4] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_4_fu_220[4]),
        .Q(win_val_0_V_3_fu_216[4]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_216_reg[5] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_4_fu_220[5]),
        .Q(win_val_0_V_3_fu_216[5]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_216_reg[6] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_4_fu_220[6]),
        .Q(win_val_0_V_3_fu_216[6]),
        .R(1'b0));
  FDRE \win_val_0_V_3_fu_216_reg[7] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_4_fu_220[7]),
        .Q(win_val_0_V_3_fu_216[7]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_220_reg[0] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_5_fu_224[0]),
        .Q(win_val_0_V_4_fu_220[0]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_220_reg[1] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_5_fu_224[1]),
        .Q(win_val_0_V_4_fu_220[1]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_220_reg[2] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_5_fu_224[2]),
        .Q(win_val_0_V_4_fu_220[2]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_220_reg[3] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_5_fu_224[3]),
        .Q(win_val_0_V_4_fu_220[3]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_220_reg[4] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_5_fu_224[4]),
        .Q(win_val_0_V_4_fu_220[4]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_220_reg[5] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_5_fu_224[5]),
        .Q(win_val_0_V_4_fu_220[5]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_220_reg[6] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_5_fu_224[6]),
        .Q(win_val_0_V_4_fu_220[6]),
        .R(1'b0));
  FDRE \win_val_0_V_4_fu_220_reg[7] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_0_V_5_fu_224[7]),
        .Q(win_val_0_V_4_fu_220[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg[0]_srl4 " *) 
  SRL16E \win_val_1_V_1_fu_228_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_1_V_4_fu_244[0]),
        .Q(win_val_1_V_1_fu_228[0]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg[1]_srl4 " *) 
  SRL16E \win_val_1_V_1_fu_228_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_1_V_4_fu_244[1]),
        .Q(win_val_1_V_1_fu_228[1]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg[2]_srl4 " *) 
  SRL16E \win_val_1_V_1_fu_228_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_1_V_4_fu_244[2]),
        .Q(win_val_1_V_1_fu_228[2]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg[3]_srl4 " *) 
  SRL16E \win_val_1_V_1_fu_228_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_1_V_4_fu_244[3]),
        .Q(win_val_1_V_1_fu_228[3]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg[4]_srl4 " *) 
  SRL16E \win_val_1_V_1_fu_228_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_1_V_4_fu_244[4]),
        .Q(win_val_1_V_1_fu_228[4]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg[5]_srl4 " *) 
  SRL16E \win_val_1_V_1_fu_228_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_1_V_4_fu_244[5]),
        .Q(win_val_1_V_1_fu_228[5]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg[6]_srl4 " *) 
  SRL16E \win_val_1_V_1_fu_228_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_1_V_4_fu_244[6]),
        .Q(win_val_1_V_1_fu_228[6]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg[7]_srl4 " *) 
  SRL16E \win_val_1_V_1_fu_228_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_1_V_4_fu_244[7]),
        .Q(win_val_1_V_1_fu_228[7]));
  FDRE \win_val_1_V_1_load_reg_4570_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_1_V_1_fu_228[0]),
        .Q(win_val_1_V_1_load_reg_4570[0]),
        .R(1'b0));
  FDRE \win_val_1_V_1_load_reg_4570_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_1_V_1_fu_228[1]),
        .Q(win_val_1_V_1_load_reg_4570[1]),
        .R(1'b0));
  FDRE \win_val_1_V_1_load_reg_4570_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_1_V_1_fu_228[2]),
        .Q(win_val_1_V_1_load_reg_4570[2]),
        .R(1'b0));
  FDRE \win_val_1_V_1_load_reg_4570_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_1_V_1_fu_228[3]),
        .Q(win_val_1_V_1_load_reg_4570[3]),
        .R(1'b0));
  FDRE \win_val_1_V_1_load_reg_4570_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_1_V_1_fu_228[4]),
        .Q(win_val_1_V_1_load_reg_4570[4]),
        .R(1'b0));
  FDRE \win_val_1_V_1_load_reg_4570_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_1_V_1_fu_228[5]),
        .Q(win_val_1_V_1_load_reg_4570[5]),
        .R(1'b0));
  FDRE \win_val_1_V_1_load_reg_4570_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_1_V_1_fu_228[6]),
        .Q(win_val_1_V_1_load_reg_4570[6]),
        .R(1'b0));
  FDRE \win_val_1_V_1_load_reg_4570_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_1_V_1_fu_228[7]),
        .Q(win_val_1_V_1_load_reg_4570[7]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_244_reg[0] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_1_V_5_fu_248[0]),
        .Q(win_val_1_V_4_fu_244[0]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_244_reg[1] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_1_V_5_fu_248[1]),
        .Q(win_val_1_V_4_fu_244[1]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_244_reg[2] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_1_V_5_fu_248[2]),
        .Q(win_val_1_V_4_fu_244[2]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_244_reg[3] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_1_V_5_fu_248[3]),
        .Q(win_val_1_V_4_fu_244[3]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_244_reg[4] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_1_V_5_fu_248[4]),
        .Q(win_val_1_V_4_fu_244[4]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_244_reg[5] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_1_V_5_fu_248[5]),
        .Q(win_val_1_V_4_fu_244[5]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_244_reg[6] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_1_V_5_fu_248[6]),
        .Q(win_val_1_V_4_fu_244[6]),
        .R(1'b0));
  FDRE \win_val_1_V_4_fu_244_reg[7] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_1_V_5_fu_248[7]),
        .Q(win_val_1_V_4_fu_244[7]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_248_reg[0] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_1_V_q0[0]),
        .Q(win_val_1_V_5_fu_248[0]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_248_reg[1] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_1_V_q0[1]),
        .Q(win_val_1_V_5_fu_248[1]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_248_reg[2] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_1_V_q0[2]),
        .Q(win_val_1_V_5_fu_248[2]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_248_reg[3] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_1_V_q0[3]),
        .Q(win_val_1_V_5_fu_248[3]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_248_reg[4] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_1_V_q0[4]),
        .Q(win_val_1_V_5_fu_248[4]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_248_reg[5] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_1_V_q0[5]),
        .Q(win_val_1_V_5_fu_248[5]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_248_reg[6] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_1_V_q0[6]),
        .Q(win_val_1_V_5_fu_248[6]),
        .R(1'b0));
  FDRE \win_val_1_V_5_fu_248_reg[7] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_1_V_q0[7]),
        .Q(win_val_1_V_5_fu_248[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg[0]_srl6 " *) 
  SRL16E \win_val_2_V_0_fu_252_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_2_V_5_fu_276[0]),
        .Q(win_val_2_V_0_fu_252[0]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg[1]_srl6 " *) 
  SRL16E \win_val_2_V_0_fu_252_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_2_V_5_fu_276[1]),
        .Q(win_val_2_V_0_fu_252[1]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg[2]_srl6 " *) 
  SRL16E \win_val_2_V_0_fu_252_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_2_V_5_fu_276[2]),
        .Q(win_val_2_V_0_fu_252[2]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg[3]_srl6 " *) 
  SRL16E \win_val_2_V_0_fu_252_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_2_V_5_fu_276[3]),
        .Q(win_val_2_V_0_fu_252[3]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg[4]_srl6 " *) 
  SRL16E \win_val_2_V_0_fu_252_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_2_V_5_fu_276[4]),
        .Q(win_val_2_V_0_fu_252[4]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg[5]_srl6 " *) 
  SRL16E \win_val_2_V_0_fu_252_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_2_V_5_fu_276[5]),
        .Q(win_val_2_V_0_fu_252[5]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg[6]_srl6 " *) 
  SRL16E \win_val_2_V_0_fu_252_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_2_V_5_fu_276[6]),
        .Q(win_val_2_V_0_fu_252[6]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg[7]_srl6 " *) 
  SRL16E \win_val_2_V_0_fu_252_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_2_V_5_fu_276[7]),
        .Q(win_val_2_V_0_fu_252[7]));
  FDRE \win_val_2_V_0_load_reg_4575_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_2_V_0_fu_252[0]),
        .Q(win_val_2_V_0_load_reg_4575[0]),
        .R(1'b0));
  FDRE \win_val_2_V_0_load_reg_4575_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_2_V_0_fu_252[1]),
        .Q(win_val_2_V_0_load_reg_4575[1]),
        .R(1'b0));
  FDRE \win_val_2_V_0_load_reg_4575_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_2_V_0_fu_252[2]),
        .Q(win_val_2_V_0_load_reg_4575[2]),
        .R(1'b0));
  FDRE \win_val_2_V_0_load_reg_4575_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_2_V_0_fu_252[3]),
        .Q(win_val_2_V_0_load_reg_4575[3]),
        .R(1'b0));
  FDRE \win_val_2_V_0_load_reg_4575_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_2_V_0_fu_252[4]),
        .Q(win_val_2_V_0_load_reg_4575[4]),
        .R(1'b0));
  FDRE \win_val_2_V_0_load_reg_4575_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_2_V_0_fu_252[5]),
        .Q(win_val_2_V_0_load_reg_4575[5]),
        .R(1'b0));
  FDRE \win_val_2_V_0_load_reg_4575_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_2_V_0_fu_252[6]),
        .Q(win_val_2_V_0_load_reg_4575[6]),
        .R(1'b0));
  FDRE \win_val_2_V_0_load_reg_4575_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_2_V_0_fu_252[7]),
        .Q(win_val_2_V_0_load_reg_4575[7]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_276_reg[0] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_2_V_q0[0]),
        .Q(win_val_2_V_5_fu_276[0]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_276_reg[1] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_2_V_q0[1]),
        .Q(win_val_2_V_5_fu_276[1]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_276_reg[2] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_2_V_q0[2]),
        .Q(win_val_2_V_5_fu_276[2]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_276_reg[3] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_2_V_q0[3]),
        .Q(win_val_2_V_5_fu_276[3]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_276_reg[4] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_2_V_q0[4]),
        .Q(win_val_2_V_5_fu_276[4]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_276_reg[5] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_2_V_q0[5]),
        .Q(win_val_2_V_5_fu_276[5]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_276_reg[6] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_2_V_q0[6]),
        .Q(win_val_2_V_5_fu_276[6]),
        .R(1'b0));
  FDRE \win_val_2_V_5_fu_276_reg[7] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_2_V_q0[7]),
        .Q(win_val_2_V_5_fu_276[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg[0]_srl3 " *) 
  SRL16E \win_val_3_V_0_fu_280_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_2_fu_292[0]),
        .Q(win_val_3_V_0_fu_280[0]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg[1]_srl3 " *) 
  SRL16E \win_val_3_V_0_fu_280_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_2_fu_292[1]),
        .Q(win_val_3_V_0_fu_280[1]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg[2]_srl3 " *) 
  SRL16E \win_val_3_V_0_fu_280_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_2_fu_292[2]),
        .Q(win_val_3_V_0_fu_280[2]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg[3]_srl3 " *) 
  SRL16E \win_val_3_V_0_fu_280_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_2_fu_292[3]),
        .Q(win_val_3_V_0_fu_280[3]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg[4]_srl3 " *) 
  SRL16E \win_val_3_V_0_fu_280_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_2_fu_292[4]),
        .Q(win_val_3_V_0_fu_280[4]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg[5]_srl3 " *) 
  SRL16E \win_val_3_V_0_fu_280_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_2_fu_292[5]),
        .Q(win_val_3_V_0_fu_280[5]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg[6]_srl3 " *) 
  SRL16E \win_val_3_V_0_fu_280_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_2_fu_292[6]),
        .Q(win_val_3_V_0_fu_280[6]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg[7]_srl3 " *) 
  SRL16E \win_val_3_V_0_fu_280_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_2_fu_292[7]),
        .Q(win_val_3_V_0_fu_280[7]));
  FDRE \win_val_3_V_0_load_reg_4580_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_0_fu_280[0]),
        .Q(win_val_3_V_0_load_reg_4580[0]),
        .R(1'b0));
  FDRE \win_val_3_V_0_load_reg_4580_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_0_fu_280[1]),
        .Q(win_val_3_V_0_load_reg_4580[1]),
        .R(1'b0));
  FDRE \win_val_3_V_0_load_reg_4580_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_0_fu_280[2]),
        .Q(win_val_3_V_0_load_reg_4580[2]),
        .R(1'b0));
  FDRE \win_val_3_V_0_load_reg_4580_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_0_fu_280[3]),
        .Q(win_val_3_V_0_load_reg_4580[3]),
        .R(1'b0));
  FDRE \win_val_3_V_0_load_reg_4580_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_0_fu_280[4]),
        .Q(win_val_3_V_0_load_reg_4580[4]),
        .R(1'b0));
  FDRE \win_val_3_V_0_load_reg_4580_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_0_fu_280[5]),
        .Q(win_val_3_V_0_load_reg_4580[5]),
        .R(1'b0));
  FDRE \win_val_3_V_0_load_reg_4580_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_0_fu_280[6]),
        .Q(win_val_3_V_0_load_reg_4580[6]),
        .R(1'b0));
  FDRE \win_val_3_V_0_load_reg_4580_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_3_V_0_fu_280[7]),
        .Q(win_val_3_V_0_load_reg_4580[7]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_292_reg[0]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_3_V_3_fu_296_reg[0]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_292[0]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_292_reg[1]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_3_V_3_fu_296_reg[1]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_292[1]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_292_reg[2]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_3_V_3_fu_296_reg[2]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_292[2]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_292_reg[3]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_3_V_3_fu_296_reg[3]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_292[3]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_292_reg[4]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_3_V_3_fu_296_reg[4]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_292[4]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_292_reg[5]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_3_V_3_fu_296_reg[5]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_292[5]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_292_reg[6]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_3_V_3_fu_296_reg[6]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_292[6]),
        .R(1'b0));
  FDRE \win_val_3_V_2_fu_292_reg[7]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_3_V_3_fu_296_reg[7]_srl2_n_0 ),
        .Q(win_val_3_V_2_fu_292[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg[0]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_296_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_5_fu_304[0]),
        .Q(\win_val_3_V_3_fu_296_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg[1]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_296_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_5_fu_304[1]),
        .Q(\win_val_3_V_3_fu_296_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg[2]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_296_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_5_fu_304[2]),
        .Q(\win_val_3_V_3_fu_296_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg[3]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_296_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_5_fu_304[3]),
        .Q(\win_val_3_V_3_fu_296_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg[4]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_296_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_5_fu_304[4]),
        .Q(\win_val_3_V_3_fu_296_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg[5]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_296_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_5_fu_304[5]),
        .Q(\win_val_3_V_3_fu_296_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg[6]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_296_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_5_fu_304[6]),
        .Q(\win_val_3_V_3_fu_296_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_3_fu_296_reg[7]_srl2 " *) 
  SRL16E \win_val_3_V_3_fu_296_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_3_V_5_fu_304[7]),
        .Q(\win_val_3_V_3_fu_296_reg[7]_srl2_n_0 ));
  FDRE \win_val_3_V_5_fu_304_reg[0] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_3_V_q0[0]),
        .Q(win_val_3_V_5_fu_304[0]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_304_reg[1] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_3_V_q0[1]),
        .Q(win_val_3_V_5_fu_304[1]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_304_reg[2] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_3_V_q0[2]),
        .Q(win_val_3_V_5_fu_304[2]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_304_reg[3] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_3_V_q0[3]),
        .Q(win_val_3_V_5_fu_304[3]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_304_reg[4] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_3_V_q0[4]),
        .Q(win_val_3_V_5_fu_304[4]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_304_reg[5] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_3_V_q0[5]),
        .Q(win_val_3_V_5_fu_304[5]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_304_reg[6] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_3_V_q0[6]),
        .Q(win_val_3_V_5_fu_304[6]),
        .R(1'b0));
  FDRE \win_val_3_V_5_fu_304_reg[7] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_3_V_q0[7]),
        .Q(win_val_3_V_5_fu_304[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg[0]_srl6 " *) 
  SRL16E \win_val_4_V_0_fu_308_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_4_V_5_fu_332[0]),
        .Q(win_val_4_V_0_fu_308[0]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg[1]_srl6 " *) 
  SRL16E \win_val_4_V_0_fu_308_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_4_V_5_fu_332[1]),
        .Q(win_val_4_V_0_fu_308[1]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg[2]_srl6 " *) 
  SRL16E \win_val_4_V_0_fu_308_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_4_V_5_fu_332[2]),
        .Q(win_val_4_V_0_fu_308[2]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg[3]_srl6 " *) 
  SRL16E \win_val_4_V_0_fu_308_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_4_V_5_fu_332[3]),
        .Q(win_val_4_V_0_fu_308[3]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg[4]_srl6 " *) 
  SRL16E \win_val_4_V_0_fu_308_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_4_V_5_fu_332[4]),
        .Q(win_val_4_V_0_fu_308[4]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg[5]_srl6 " *) 
  SRL16E \win_val_4_V_0_fu_308_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_4_V_5_fu_332[5]),
        .Q(win_val_4_V_0_fu_308[5]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg[6]_srl6 " *) 
  SRL16E \win_val_4_V_0_fu_308_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_4_V_5_fu_332[6]),
        .Q(win_val_4_V_0_fu_308[6]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg[7]_srl6 " *) 
  SRL16E \win_val_4_V_0_fu_308_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_4_V_5_fu_332[7]),
        .Q(win_val_4_V_0_fu_308[7]));
  FDRE \win_val_4_V_0_load_reg_4585_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_4_V_0_fu_308[0]),
        .Q(win_val_4_V_0_load_reg_4585[0]),
        .R(1'b0));
  FDRE \win_val_4_V_0_load_reg_4585_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_4_V_0_fu_308[1]),
        .Q(win_val_4_V_0_load_reg_4585[1]),
        .R(1'b0));
  FDRE \win_val_4_V_0_load_reg_4585_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_4_V_0_fu_308[2]),
        .Q(win_val_4_V_0_load_reg_4585[2]),
        .R(1'b0));
  FDRE \win_val_4_V_0_load_reg_4585_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_4_V_0_fu_308[3]),
        .Q(win_val_4_V_0_load_reg_4585[3]),
        .R(1'b0));
  FDRE \win_val_4_V_0_load_reg_4585_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_4_V_0_fu_308[4]),
        .Q(win_val_4_V_0_load_reg_4585[4]),
        .R(1'b0));
  FDRE \win_val_4_V_0_load_reg_4585_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_4_V_0_fu_308[5]),
        .Q(win_val_4_V_0_load_reg_4585[5]),
        .R(1'b0));
  FDRE \win_val_4_V_0_load_reg_4585_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_4_V_0_fu_308[6]),
        .Q(win_val_4_V_0_load_reg_4585[6]),
        .R(1'b0));
  FDRE \win_val_4_V_0_load_reg_4585_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_4_V_0_fu_308[7]),
        .Q(win_val_4_V_0_load_reg_4585[7]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_332_reg[0] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_4_V_q0[0]),
        .Q(win_val_4_V_5_fu_332[0]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_332_reg[1] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_4_V_q0[1]),
        .Q(win_val_4_V_5_fu_332[1]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_332_reg[2] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_4_V_q0[2]),
        .Q(win_val_4_V_5_fu_332[2]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_332_reg[3] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_4_V_q0[3]),
        .Q(win_val_4_V_5_fu_332[3]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_332_reg[4] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_4_V_q0[4]),
        .Q(win_val_4_V_5_fu_332[4]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_332_reg[5] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_4_V_q0[5]),
        .Q(win_val_4_V_5_fu_332[5]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_332_reg[6] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_4_V_q0[6]),
        .Q(win_val_4_V_5_fu_332[6]),
        .R(1'b0));
  FDRE \win_val_4_V_5_fu_332_reg[7] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_4_V_q0[7]),
        .Q(win_val_4_V_5_fu_332[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg[0]_srl4 " *) 
  SRL16E \win_val_5_V_1_fu_336_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_5_V_4_fu_352[0]),
        .Q(win_val_5_V_1_fu_336[0]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg[1]_srl4 " *) 
  SRL16E \win_val_5_V_1_fu_336_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_5_V_4_fu_352[1]),
        .Q(win_val_5_V_1_fu_336[1]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg[2]_srl4 " *) 
  SRL16E \win_val_5_V_1_fu_336_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_5_V_4_fu_352[2]),
        .Q(win_val_5_V_1_fu_336[2]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg[3]_srl4 " *) 
  SRL16E \win_val_5_V_1_fu_336_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_5_V_4_fu_352[3]),
        .Q(win_val_5_V_1_fu_336[3]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg[4]_srl4 " *) 
  SRL16E \win_val_5_V_1_fu_336_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_5_V_4_fu_352[4]),
        .Q(win_val_5_V_1_fu_336[4]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg[5]_srl4 " *) 
  SRL16E \win_val_5_V_1_fu_336_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_5_V_4_fu_352[5]),
        .Q(win_val_5_V_1_fu_336[5]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg[6]_srl4 " *) 
  SRL16E \win_val_5_V_1_fu_336_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_5_V_4_fu_352[6]),
        .Q(win_val_5_V_1_fu_336[6]));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg[7]_srl4 " *) 
  SRL16E \win_val_5_V_1_fu_336_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(win_val_5_V_4_fu_352[7]),
        .Q(win_val_5_V_1_fu_336[7]));
  FDRE \win_val_5_V_1_load_reg_4590_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_1_fu_336[0]),
        .Q(win_val_5_V_1_load_reg_4590[0]),
        .R(1'b0));
  FDRE \win_val_5_V_1_load_reg_4590_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_1_fu_336[1]),
        .Q(win_val_5_V_1_load_reg_4590[1]),
        .R(1'b0));
  FDRE \win_val_5_V_1_load_reg_4590_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_1_fu_336[2]),
        .Q(win_val_5_V_1_load_reg_4590[2]),
        .R(1'b0));
  FDRE \win_val_5_V_1_load_reg_4590_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_1_fu_336[3]),
        .Q(win_val_5_V_1_load_reg_4590[3]),
        .R(1'b0));
  FDRE \win_val_5_V_1_load_reg_4590_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_1_fu_336[4]),
        .Q(win_val_5_V_1_load_reg_4590[4]),
        .R(1'b0));
  FDRE \win_val_5_V_1_load_reg_4590_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_1_fu_336[5]),
        .Q(win_val_5_V_1_load_reg_4590[5]),
        .R(1'b0));
  FDRE \win_val_5_V_1_load_reg_4590_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_1_fu_336[6]),
        .Q(win_val_5_V_1_load_reg_4590[6]),
        .R(1'b0));
  FDRE \win_val_5_V_1_load_reg_4590_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_1_fu_336[7]),
        .Q(win_val_5_V_1_load_reg_4590[7]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_352_reg[0] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_5_V_5_fu_356[0]),
        .Q(win_val_5_V_4_fu_352[0]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_352_reg[1] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_5_V_5_fu_356[1]),
        .Q(win_val_5_V_4_fu_352[1]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_352_reg[2] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_5_V_5_fu_356[2]),
        .Q(win_val_5_V_4_fu_352[2]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_352_reg[3] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_5_V_5_fu_356[3]),
        .Q(win_val_5_V_4_fu_352[3]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_352_reg[4] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_5_V_5_fu_356[4]),
        .Q(win_val_5_V_4_fu_352[4]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_352_reg[5] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_5_V_5_fu_356[5]),
        .Q(win_val_5_V_4_fu_352[5]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_352_reg[6] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_5_V_5_fu_356[6]),
        .Q(win_val_5_V_4_fu_352[6]),
        .R(1'b0));
  FDRE \win_val_5_V_4_fu_352_reg[7] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_5_V_5_fu_356[7]),
        .Q(win_val_5_V_4_fu_352[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \win_val_5_V_4_load_reg_4595[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(or_cond1_i_i_reg_4493),
        .I2(ap_reg_pp0_iter1_tmp_12_i_i_reg_4557),
        .I3(ap_reg_pp0_iter1_exitcond4_i_i_reg_4507),
        .O(r_V_1_i_i_reg_46360));
  FDRE \win_val_5_V_4_load_reg_4595_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_4_fu_352[0]),
        .Q(win_val_5_V_4_load_reg_4595[0]),
        .R(1'b0));
  FDRE \win_val_5_V_4_load_reg_4595_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_4_fu_352[1]),
        .Q(win_val_5_V_4_load_reg_4595[1]),
        .R(1'b0));
  FDRE \win_val_5_V_4_load_reg_4595_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_4_fu_352[2]),
        .Q(win_val_5_V_4_load_reg_4595[2]),
        .R(1'b0));
  FDRE \win_val_5_V_4_load_reg_4595_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_4_fu_352[3]),
        .Q(win_val_5_V_4_load_reg_4595[3]),
        .R(1'b0));
  FDRE \win_val_5_V_4_load_reg_4595_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_4_fu_352[4]),
        .Q(win_val_5_V_4_load_reg_4595[4]),
        .R(1'b0));
  FDRE \win_val_5_V_4_load_reg_4595_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_4_fu_352[5]),
        .Q(win_val_5_V_4_load_reg_4595[5]),
        .R(1'b0));
  FDRE \win_val_5_V_4_load_reg_4595_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_4_fu_352[6]),
        .Q(win_val_5_V_4_load_reg_4595[6]),
        .R(1'b0));
  FDRE \win_val_5_V_4_load_reg_4595_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_5_V_4_fu_352[7]),
        .Q(win_val_5_V_4_load_reg_4595[7]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_356_reg[0] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_5_V_q0[0]),
        .Q(win_val_5_V_5_fu_356[0]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_356_reg[1] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_5_V_q0[1]),
        .Q(win_val_5_V_5_fu_356[1]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_356_reg[2] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_5_V_q0[2]),
        .Q(win_val_5_V_5_fu_356[2]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_356_reg[3] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_5_V_q0[3]),
        .Q(win_val_5_V_5_fu_356[3]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_356_reg[4] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_5_V_q0[4]),
        .Q(win_val_5_V_5_fu_356[4]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_356_reg[5] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_5_V_q0[5]),
        .Q(win_val_5_V_5_fu_356[5]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_356_reg[6] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_5_V_q0[6]),
        .Q(win_val_5_V_5_fu_356[6]),
        .R(1'b0));
  FDRE \win_val_5_V_5_fu_356_reg[7] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(k_buf_val_5_V_q0[7]),
        .Q(win_val_5_V_5_fu_356[7]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_364_reg[0] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_3_fu_368[0]),
        .Q(win_val_6_V_2_1_fu_364[0]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_364_reg[1] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_3_fu_368[1]),
        .Q(win_val_6_V_2_1_fu_364[1]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_364_reg[2] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_3_fu_368[2]),
        .Q(win_val_6_V_2_1_fu_364[2]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_364_reg[3] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_3_fu_368[3]),
        .Q(win_val_6_V_2_1_fu_364[3]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_364_reg[4] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_3_fu_368[4]),
        .Q(win_val_6_V_2_1_fu_364[4]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_364_reg[5] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_3_fu_368[5]),
        .Q(win_val_6_V_2_1_fu_364[5]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_364_reg[6] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_3_fu_368[6]),
        .Q(win_val_6_V_2_1_fu_364[6]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_fu_364_reg[7] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_3_fu_368[7]),
        .Q(win_val_6_V_2_1_fu_364[7]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_lo_reg_4605_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_1_fu_364[0]),
        .Q(win_val_6_V_2_1_lo_reg_4605[0]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_lo_reg_4605_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_1_fu_364[1]),
        .Q(win_val_6_V_2_1_lo_reg_4605[1]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_lo_reg_4605_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_1_fu_364[2]),
        .Q(win_val_6_V_2_1_lo_reg_4605[2]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_lo_reg_4605_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_1_fu_364[3]),
        .Q(win_val_6_V_2_1_lo_reg_4605[3]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_lo_reg_4605_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_1_fu_364[4]),
        .Q(win_val_6_V_2_1_lo_reg_4605[4]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_lo_reg_4605_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_1_fu_364[5]),
        .Q(win_val_6_V_2_1_lo_reg_4605[5]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_lo_reg_4605_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_1_fu_364[6]),
        .Q(win_val_6_V_2_1_lo_reg_4605[6]),
        .R(1'b0));
  FDRE \win_val_6_V_2_1_lo_reg_4605_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_1_fu_364[7]),
        .Q(win_val_6_V_2_1_lo_reg_4605[7]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_360_reg[0] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_2_1_fu_364[0]),
        .Q(win_val_6_V_2_fu_360[0]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_360_reg[1] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_2_1_fu_364[1]),
        .Q(win_val_6_V_2_fu_360[1]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_360_reg[2] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_2_1_fu_364[2]),
        .Q(win_val_6_V_2_fu_360[2]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_360_reg[3] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_2_1_fu_364[3]),
        .Q(win_val_6_V_2_fu_360[3]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_360_reg[4] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_2_1_fu_364[4]),
        .Q(win_val_6_V_2_fu_360[4]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_360_reg[5] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_2_1_fu_364[5]),
        .Q(win_val_6_V_2_fu_360[5]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_360_reg[6] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_2_1_fu_364[6]),
        .Q(win_val_6_V_2_fu_360[6]),
        .R(1'b0));
  FDRE \win_val_6_V_2_fu_360_reg[7] 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(win_val_6_V_2_1_fu_364[7]),
        .Q(win_val_6_V_2_fu_360[7]),
        .R(1'b0));
  FDRE \win_val_6_V_2_load_reg_4600_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_fu_360[0]),
        .Q(win_val_6_V_2_load_reg_4600[0]),
        .R(1'b0));
  FDRE \win_val_6_V_2_load_reg_4600_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_fu_360[1]),
        .Q(win_val_6_V_2_load_reg_4600[1]),
        .R(1'b0));
  FDRE \win_val_6_V_2_load_reg_4600_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_fu_360[2]),
        .Q(win_val_6_V_2_load_reg_4600[2]),
        .R(1'b0));
  FDRE \win_val_6_V_2_load_reg_4600_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_fu_360[3]),
        .Q(win_val_6_V_2_load_reg_4600[3]),
        .R(1'b0));
  FDRE \win_val_6_V_2_load_reg_4600_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_fu_360[4]),
        .Q(win_val_6_V_2_load_reg_4600[4]),
        .R(1'b0));
  FDRE \win_val_6_V_2_load_reg_4600_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_fu_360[5]),
        .Q(win_val_6_V_2_load_reg_4600[5]),
        .R(1'b0));
  FDRE \win_val_6_V_2_load_reg_4600_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_fu_360[6]),
        .Q(win_val_6_V_2_load_reg_4600[6]),
        .R(1'b0));
  FDRE \win_val_6_V_2_load_reg_4600_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_2_fu_360[7]),
        .Q(win_val_6_V_2_load_reg_4600[7]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_368_reg[0]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_6_V_4_fu_372_reg[0]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_368[0]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_368_reg[1]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_6_V_4_fu_372_reg[1]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_368[1]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_368_reg[2]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_6_V_4_fu_372_reg[2]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_368[2]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_368_reg[3]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_6_V_4_fu_372_reg[3]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_368[3]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_368_reg[4]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_6_V_4_fu_372_reg[4]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_368[4]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_368_reg[5]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_6_V_4_fu_372_reg[5]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_368[5]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_368_reg[6]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_6_V_4_fu_372_reg[6]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_368[6]),
        .R(1'b0));
  FDRE \win_val_6_V_3_fu_368_reg[7]__0 
       (.C(aclk),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .D(\win_val_6_V_4_fu_372_reg[7]_srl2_n_0 ),
        .Q(win_val_6_V_3_fu_368[7]),
        .R(1'b0));
  FDRE \win_val_6_V_3_load_reg_4610_reg[0] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_3_fu_368[0]),
        .Q(win_val_6_V_3_load_reg_4610[0]),
        .R(1'b0));
  FDRE \win_val_6_V_3_load_reg_4610_reg[1] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_3_fu_368[1]),
        .Q(win_val_6_V_3_load_reg_4610[1]),
        .R(1'b0));
  FDRE \win_val_6_V_3_load_reg_4610_reg[2] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_3_fu_368[2]),
        .Q(win_val_6_V_3_load_reg_4610[2]),
        .R(1'b0));
  FDRE \win_val_6_V_3_load_reg_4610_reg[3] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_3_fu_368[3]),
        .Q(win_val_6_V_3_load_reg_4610[3]),
        .R(1'b0));
  FDRE \win_val_6_V_3_load_reg_4610_reg[4] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_3_fu_368[4]),
        .Q(win_val_6_V_3_load_reg_4610[4]),
        .R(1'b0));
  FDRE \win_val_6_V_3_load_reg_4610_reg[5] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_3_fu_368[5]),
        .Q(win_val_6_V_3_load_reg_4610[5]),
        .R(1'b0));
  FDRE \win_val_6_V_3_load_reg_4610_reg[6] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_3_fu_368[6]),
        .Q(win_val_6_V_3_load_reg_4610[6]),
        .R(1'b0));
  FDRE \win_val_6_V_3_load_reg_4610_reg[7] 
       (.C(aclk),
        .CE(r_V_1_i_i_reg_46360),
        .D(win_val_6_V_3_fu_368[7]),
        .Q(win_val_6_V_3_load_reg_4610[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg[0]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_372_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(DIADI[0]),
        .Q(\win_val_6_V_4_fu_372_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg[1]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_372_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(DIADI[1]),
        .Q(\win_val_6_V_4_fu_372_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg[2]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_372_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(DIADI[2]),
        .Q(\win_val_6_V_4_fu_372_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg[3]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_372_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(DIADI[3]),
        .Q(\win_val_6_V_4_fu_372_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg[4]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_372_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(DIADI[4]),
        .Q(\win_val_6_V_4_fu_372_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg[5]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_372_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(DIADI[5]),
        .Q(\win_val_6_V_4_fu_372_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg[6]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_372_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(DIADI[6]),
        .Q(\win_val_6_V_4_fu_372_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg " *) 
  (* srl_name = "inst/\hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_4_fu_372_reg[7]_srl2 " *) 
  SRL16E \win_val_6_V_4_fu_372_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .CLK(aclk),
        .D(DIADI[7]),
        .Q(\win_val_6_V_4_fu_372_reg[7]_srl2_n_0 ));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_core_bkbM" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_core_bkbM
   (D,
    E,
    core_buf_val_0_V_ce1,
    CO,
    aclk,
    core_buf_val_0_V_ce0,
    Q,
    ADDRBWRADDR,
    DOBDO,
    ram_reg,
    ap_enable_reg_pp0_iter19,
    ap_reg_pp0_iter18_exitcond4_i_i_reg_4507,
    \tmp_106_2_i_i_reg_5401_reg[0] );
  output [15:0]D;
  output [0:0]E;
  output core_buf_val_0_V_ce1;
  output [0:0]CO;
  input aclk;
  input core_buf_val_0_V_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [15:0]DOBDO;
  input [0:0]ram_reg;
  input ap_enable_reg_pp0_iter19;
  input ap_reg_pp0_iter18_exitcond4_i_i_reg_4507;
  input [15:0]\tmp_106_2_i_i_reg_5401_reg[0] ;

  wire [10:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [0:0]E;
  wire [10:0]Q;
  wire aclk;
  wire ap_enable_reg_pp0_iter19;
  wire ap_reg_pp0_iter18_exitcond4_i_i_reg_4507;
  wire core_buf_val_0_V_ce0;
  wire core_buf_val_0_V_ce1;
  wire [0:0]ram_reg;
  wire [15:0]\tmp_106_2_i_i_reg_5401_reg[0] ;

  miz_sys_hls_fast_corner_0_1_FAST_t_opr_core_bkbM_ram_82 FAST_t_opr_core_bkbM_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .D(D),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .WEA(core_buf_val_0_V_ce1),
        .aclk(aclk),
        .ap_enable_reg_pp0_iter19(ap_enable_reg_pp0_iter19),
        .ap_reg_pp0_iter18_exitcond4_i_i_reg_4507(ap_reg_pp0_iter18_exitcond4_i_i_reg_4507),
        .core_buf_val_0_V_ce0(core_buf_val_0_V_ce0),
        .ram_reg_0(ram_reg),
        .\tmp_106_2_i_i_reg_5401_reg[0] (\tmp_106_2_i_i_reg_5401_reg[0] ));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_core_bkbM" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_core_bkbM_24
   (DOBDO,
    WEA,
    core_buf_val_0_V_ce0,
    E,
    CO,
    aclk,
    Q,
    ADDRBWRADDR,
    ram_reg,
    ap_enable_reg_pp0_iter18,
    \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0] ,
    mask_data_stream_0_s_full_n,
    \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0]_0 ,
    gray_data_stream_0_s_empty_n,
    exitcond4_i_i_reg_4507,
    ap_enable_reg_pp0_iter1,
    \tmp_24_i_i_reg_5411_reg[0] ,
    ap_reg_pp0_iter19_or_cond_i_i_reg_4516,
    ap_phi_reg_pp0_iter20_core_1_i_i_reg_585);
  output [15:0]DOBDO;
  output [0:0]WEA;
  output core_buf_val_0_V_ce0;
  output [0:0]E;
  output [0:0]CO;
  input aclk;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg;
  input ap_enable_reg_pp0_iter18;
  input \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0] ;
  input mask_data_stream_0_s_full_n;
  input \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0]_0 ;
  input gray_data_stream_0_s_empty_n;
  input exitcond4_i_i_reg_4507;
  input ap_enable_reg_pp0_iter1;
  input [15:0]\tmp_24_i_i_reg_5411_reg[0] ;
  input ap_reg_pp0_iter19_or_cond_i_i_reg_4516;
  input [15:0]ap_phi_reg_pp0_iter20_core_1_i_i_reg_585;

  wire [10:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [15:0]DOBDO;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter18;
  wire [15:0]ap_phi_reg_pp0_iter20_core_1_i_i_reg_585;
  wire \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0] ;
  wire \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0]_0 ;
  wire ap_reg_pp0_iter19_or_cond_i_i_reg_4516;
  wire core_buf_val_0_V_ce0;
  wire exitcond4_i_i_reg_4507;
  wire gray_data_stream_0_s_empty_n;
  wire mask_data_stream_0_s_full_n;
  wire ram_reg;
  wire [15:0]\tmp_24_i_i_reg_5411_reg[0] ;

  miz_sys_hls_fast_corner_0_1_FAST_t_opr_core_bkbM_ram FAST_t_opr_core_bkbM_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .aclk(aclk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter18(ap_enable_reg_pp0_iter18),
        .ap_phi_reg_pp0_iter20_core_1_i_i_reg_585(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585),
        .\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0] (\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0] ),
        .\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0]_0 (\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0]_0 ),
        .ap_reg_pp0_iter19_or_cond_i_i_reg_4516(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .core_buf_val_0_V_ce0(core_buf_val_0_V_ce0),
        .exitcond4_i_i_reg_4507(exitcond4_i_i_reg_4507),
        .gray_data_stream_0_s_empty_n(gray_data_stream_0_s_empty_n),
        .mask_data_stream_0_s_full_n(mask_data_stream_0_s_full_n),
        .ram_reg_0(ram_reg),
        .\tmp_24_i_i_reg_5411_reg[0] (\tmp_24_i_i_reg_5411_reg[0] ));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_core_bkbM_ram" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_core_bkbM_ram
   (DOBDO,
    WEA,
    core_buf_val_0_V_ce0,
    E,
    CO,
    aclk,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ap_enable_reg_pp0_iter18,
    \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0] ,
    mask_data_stream_0_s_full_n,
    \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0]_0 ,
    gray_data_stream_0_s_empty_n,
    exitcond4_i_i_reg_4507,
    ap_enable_reg_pp0_iter1,
    \tmp_24_i_i_reg_5411_reg[0] ,
    ap_reg_pp0_iter19_or_cond_i_i_reg_4516,
    ap_phi_reg_pp0_iter20_core_1_i_i_reg_585);
  output [15:0]DOBDO;
  output [0:0]WEA;
  output core_buf_val_0_V_ce0;
  output [0:0]E;
  output [0:0]CO;
  input aclk;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter18;
  input \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0] ;
  input mask_data_stream_0_s_full_n;
  input \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0]_0 ;
  input gray_data_stream_0_s_empty_n;
  input exitcond4_i_i_reg_4507;
  input ap_enable_reg_pp0_iter1;
  input [15:0]\tmp_24_i_i_reg_5411_reg[0] ;
  input ap_reg_pp0_iter19_or_cond_i_i_reg_4516;
  input [15:0]ap_phi_reg_pp0_iter20_core_1_i_i_reg_585;

  wire [10:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [15:0]DOBDO;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter18;
  wire [15:0]ap_phi_reg_pp0_iter20_core_1_i_i_reg_585;
  wire \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0] ;
  wire \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0]_0 ;
  wire \ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[31]_i_2_n_0 ;
  wire ap_reg_pp0_iter19_or_cond_i_i_reg_4516;
  wire core_buf_val_0_V_ce0;
  wire [15:0]core_win_val_2_V_2_fu_4025_p3;
  wire exitcond4_i_i_reg_4507;
  wire gray_data_stream_0_s_empty_n;
  wire mask_data_stream_0_s_full_n;
  wire ram_reg_0;
  wire \tmp_24_i_i_reg_5411[0]_i_10_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_11_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_12_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_13_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_14_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_15_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_16_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_17_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_18_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_3_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_4_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_5_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_6_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_7_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_8_n_0 ;
  wire \tmp_24_i_i_reg_5411[0]_i_9_n_0 ;
  wire [15:0]\tmp_24_i_i_reg_5411_reg[0] ;
  wire \tmp_24_i_i_reg_5411_reg[0]_i_1_n_1 ;
  wire \tmp_24_i_i_reg_5411_reg[0]_i_1_n_2 ;
  wire \tmp_24_i_i_reg_5411_reg[0]_i_1_n_3 ;
  wire \tmp_24_i_i_reg_5411_reg[0]_i_2_n_0 ;
  wire \tmp_24_i_i_reg_5411_reg[0]_i_2_n_1 ;
  wire \tmp_24_i_i_reg_5411_reg[0]_i_2_n_2 ;
  wire \tmp_24_i_i_reg_5411_reg[0]_i_2_n_3 ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_tmp_24_i_i_reg_5411_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_24_i_i_reg_5411_reg[0]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    \ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[31]_i_1 
       (.I0(\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0] ),
        .I1(ram_reg_0),
        .I2(mask_data_stream_0_s_full_n),
        .I3(\ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[31]_i_2_n_0 ),
        .I4(\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[0]_0 ),
        .I5(gray_data_stream_0_s_empty_n),
        .O(E));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[31]_i_2 
       (.I0(exitcond4_i_i_reg_4507),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\ap_reg_pp0_iter13_tmp_81_i_i_reg_5212[31]_i_2_n_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30832" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,core_win_val_2_V_2_fu_4025_p3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(core_buf_val_0_V_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__0
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[7]),
        .O(core_win_val_2_V_2_fu_4025_p3[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__0
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[6]),
        .O(core_win_val_2_V_2_fu_4025_p3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__0
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[5]),
        .O(core_win_val_2_V_2_fu_4025_p3[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__0
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[4]),
        .O(core_win_val_2_V_2_fu_4025_p3[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__0
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[3]),
        .O(core_win_val_2_V_2_fu_4025_p3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[2]),
        .O(core_win_val_2_V_2_fu_4025_p3[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[1]),
        .O(core_win_val_2_V_2_fu_4025_p3[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[0]),
        .O(core_win_val_2_V_2_fu_4025_p3[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__0
       (.I0(ram_reg_0),
        .I1(E),
        .O(WEA));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__0
       (.I0(ap_enable_reg_pp0_iter18),
        .I1(E),
        .O(core_buf_val_0_V_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__1
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[15]),
        .O(core_win_val_2_V_2_fu_4025_p3[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__1
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[14]),
        .O(core_win_val_2_V_2_fu_4025_p3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4__0
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[13]),
        .O(core_win_val_2_V_2_fu_4025_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5__0
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[12]),
        .O(core_win_val_2_V_2_fu_4025_p3[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6__0
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[11]),
        .O(core_win_val_2_V_2_fu_4025_p3[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__0
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[10]),
        .O(core_win_val_2_V_2_fu_4025_p3[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_8__0
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[9]),
        .O(core_win_val_2_V_2_fu_4025_p3[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_9__0
       (.I0(ap_reg_pp0_iter19_or_cond_i_i_reg_4516),
        .I1(ap_phi_reg_pp0_iter20_core_1_i_i_reg_585[8]),
        .O(core_win_val_2_V_2_fu_4025_p3[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_i_i_reg_5411[0]_i_10 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [8]),
        .I1(DOBDO[8]),
        .I2(\tmp_24_i_i_reg_5411_reg[0] [9]),
        .I3(DOBDO[9]),
        .O(\tmp_24_i_i_reg_5411[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_24_i_i_reg_5411[0]_i_11 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [6]),
        .I1(DOBDO[6]),
        .I2(DOBDO[7]),
        .I3(\tmp_24_i_i_reg_5411_reg[0] [7]),
        .O(\tmp_24_i_i_reg_5411[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_24_i_i_reg_5411[0]_i_12 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [4]),
        .I1(DOBDO[4]),
        .I2(DOBDO[5]),
        .I3(\tmp_24_i_i_reg_5411_reg[0] [5]),
        .O(\tmp_24_i_i_reg_5411[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_24_i_i_reg_5411[0]_i_13 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [2]),
        .I1(DOBDO[2]),
        .I2(DOBDO[3]),
        .I3(\tmp_24_i_i_reg_5411_reg[0] [3]),
        .O(\tmp_24_i_i_reg_5411[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_24_i_i_reg_5411[0]_i_14 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [0]),
        .I1(DOBDO[0]),
        .I2(DOBDO[1]),
        .I3(\tmp_24_i_i_reg_5411_reg[0] [1]),
        .O(\tmp_24_i_i_reg_5411[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_i_i_reg_5411[0]_i_15 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [6]),
        .I1(DOBDO[6]),
        .I2(\tmp_24_i_i_reg_5411_reg[0] [7]),
        .I3(DOBDO[7]),
        .O(\tmp_24_i_i_reg_5411[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_i_i_reg_5411[0]_i_16 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [4]),
        .I1(DOBDO[4]),
        .I2(\tmp_24_i_i_reg_5411_reg[0] [5]),
        .I3(DOBDO[5]),
        .O(\tmp_24_i_i_reg_5411[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_i_i_reg_5411[0]_i_17 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [2]),
        .I1(DOBDO[2]),
        .I2(\tmp_24_i_i_reg_5411_reg[0] [3]),
        .I3(DOBDO[3]),
        .O(\tmp_24_i_i_reg_5411[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_i_i_reg_5411[0]_i_18 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [0]),
        .I1(DOBDO[0]),
        .I2(\tmp_24_i_i_reg_5411_reg[0] [1]),
        .I3(DOBDO[1]),
        .O(\tmp_24_i_i_reg_5411[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_24_i_i_reg_5411[0]_i_3 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [14]),
        .I1(DOBDO[14]),
        .I2(\tmp_24_i_i_reg_5411_reg[0] [15]),
        .I3(DOBDO[15]),
        .O(\tmp_24_i_i_reg_5411[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_24_i_i_reg_5411[0]_i_4 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [12]),
        .I1(DOBDO[12]),
        .I2(DOBDO[13]),
        .I3(\tmp_24_i_i_reg_5411_reg[0] [13]),
        .O(\tmp_24_i_i_reg_5411[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_24_i_i_reg_5411[0]_i_5 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [10]),
        .I1(DOBDO[10]),
        .I2(DOBDO[11]),
        .I3(\tmp_24_i_i_reg_5411_reg[0] [11]),
        .O(\tmp_24_i_i_reg_5411[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_24_i_i_reg_5411[0]_i_6 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [8]),
        .I1(DOBDO[8]),
        .I2(DOBDO[9]),
        .I3(\tmp_24_i_i_reg_5411_reg[0] [9]),
        .O(\tmp_24_i_i_reg_5411[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_i_i_reg_5411[0]_i_7 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [14]),
        .I1(DOBDO[14]),
        .I2(DOBDO[15]),
        .I3(\tmp_24_i_i_reg_5411_reg[0] [15]),
        .O(\tmp_24_i_i_reg_5411[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_i_i_reg_5411[0]_i_8 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [12]),
        .I1(DOBDO[12]),
        .I2(\tmp_24_i_i_reg_5411_reg[0] [13]),
        .I3(DOBDO[13]),
        .O(\tmp_24_i_i_reg_5411[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_i_i_reg_5411[0]_i_9 
       (.I0(\tmp_24_i_i_reg_5411_reg[0] [10]),
        .I1(DOBDO[10]),
        .I2(\tmp_24_i_i_reg_5411_reg[0] [11]),
        .I3(DOBDO[11]),
        .O(\tmp_24_i_i_reg_5411[0]_i_9_n_0 ));
  CARRY4 \tmp_24_i_i_reg_5411_reg[0]_i_1 
       (.CI(\tmp_24_i_i_reg_5411_reg[0]_i_2_n_0 ),
        .CO({CO,\tmp_24_i_i_reg_5411_reg[0]_i_1_n_1 ,\tmp_24_i_i_reg_5411_reg[0]_i_1_n_2 ,\tmp_24_i_i_reg_5411_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_24_i_i_reg_5411[0]_i_3_n_0 ,\tmp_24_i_i_reg_5411[0]_i_4_n_0 ,\tmp_24_i_i_reg_5411[0]_i_5_n_0 ,\tmp_24_i_i_reg_5411[0]_i_6_n_0 }),
        .O(\NLW_tmp_24_i_i_reg_5411_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_24_i_i_reg_5411[0]_i_7_n_0 ,\tmp_24_i_i_reg_5411[0]_i_8_n_0 ,\tmp_24_i_i_reg_5411[0]_i_9_n_0 ,\tmp_24_i_i_reg_5411[0]_i_10_n_0 }));
  CARRY4 \tmp_24_i_i_reg_5411_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_24_i_i_reg_5411_reg[0]_i_2_n_0 ,\tmp_24_i_i_reg_5411_reg[0]_i_2_n_1 ,\tmp_24_i_i_reg_5411_reg[0]_i_2_n_2 ,\tmp_24_i_i_reg_5411_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_24_i_i_reg_5411[0]_i_11_n_0 ,\tmp_24_i_i_reg_5411[0]_i_12_n_0 ,\tmp_24_i_i_reg_5411[0]_i_13_n_0 ,\tmp_24_i_i_reg_5411[0]_i_14_n_0 }),
        .O(\NLW_tmp_24_i_i_reg_5411_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_24_i_i_reg_5411[0]_i_15_n_0 ,\tmp_24_i_i_reg_5411[0]_i_16_n_0 ,\tmp_24_i_i_reg_5411[0]_i_17_n_0 ,\tmp_24_i_i_reg_5411[0]_i_18_n_0 }));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_core_bkbM_ram" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_core_bkbM_ram_82
   (D,
    E,
    WEA,
    CO,
    aclk,
    core_buf_val_0_V_ce0,
    Q,
    ADDRBWRADDR,
    DOBDO,
    ram_reg_0,
    ap_enable_reg_pp0_iter19,
    ap_reg_pp0_iter18_exitcond4_i_i_reg_4507,
    \tmp_106_2_i_i_reg_5401_reg[0] );
  output [15:0]D;
  output [0:0]E;
  output [0:0]WEA;
  output [0:0]CO;
  input aclk;
  input core_buf_val_0_V_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [15:0]DOBDO;
  input [0:0]ram_reg_0;
  input ap_enable_reg_pp0_iter19;
  input ap_reg_pp0_iter18_exitcond4_i_i_reg_4507;
  input [15:0]\tmp_106_2_i_i_reg_5401_reg[0] ;

  wire [10:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire ap_enable_reg_pp0_iter19;
  wire ap_reg_pp0_iter18_exitcond4_i_i_reg_4507;
  wire core_buf_val_0_V_ce0;
  wire [0:0]ram_reg_0;
  wire \tmp_106_2_i_i_reg_5401[0]_i_10_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_11_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_12_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_13_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_14_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_15_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_16_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_17_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_18_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_3_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_4_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_5_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_6_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_7_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_8_n_0 ;
  wire \tmp_106_2_i_i_reg_5401[0]_i_9_n_0 ;
  wire [15:0]\tmp_106_2_i_i_reg_5401_reg[0] ;
  wire \tmp_106_2_i_i_reg_5401_reg[0]_i_1_n_1 ;
  wire \tmp_106_2_i_i_reg_5401_reg[0]_i_1_n_2 ;
  wire \tmp_106_2_i_i_reg_5401_reg[0]_i_1_n_3 ;
  wire \tmp_106_2_i_i_reg_5401_reg[0]_i_2_n_0 ;
  wire \tmp_106_2_i_i_reg_5401_reg[0]_i_2_n_1 ;
  wire \tmp_106_2_i_i_reg_5401_reg[0]_i_2_n_2 ;
  wire \tmp_106_2_i_i_reg_5401_reg[0]_i_2_n_3 ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_tmp_106_2_i_i_reg_5401_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_106_2_i_i_reg_5401_reg[0]_i_2_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30832" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOBDO}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(E),
        .ENBWREN(core_buf_val_0_V_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_1__1
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter19),
        .I2(ap_reg_pp0_iter18_exitcond4_i_i_reg_4507),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__0
       (.I0(ap_enable_reg_pp0_iter19),
        .I1(ram_reg_0),
        .O(WEA));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_106_2_i_i_reg_5401[0]_i_10 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [8]),
        .I1(D[8]),
        .I2(\tmp_106_2_i_i_reg_5401_reg[0] [9]),
        .I3(D[9]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_106_2_i_i_reg_5401[0]_i_11 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [6]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(\tmp_106_2_i_i_reg_5401_reg[0] [7]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_106_2_i_i_reg_5401[0]_i_12 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [4]),
        .I1(D[4]),
        .I2(D[5]),
        .I3(\tmp_106_2_i_i_reg_5401_reg[0] [5]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_106_2_i_i_reg_5401[0]_i_13 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [2]),
        .I1(D[2]),
        .I2(D[3]),
        .I3(\tmp_106_2_i_i_reg_5401_reg[0] [3]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_106_2_i_i_reg_5401[0]_i_14 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [0]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(\tmp_106_2_i_i_reg_5401_reg[0] [1]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_106_2_i_i_reg_5401[0]_i_15 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [6]),
        .I1(D[6]),
        .I2(\tmp_106_2_i_i_reg_5401_reg[0] [7]),
        .I3(D[7]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_106_2_i_i_reg_5401[0]_i_16 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [4]),
        .I1(D[4]),
        .I2(\tmp_106_2_i_i_reg_5401_reg[0] [5]),
        .I3(D[5]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_106_2_i_i_reg_5401[0]_i_17 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [2]),
        .I1(D[2]),
        .I2(\tmp_106_2_i_i_reg_5401_reg[0] [3]),
        .I3(D[3]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_106_2_i_i_reg_5401[0]_i_18 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [0]),
        .I1(D[0]),
        .I2(\tmp_106_2_i_i_reg_5401_reg[0] [1]),
        .I3(D[1]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_106_2_i_i_reg_5401[0]_i_3 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [14]),
        .I1(D[14]),
        .I2(\tmp_106_2_i_i_reg_5401_reg[0] [15]),
        .I3(D[15]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_106_2_i_i_reg_5401[0]_i_4 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [12]),
        .I1(D[12]),
        .I2(D[13]),
        .I3(\tmp_106_2_i_i_reg_5401_reg[0] [13]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_106_2_i_i_reg_5401[0]_i_5 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [10]),
        .I1(D[10]),
        .I2(D[11]),
        .I3(\tmp_106_2_i_i_reg_5401_reg[0] [11]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_106_2_i_i_reg_5401[0]_i_6 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [8]),
        .I1(D[8]),
        .I2(D[9]),
        .I3(\tmp_106_2_i_i_reg_5401_reg[0] [9]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_106_2_i_i_reg_5401[0]_i_7 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [14]),
        .I1(D[14]),
        .I2(D[15]),
        .I3(\tmp_106_2_i_i_reg_5401_reg[0] [15]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_106_2_i_i_reg_5401[0]_i_8 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [12]),
        .I1(D[12]),
        .I2(\tmp_106_2_i_i_reg_5401_reg[0] [13]),
        .I3(D[13]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_106_2_i_i_reg_5401[0]_i_9 
       (.I0(\tmp_106_2_i_i_reg_5401_reg[0] [10]),
        .I1(D[10]),
        .I2(\tmp_106_2_i_i_reg_5401_reg[0] [11]),
        .I3(D[11]),
        .O(\tmp_106_2_i_i_reg_5401[0]_i_9_n_0 ));
  CARRY4 \tmp_106_2_i_i_reg_5401_reg[0]_i_1 
       (.CI(\tmp_106_2_i_i_reg_5401_reg[0]_i_2_n_0 ),
        .CO({CO,\tmp_106_2_i_i_reg_5401_reg[0]_i_1_n_1 ,\tmp_106_2_i_i_reg_5401_reg[0]_i_1_n_2 ,\tmp_106_2_i_i_reg_5401_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_106_2_i_i_reg_5401[0]_i_3_n_0 ,\tmp_106_2_i_i_reg_5401[0]_i_4_n_0 ,\tmp_106_2_i_i_reg_5401[0]_i_5_n_0 ,\tmp_106_2_i_i_reg_5401[0]_i_6_n_0 }),
        .O(\NLW_tmp_106_2_i_i_reg_5401_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_106_2_i_i_reg_5401[0]_i_7_n_0 ,\tmp_106_2_i_i_reg_5401[0]_i_8_n_0 ,\tmp_106_2_i_i_reg_5401[0]_i_9_n_0 ,\tmp_106_2_i_i_reg_5401[0]_i_10_n_0 }));
  CARRY4 \tmp_106_2_i_i_reg_5401_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_106_2_i_i_reg_5401_reg[0]_i_2_n_0 ,\tmp_106_2_i_i_reg_5401_reg[0]_i_2_n_1 ,\tmp_106_2_i_i_reg_5401_reg[0]_i_2_n_2 ,\tmp_106_2_i_i_reg_5401_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_106_2_i_i_reg_5401[0]_i_11_n_0 ,\tmp_106_2_i_i_reg_5401[0]_i_12_n_0 ,\tmp_106_2_i_i_reg_5401[0]_i_13_n_0 ,\tmp_106_2_i_i_reg_5401[0]_i_14_n_0 }),
        .O(\NLW_tmp_106_2_i_i_reg_5401_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_106_2_i_i_reg_5401[0]_i_15_n_0 ,\tmp_106_2_i_i_reg_5401[0]_i_16_n_0 ,\tmp_106_2_i_i_reg_5401[0]_i_17_n_0 ,\tmp_106_2_i_i_reg_5401[0]_i_18_n_0 }));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg
   (D,
    E,
    aclk,
    ram_reg,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp0_iter1,
    exitcond4_i_i_reg_4507,
    ram_reg_3);
  output [7:0]D;
  output [0:0]E;
  input aclk;
  input [0:0]ram_reg;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;
  input ram_reg_1;
  input [0:0]ram_reg_2;
  input ap_enable_reg_pp0_iter1;
  input exitcond4_i_i_reg_4507;
  input [0:0]ram_reg_3;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire ap_enable_reg_pp0_iter1;
  wire exitcond4_i_i_reg_4507;
  wire [0:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [0:0]ram_reg_3;

  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_81 FAST_t_opr_k_buf_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .aclk(aclk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .exitcond4_i_i_reg_4507(exitcond4_i_i_reg_4507),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_72
   (D,
    aclk,
    E,
    ram_reg,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA);
  output [7:0]D;
  input aclk;
  input [0:0]E;
  input [0:0]ram_reg;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire [0:0]ram_reg;
  wire [7:0]ram_reg_0;

  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_80 FAST_t_opr_k_buf_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .aclk(aclk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_73
   (D,
    aclk,
    E,
    ram_reg,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA);
  output [7:0]D;
  input aclk;
  input [0:0]E;
  input [0:0]ram_reg;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire [0:0]ram_reg;
  wire [7:0]ram_reg_0;

  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_79 FAST_t_opr_k_buf_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .aclk(aclk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_74
   (D,
    aclk,
    E,
    ram_reg,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA);
  output [7:0]D;
  input aclk;
  input [0:0]E;
  input [0:0]ram_reg;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire [0:0]ram_reg;
  wire [7:0]ram_reg_0;

  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_78 FAST_t_opr_k_buf_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .aclk(aclk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_75
   (D,
    aclk,
    E,
    ram_reg,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA);
  output [7:0]D;
  input aclk;
  input [0:0]E;
  input [0:0]ram_reg;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire [0:0]ram_reg;
  wire [7:0]ram_reg_0;

  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_77 FAST_t_opr_k_buf_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .aclk(aclk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_76
   (D,
    ap_enable_reg_pp0_iter0_reg,
    ADDRBWRADDR,
    WEA,
    aclk,
    E,
    Q,
    DIADI,
    ram_reg,
    exitcond4_i_i_reg_4507,
    ap_enable_reg_pp0_iter1,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp0_iter0,
    ram_reg_2);
  output [7:0]D;
  output [0:0]ap_enable_reg_pp0_iter0_reg;
  output [10:0]ADDRBWRADDR;
  output [0:0]WEA;
  input aclk;
  input [0:0]E;
  input [10:0]Q;
  input [7:0]DIADI;
  input [10:0]ram_reg;
  input exitcond4_i_i_reg_4507;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_0;
  input [10:0]ram_reg_1;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_2;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire exitcond4_i_i_reg_4507;
  wire [10:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [0:0]ram_reg_2;

  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram FAST_t_opr_k_buf_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .aclk(aclk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .exitcond4_i_i_reg_4507(exitcond4_i_i_reg_4507),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_83
   (DIADI,
    \row_assign_7_2_t_i_reg_1182_reg[0] ,
    col_buf_0_val_0_0_fu_755_p3,
    DI,
    S,
    ram_reg,
    aclk,
    k_buf_0_val_3_ce0,
    Q,
    D,
    mask_data_stream_0_s_dout,
    ram_reg_0,
    icmp_reg_1152,
    tmp_20_i_reg_1143,
    or_cond_i_i_i_i_reg_1196,
    ram_reg_1,
    \src_kernel_win_0_va_8_reg_1250_reg[6] ,
    col_buf_0_val_1_0_fu_773_p3,
    \src_kernel_win_0_va_8_reg_1250_reg[0] ,
    tmp_23_i_reg_1165,
    \right_border_buf_0_s_fu_178_reg[7] ,
    \right_border_buf_0_s_fu_178_reg[7]_0 ,
    brmerge_i_reg_1200,
    \tmp_223_0_2_i_reg_1260_reg[0] ,
    \tmp_223_0_2_i_reg_1260_reg[0]_0 ,
    \tmp_223_0_2_i_reg_1260_reg[0]_1 ,
    CO,
    \tmp_223_0_2_i_reg_1260_reg[0]_2 ,
    \src_kernel_win_0_va_8_reg_1250_reg[3] ,
    \src_kernel_win_0_va_8_reg_1250_reg[5] ,
    \src_kernel_win_0_va_8_reg_1250_reg[6]_0 );
  output [7:0]DIADI;
  output [3:0]\row_assign_7_2_t_i_reg_1182_reg[0] ;
  output [7:0]col_buf_0_val_0_0_fu_755_p3;
  output [1:0]DI;
  output [1:0]S;
  output ram_reg;
  input aclk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]D;
  input [0:0]mask_data_stream_0_s_dout;
  input ram_reg_0;
  input icmp_reg_1152;
  input tmp_20_i_reg_1143;
  input or_cond_i_i_i_i_reg_1196;
  input ram_reg_1;
  input [1:0]\src_kernel_win_0_va_8_reg_1250_reg[6] ;
  input [3:0]col_buf_0_val_1_0_fu_773_p3;
  input \src_kernel_win_0_va_8_reg_1250_reg[0] ;
  input tmp_23_i_reg_1165;
  input [1:0]\right_border_buf_0_s_fu_178_reg[7] ;
  input [7:0]\right_border_buf_0_s_fu_178_reg[7]_0 ;
  input brmerge_i_reg_1200;
  input [3:0]\tmp_223_0_2_i_reg_1260_reg[0] ;
  input [1:0]\tmp_223_0_2_i_reg_1260_reg[0]_0 ;
  input [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_1 ;
  input [0:0]CO;
  input [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_2 ;
  input \src_kernel_win_0_va_8_reg_1250_reg[3] ;
  input \src_kernel_win_0_va_8_reg_1250_reg[5] ;
  input \src_kernel_win_0_va_8_reg_1250_reg[6]_0 ;

  wire [0:0]CO;
  wire [10:0]D;
  wire [1:0]DI;
  wire [7:0]DIADI;
  wire [10:0]Q;
  wire [1:0]S;
  wire aclk;
  wire brmerge_i_reg_1200;
  wire [7:0]col_buf_0_val_0_0_fu_755_p3;
  wire [3:0]col_buf_0_val_1_0_fu_773_p3;
  wire icmp_reg_1152;
  wire k_buf_0_val_3_ce0;
  wire [0:0]mask_data_stream_0_s_dout;
  wire or_cond_i_i_i_i_reg_1196;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [1:0]\right_border_buf_0_s_fu_178_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_178_reg[7]_0 ;
  wire [3:0]\row_assign_7_2_t_i_reg_1182_reg[0] ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[0] ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[3] ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[5] ;
  wire [1:0]\src_kernel_win_0_va_8_reg_1250_reg[6] ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[6]_0 ;
  wire tmp_20_i_reg_1143;
  wire [3:0]\tmp_223_0_2_i_reg_1260_reg[0] ;
  wire [1:0]\tmp_223_0_2_i_reg_1260_reg[0]_0 ;
  wire [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_1 ;
  wire [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_2 ;
  wire tmp_23_i_reg_1165;

  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_88 FAST_t_opr_k_buf_eOg_ram_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .brmerge_i_reg_1200(brmerge_i_reg_1200),
        .col_buf_0_val_0_0_fu_755_p3(col_buf_0_val_0_0_fu_755_p3),
        .col_buf_0_val_1_0_fu_773_p3(col_buf_0_val_1_0_fu_773_p3),
        .icmp_reg_1152(icmp_reg_1152),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .mask_data_stream_0_s_dout(mask_data_stream_0_s_dout),
        .or_cond_i_i_i_i_reg_1196(or_cond_i_i_i_i_reg_1196),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_0_s_fu_178_reg[7] (\right_border_buf_0_s_fu_178_reg[7] ),
        .\right_border_buf_0_s_fu_178_reg[7]_0 (\right_border_buf_0_s_fu_178_reg[7]_0 ),
        .\row_assign_7_2_t_i_reg_1182_reg[0] (\row_assign_7_2_t_i_reg_1182_reg[0] ),
        .\src_kernel_win_0_va_8_reg_1250_reg[0] (\src_kernel_win_0_va_8_reg_1250_reg[0] ),
        .\src_kernel_win_0_va_8_reg_1250_reg[3] (\src_kernel_win_0_va_8_reg_1250_reg[3] ),
        .\src_kernel_win_0_va_8_reg_1250_reg[5] (\src_kernel_win_0_va_8_reg_1250_reg[5] ),
        .\src_kernel_win_0_va_8_reg_1250_reg[6] (\src_kernel_win_0_va_8_reg_1250_reg[6] ),
        .\src_kernel_win_0_va_8_reg_1250_reg[6]_0 (\src_kernel_win_0_va_8_reg_1250_reg[6]_0 ),
        .tmp_20_i_reg_1143(tmp_20_i_reg_1143),
        .\tmp_223_0_2_i_reg_1260_reg[0] (\tmp_223_0_2_i_reg_1260_reg[0] ),
        .\tmp_223_0_2_i_reg_1260_reg[0]_0 (\tmp_223_0_2_i_reg_1260_reg[0]_0 ),
        .\tmp_223_0_2_i_reg_1260_reg[0]_1 (\tmp_223_0_2_i_reg_1260_reg[0]_1 ),
        .\tmp_223_0_2_i_reg_1260_reg[0]_2 (\tmp_223_0_2_i_reg_1260_reg[0]_2 ),
        .tmp_23_i_reg_1165(tmp_23_i_reg_1165));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_84
   (ram_reg,
    \row_assign_7_1_t_i_reg_1177_reg[0] ,
    ram_reg_0,
    DI,
    S,
    \row_assign_7_2_t_i_reg_1182_reg[0] ,
    col_buf_0_val_1_0_fu_773_p3,
    aclk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    D,
    DIADI,
    icmp_reg_1152,
    tmp_20_i_reg_1143,
    or_cond_i_i_i_i_reg_1196,
    mask_data_stream_0_s_dout,
    col_buf_0_val_2_0_fu_791_p3,
    \src_kernel_win_0_va_7_reg_1243_reg[7] ,
    \src_kernel_win_0_va_7_reg_1243_reg[7]_0 ,
    tmp_23_i_reg_1165,
    \tmp_223_0_2_i_reg_1260_reg[0] ,
    \tmp_223_0_2_i_reg_1260_reg[0]_0 ,
    \tmp_223_0_2_i_reg_1260_reg[0]_1 ,
    CO,
    \tmp_223_0_2_i_reg_1260_reg[0]_2 ,
    \src_kernel_win_0_va_8_reg_1250_reg[4] ,
    \right_border_buf_0_2_fu_186_reg[7] ,
    \right_border_buf_0_2_fu_186_reg[7]_0 ,
    brmerge_i_reg_1200,
    col_buf_0_val_0_0_fu_755_p3,
    \src_kernel_win_0_va_8_reg_1250_reg[1] ,
    \src_kernel_win_0_va_8_reg_1250_reg[2] ,
    \src_kernel_win_0_va_8_reg_1250_reg[4]_0 );
  output [7:0]ram_reg;
  output [0:0]\row_assign_7_1_t_i_reg_1177_reg[0] ;
  output ram_reg_0;
  output [1:0]DI;
  output [1:0]S;
  output [3:0]\row_assign_7_2_t_i_reg_1182_reg[0] ;
  output [7:0]col_buf_0_val_1_0_fu_773_p3;
  input aclk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]D;
  input [7:0]DIADI;
  input icmp_reg_1152;
  input tmp_20_i_reg_1143;
  input or_cond_i_i_i_i_reg_1196;
  input [0:0]mask_data_stream_0_s_dout;
  input [0:0]col_buf_0_val_2_0_fu_791_p3;
  input [1:0]\src_kernel_win_0_va_7_reg_1243_reg[7] ;
  input \src_kernel_win_0_va_7_reg_1243_reg[7]_0 ;
  input tmp_23_i_reg_1165;
  input [3:0]\tmp_223_0_2_i_reg_1260_reg[0] ;
  input [1:0]\tmp_223_0_2_i_reg_1260_reg[0]_0 ;
  input [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_1 ;
  input [0:0]CO;
  input [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_2 ;
  input [1:0]\src_kernel_win_0_va_8_reg_1250_reg[4] ;
  input [1:0]\right_border_buf_0_2_fu_186_reg[7] ;
  input [7:0]\right_border_buf_0_2_fu_186_reg[7]_0 ;
  input brmerge_i_reg_1200;
  input [2:0]col_buf_0_val_0_0_fu_755_p3;
  input \src_kernel_win_0_va_8_reg_1250_reg[1] ;
  input \src_kernel_win_0_va_8_reg_1250_reg[2] ;
  input \src_kernel_win_0_va_8_reg_1250_reg[4]_0 ;

  wire [0:0]CO;
  wire [10:0]D;
  wire [1:0]DI;
  wire [7:0]DIADI;
  wire [10:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire aclk;
  wire brmerge_i_reg_1200;
  wire [2:0]col_buf_0_val_0_0_fu_755_p3;
  wire [7:0]col_buf_0_val_1_0_fu_773_p3;
  wire [0:0]col_buf_0_val_2_0_fu_791_p3;
  wire icmp_reg_1152;
  wire k_buf_0_val_3_ce0;
  wire [0:0]mask_data_stream_0_s_dout;
  wire or_cond_i_i_i_i_reg_1196;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [1:0]\right_border_buf_0_2_fu_186_reg[7] ;
  wire [7:0]\right_border_buf_0_2_fu_186_reg[7]_0 ;
  wire [0:0]\row_assign_7_1_t_i_reg_1177_reg[0] ;
  wire [3:0]\row_assign_7_2_t_i_reg_1182_reg[0] ;
  wire [1:0]\src_kernel_win_0_va_7_reg_1243_reg[7] ;
  wire \src_kernel_win_0_va_7_reg_1243_reg[7]_0 ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[1] ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[2] ;
  wire [1:0]\src_kernel_win_0_va_8_reg_1250_reg[4] ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[4]_0 ;
  wire tmp_20_i_reg_1143;
  wire [3:0]\tmp_223_0_2_i_reg_1260_reg[0] ;
  wire [1:0]\tmp_223_0_2_i_reg_1260_reg[0]_0 ;
  wire [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_1 ;
  wire [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_2 ;
  wire tmp_23_i_reg_1165;

  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_87 FAST_t_opr_k_buf_eOg_ram_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .aclk(aclk),
        .brmerge_i_reg_1200(brmerge_i_reg_1200),
        .col_buf_0_val_0_0_fu_755_p3(col_buf_0_val_0_0_fu_755_p3),
        .col_buf_0_val_1_0_fu_773_p3(col_buf_0_val_1_0_fu_773_p3),
        .col_buf_0_val_2_0_fu_791_p3(col_buf_0_val_2_0_fu_791_p3),
        .icmp_reg_1152(icmp_reg_1152),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .mask_data_stream_0_s_dout(mask_data_stream_0_s_dout),
        .or_cond_i_i_i_i_reg_1196(or_cond_i_i_i_i_reg_1196),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\right_border_buf_0_2_fu_186_reg[7] (\right_border_buf_0_2_fu_186_reg[7] ),
        .\right_border_buf_0_2_fu_186_reg[7]_0 (\right_border_buf_0_2_fu_186_reg[7]_0 ),
        .\row_assign_7_1_t_i_reg_1177_reg[0] (\row_assign_7_1_t_i_reg_1177_reg[0] ),
        .\row_assign_7_2_t_i_reg_1182_reg[0] (\row_assign_7_2_t_i_reg_1182_reg[0] ),
        .\src_kernel_win_0_va_7_reg_1243_reg[7] (\src_kernel_win_0_va_7_reg_1243_reg[7] ),
        .\src_kernel_win_0_va_7_reg_1243_reg[7]_0 (\src_kernel_win_0_va_7_reg_1243_reg[7]_0 ),
        .\src_kernel_win_0_va_8_reg_1250_reg[1] (\src_kernel_win_0_va_8_reg_1250_reg[1] ),
        .\src_kernel_win_0_va_8_reg_1250_reg[2] (\src_kernel_win_0_va_8_reg_1250_reg[2] ),
        .\src_kernel_win_0_va_8_reg_1250_reg[4] (\src_kernel_win_0_va_8_reg_1250_reg[4] ),
        .\src_kernel_win_0_va_8_reg_1250_reg[4]_0 (\src_kernel_win_0_va_8_reg_1250_reg[4]_0 ),
        .tmp_20_i_reg_1143(tmp_20_i_reg_1143),
        .\tmp_223_0_2_i_reg_1260_reg[0] (\tmp_223_0_2_i_reg_1260_reg[0] ),
        .\tmp_223_0_2_i_reg_1260_reg[0]_0 (\tmp_223_0_2_i_reg_1260_reg[0]_0 ),
        .\tmp_223_0_2_i_reg_1260_reg[0]_1 (\tmp_223_0_2_i_reg_1260_reg[0]_1 ),
        .\tmp_223_0_2_i_reg_1260_reg[0]_2 (\tmp_223_0_2_i_reg_1260_reg[0]_2 ),
        .tmp_23_i_reg_1165(tmp_23_i_reg_1165));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_85
   (WEA,
    k_buf_0_val_3_ce0,
    D,
    internal_empty_n_reg,
    \t_V_5_reg_285_reg[10] ,
    \t_V_5_reg_285_reg[9] ,
    p_1_in11_out,
    \t_V_5_reg_285_reg[0] ,
    \t_V_5_reg_285_reg[7] ,
    \t_V_5_reg_285_reg[8] ,
    \t_V_5_reg_285_reg[10]_0 ,
    \tmp_32_reg_1172_reg[0] ,
    ram_reg,
    \tmp_23_i_reg_1165_reg[0] ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    \t_V_5_reg_285_reg[7]_0 ,
    aclk,
    Q,
    ram_reg_7,
    ram_reg_8,
    ap_enable_reg_pp0_iter0,
    ram_reg_9,
    ram_reg_10,
    icmp_reg_1152,
    tmp_20_i_reg_1143,
    or_cond_i_i_i_i_reg_1196,
    ram_reg_11,
    mask_data_stream_0_s_empty_n,
    ram_reg_12,
    ram_reg_13,
    ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232,
    dmask_data_stream_0_full_n,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    \or_cond_i_i_i_i_reg_1196_reg[0] ,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    CO,
    \src_kernel_win_0_va_6_reg_1236_reg[7] ,
    \src_kernel_win_0_va_6_reg_1236_reg[6] ,
    tmp_23_i_reg_1165,
    \src_kernel_win_0_va_6_reg_1236_reg[7]_0 ,
    \right_border_buf_0_1_fu_182_reg[6] ,
    \right_border_buf_0_1_fu_182_reg[7] ,
    brmerge_i_reg_1200,
    \src_kernel_win_0_va_6_reg_1236_reg[6]_0 ,
    \src_kernel_win_0_va_7_reg_1243_reg[6] ,
    col_buf_0_val_1_0_fu_773_p3);
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output [9:0]D;
  output internal_empty_n_reg;
  output \t_V_5_reg_285_reg[10] ;
  output \t_V_5_reg_285_reg[9] ;
  output p_1_in11_out;
  output \t_V_5_reg_285_reg[0] ;
  output \t_V_5_reg_285_reg[7] ;
  output \t_V_5_reg_285_reg[8] ;
  output \t_V_5_reg_285_reg[10]_0 ;
  output [7:0]\tmp_32_reg_1172_reg[0] ;
  output [7:0]ram_reg;
  output [6:0]\tmp_23_i_reg_1165_reg[0] ;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output \t_V_5_reg_285_reg[7]_0 ;
  input aclk;
  input [10:0]Q;
  input [0:0]ram_reg_7;
  input [7:0]ram_reg_8;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_9;
  input ram_reg_10;
  input icmp_reg_1152;
  input tmp_20_i_reg_1143;
  input or_cond_i_i_i_i_reg_1196;
  input ram_reg_11;
  input mask_data_stream_0_s_empty_n;
  input ram_reg_12;
  input ram_reg_13;
  input ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232;
  input dmask_data_stream_0_full_n;
  input [9:0]ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [10:0]\or_cond_i_i_i_i_reg_1196_reg[0] ;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input [0:0]CO;
  input \src_kernel_win_0_va_6_reg_1236_reg[7] ;
  input [1:0]\src_kernel_win_0_va_6_reg_1236_reg[6] ;
  input tmp_23_i_reg_1165;
  input \src_kernel_win_0_va_6_reg_1236_reg[7]_0 ;
  input [1:0]\right_border_buf_0_1_fu_182_reg[6] ;
  input [7:0]\right_border_buf_0_1_fu_182_reg[7] ;
  input brmerge_i_reg_1200;
  input [6:0]\src_kernel_win_0_va_6_reg_1236_reg[6]_0 ;
  input [1:0]\src_kernel_win_0_va_7_reg_1243_reg[6] ;
  input [6:0]col_buf_0_val_1_0_fu_773_p3;

  wire [0:0]CO;
  wire [9:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232;
  wire brmerge_i_reg_1200;
  wire [6:0]col_buf_0_val_1_0_fu_773_p3;
  wire dmask_data_stream_0_full_n;
  wire icmp_reg_1152;
  wire internal_empty_n_reg;
  wire k_buf_0_val_3_ce0;
  wire mask_data_stream_0_s_empty_n;
  wire or_cond_i_i_i_i_reg_1196;
  wire [10:0]\or_cond_i_i_i_i_reg_1196_reg[0] ;
  wire p_1_in11_out;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire [9:0]ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [0:0]ram_reg_7;
  wire [7:0]ram_reg_8;
  wire [0:0]ram_reg_9;
  wire [1:0]\right_border_buf_0_1_fu_182_reg[6] ;
  wire [7:0]\right_border_buf_0_1_fu_182_reg[7] ;
  wire [1:0]\src_kernel_win_0_va_6_reg_1236_reg[6] ;
  wire [6:0]\src_kernel_win_0_va_6_reg_1236_reg[6]_0 ;
  wire \src_kernel_win_0_va_6_reg_1236_reg[7] ;
  wire \src_kernel_win_0_va_6_reg_1236_reg[7]_0 ;
  wire [1:0]\src_kernel_win_0_va_7_reg_1243_reg[6] ;
  wire \t_V_5_reg_285_reg[0] ;
  wire \t_V_5_reg_285_reg[10] ;
  wire \t_V_5_reg_285_reg[10]_0 ;
  wire \t_V_5_reg_285_reg[7] ;
  wire \t_V_5_reg_285_reg[7]_0 ;
  wire \t_V_5_reg_285_reg[8] ;
  wire \t_V_5_reg_285_reg[9] ;
  wire tmp_20_i_reg_1143;
  wire tmp_23_i_reg_1165;
  wire [6:0]\tmp_23_i_reg_1165_reg[0] ;
  wire [7:0]\tmp_32_reg_1172_reg[0] ;

  miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_86 FAST_t_opr_k_buf_eOg_ram_U
       (.CO(CO),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .aclk(aclk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232),
        .brmerge_i_reg_1200(brmerge_i_reg_1200),
        .col_buf_0_val_1_0_fu_773_p3(col_buf_0_val_1_0_fu_773_p3),
        .dmask_data_stream_0_full_n(dmask_data_stream_0_full_n),
        .icmp_reg_1152(icmp_reg_1152),
        .internal_empty_n_reg(internal_empty_n_reg),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .mask_data_stream_0_s_empty_n(mask_data_stream_0_s_empty_n),
        .or_cond_i_i_i_i_reg_1196(or_cond_i_i_i_i_reg_1196),
        .\or_cond_i_i_i_i_reg_1196_reg[0] (\or_cond_i_i_i_i_reg_1196_reg[0] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_10(ram_reg_9),
        .ram_reg_11(ram_reg_10),
        .ram_reg_12(ram_reg_11),
        .ram_reg_13(ram_reg_12),
        .ram_reg_14(ram_reg_13),
        .ram_reg_15(ram_reg_14),
        .ram_reg_16(ram_reg_15),
        .ram_reg_17(ram_reg_16),
        .ram_reg_18(ram_reg_17),
        .ram_reg_19(ram_reg_18),
        .ram_reg_2(ram_reg_1),
        .ram_reg_20(ram_reg_19),
        .ram_reg_21(ram_reg_20),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .\right_border_buf_0_1_fu_182_reg[6] (\right_border_buf_0_1_fu_182_reg[6] ),
        .\right_border_buf_0_1_fu_182_reg[7] (\right_border_buf_0_1_fu_182_reg[7] ),
        .\src_kernel_win_0_va_6_reg_1236_reg[6] (\src_kernel_win_0_va_6_reg_1236_reg[6] ),
        .\src_kernel_win_0_va_6_reg_1236_reg[6]_0 (\src_kernel_win_0_va_6_reg_1236_reg[6]_0 ),
        .\src_kernel_win_0_va_6_reg_1236_reg[7] (\src_kernel_win_0_va_6_reg_1236_reg[7] ),
        .\src_kernel_win_0_va_6_reg_1236_reg[7]_0 (\src_kernel_win_0_va_6_reg_1236_reg[7]_0 ),
        .\src_kernel_win_0_va_7_reg_1243_reg[6] (\src_kernel_win_0_va_7_reg_1243_reg[6] ),
        .\t_V_5_reg_285_reg[0] (\t_V_5_reg_285_reg[0] ),
        .\t_V_5_reg_285_reg[10] (\t_V_5_reg_285_reg[10] ),
        .\t_V_5_reg_285_reg[10]_0 (p_1_in11_out),
        .\t_V_5_reg_285_reg[10]_1 (\t_V_5_reg_285_reg[10]_0 ),
        .\t_V_5_reg_285_reg[7] (\t_V_5_reg_285_reg[7] ),
        .\t_V_5_reg_285_reg[7]_0 (\t_V_5_reg_285_reg[7]_0 ),
        .\t_V_5_reg_285_reg[8] (\t_V_5_reg_285_reg[8] ),
        .\t_V_5_reg_285_reg[9] (\t_V_5_reg_285_reg[9] ),
        .tmp_20_i_reg_1143(tmp_20_i_reg_1143),
        .tmp_23_i_reg_1165(tmp_23_i_reg_1165),
        .\tmp_23_i_reg_1165_reg[0] (\tmp_23_i_reg_1165_reg[0] ),
        .\tmp_32_reg_1172_reg[0] (\tmp_32_reg_1172_reg[0] ));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram
   (D,
    ap_enable_reg_pp0_iter0_reg,
    ADDRBWRADDR,
    WEA,
    aclk,
    E,
    Q,
    DIADI,
    ram_reg_0,
    exitcond4_i_i_reg_4507,
    ap_enable_reg_pp0_iter1,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp0_iter0,
    ram_reg_3);
  output [7:0]D;
  output [0:0]ap_enable_reg_pp0_iter0_reg;
  output [10:0]ADDRBWRADDR;
  output [0:0]WEA;
  input aclk;
  input [0:0]E;
  input [10:0]Q;
  input [7:0]DIADI;
  input [10:0]ram_reg_0;
  input exitcond4_i_i_reg_4507;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_1;
  input [10:0]ram_reg_2;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_3;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire exitcond4_i_i_reg_4507;
  wire [10:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ap_enable_reg_pp0_iter0_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    ram_reg_i_10
       (.I0(ram_reg_0[3]),
        .I1(exitcond4_i_i_reg_4507),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ram_reg_1),
        .I4(ram_reg_2[3]),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    ram_reg_i_11
       (.I0(ram_reg_0[2]),
        .I1(exitcond4_i_i_reg_4507),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ram_reg_1),
        .I4(ram_reg_2[2]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    ram_reg_i_12
       (.I0(ram_reg_0[1]),
        .I1(exitcond4_i_i_reg_4507),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ram_reg_1),
        .I4(ram_reg_2[1]),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    ram_reg_i_13
       (.I0(ram_reg_0[0]),
        .I1(exitcond4_i_i_reg_4507),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ram_reg_1),
        .I4(ram_reg_2[0]),
        .O(ADDRBWRADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ram_reg_3),
        .O(WEA));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg_3),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_i_3
       (.I0(ram_reg_2[10]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond4_i_i_reg_4507),
        .I4(ram_reg_0[10]),
        .O(ADDRBWRADDR[10]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_i_4
       (.I0(ram_reg_2[9]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond4_i_i_reg_4507),
        .I4(ram_reg_0[9]),
        .O(ADDRBWRADDR[9]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_i_5
       (.I0(ram_reg_2[8]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond4_i_i_reg_4507),
        .I4(ram_reg_0[8]),
        .O(ADDRBWRADDR[8]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_i_6
       (.I0(ram_reg_2[7]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond4_i_i_reg_4507),
        .I4(ram_reg_0[7]),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_i_7
       (.I0(ram_reg_2[6]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond4_i_i_reg_4507),
        .I4(ram_reg_0[6]),
        .O(ADDRBWRADDR[6]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    ram_reg_i_8
       (.I0(ram_reg_0[5]),
        .I1(exitcond4_i_i_reg_4507),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ram_reg_1),
        .I4(ram_reg_2[5]),
        .O(ADDRBWRADDR[5]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    ram_reg_i_9
       (.I0(ram_reg_0[4]),
        .I1(exitcond4_i_i_reg_4507),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ram_reg_1),
        .I4(ram_reg_2[4]),
        .O(ADDRBWRADDR[4]));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_77
   (D,
    aclk,
    E,
    ram_reg_0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    WEA);
  output [7:0]D;
  input aclk;
  input [0:0]E;
  input [0:0]ram_reg_0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input [0:0]WEA;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire [0:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_78
   (D,
    aclk,
    E,
    ram_reg_0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    WEA);
  output [7:0]D;
  input aclk;
  input [0:0]E;
  input [0:0]ram_reg_0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input [0:0]WEA;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire [0:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_79
   (D,
    aclk,
    E,
    ram_reg_0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    WEA);
  output [7:0]D;
  input aclk;
  input [0:0]E;
  input [0:0]ram_reg_0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input [0:0]WEA;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire [0:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_80
   (D,
    aclk,
    E,
    ram_reg_0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    WEA);
  output [7:0]D;
  input aclk;
  input [0:0]E;
  input [0:0]ram_reg_0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input [0:0]WEA;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire [0:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_81
   (D,
    E,
    aclk,
    ram_reg_0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    WEA,
    ram_reg_2,
    ram_reg_3,
    ap_enable_reg_pp0_iter1,
    exitcond4_i_i_reg_4507,
    ram_reg_4);
  output [7:0]D;
  output [0:0]E;
  input aclk;
  input [0:0]ram_reg_0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input [0:0]WEA;
  input ram_reg_2;
  input [0:0]ram_reg_3;
  input ap_enable_reg_pp0_iter1;
  input exitcond4_i_i_reg_4507;
  input [0:0]ram_reg_4;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire ap_enable_reg_pp0_iter1;
  wire exitcond4_i_i_reg_4507;
  wire [0:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(E),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond4_i_i_reg_4507),
        .I4(ram_reg_4),
        .O(E));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_86
   (WEA,
    k_buf_0_val_3_ce0,
    D,
    internal_empty_n_reg,
    \t_V_5_reg_285_reg[10] ,
    \t_V_5_reg_285_reg[9] ,
    \t_V_5_reg_285_reg[10]_0 ,
    \t_V_5_reg_285_reg[0] ,
    \t_V_5_reg_285_reg[7] ,
    \t_V_5_reg_285_reg[8] ,
    \t_V_5_reg_285_reg[10]_1 ,
    \tmp_32_reg_1172_reg[0] ,
    ram_reg_0,
    \tmp_23_i_reg_1165_reg[0] ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    \t_V_5_reg_285_reg[7]_0 ,
    aclk,
    Q,
    ram_reg_8,
    ram_reg_9,
    ap_enable_reg_pp0_iter0,
    ram_reg_10,
    ram_reg_11,
    icmp_reg_1152,
    tmp_20_i_reg_1143,
    or_cond_i_i_i_i_reg_1196,
    ram_reg_12,
    mask_data_stream_0_s_empty_n,
    ram_reg_13,
    ram_reg_14,
    ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232,
    dmask_data_stream_0_full_n,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    \or_cond_i_i_i_i_reg_1196_reg[0] ,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    CO,
    \src_kernel_win_0_va_6_reg_1236_reg[7] ,
    \src_kernel_win_0_va_6_reg_1236_reg[6] ,
    tmp_23_i_reg_1165,
    \src_kernel_win_0_va_6_reg_1236_reg[7]_0 ,
    \right_border_buf_0_1_fu_182_reg[6] ,
    \right_border_buf_0_1_fu_182_reg[7] ,
    brmerge_i_reg_1200,
    \src_kernel_win_0_va_6_reg_1236_reg[6]_0 ,
    \src_kernel_win_0_va_7_reg_1243_reg[6] ,
    col_buf_0_val_1_0_fu_773_p3);
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output [9:0]D;
  output internal_empty_n_reg;
  output \t_V_5_reg_285_reg[10] ;
  output \t_V_5_reg_285_reg[9] ;
  output \t_V_5_reg_285_reg[10]_0 ;
  output \t_V_5_reg_285_reg[0] ;
  output \t_V_5_reg_285_reg[7] ;
  output \t_V_5_reg_285_reg[8] ;
  output \t_V_5_reg_285_reg[10]_1 ;
  output [7:0]\tmp_32_reg_1172_reg[0] ;
  output [7:0]ram_reg_0;
  output [6:0]\tmp_23_i_reg_1165_reg[0] ;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output \t_V_5_reg_285_reg[7]_0 ;
  input aclk;
  input [10:0]Q;
  input [0:0]ram_reg_8;
  input [7:0]ram_reg_9;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_10;
  input ram_reg_11;
  input icmp_reg_1152;
  input tmp_20_i_reg_1143;
  input or_cond_i_i_i_i_reg_1196;
  input ram_reg_12;
  input mask_data_stream_0_s_empty_n;
  input ram_reg_13;
  input ram_reg_14;
  input ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232;
  input dmask_data_stream_0_full_n;
  input [9:0]ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input [10:0]\or_cond_i_i_i_i_reg_1196_reg[0] ;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input [0:0]CO;
  input \src_kernel_win_0_va_6_reg_1236_reg[7] ;
  input [1:0]\src_kernel_win_0_va_6_reg_1236_reg[6] ;
  input tmp_23_i_reg_1165;
  input \src_kernel_win_0_va_6_reg_1236_reg[7]_0 ;
  input [1:0]\right_border_buf_0_1_fu_182_reg[6] ;
  input [7:0]\right_border_buf_0_1_fu_182_reg[7] ;
  input brmerge_i_reg_1200;
  input [6:0]\src_kernel_win_0_va_6_reg_1236_reg[6]_0 ;
  input [1:0]\src_kernel_win_0_va_7_reg_1243_reg[6] ;
  input [6:0]col_buf_0_val_1_0_fu_773_p3;

  wire [0:0]CO;
  wire [9:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire aclk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232;
  wire brmerge_i_reg_1200;
  wire [6:0]col_buf_0_val_1_0_fu_773_p3;
  wire dmask_data_stream_0_full_n;
  wire icmp_reg_1152;
  wire internal_empty_n_reg;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_5_q0;
  wire mask_data_stream_0_s_empty_n;
  wire or_cond_i_i_i_i_reg_1196;
  wire [10:0]\or_cond_i_i_i_i_reg_1196_reg[0] ;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire [9:0]ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [0:0]ram_reg_8;
  wire [7:0]ram_reg_9;
  wire ram_reg_i_17__0_n_0;
  wire ram_reg_i_26_n_0;
  wire ram_reg_i_30_n_0;
  wire ram_reg_i_32_n_0;
  wire ram_reg_i_33_n_0;
  wire ram_reg_i_34_n_0;
  wire [1:0]\right_border_buf_0_1_fu_182_reg[6] ;
  wire [7:0]\right_border_buf_0_1_fu_182_reg[7] ;
  wire [1:0]\src_kernel_win_0_va_6_reg_1236_reg[6] ;
  wire [6:0]\src_kernel_win_0_va_6_reg_1236_reg[6]_0 ;
  wire \src_kernel_win_0_va_6_reg_1236_reg[7] ;
  wire \src_kernel_win_0_va_6_reg_1236_reg[7]_0 ;
  wire [1:0]\src_kernel_win_0_va_7_reg_1243_reg[6] ;
  wire \t_V_5_reg_285_reg[0] ;
  wire \t_V_5_reg_285_reg[10] ;
  wire \t_V_5_reg_285_reg[10]_0 ;
  wire \t_V_5_reg_285_reg[10]_1 ;
  wire \t_V_5_reg_285_reg[7] ;
  wire \t_V_5_reg_285_reg[7]_0 ;
  wire \t_V_5_reg_285_reg[8] ;
  wire \t_V_5_reg_285_reg[9] ;
  wire tmp_20_i_reg_1143;
  wire tmp_23_i_reg_1165;
  wire [6:0]\tmp_23_i_reg_1165_reg[0] ;
  wire [7:0]\tmp_32_reg_1172_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_i_i_reg_1196[0]_i_2 
       (.I0(CO),
        .I1(\t_V_5_reg_285_reg[10]_1 ),
        .O(\t_V_5_reg_285_reg[10]_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D[9:7],ram_reg_8,D[6:0],1'b1,1'b1,1'b1}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h41FF4141)) 
    ram_reg_i_10__1
       (.I0(\t_V_5_reg_285_reg[10] ),
        .I1(ram_reg_15[3]),
        .I2(ram_reg_18),
        .I3(ram_reg_i_32_n_0),
        .I4(\t_V_5_reg_285_reg[10]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h4441FFFF44414441)) 
    ram_reg_i_11__1
       (.I0(\t_V_5_reg_285_reg[10] ),
        .I1(ram_reg_15[2]),
        .I2(ram_reg_15[1]),
        .I3(ram_reg_15[0]),
        .I4(ram_reg_i_33_n_0),
        .I5(\t_V_5_reg_285_reg[10]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFF4141FF41414141)) 
    ram_reg_i_12__1
       (.I0(\t_V_5_reg_285_reg[10] ),
        .I1(ram_reg_15[0]),
        .I2(ram_reg_15[1]),
        .I3(\or_cond_i_i_i_i_reg_1196_reg[0] [0]),
        .I4(\or_cond_i_i_i_i_reg_1196_reg[0] [1]),
        .I5(\t_V_5_reg_285_reg[10]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h444F)) 
    ram_reg_i_13__1
       (.I0(\or_cond_i_i_i_i_reg_1196_reg[0] [0]),
        .I1(\t_V_5_reg_285_reg[10]_0 ),
        .I2(\t_V_5_reg_285_reg[10] ),
        .I3(ram_reg_15[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    ram_reg_i_16__0
       (.I0(mask_data_stream_0_s_empty_n),
        .I1(ram_reg_13),
        .I2(ram_reg_i_34_n_0),
        .I3(ram_reg_14),
        .I4(ap_reg_pp0_iter3_or_cond_i_i_i_reg_1232),
        .I5(dmask_data_stream_0_full_n),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    ram_reg_i_17__0
       (.I0(\or_cond_i_i_i_i_reg_1196_reg[0] [10]),
        .I1(\or_cond_i_i_i_i_reg_1196_reg[0] [9]),
        .I2(\t_V_5_reg_285_reg[0] ),
        .I3(\t_V_5_reg_285_reg[7] ),
        .O(ram_reg_i_17__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_18
       (.I0(CO),
        .I1(\t_V_5_reg_285_reg[10]_1 ),
        .O(\t_V_5_reg_285_reg[10] ));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    ram_reg_i_1__3
       (.I0(ram_reg_11),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(ram_reg_12),
        .O(WEA));
  LUT6 #(
    .INIT(64'h5555555655555555)) 
    ram_reg_i_21
       (.I0(\or_cond_i_i_i_i_reg_1196_reg[0] [9]),
        .I1(\or_cond_i_i_i_i_reg_1196_reg[0] [7]),
        .I2(\or_cond_i_i_i_i_reg_1196_reg[0] [6]),
        .I3(\or_cond_i_i_i_i_reg_1196_reg[0] [8]),
        .I4(\or_cond_i_i_i_i_reg_1196_reg[0] [5]),
        .I5(\t_V_5_reg_285_reg[0] ),
        .O(\t_V_5_reg_285_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    ram_reg_i_22
       (.I0(\or_cond_i_i_i_i_reg_1196_reg[0] [8]),
        .I1(\or_cond_i_i_i_i_reg_1196_reg[0] [6]),
        .I2(\or_cond_i_i_i_i_reg_1196_reg[0] [7]),
        .I3(\t_V_5_reg_285_reg[0] ),
        .I4(\or_cond_i_i_i_i_reg_1196_reg[0] [5]),
        .O(\t_V_5_reg_285_reg[8] ));
  LUT4 #(
    .INIT(16'h5565)) 
    ram_reg_i_24
       (.I0(\or_cond_i_i_i_i_reg_1196_reg[0] [7]),
        .I1(\or_cond_i_i_i_i_reg_1196_reg[0] [6]),
        .I2(\t_V_5_reg_285_reg[0] ),
        .I3(\or_cond_i_i_i_i_reg_1196_reg[0] [5]),
        .O(\t_V_5_reg_285_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_25
       (.I0(\t_V_5_reg_285_reg[0] ),
        .I1(\or_cond_i_i_i_i_reg_1196_reg[0] [10]),
        .I2(\t_V_5_reg_285_reg[7] ),
        .I3(\or_cond_i_i_i_i_reg_1196_reg[0] [9]),
        .O(\t_V_5_reg_285_reg[10]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_26
       (.I0(\or_cond_i_i_i_i_reg_1196_reg[0] [3]),
        .I1(\or_cond_i_i_i_i_reg_1196_reg[0] [4]),
        .I2(\or_cond_i_i_i_i_reg_1196_reg[0] [2]),
        .I3(\or_cond_i_i_i_i_reg_1196_reg[0] [1]),
        .I4(\or_cond_i_i_i_i_reg_1196_reg[0] [0]),
        .I5(\or_cond_i_i_i_i_reg_1196_reg[0] [5]),
        .O(ram_reg_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_28
       (.I0(\or_cond_i_i_i_i_reg_1196_reg[0] [0]),
        .I1(\or_cond_i_i_i_i_reg_1196_reg[0] [1]),
        .I2(\or_cond_i_i_i_i_reg_1196_reg[0] [2]),
        .I3(\or_cond_i_i_i_i_reg_1196_reg[0] [4]),
        .I4(\or_cond_i_i_i_i_reg_1196_reg[0] [3]),
        .O(\t_V_5_reg_285_reg[0] ));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg_10),
        .I2(internal_empty_n_reg),
        .O(k_buf_0_val_3_ce0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    ram_reg_i_30
       (.I0(\or_cond_i_i_i_i_reg_1196_reg[0] [4]),
        .I1(\or_cond_i_i_i_i_reg_1196_reg[0] [2]),
        .I2(\or_cond_i_i_i_i_reg_1196_reg[0] [1]),
        .I3(\or_cond_i_i_i_i_reg_1196_reg[0] [0]),
        .I4(\or_cond_i_i_i_i_reg_1196_reg[0] [3]),
        .O(ram_reg_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    ram_reg_i_32
       (.I0(\or_cond_i_i_i_i_reg_1196_reg[0] [3]),
        .I1(\or_cond_i_i_i_i_reg_1196_reg[0] [0]),
        .I2(\or_cond_i_i_i_i_reg_1196_reg[0] [1]),
        .I3(\or_cond_i_i_i_i_reg_1196_reg[0] [2]),
        .O(ram_reg_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h56)) 
    ram_reg_i_33
       (.I0(\or_cond_i_i_i_i_reg_1196_reg[0] [2]),
        .I1(\or_cond_i_i_i_i_reg_1196_reg[0] [1]),
        .I2(\or_cond_i_i_i_i_reg_1196_reg[0] [0]),
        .O(ram_reg_i_33_n_0));
  LUT3 #(
    .INIT(8'hD0)) 
    ram_reg_i_34
       (.I0(icmp_reg_1152),
        .I1(tmp_20_i_reg_1143),
        .I2(or_cond_i_i_i_i_reg_1196),
        .O(ram_reg_i_34_n_0));
  LUT5 #(
    .INIT(32'h888F8F88)) 
    ram_reg_i_3__4
       (.I0(ram_reg_i_17__0_n_0),
        .I1(\t_V_5_reg_285_reg[10]_0 ),
        .I2(\t_V_5_reg_285_reg[10] ),
        .I3(ram_reg_15[9]),
        .I4(ram_reg_17),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h4441FFFF44414441)) 
    ram_reg_i_4__3
       (.I0(\t_V_5_reg_285_reg[10] ),
        .I1(ram_reg_15[8]),
        .I2(ram_reg_16),
        .I3(ram_reg_15[7]),
        .I4(\t_V_5_reg_285_reg[9] ),
        .I5(\t_V_5_reg_285_reg[10]_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFF414141)) 
    ram_reg_i_5__3
       (.I0(\t_V_5_reg_285_reg[10] ),
        .I1(ram_reg_15[7]),
        .I2(ram_reg_16),
        .I3(\t_V_5_reg_285_reg[8] ),
        .I4(\t_V_5_reg_285_reg[10]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h41FFFF4141414141)) 
    ram_reg_i_7__3
       (.I0(\t_V_5_reg_285_reg[10] ),
        .I1(ram_reg_15[6]),
        .I2(ram_reg_21),
        .I3(\or_cond_i_i_i_i_reg_1196_reg[0] [6]),
        .I4(ram_reg_i_26_n_0),
        .I5(\t_V_5_reg_285_reg[10]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h41FFFF4141414141)) 
    ram_reg_i_8__3
       (.I0(\t_V_5_reg_285_reg[10] ),
        .I1(ram_reg_15[5]),
        .I2(ram_reg_20),
        .I3(\or_cond_i_i_i_i_reg_1196_reg[0] [5]),
        .I4(\t_V_5_reg_285_reg[0] ),
        .I5(\t_V_5_reg_285_reg[10]_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h41FF4141)) 
    ram_reg_i_9__2
       (.I0(\t_V_5_reg_285_reg[10] ),
        .I1(ram_reg_15[4]),
        .I2(ram_reg_19),
        .I3(ram_reg_i_30_n_0),
        .I4(\t_V_5_reg_285_reg[10]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_1_fu_182[0]_i_1 
       (.I0(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .I1(brmerge_i_reg_1200),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [0]),
        .I3(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I4(k_buf_0_val_5_q0[0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_1_fu_182[1]_i_1 
       (.I0(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .I1(brmerge_i_reg_1200),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [1]),
        .I3(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I4(k_buf_0_val_5_q0[1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_1_fu_182[2]_i_1 
       (.I0(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .I1(brmerge_i_reg_1200),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [2]),
        .I3(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I4(k_buf_0_val_5_q0[2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_1_fu_182[3]_i_1 
       (.I0(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .I1(brmerge_i_reg_1200),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [3]),
        .I3(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I4(k_buf_0_val_5_q0[3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_1_fu_182[4]_i_1 
       (.I0(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .I1(brmerge_i_reg_1200),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [4]),
        .I3(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I4(k_buf_0_val_5_q0[4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_1_fu_182[5]_i_1 
       (.I0(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .I1(brmerge_i_reg_1200),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [5]),
        .I3(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I4(k_buf_0_val_5_q0[5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_1_fu_182[6]_i_1 
       (.I0(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .I1(brmerge_i_reg_1200),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [6]),
        .I3(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I4(k_buf_0_val_5_q0[6]),
        .O(ram_reg_0[6]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_1_fu_182[7]_i_1 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [7]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .O(ram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_170[0]_i_2 
       (.I0(k_buf_0_val_5_q0[0]),
        .I1(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [0]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .O(ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_170[2]_i_2 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [2]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .O(ram_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_170[4]_i_2 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [4]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .O(ram_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_4_fu_170[6]_i_2 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [6]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \src_kernel_win_0_va_6_reg_1236[0]_i_1 
       (.I0(ram_reg_1),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6] [1]),
        .I2(col_buf_0_val_1_0_fu_773_p3[0]),
        .I3(\src_kernel_win_0_va_6_reg_1236_reg[6] [0]),
        .I4(tmp_23_i_reg_1165),
        .I5(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [0]),
        .O(\tmp_32_reg_1172_reg[0] [0]));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \src_kernel_win_0_va_6_reg_1236[1]_i_1 
       (.I0(ram_reg_2),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6] [1]),
        .I2(col_buf_0_val_1_0_fu_773_p3[1]),
        .I3(\src_kernel_win_0_va_6_reg_1236_reg[6] [0]),
        .I4(tmp_23_i_reg_1165),
        .I5(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [1]),
        .O(\tmp_32_reg_1172_reg[0] [1]));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \src_kernel_win_0_va_6_reg_1236[2]_i_1 
       (.I0(ram_reg_3),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6] [1]),
        .I2(col_buf_0_val_1_0_fu_773_p3[2]),
        .I3(\src_kernel_win_0_va_6_reg_1236_reg[6] [0]),
        .I4(tmp_23_i_reg_1165),
        .I5(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [2]),
        .O(\tmp_32_reg_1172_reg[0] [2]));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \src_kernel_win_0_va_6_reg_1236[3]_i_1 
       (.I0(ram_reg_4),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6] [1]),
        .I2(col_buf_0_val_1_0_fu_773_p3[3]),
        .I3(\src_kernel_win_0_va_6_reg_1236_reg[6] [0]),
        .I4(tmp_23_i_reg_1165),
        .I5(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [3]),
        .O(\tmp_32_reg_1172_reg[0] [3]));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \src_kernel_win_0_va_6_reg_1236[4]_i_1 
       (.I0(ram_reg_5),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6] [1]),
        .I2(col_buf_0_val_1_0_fu_773_p3[4]),
        .I3(\src_kernel_win_0_va_6_reg_1236_reg[6] [0]),
        .I4(tmp_23_i_reg_1165),
        .I5(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [4]),
        .O(\tmp_32_reg_1172_reg[0] [4]));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \src_kernel_win_0_va_6_reg_1236[5]_i_1 
       (.I0(ram_reg_6),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6] [1]),
        .I2(col_buf_0_val_1_0_fu_773_p3[5]),
        .I3(\src_kernel_win_0_va_6_reg_1236_reg[6] [0]),
        .I4(tmp_23_i_reg_1165),
        .I5(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [5]),
        .O(\tmp_32_reg_1172_reg[0] [5]));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \src_kernel_win_0_va_6_reg_1236[6]_i_1 
       (.I0(ram_reg_7),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6] [1]),
        .I2(col_buf_0_val_1_0_fu_773_p3[6]),
        .I3(\src_kernel_win_0_va_6_reg_1236_reg[6] [0]),
        .I4(tmp_23_i_reg_1165),
        .I5(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [6]),
        .O(\tmp_32_reg_1172_reg[0] [6]));
  LUT6 #(
    .INIT(64'hAA300000AA3FFFFF)) 
    \src_kernel_win_0_va_6_reg_1236[7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[7] ),
        .I2(\src_kernel_win_0_va_6_reg_1236_reg[6] [0]),
        .I3(\src_kernel_win_0_va_6_reg_1236_reg[6] [1]),
        .I4(tmp_23_i_reg_1165),
        .I5(\src_kernel_win_0_va_6_reg_1236_reg[7]_0 ),
        .O(\tmp_32_reg_1172_reg[0] [7]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_7_reg_1243[0]_i_1 
       (.I0(ram_reg_1),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [0]),
        .I2(tmp_23_i_reg_1165),
        .I3(\src_kernel_win_0_va_7_reg_1243_reg[6] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1243_reg[6] [0]),
        .I5(col_buf_0_val_1_0_fu_773_p3[0]),
        .O(\tmp_23_i_reg_1165_reg[0] [0]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_7_reg_1243[1]_i_1 
       (.I0(ram_reg_2),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [1]),
        .I2(tmp_23_i_reg_1165),
        .I3(\src_kernel_win_0_va_7_reg_1243_reg[6] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1243_reg[6] [0]),
        .I5(col_buf_0_val_1_0_fu_773_p3[1]),
        .O(\tmp_23_i_reg_1165_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_7_reg_1243[1]_i_2 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [1]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_7_reg_1243[2]_i_1 
       (.I0(ram_reg_3),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [2]),
        .I2(tmp_23_i_reg_1165),
        .I3(\src_kernel_win_0_va_7_reg_1243_reg[6] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1243_reg[6] [0]),
        .I5(col_buf_0_val_1_0_fu_773_p3[2]),
        .O(\tmp_23_i_reg_1165_reg[0] [2]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_7_reg_1243[3]_i_1 
       (.I0(ram_reg_4),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [3]),
        .I2(tmp_23_i_reg_1165),
        .I3(\src_kernel_win_0_va_7_reg_1243_reg[6] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1243_reg[6] [0]),
        .I5(col_buf_0_val_1_0_fu_773_p3[3]),
        .O(\tmp_23_i_reg_1165_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_7_reg_1243[3]_i_2 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [3]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_7_reg_1243[4]_i_1 
       (.I0(ram_reg_5),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [4]),
        .I2(tmp_23_i_reg_1165),
        .I3(\src_kernel_win_0_va_7_reg_1243_reg[6] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1243_reg[6] [0]),
        .I5(col_buf_0_val_1_0_fu_773_p3[4]),
        .O(\tmp_23_i_reg_1165_reg[0] [4]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_7_reg_1243[5]_i_1 
       (.I0(ram_reg_6),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [5]),
        .I2(tmp_23_i_reg_1165),
        .I3(\src_kernel_win_0_va_7_reg_1243_reg[6] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1243_reg[6] [0]),
        .I5(col_buf_0_val_1_0_fu_773_p3[5]),
        .O(\tmp_23_i_reg_1165_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_7_reg_1243[5]_i_2 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(\right_border_buf_0_1_fu_182_reg[6] [0]),
        .I2(\right_border_buf_0_1_fu_182_reg[7] [5]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_1_fu_182_reg[6] [1]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_7_reg_1243[6]_i_1 
       (.I0(ram_reg_7),
        .I1(\src_kernel_win_0_va_6_reg_1236_reg[6]_0 [6]),
        .I2(tmp_23_i_reg_1165),
        .I3(\src_kernel_win_0_va_7_reg_1243_reg[6] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1243_reg[6] [0]),
        .I5(col_buf_0_val_1_0_fu_773_p3[6]),
        .O(\tmp_23_i_reg_1165_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_31_i_fu_675_p2_carry__0_i_5
       (.I0(\or_cond_i_i_i_i_reg_1196_reg[0] [7]),
        .I1(\or_cond_i_i_i_i_reg_1196_reg[0] [6]),
        .I2(\or_cond_i_i_i_i_reg_1196_reg[0] [8]),
        .I3(\or_cond_i_i_i_i_reg_1196_reg[0] [5]),
        .O(\t_V_5_reg_285_reg[7] ));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_87
   (ram_reg_0,
    \row_assign_7_1_t_i_reg_1177_reg[0] ,
    ram_reg_1,
    DI,
    S,
    \row_assign_7_2_t_i_reg_1182_reg[0] ,
    col_buf_0_val_1_0_fu_773_p3,
    aclk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    D,
    DIADI,
    icmp_reg_1152,
    tmp_20_i_reg_1143,
    or_cond_i_i_i_i_reg_1196,
    mask_data_stream_0_s_dout,
    col_buf_0_val_2_0_fu_791_p3,
    \src_kernel_win_0_va_7_reg_1243_reg[7] ,
    \src_kernel_win_0_va_7_reg_1243_reg[7]_0 ,
    tmp_23_i_reg_1165,
    \tmp_223_0_2_i_reg_1260_reg[0] ,
    \tmp_223_0_2_i_reg_1260_reg[0]_0 ,
    \tmp_223_0_2_i_reg_1260_reg[0]_1 ,
    CO,
    \tmp_223_0_2_i_reg_1260_reg[0]_2 ,
    \src_kernel_win_0_va_8_reg_1250_reg[4] ,
    \right_border_buf_0_2_fu_186_reg[7] ,
    \right_border_buf_0_2_fu_186_reg[7]_0 ,
    brmerge_i_reg_1200,
    col_buf_0_val_0_0_fu_755_p3,
    \src_kernel_win_0_va_8_reg_1250_reg[1] ,
    \src_kernel_win_0_va_8_reg_1250_reg[2] ,
    \src_kernel_win_0_va_8_reg_1250_reg[4]_0 );
  output [7:0]ram_reg_0;
  output [0:0]\row_assign_7_1_t_i_reg_1177_reg[0] ;
  output ram_reg_1;
  output [1:0]DI;
  output [1:0]S;
  output [3:0]\row_assign_7_2_t_i_reg_1182_reg[0] ;
  output [7:0]col_buf_0_val_1_0_fu_773_p3;
  input aclk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]D;
  input [7:0]DIADI;
  input icmp_reg_1152;
  input tmp_20_i_reg_1143;
  input or_cond_i_i_i_i_reg_1196;
  input [0:0]mask_data_stream_0_s_dout;
  input [0:0]col_buf_0_val_2_0_fu_791_p3;
  input [1:0]\src_kernel_win_0_va_7_reg_1243_reg[7] ;
  input \src_kernel_win_0_va_7_reg_1243_reg[7]_0 ;
  input tmp_23_i_reg_1165;
  input [3:0]\tmp_223_0_2_i_reg_1260_reg[0] ;
  input [1:0]\tmp_223_0_2_i_reg_1260_reg[0]_0 ;
  input [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_1 ;
  input [0:0]CO;
  input [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_2 ;
  input [1:0]\src_kernel_win_0_va_8_reg_1250_reg[4] ;
  input [1:0]\right_border_buf_0_2_fu_186_reg[7] ;
  input [7:0]\right_border_buf_0_2_fu_186_reg[7]_0 ;
  input brmerge_i_reg_1200;
  input [2:0]col_buf_0_val_0_0_fu_755_p3;
  input \src_kernel_win_0_va_8_reg_1250_reg[1] ;
  input \src_kernel_win_0_va_8_reg_1250_reg[2] ;
  input \src_kernel_win_0_va_8_reg_1250_reg[4]_0 ;

  wire [0:0]CO;
  wire [10:0]D;
  wire [1:0]DI;
  wire [7:0]DIADI;
  wire [10:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire aclk;
  wire brmerge_i_reg_1200;
  wire [2:0]col_buf_0_val_0_0_fu_755_p3;
  wire [7:0]col_buf_0_val_1_0_fu_773_p3;
  wire [0:0]col_buf_0_val_2_0_fu_791_p3;
  wire icmp_reg_1152;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_4_q0;
  wire [0:0]mask_data_stream_0_s_dout;
  wire or_cond_i_i_i_i_reg_1196;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [1:0]\right_border_buf_0_2_fu_186_reg[7] ;
  wire [7:0]\right_border_buf_0_2_fu_186_reg[7]_0 ;
  wire [0:0]\row_assign_7_1_t_i_reg_1177_reg[0] ;
  wire [3:0]\row_assign_7_2_t_i_reg_1182_reg[0] ;
  wire \src_kernel_win_0_va_4_fu_170[1]_i_2_n_0 ;
  wire \src_kernel_win_0_va_4_fu_170[7]_i_3_n_0 ;
  wire [1:0]\src_kernel_win_0_va_7_reg_1243_reg[7] ;
  wire \src_kernel_win_0_va_7_reg_1243_reg[7]_0 ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[1] ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[2] ;
  wire [1:0]\src_kernel_win_0_va_8_reg_1250_reg[4] ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[4]_0 ;
  wire tmp_20_i_reg_1143;
  wire [3:0]\tmp_223_0_2_i_reg_1260_reg[0] ;
  wire [1:0]\tmp_223_0_2_i_reg_1260_reg[0]_0 ;
  wire [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_1 ;
  wire [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_2 ;
  wire tmp_23_i_reg_1165;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D,1'b1,1'b1,1'b1}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_4_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_1__4
       (.I0(k_buf_0_val_4_q0[7]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_2__4
       (.I0(k_buf_0_val_4_q0[6]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(ram_reg_0[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_3__3
       (.I0(k_buf_0_val_4_q0[5]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(ram_reg_0[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_4__2
       (.I0(k_buf_0_val_4_q0[4]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(ram_reg_0[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_5__2
       (.I0(k_buf_0_val_4_q0[3]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(ram_reg_0[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_6__2
       (.I0(k_buf_0_val_4_q0[2]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(ram_reg_0[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_7__2
       (.I0(k_buf_0_val_4_q0[1]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(ram_reg_0[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_8__2
       (.I0(k_buf_0_val_4_q0[0]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_2_fu_186[0]_i_1 
       (.I0(k_buf_0_val_4_q0[0]),
        .I1(\right_border_buf_0_2_fu_186_reg[7] [0]),
        .I2(\right_border_buf_0_2_fu_186_reg[7]_0 [0]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_2_fu_186_reg[7] [1]),
        .O(col_buf_0_val_1_0_fu_773_p3[0]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_2_fu_186[1]_i_1 
       (.I0(k_buf_0_val_4_q0[1]),
        .I1(\right_border_buf_0_2_fu_186_reg[7] [0]),
        .I2(\right_border_buf_0_2_fu_186_reg[7]_0 [1]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_2_fu_186_reg[7] [1]),
        .O(col_buf_0_val_1_0_fu_773_p3[1]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_2_fu_186[2]_i_1 
       (.I0(k_buf_0_val_4_q0[2]),
        .I1(\right_border_buf_0_2_fu_186_reg[7] [0]),
        .I2(\right_border_buf_0_2_fu_186_reg[7]_0 [2]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_2_fu_186_reg[7] [1]),
        .O(col_buf_0_val_1_0_fu_773_p3[2]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_2_fu_186[3]_i_1 
       (.I0(k_buf_0_val_4_q0[3]),
        .I1(\right_border_buf_0_2_fu_186_reg[7] [0]),
        .I2(\right_border_buf_0_2_fu_186_reg[7]_0 [3]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_2_fu_186_reg[7] [1]),
        .O(col_buf_0_val_1_0_fu_773_p3[3]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_2_fu_186[4]_i_1 
       (.I0(k_buf_0_val_4_q0[4]),
        .I1(\right_border_buf_0_2_fu_186_reg[7] [0]),
        .I2(\right_border_buf_0_2_fu_186_reg[7]_0 [4]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_2_fu_186_reg[7] [1]),
        .O(col_buf_0_val_1_0_fu_773_p3[4]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_2_fu_186[5]_i_1 
       (.I0(k_buf_0_val_4_q0[5]),
        .I1(\right_border_buf_0_2_fu_186_reg[7] [0]),
        .I2(\right_border_buf_0_2_fu_186_reg[7]_0 [5]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_2_fu_186_reg[7] [1]),
        .O(col_buf_0_val_1_0_fu_773_p3[5]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_2_fu_186[6]_i_1 
       (.I0(k_buf_0_val_4_q0[6]),
        .I1(\right_border_buf_0_2_fu_186_reg[7] [0]),
        .I2(\right_border_buf_0_2_fu_186_reg[7]_0 [6]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_2_fu_186_reg[7] [1]),
        .O(col_buf_0_val_1_0_fu_773_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_2_fu_186[7]_i_2 
       (.I0(\right_border_buf_0_2_fu_186_reg[7] [1]),
        .I1(brmerge_i_reg_1200),
        .I2(\right_border_buf_0_2_fu_186_reg[7]_0 [7]),
        .I3(\right_border_buf_0_2_fu_186_reg[7] [0]),
        .I4(k_buf_0_val_4_q0[7]),
        .O(col_buf_0_val_1_0_fu_773_p3[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \src_kernel_win_0_va_4_fu_170[1]_i_1 
       (.I0(\src_kernel_win_0_va_4_fu_170[1]_i_2_n_0 ),
        .O(\row_assign_7_2_t_i_reg_1182_reg[0] [0]));
  LUT6 #(
    .INIT(64'hFF004747FF00FF00)) 
    \src_kernel_win_0_va_4_fu_170[1]_i_2 
       (.I0(col_buf_0_val_1_0_fu_773_p3[1]),
        .I1(\src_kernel_win_0_va_8_reg_1250_reg[4] [0]),
        .I2(col_buf_0_val_0_0_fu_755_p3[0]),
        .I3(\src_kernel_win_0_va_8_reg_1250_reg[1] ),
        .I4(\src_kernel_win_0_va_8_reg_1250_reg[4] [1]),
        .I5(tmp_23_i_reg_1165),
        .O(\src_kernel_win_0_va_4_fu_170[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FFB8B800FF00FF)) 
    \src_kernel_win_0_va_4_fu_170[2]_i_1 
       (.I0(col_buf_0_val_1_0_fu_773_p3[2]),
        .I1(\src_kernel_win_0_va_8_reg_1250_reg[4] [0]),
        .I2(col_buf_0_val_0_0_fu_755_p3[1]),
        .I3(\src_kernel_win_0_va_8_reg_1250_reg[2] ),
        .I4(\src_kernel_win_0_va_8_reg_1250_reg[4] [1]),
        .I5(tmp_23_i_reg_1165),
        .O(\row_assign_7_2_t_i_reg_1182_reg[0] [1]));
  LUT6 #(
    .INIT(64'h00FFB8B800FF00FF)) 
    \src_kernel_win_0_va_4_fu_170[4]_i_1 
       (.I0(col_buf_0_val_1_0_fu_773_p3[4]),
        .I1(\src_kernel_win_0_va_8_reg_1250_reg[4] [0]),
        .I2(col_buf_0_val_0_0_fu_755_p3[2]),
        .I3(\src_kernel_win_0_va_8_reg_1250_reg[4]_0 ),
        .I4(\src_kernel_win_0_va_8_reg_1250_reg[4] [1]),
        .I5(tmp_23_i_reg_1165),
        .O(\row_assign_7_2_t_i_reg_1182_reg[0] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \src_kernel_win_0_va_4_fu_170[7]_i_2 
       (.I0(\src_kernel_win_0_va_4_fu_170[7]_i_3_n_0 ),
        .O(\row_assign_7_2_t_i_reg_1182_reg[0] [3]));
  LUT6 #(
    .INIT(64'h00FFB8B800FF00FF)) 
    \src_kernel_win_0_va_4_fu_170[7]_i_3 
       (.I0(ram_reg_1),
        .I1(\src_kernel_win_0_va_8_reg_1250_reg[4] [0]),
        .I2(\src_kernel_win_0_va_7_reg_1243_reg[7]_0 ),
        .I3(col_buf_0_val_2_0_fu_791_p3),
        .I4(\src_kernel_win_0_va_8_reg_1250_reg[4] [1]),
        .I5(tmp_23_i_reg_1165),
        .O(\src_kernel_win_0_va_4_fu_170[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC50CC5F55555555)) 
    \src_kernel_win_0_va_7_reg_1243[7]_i_1 
       (.I0(ram_reg_1),
        .I1(col_buf_0_val_2_0_fu_791_p3),
        .I2(\src_kernel_win_0_va_7_reg_1243_reg[7] [0]),
        .I3(\src_kernel_win_0_va_7_reg_1243_reg[7] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1243_reg[7]_0 ),
        .I5(tmp_23_i_reg_1165),
        .O(\row_assign_7_1_t_i_reg_1177_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_7_reg_1243[7]_i_2 
       (.I0(k_buf_0_val_4_q0[7]),
        .I1(\right_border_buf_0_2_fu_186_reg[7] [0]),
        .I2(\right_border_buf_0_2_fu_186_reg[7]_0 [7]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_2_fu_186_reg[7] [1]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'h1111117171711171)) 
    tmp_223_0_2_i_fu_887_p2_carry_i_1
       (.I0(\src_kernel_win_0_va_4_fu_170[7]_i_3_n_0 ),
        .I1(\tmp_223_0_2_i_reg_1260_reg[0] [3]),
        .I2(\tmp_223_0_2_i_reg_1260_reg[0]_0 [1]),
        .I3(\tmp_223_0_2_i_reg_1260_reg[0]_1 [2]),
        .I4(CO),
        .I5(\tmp_223_0_2_i_reg_1260_reg[0]_2 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h1111117171711171)) 
    tmp_223_0_2_i_fu_887_p2_carry_i_4
       (.I0(\src_kernel_win_0_va_4_fu_170[1]_i_2_n_0 ),
        .I1(\tmp_223_0_2_i_reg_1260_reg[0] [1]),
        .I2(\tmp_223_0_2_i_reg_1260_reg[0]_0 [0]),
        .I3(\tmp_223_0_2_i_reg_1260_reg[0]_1 [0]),
        .I4(CO),
        .I5(\tmp_223_0_2_i_reg_1260_reg[0]_2 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h47B80000000047B8)) 
    tmp_223_0_2_i_fu_887_p2_carry_i_5
       (.I0(\tmp_223_0_2_i_reg_1260_reg[0]_2 [3]),
        .I1(CO),
        .I2(\tmp_223_0_2_i_reg_1260_reg[0]_1 [3]),
        .I3(\src_kernel_win_0_va_4_fu_170[7]_i_3_n_0 ),
        .I4(\tmp_223_0_2_i_reg_1260_reg[0] [2]),
        .I5(\tmp_223_0_2_i_reg_1260_reg[0]_0 [1]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h47B80000000047B8)) 
    tmp_223_0_2_i_fu_887_p2_carry_i_8
       (.I0(\tmp_223_0_2_i_reg_1260_reg[0]_2 [1]),
        .I1(CO),
        .I2(\tmp_223_0_2_i_reg_1260_reg[0]_1 [1]),
        .I3(\src_kernel_win_0_va_4_fu_170[1]_i_2_n_0 ),
        .I4(\tmp_223_0_2_i_reg_1260_reg[0] [0]),
        .I5(\tmp_223_0_2_i_reg_1260_reg[0]_0 [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "FAST_t_opr_k_buf_eOg_ram" *) 
module miz_sys_hls_fast_corner_0_1_FAST_t_opr_k_buf_eOg_ram_88
   (DIADI,
    \row_assign_7_2_t_i_reg_1182_reg[0] ,
    col_buf_0_val_0_0_fu_755_p3,
    DI,
    S,
    ram_reg_0,
    aclk,
    k_buf_0_val_3_ce0,
    Q,
    D,
    mask_data_stream_0_s_dout,
    ram_reg_1,
    icmp_reg_1152,
    tmp_20_i_reg_1143,
    or_cond_i_i_i_i_reg_1196,
    ram_reg_2,
    \src_kernel_win_0_va_8_reg_1250_reg[6] ,
    col_buf_0_val_1_0_fu_773_p3,
    \src_kernel_win_0_va_8_reg_1250_reg[0] ,
    tmp_23_i_reg_1165,
    \right_border_buf_0_s_fu_178_reg[7] ,
    \right_border_buf_0_s_fu_178_reg[7]_0 ,
    brmerge_i_reg_1200,
    \tmp_223_0_2_i_reg_1260_reg[0] ,
    \tmp_223_0_2_i_reg_1260_reg[0]_0 ,
    \tmp_223_0_2_i_reg_1260_reg[0]_1 ,
    CO,
    \tmp_223_0_2_i_reg_1260_reg[0]_2 ,
    \src_kernel_win_0_va_8_reg_1250_reg[3] ,
    \src_kernel_win_0_va_8_reg_1250_reg[5] ,
    \src_kernel_win_0_va_8_reg_1250_reg[6]_0 );
  output [7:0]DIADI;
  output [3:0]\row_assign_7_2_t_i_reg_1182_reg[0] ;
  output [7:0]col_buf_0_val_0_0_fu_755_p3;
  output [1:0]DI;
  output [1:0]S;
  output ram_reg_0;
  input aclk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]D;
  input [0:0]mask_data_stream_0_s_dout;
  input ram_reg_1;
  input icmp_reg_1152;
  input tmp_20_i_reg_1143;
  input or_cond_i_i_i_i_reg_1196;
  input ram_reg_2;
  input [1:0]\src_kernel_win_0_va_8_reg_1250_reg[6] ;
  input [3:0]col_buf_0_val_1_0_fu_773_p3;
  input \src_kernel_win_0_va_8_reg_1250_reg[0] ;
  input tmp_23_i_reg_1165;
  input [1:0]\right_border_buf_0_s_fu_178_reg[7] ;
  input [7:0]\right_border_buf_0_s_fu_178_reg[7]_0 ;
  input brmerge_i_reg_1200;
  input [3:0]\tmp_223_0_2_i_reg_1260_reg[0] ;
  input [1:0]\tmp_223_0_2_i_reg_1260_reg[0]_0 ;
  input [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_1 ;
  input [0:0]CO;
  input [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_2 ;
  input \src_kernel_win_0_va_8_reg_1250_reg[3] ;
  input \src_kernel_win_0_va_8_reg_1250_reg[5] ;
  input \src_kernel_win_0_va_8_reg_1250_reg[6]_0 ;

  wire [0:0]CO;
  wire [10:0]D;
  wire [1:0]DI;
  wire [7:0]DIADI;
  wire [10:0]Q;
  wire [1:0]S;
  wire aclk;
  wire brmerge_i_reg_1200;
  wire [7:0]col_buf_0_val_0_0_fu_755_p3;
  wire [3:0]col_buf_0_val_1_0_fu_773_p3;
  wire icmp_reg_1152;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire [7:0]k_buf_0_val_3_q0;
  wire [0:0]mask_data_stream_0_s_dout;
  wire or_cond_i_i_i_i_reg_1196;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [1:0]\right_border_buf_0_s_fu_178_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_178_reg[7]_0 ;
  wire [3:0]\row_assign_7_2_t_i_reg_1182_reg[0] ;
  wire \src_kernel_win_0_va_4_fu_170[3]_i_2_n_0 ;
  wire \src_kernel_win_0_va_4_fu_170[5]_i_2_n_0 ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[0] ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[3] ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[5] ;
  wire [1:0]\src_kernel_win_0_va_8_reg_1250_reg[6] ;
  wire \src_kernel_win_0_va_8_reg_1250_reg[6]_0 ;
  wire tmp_20_i_reg_1143;
  wire [3:0]\tmp_223_0_2_i_reg_1260_reg[0] ;
  wire [1:0]\tmp_223_0_2_i_reg_1260_reg[0]_0 ;
  wire [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_1 ;
  wire [3:0]\tmp_223_0_2_i_reg_1260_reg[0]_2 ;
  wire tmp_23_i_reg_1165;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D,1'b1,1'b1,1'b1}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mask_data_stream_0_s_dout,mask_data_stream_0_s_dout,mask_data_stream_0_s_dout,mask_data_stream_0_s_dout,mask_data_stream_0_s_dout,mask_data_stream_0_s_dout,mask_data_stream_0_s_dout,mask_data_stream_0_s_dout}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_3_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_3_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_3_ce1,k_buf_0_val_3_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    ram_reg_i_1__2
       (.I0(ram_reg_1),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(ram_reg_2),
        .O(k_buf_0_val_3_ce1));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_2__3
       (.I0(k_buf_0_val_3_q0[7]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_3__2
       (.I0(k_buf_0_val_3_q0[6]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(DIADI[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_4__1
       (.I0(k_buf_0_val_3_q0[5]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_5__1
       (.I0(k_buf_0_val_3_q0[4]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_6__1
       (.I0(k_buf_0_val_3_q0[3]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_7__1
       (.I0(k_buf_0_val_3_q0[2]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_8__1
       (.I0(k_buf_0_val_3_q0[1]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_9__1
       (.I0(k_buf_0_val_3_q0[0]),
        .I1(icmp_reg_1152),
        .I2(tmp_20_i_reg_1143),
        .I3(or_cond_i_i_i_i_reg_1196),
        .I4(mask_data_stream_0_s_dout),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_s_fu_178[0]_i_1 
       (.I0(k_buf_0_val_3_q0[0]),
        .I1(\right_border_buf_0_s_fu_178_reg[7] [0]),
        .I2(\right_border_buf_0_s_fu_178_reg[7]_0 [0]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_s_fu_178_reg[7] [1]),
        .O(col_buf_0_val_0_0_fu_755_p3[0]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_s_fu_178[1]_i_1 
       (.I0(k_buf_0_val_3_q0[1]),
        .I1(\right_border_buf_0_s_fu_178_reg[7] [0]),
        .I2(\right_border_buf_0_s_fu_178_reg[7]_0 [1]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_s_fu_178_reg[7] [1]),
        .O(col_buf_0_val_0_0_fu_755_p3[1]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_s_fu_178[2]_i_1 
       (.I0(k_buf_0_val_3_q0[2]),
        .I1(\right_border_buf_0_s_fu_178_reg[7] [0]),
        .I2(\right_border_buf_0_s_fu_178_reg[7]_0 [2]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_s_fu_178_reg[7] [1]),
        .O(col_buf_0_val_0_0_fu_755_p3[2]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_s_fu_178[3]_i_1 
       (.I0(k_buf_0_val_3_q0[3]),
        .I1(\right_border_buf_0_s_fu_178_reg[7] [0]),
        .I2(\right_border_buf_0_s_fu_178_reg[7]_0 [3]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_s_fu_178_reg[7] [1]),
        .O(col_buf_0_val_0_0_fu_755_p3[3]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_s_fu_178[4]_i_1 
       (.I0(k_buf_0_val_3_q0[4]),
        .I1(\right_border_buf_0_s_fu_178_reg[7] [0]),
        .I2(\right_border_buf_0_s_fu_178_reg[7]_0 [4]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_s_fu_178_reg[7] [1]),
        .O(col_buf_0_val_0_0_fu_755_p3[4]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_s_fu_178[5]_i_1 
       (.I0(k_buf_0_val_3_q0[5]),
        .I1(\right_border_buf_0_s_fu_178_reg[7] [0]),
        .I2(\right_border_buf_0_s_fu_178_reg[7]_0 [5]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_s_fu_178_reg[7] [1]),
        .O(col_buf_0_val_0_0_fu_755_p3[5]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_s_fu_178[6]_i_1 
       (.I0(k_buf_0_val_3_q0[6]),
        .I1(\right_border_buf_0_s_fu_178_reg[7] [0]),
        .I2(\right_border_buf_0_s_fu_178_reg[7]_0 [6]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_s_fu_178_reg[7] [1]),
        .O(col_buf_0_val_0_0_fu_755_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_178[7]_i_1 
       (.I0(\right_border_buf_0_s_fu_178_reg[7] [1]),
        .I1(brmerge_i_reg_1200),
        .I2(\right_border_buf_0_s_fu_178_reg[7]_0 [7]),
        .I3(\right_border_buf_0_s_fu_178_reg[7] [0]),
        .I4(k_buf_0_val_3_q0[7]),
        .O(col_buf_0_val_0_0_fu_755_p3[7]));
  LUT6 #(
    .INIT(64'h00FFE2E200FF00FF)) 
    \src_kernel_win_0_va_4_fu_170[0]_i_1 
       (.I0(col_buf_0_val_0_0_fu_755_p3[0]),
        .I1(\src_kernel_win_0_va_8_reg_1250_reg[6] [0]),
        .I2(col_buf_0_val_1_0_fu_773_p3[0]),
        .I3(\src_kernel_win_0_va_8_reg_1250_reg[0] ),
        .I4(\src_kernel_win_0_va_8_reg_1250_reg[6] [1]),
        .I5(tmp_23_i_reg_1165),
        .O(\row_assign_7_2_t_i_reg_1182_reg[0] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \src_kernel_win_0_va_4_fu_170[3]_i_1 
       (.I0(\src_kernel_win_0_va_4_fu_170[3]_i_2_n_0 ),
        .O(\row_assign_7_2_t_i_reg_1182_reg[0] [1]));
  LUT6 #(
    .INIT(64'hFF001D1DFF00FF00)) 
    \src_kernel_win_0_va_4_fu_170[3]_i_2 
       (.I0(col_buf_0_val_0_0_fu_755_p3[3]),
        .I1(\src_kernel_win_0_va_8_reg_1250_reg[6] [0]),
        .I2(col_buf_0_val_1_0_fu_773_p3[1]),
        .I3(\src_kernel_win_0_va_8_reg_1250_reg[3] ),
        .I4(\src_kernel_win_0_va_8_reg_1250_reg[6] [1]),
        .I5(tmp_23_i_reg_1165),
        .O(\src_kernel_win_0_va_4_fu_170[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \src_kernel_win_0_va_4_fu_170[5]_i_1 
       (.I0(\src_kernel_win_0_va_4_fu_170[5]_i_2_n_0 ),
        .O(\row_assign_7_2_t_i_reg_1182_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFF001D1DFF00FF00)) 
    \src_kernel_win_0_va_4_fu_170[5]_i_2 
       (.I0(col_buf_0_val_0_0_fu_755_p3[5]),
        .I1(\src_kernel_win_0_va_8_reg_1250_reg[6] [0]),
        .I2(col_buf_0_val_1_0_fu_773_p3[2]),
        .I3(\src_kernel_win_0_va_8_reg_1250_reg[5] ),
        .I4(\src_kernel_win_0_va_8_reg_1250_reg[6] [1]),
        .I5(tmp_23_i_reg_1165),
        .O(\src_kernel_win_0_va_4_fu_170[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FFE2E200FF00FF)) 
    \src_kernel_win_0_va_4_fu_170[6]_i_1 
       (.I0(col_buf_0_val_0_0_fu_755_p3[6]),
        .I1(\src_kernel_win_0_va_8_reg_1250_reg[6] [0]),
        .I2(col_buf_0_val_1_0_fu_773_p3[3]),
        .I3(\src_kernel_win_0_va_8_reg_1250_reg[6]_0 ),
        .I4(\src_kernel_win_0_va_8_reg_1250_reg[6] [1]),
        .I5(tmp_23_i_reg_1165),
        .O(\row_assign_7_2_t_i_reg_1182_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_7_reg_1243[7]_i_3 
       (.I0(k_buf_0_val_3_q0[7]),
        .I1(\right_border_buf_0_s_fu_178_reg[7] [0]),
        .I2(\right_border_buf_0_s_fu_178_reg[7]_0 [7]),
        .I3(brmerge_i_reg_1200),
        .I4(\right_border_buf_0_s_fu_178_reg[7] [1]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'h1111117171711171)) 
    tmp_223_0_2_i_fu_887_p2_carry_i_2
       (.I0(\src_kernel_win_0_va_4_fu_170[5]_i_2_n_0 ),
        .I1(\tmp_223_0_2_i_reg_1260_reg[0] [3]),
        .I2(\tmp_223_0_2_i_reg_1260_reg[0]_0 [1]),
        .I3(\tmp_223_0_2_i_reg_1260_reg[0]_1 [2]),
        .I4(CO),
        .I5(\tmp_223_0_2_i_reg_1260_reg[0]_2 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h1111117171711171)) 
    tmp_223_0_2_i_fu_887_p2_carry_i_3
       (.I0(\src_kernel_win_0_va_4_fu_170[3]_i_2_n_0 ),
        .I1(\tmp_223_0_2_i_reg_1260_reg[0] [1]),
        .I2(\tmp_223_0_2_i_reg_1260_reg[0]_0 [0]),
        .I3(\tmp_223_0_2_i_reg_1260_reg[0]_1 [0]),
        .I4(CO),
        .I5(\tmp_223_0_2_i_reg_1260_reg[0]_2 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h47B80000000047B8)) 
    tmp_223_0_2_i_fu_887_p2_carry_i_6
       (.I0(\tmp_223_0_2_i_reg_1260_reg[0]_2 [3]),
        .I1(CO),
        .I2(\tmp_223_0_2_i_reg_1260_reg[0]_1 [3]),
        .I3(\src_kernel_win_0_va_4_fu_170[5]_i_2_n_0 ),
        .I4(\tmp_223_0_2_i_reg_1260_reg[0] [2]),
        .I5(\tmp_223_0_2_i_reg_1260_reg[0]_0 [1]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h47B80000000047B8)) 
    tmp_223_0_2_i_fu_887_p2_carry_i_7
       (.I0(\tmp_223_0_2_i_reg_1260_reg[0]_2 [1]),
        .I1(CO),
        .I2(\tmp_223_0_2_i_reg_1260_reg[0]_1 [1]),
        .I3(\src_kernel_win_0_va_4_fu_170[3]_i_2_n_0 ),
        .I4(\tmp_223_0_2_i_reg_1260_reg[0] [0]),
        .I5(\tmp_223_0_2_i_reg_1260_reg[0]_0 [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "Mat2AXIvideo" *) 
module miz_sys_hls_fast_corner_0_1_Mat2AXIvideo
   (CO,
    OUTPUT_STREAM_TVALID,
    E,
    ap_enable_reg_pp0_iter1_reg_0,
    OUTPUT_STREAM_V_data_V_1_sel_wr037_out,
    Q,
    \t_V_2_reg_236_reg[10]_0 ,
    s_axi_CONTROL_BUS_ARVALID_0,
    OUTPUT_STREAM_TUSER,
    OUTPUT_STREAM_TLAST,
    OUTPUT_STREAM_TDATA,
    \OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ,
    aclk,
    \axi_last_V_reg_355_reg[0]_0 ,
    aresetn,
    shiftReg_ce,
    sig_hls_fast_corner_ap_start,
    OUTPUT_STREAM_TREADY,
    p_dst_data_stream_2_s_empty_n,
    p_dst_data_stream_1_s_empty_n,
    p_dst_data_stream_0_s_empty_n,
    exitcond_i_fu_277_p2_carry_0,
    \exitcond2_i_fu_266_p2_inferred__0/i__carry_0 ,
    ap_done_reg,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_RVALID,
    ap_done,
    D);
  output [0:0]CO;
  output OUTPUT_STREAM_TVALID;
  output [0:0]E;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output OUTPUT_STREAM_V_data_V_1_sel_wr037_out;
  output [0:0]Q;
  output [7:0]\t_V_2_reg_236_reg[10]_0 ;
  output s_axi_CONTROL_BUS_ARVALID_0;
  output [0:0]OUTPUT_STREAM_TUSER;
  output [0:0]OUTPUT_STREAM_TLAST;
  output [23:0]OUTPUT_STREAM_TDATA;
  input \OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ;
  input aclk;
  input [2:0]\axi_last_V_reg_355_reg[0]_0 ;
  input aresetn;
  input shiftReg_ce;
  input sig_hls_fast_corner_ap_start;
  input OUTPUT_STREAM_TREADY;
  input p_dst_data_stream_2_s_empty_n;
  input p_dst_data_stream_1_s_empty_n;
  input p_dst_data_stream_0_s_empty_n;
  input [10:0]exitcond_i_fu_277_p2_carry_0;
  input [10:0]\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 ;
  input ap_done_reg;
  input s_axi_CONTROL_BUS_ARVALID;
  input s_axi_CONTROL_BUS_RVALID;
  input ap_done;
  input [23:0]D;

  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]OUTPUT_STREAM_TDATA;
  wire [0:0]OUTPUT_STREAM_TLAST;
  wire OUTPUT_STREAM_TREADY;
  wire [0:0]OUTPUT_STREAM_TUSER;
  wire OUTPUT_STREAM_TVALID;
  wire OUTPUT_STREAM_V_data_V_1_ack_in;
  wire OUTPUT_STREAM_V_data_V_1_load_A;
  wire OUTPUT_STREAM_V_data_V_1_load_B;
  wire [23:0]OUTPUT_STREAM_V_data_V_1_payload_A;
  wire [23:0]OUTPUT_STREAM_V_data_V_1_payload_B;
  wire OUTPUT_STREAM_V_data_V_1_sel;
  wire OUTPUT_STREAM_V_data_V_1_sel_rd_i_1_n_0;
  wire OUTPUT_STREAM_V_data_V_1_sel_wr;
  wire OUTPUT_STREAM_V_data_V_1_sel_wr037_out;
  wire OUTPUT_STREAM_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]OUTPUT_STREAM_V_data_V_1_state;
  wire \OUTPUT_STREAM_V_data_V_1_state[0]_i_1_n_0 ;
  wire \OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ;
  wire \OUTPUT_STREAM_V_data_V_1_state_reg_n_0_[0] ;
  wire \OUTPUT_STREAM_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \OUTPUT_STREAM_V_dest_V_1_state[1]_i_1_n_0 ;
  wire \OUTPUT_STREAM_V_dest_V_1_state_reg_n_0_[1] ;
  wire \OUTPUT_STREAM_V_id_V_1_state[0]_i_1_n_0 ;
  wire \OUTPUT_STREAM_V_id_V_1_state[1]_i_1_n_0 ;
  wire \OUTPUT_STREAM_V_id_V_1_state_reg_n_0_[0] ;
  wire \OUTPUT_STREAM_V_id_V_1_state_reg_n_0_[1] ;
  wire \OUTPUT_STREAM_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \OUTPUT_STREAM_V_keep_V_1_state[1]_i_1_n_0 ;
  wire \OUTPUT_STREAM_V_keep_V_1_state_reg_n_0_[0] ;
  wire \OUTPUT_STREAM_V_keep_V_1_state_reg_n_0_[1] ;
  wire OUTPUT_STREAM_V_last_V_1_ack_in;
  wire OUTPUT_STREAM_V_last_V_1_payload_A;
  wire \OUTPUT_STREAM_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire OUTPUT_STREAM_V_last_V_1_payload_B;
  wire \OUTPUT_STREAM_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire OUTPUT_STREAM_V_last_V_1_sel;
  wire OUTPUT_STREAM_V_last_V_1_sel_rd_i_1_n_0;
  wire OUTPUT_STREAM_V_last_V_1_sel_wr;
  wire OUTPUT_STREAM_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]OUTPUT_STREAM_V_last_V_1_state;
  wire \OUTPUT_STREAM_V_last_V_1_state[0]_i_1_n_0 ;
  wire \OUTPUT_STREAM_V_last_V_1_state_reg_n_0_[0] ;
  wire \OUTPUT_STREAM_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \OUTPUT_STREAM_V_strb_V_1_state[1]_i_1_n_0 ;
  wire \OUTPUT_STREAM_V_strb_V_1_state_reg_n_0_[0] ;
  wire \OUTPUT_STREAM_V_strb_V_1_state_reg_n_0_[1] ;
  wire OUTPUT_STREAM_V_user_V_1_ack_in;
  wire OUTPUT_STREAM_V_user_V_1_payload_A;
  wire \OUTPUT_STREAM_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire OUTPUT_STREAM_V_user_V_1_payload_B;
  wire \OUTPUT_STREAM_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire OUTPUT_STREAM_V_user_V_1_sel;
  wire OUTPUT_STREAM_V_user_V_1_sel_rd_i_1_n_0;
  wire OUTPUT_STREAM_V_user_V_1_sel_wr;
  wire OUTPUT_STREAM_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]OUTPUT_STREAM_V_user_V_1_state;
  wire \OUTPUT_STREAM_V_user_V_1_state[0]_i_1_n_0 ;
  wire \OUTPUT_STREAM_V_user_V_1_state_reg_n_0_[0] ;
  wire [0:0]Q;
  wire aclk;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_2__2_n_0 ;
  wire \ap_CS_fsm[3]_i_1__5_n_0 ;
  wire \ap_CS_fsm[3]_i_2__3_n_0 ;
  wire \ap_CS_fsm[3]_i_3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_done;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_reg_pp0_iter1_exitcond_i_reg_346;
  wire \ap_reg_pp0_iter1_exitcond_i_reg_346[0]_i_1_n_0 ;
  wire aresetn;
  wire axi_last_V_fu_288_p2;
  wire axi_last_V_fu_288_p2_carry_i_4_n_0;
  wire axi_last_V_fu_288_p2_carry_n_1;
  wire axi_last_V_fu_288_p2_carry_n_2;
  wire axi_last_V_fu_288_p2_carry_n_3;
  wire axi_last_V_reg_355;
  wire \axi_last_V_reg_355[0]_i_1_n_0 ;
  wire [2:0]\axi_last_V_reg_355_reg[0]_0 ;
  wire [10:0]\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 ;
  wire \exitcond2_i_fu_266_p2_inferred__0/i__carry_n_1 ;
  wire \exitcond2_i_fu_266_p2_inferred__0/i__carry_n_2 ;
  wire \exitcond2_i_fu_266_p2_inferred__0/i__carry_n_3 ;
  wire [10:0]exitcond_i_fu_277_p2_carry_0;
  wire exitcond_i_fu_277_p2_carry_i_1_n_0;
  wire exitcond_i_fu_277_p2_carry_i_2_n_0;
  wire exitcond_i_fu_277_p2_carry_i_3_n_0;
  wire exitcond_i_fu_277_p2_carry_i_4_n_0;
  wire exitcond_i_fu_277_p2_carry_n_1;
  wire exitcond_i_fu_277_p2_carry_n_2;
  wire exitcond_i_fu_277_p2_carry_n_3;
  wire \exitcond_i_reg_346[0]_i_1_n_0 ;
  wire \exitcond_i_reg_346_reg_n_0_[0] ;
  wire [10:0]i_V_fu_271_p2;
  wire [10:0]i_V_reg_341;
  wire \i_V_reg_341[10]_i_3_n_0 ;
  wire \i_V_reg_341[10]_i_4_n_0 ;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [10:0]j_V_fu_282_p2;
  wire p_dst_data_stream_0_s_empty_n;
  wire p_dst_data_stream_1_s_empty_n;
  wire p_dst_data_stream_2_s_empty_n;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire s_axi_CONTROL_BUS_ARVALID_0;
  wire s_axi_CONTROL_BUS_RVALID;
  wire shiftReg_ce;
  wire sig_hls_fast_corner_ap_start;
  wire t_V_2_reg_236;
  wire t_V_2_reg_2360;
  wire \t_V_2_reg_236[10]_i_4_n_0 ;
  wire \t_V_2_reg_236[3]_i_1_n_0 ;
  wire \t_V_2_reg_236[4]_i_1_n_0 ;
  wire \t_V_2_reg_236[8]_i_1_n_0 ;
  wire [7:0]\t_V_2_reg_236_reg[10]_0 ;
  wire [2:0]t_V_2_reg_236_reg__0;
  wire t_V_reg_225;
  wire \t_V_reg_225_reg_n_0_[0] ;
  wire \t_V_reg_225_reg_n_0_[10] ;
  wire \t_V_reg_225_reg_n_0_[1] ;
  wire \t_V_reg_225_reg_n_0_[2] ;
  wire \t_V_reg_225_reg_n_0_[3] ;
  wire \t_V_reg_225_reg_n_0_[4] ;
  wire \t_V_reg_225_reg_n_0_[5] ;
  wire \t_V_reg_225_reg_n_0_[6] ;
  wire \t_V_reg_225_reg_n_0_[7] ;
  wire \t_V_reg_225_reg_n_0_[8] ;
  wire \t_V_reg_225_reg_n_0_[9] ;
  wire tmp_user_V_fu_162;
  wire \tmp_user_V_fu_162[0]_i_1_n_0 ;
  wire [3:0]NLW_axi_last_V_fu_288_p2_carry_O_UNCONNECTED;
  wire [3:0]\NLW_exitcond2_i_fu_266_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond_i_fu_277_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[0]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[0]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[0]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[10]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[10]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[10]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[11]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[11]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[11]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[12]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[12]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[12]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[13]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[13]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[13]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[14]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[14]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[14]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[15]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[15]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[15]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[16]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[16]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[16]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[17]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[17]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[17]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[18]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[18]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[18]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[19]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[19]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[19]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[1]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[1]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[1]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[20]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[20]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[20]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[21]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[21]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[21]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[22]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[22]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[22]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[23]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[23]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[23]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[2]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[2]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[2]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[3]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[3]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[3]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[4]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[4]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[4]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[5]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[5]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[5]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[6]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[6]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[6]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[7]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[7]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[7]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[8]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[8]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[8]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[9]_INST_0 
       (.I0(OUTPUT_STREAM_V_data_V_1_payload_B[9]),
        .I1(OUTPUT_STREAM_V_data_V_1_payload_A[9]),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_STREAM_TLAST[0]_INST_0 
       (.I0(OUTPUT_STREAM_V_last_V_1_payload_B),
        .I1(OUTPUT_STREAM_V_last_V_1_sel),
        .I2(OUTPUT_STREAM_V_last_V_1_payload_A),
        .O(OUTPUT_STREAM_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_STREAM_TUSER[0]_INST_0 
       (.I0(OUTPUT_STREAM_V_user_V_1_payload_B),
        .I1(OUTPUT_STREAM_V_user_V_1_sel),
        .I2(OUTPUT_STREAM_V_user_V_1_payload_A),
        .O(OUTPUT_STREAM_TUSER));
  LUT3 #(
    .INIT(8'h45)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[23]_i_1 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr),
        .I1(OUTPUT_STREAM_V_data_V_1_ack_in),
        .I2(\OUTPUT_STREAM_V_data_V_1_state_reg_n_0_[0] ),
        .O(OUTPUT_STREAM_V_data_V_1_load_A));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[0] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[0]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[10] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[10]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[11] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[11]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[12] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[12]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[13] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[13]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[14] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[14]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[15] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[15]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[16] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[16]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[16]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[17] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[17]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[17]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[18] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[18]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[18]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[19] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[19]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[19]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[1] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[1]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[20] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[20]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[20]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[21] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[21]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[21]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[22] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[22]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[22]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[23] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[23]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[23]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[2] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[2]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[3] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[3]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[4] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[4]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[5] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[5]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[6] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[6]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[7] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[7]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[8] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[8]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_A_reg[9] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_A),
        .D(D[9]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_B[23]_i_1 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr),
        .I1(OUTPUT_STREAM_V_data_V_1_ack_in),
        .I2(\OUTPUT_STREAM_V_data_V_1_state_reg_n_0_[0] ),
        .O(OUTPUT_STREAM_V_data_V_1_load_B));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[0] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[0]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[10] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[10]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[11] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[11]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[12] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[12]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[13] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[13]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[14] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[14]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[15] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[15]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[16] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[16]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[16]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[17] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[17]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[17]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[18] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[18]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[18]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[19] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[19]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[19]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[1] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[1]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[20] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[20]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[20]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[21] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[21]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[21]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[22] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[22]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[22]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[23] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[23]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[23]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[2] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[2]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[3] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[3]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[4] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[4]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[5] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[5]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[6] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[6]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[7] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[7]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[8] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[8]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_V_data_V_1_payload_B_reg[9] 
       (.C(aclk),
        .CE(OUTPUT_STREAM_V_data_V_1_load_B),
        .D(D[9]),
        .Q(OUTPUT_STREAM_V_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h78)) 
    OUTPUT_STREAM_V_data_V_1_sel_rd_i_1
       (.I0(\OUTPUT_STREAM_V_data_V_1_state_reg_n_0_[0] ),
        .I1(OUTPUT_STREAM_TREADY),
        .I2(OUTPUT_STREAM_V_data_V_1_sel),
        .O(OUTPUT_STREAM_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    OUTPUT_STREAM_V_data_V_1_sel_rd_reg
       (.C(aclk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_V_data_V_1_sel_rd_i_1_n_0),
        .Q(OUTPUT_STREAM_V_data_V_1_sel),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT2 #(
    .INIT(4'h6)) 
    OUTPUT_STREAM_V_data_V_1_sel_wr_i_1
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(OUTPUT_STREAM_V_data_V_1_sel_wr),
        .O(OUTPUT_STREAM_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    OUTPUT_STREAM_V_data_V_1_sel_wr_reg
       (.C(aclk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_V_data_V_1_sel_wr_i_1_n_0),
        .Q(OUTPUT_STREAM_V_data_V_1_sel_wr),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    \OUTPUT_STREAM_V_data_V_1_state[0]_i_1 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(\OUTPUT_STREAM_V_data_V_1_state_reg_n_0_[0] ),
        .I2(OUTPUT_STREAM_TREADY),
        .I3(OUTPUT_STREAM_V_data_V_1_ack_in),
        .O(\OUTPUT_STREAM_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \OUTPUT_STREAM_V_data_V_1_state[1]_i_1 
       (.I0(OUTPUT_STREAM_TREADY),
        .I1(\OUTPUT_STREAM_V_data_V_1_state_reg_n_0_[0] ),
        .I2(OUTPUT_STREAM_V_data_V_1_ack_in),
        .I3(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .O(OUTPUT_STREAM_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_data_V_1_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\OUTPUT_STREAM_V_data_V_1_state_reg_n_0_[0] ),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_data_V_1_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_V_data_V_1_state),
        .Q(OUTPUT_STREAM_V_data_V_1_ack_in),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB0F0A000)) 
    \OUTPUT_STREAM_V_dest_V_1_state[0]_i_1 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(OUTPUT_STREAM_TREADY),
        .I2(aresetn),
        .I3(\OUTPUT_STREAM_V_dest_V_1_state_reg_n_0_[1] ),
        .I4(OUTPUT_STREAM_TVALID),
        .O(\OUTPUT_STREAM_V_dest_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \OUTPUT_STREAM_V_dest_V_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_i_reg_346_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .O(OUTPUT_STREAM_V_data_V_1_sel_wr037_out));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \OUTPUT_STREAM_V_dest_V_1_state[1]_i_1 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(\OUTPUT_STREAM_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(OUTPUT_STREAM_TREADY),
        .I3(OUTPUT_STREAM_TVALID),
        .O(\OUTPUT_STREAM_V_dest_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_dest_V_1_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(OUTPUT_STREAM_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_dest_V_1_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_dest_V_1_state[1]_i_1_n_0 ),
        .Q(\OUTPUT_STREAM_V_dest_V_1_state_reg_n_0_[1] ),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB0F0A000)) 
    \OUTPUT_STREAM_V_id_V_1_state[0]_i_1 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(OUTPUT_STREAM_TREADY),
        .I2(aresetn),
        .I3(\OUTPUT_STREAM_V_id_V_1_state_reg_n_0_[1] ),
        .I4(\OUTPUT_STREAM_V_id_V_1_state_reg_n_0_[0] ),
        .O(\OUTPUT_STREAM_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \OUTPUT_STREAM_V_id_V_1_state[1]_i_1 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(\OUTPUT_STREAM_V_id_V_1_state_reg_n_0_[1] ),
        .I2(OUTPUT_STREAM_TREADY),
        .I3(\OUTPUT_STREAM_V_id_V_1_state_reg_n_0_[0] ),
        .O(\OUTPUT_STREAM_V_id_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_id_V_1_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\OUTPUT_STREAM_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_id_V_1_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_id_V_1_state[1]_i_1_n_0 ),
        .Q(\OUTPUT_STREAM_V_id_V_1_state_reg_n_0_[1] ),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB0F0A000)) 
    \OUTPUT_STREAM_V_keep_V_1_state[0]_i_1 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(OUTPUT_STREAM_TREADY),
        .I2(aresetn),
        .I3(\OUTPUT_STREAM_V_keep_V_1_state_reg_n_0_[1] ),
        .I4(\OUTPUT_STREAM_V_keep_V_1_state_reg_n_0_[0] ),
        .O(\OUTPUT_STREAM_V_keep_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \OUTPUT_STREAM_V_keep_V_1_state[1]_i_1 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(\OUTPUT_STREAM_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(OUTPUT_STREAM_TREADY),
        .I3(\OUTPUT_STREAM_V_keep_V_1_state_reg_n_0_[0] ),
        .O(\OUTPUT_STREAM_V_keep_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_keep_V_1_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\OUTPUT_STREAM_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_keep_V_1_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_keep_V_1_state[1]_i_1_n_0 ),
        .Q(\OUTPUT_STREAM_V_keep_V_1_state_reg_n_0_[1] ),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \OUTPUT_STREAM_V_last_V_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_355),
        .I1(OUTPUT_STREAM_V_last_V_1_sel_wr),
        .I2(OUTPUT_STREAM_V_last_V_1_ack_in),
        .I3(\OUTPUT_STREAM_V_last_V_1_state_reg_n_0_[0] ),
        .I4(OUTPUT_STREAM_V_last_V_1_payload_A),
        .O(\OUTPUT_STREAM_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \OUTPUT_STREAM_V_last_V_1_payload_A_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(OUTPUT_STREAM_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \OUTPUT_STREAM_V_last_V_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_355),
        .I1(OUTPUT_STREAM_V_last_V_1_sel_wr),
        .I2(OUTPUT_STREAM_V_last_V_1_ack_in),
        .I3(\OUTPUT_STREAM_V_last_V_1_state_reg_n_0_[0] ),
        .I4(OUTPUT_STREAM_V_last_V_1_payload_B),
        .O(\OUTPUT_STREAM_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \OUTPUT_STREAM_V_last_V_1_payload_B_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(OUTPUT_STREAM_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'h78)) 
    OUTPUT_STREAM_V_last_V_1_sel_rd_i_1
       (.I0(\OUTPUT_STREAM_V_last_V_1_state_reg_n_0_[0] ),
        .I1(OUTPUT_STREAM_TREADY),
        .I2(OUTPUT_STREAM_V_last_V_1_sel),
        .O(OUTPUT_STREAM_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    OUTPUT_STREAM_V_last_V_1_sel_rd_reg
       (.C(aclk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_V_last_V_1_sel_rd_i_1_n_0),
        .Q(OUTPUT_STREAM_V_last_V_1_sel),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'h78)) 
    OUTPUT_STREAM_V_last_V_1_sel_wr_i_1
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(OUTPUT_STREAM_V_last_V_1_ack_in),
        .I2(OUTPUT_STREAM_V_last_V_1_sel_wr),
        .O(OUTPUT_STREAM_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    OUTPUT_STREAM_V_last_V_1_sel_wr_reg
       (.C(aclk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_V_last_V_1_sel_wr_i_1_n_0),
        .Q(OUTPUT_STREAM_V_last_V_1_sel_wr),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT4 #(
    .INIT(16'hF2AA)) 
    \OUTPUT_STREAM_V_last_V_1_state[0]_i_1 
       (.I0(\OUTPUT_STREAM_V_last_V_1_state_reg_n_0_[0] ),
        .I1(OUTPUT_STREAM_TREADY),
        .I2(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I3(OUTPUT_STREAM_V_last_V_1_ack_in),
        .O(\OUTPUT_STREAM_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \OUTPUT_STREAM_V_last_V_1_state[1]_i_1 
       (.I0(OUTPUT_STREAM_TREADY),
        .I1(\OUTPUT_STREAM_V_last_V_1_state_reg_n_0_[0] ),
        .I2(OUTPUT_STREAM_V_last_V_1_ack_in),
        .I3(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .O(OUTPUT_STREAM_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_last_V_1_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\OUTPUT_STREAM_V_last_V_1_state_reg_n_0_[0] ),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_last_V_1_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_V_last_V_1_state),
        .Q(OUTPUT_STREAM_V_last_V_1_ack_in),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB0F0A000)) 
    \OUTPUT_STREAM_V_strb_V_1_state[0]_i_1 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(OUTPUT_STREAM_TREADY),
        .I2(aresetn),
        .I3(\OUTPUT_STREAM_V_strb_V_1_state_reg_n_0_[1] ),
        .I4(\OUTPUT_STREAM_V_strb_V_1_state_reg_n_0_[0] ),
        .O(\OUTPUT_STREAM_V_strb_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \OUTPUT_STREAM_V_strb_V_1_state[1]_i_1 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(\OUTPUT_STREAM_V_strb_V_1_state_reg_n_0_[1] ),
        .I2(OUTPUT_STREAM_TREADY),
        .I3(\OUTPUT_STREAM_V_strb_V_1_state_reg_n_0_[0] ),
        .O(\OUTPUT_STREAM_V_strb_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_strb_V_1_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\OUTPUT_STREAM_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_strb_V_1_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_strb_V_1_state[1]_i_1_n_0 ),
        .Q(\OUTPUT_STREAM_V_strb_V_1_state_reg_n_0_[1] ),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \OUTPUT_STREAM_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_162),
        .I1(OUTPUT_STREAM_V_user_V_1_sel_wr),
        .I2(OUTPUT_STREAM_V_user_V_1_ack_in),
        .I3(\OUTPUT_STREAM_V_user_V_1_state_reg_n_0_[0] ),
        .I4(OUTPUT_STREAM_V_user_V_1_payload_A),
        .O(\OUTPUT_STREAM_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \OUTPUT_STREAM_V_user_V_1_payload_A_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(OUTPUT_STREAM_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \OUTPUT_STREAM_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_162),
        .I1(OUTPUT_STREAM_V_user_V_1_sel_wr),
        .I2(OUTPUT_STREAM_V_user_V_1_ack_in),
        .I3(\OUTPUT_STREAM_V_user_V_1_state_reg_n_0_[0] ),
        .I4(OUTPUT_STREAM_V_user_V_1_payload_B),
        .O(\OUTPUT_STREAM_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \OUTPUT_STREAM_V_user_V_1_payload_B_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(OUTPUT_STREAM_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'h78)) 
    OUTPUT_STREAM_V_user_V_1_sel_rd_i_1
       (.I0(\OUTPUT_STREAM_V_user_V_1_state_reg_n_0_[0] ),
        .I1(OUTPUT_STREAM_TREADY),
        .I2(OUTPUT_STREAM_V_user_V_1_sel),
        .O(OUTPUT_STREAM_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    OUTPUT_STREAM_V_user_V_1_sel_rd_reg
       (.C(aclk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_V_user_V_1_sel_rd_i_1_n_0),
        .Q(OUTPUT_STREAM_V_user_V_1_sel),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'h78)) 
    OUTPUT_STREAM_V_user_V_1_sel_wr_i_1
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(OUTPUT_STREAM_V_user_V_1_ack_in),
        .I2(OUTPUT_STREAM_V_user_V_1_sel_wr),
        .O(OUTPUT_STREAM_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    OUTPUT_STREAM_V_user_V_1_sel_wr_reg
       (.C(aclk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_V_user_V_1_sel_wr_i_1_n_0),
        .Q(OUTPUT_STREAM_V_user_V_1_sel_wr),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'hF2AA)) 
    \OUTPUT_STREAM_V_user_V_1_state[0]_i_1 
       (.I0(\OUTPUT_STREAM_V_user_V_1_state_reg_n_0_[0] ),
        .I1(OUTPUT_STREAM_TREADY),
        .I2(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I3(OUTPUT_STREAM_V_user_V_1_ack_in),
        .O(\OUTPUT_STREAM_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \OUTPUT_STREAM_V_user_V_1_state[1]_i_1 
       (.I0(OUTPUT_STREAM_TREADY),
        .I1(\OUTPUT_STREAM_V_user_V_1_state_reg_n_0_[0] ),
        .I2(OUTPUT_STREAM_V_user_V_1_ack_in),
        .I3(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .O(OUTPUT_STREAM_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_user_V_1_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\OUTPUT_STREAM_V_user_V_1_state_reg_n_0_[0] ),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_V_user_V_1_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_V_user_V_1_state),
        .Q(OUTPUT_STREAM_V_user_V_1_ack_in),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(E),
        .I1(CO),
        .I2(sig_hls_fast_corner_ap_start),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(sig_hls_fast_corner_ap_start),
        .I3(Q),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(OUTPUT_STREAM_V_user_V_1_ack_in),
        .I1(\OUTPUT_STREAM_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(\OUTPUT_STREAM_V_id_V_1_state_reg_n_0_[1] ),
        .I3(\i_V_reg_341[10]_i_3_n_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(CO),
        .I1(E),
        .I2(\ap_CS_fsm[2]_i_2__2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000544400000000)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \ap_CS_fsm[3]_i_2__3 
       (.I0(OUTPUT_STREAM_V_data_V_1_ack_in),
        .I1(p_dst_data_stream_2_s_empty_n),
        .I2(p_dst_data_stream_1_s_empty_n),
        .I3(p_dst_data_stream_0_s_empty_n),
        .I4(\ap_CS_fsm[3]_i_3_n_0 ),
        .O(\ap_CS_fsm[3]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hDDDDD0DD)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_i_reg_346_reg_n_0_[0] ),
        .I2(OUTPUT_STREAM_V_data_V_1_ack_in),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_reg_pp0_iter1_exitcond_i_reg_346),
        .O(\ap_CS_fsm[3]_i_3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__5_n_0 ),
        .Q(ap_CS_fsm_state6),
        .R(\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    ap_done_i_1
       (.I0(E),
        .I1(CO),
        .I2(ap_done_reg),
        .I3(s_axi_CONTROL_BUS_ARVALID),
        .I4(s_axi_CONTROL_BUS_RVALID),
        .I5(ap_done),
        .O(s_axi_CONTROL_BUS_ARVALID_0));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(aresetn),
        .I4(ap_NS_fsm1),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(E),
        .I1(CO),
        .O(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC044C000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(aresetn),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD000F0F0D0000000)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(E),
        .I1(CO),
        .I2(aresetn),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_reg_pp0_iter1_exitcond_i_reg_346[0]_i_1 
       (.I0(\exitcond_i_reg_346_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I3(ap_reg_pp0_iter1_exitcond_i_reg_346),
        .O(\ap_reg_pp0_iter1_exitcond_i_reg_346[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond_i_reg_346_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond_i_reg_346[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_exitcond_i_reg_346),
        .R(1'b0));
  CARRY4 axi_last_V_fu_288_p2_carry
       (.CI(1'b0),
        .CO({axi_last_V_fu_288_p2,axi_last_V_fu_288_p2_carry_n_1,axi_last_V_fu_288_p2_carry_n_2,axi_last_V_fu_288_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_288_p2_carry_O_UNCONNECTED[3:0]),
        .S({\axi_last_V_reg_355_reg[0]_0 ,axi_last_V_fu_288_p2_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h0000900942240000)) 
    axi_last_V_fu_288_p2_carry_i_4
       (.I0(t_V_2_reg_236_reg__0[1]),
        .I1(exitcond_i_fu_277_p2_carry_0[1]),
        .I2(t_V_2_reg_236_reg__0[2]),
        .I3(exitcond_i_fu_277_p2_carry_0[2]),
        .I4(t_V_2_reg_236_reg__0[0]),
        .I5(exitcond_i_fu_277_p2_carry_0[0]),
        .O(axi_last_V_fu_288_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \axi_last_V_reg_355[0]_i_1 
       (.I0(axi_last_V_reg_355),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I4(axi_last_V_fu_288_p2),
        .O(\axi_last_V_reg_355[0]_i_1_n_0 ));
  FDRE \axi_last_V_reg_355_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axi_last_V_reg_355[0]_i_1_n_0 ),
        .Q(axi_last_V_reg_355),
        .R(1'b0));
  CARRY4 \exitcond2_i_fu_266_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({CO,\exitcond2_i_fu_266_p2_inferred__0/i__carry_n_1 ,\exitcond2_i_fu_266_p2_inferred__0/i__carry_n_2 ,\exitcond2_i_fu_266_p2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond2_i_fu_266_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 exitcond_i_fu_277_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,exitcond_i_fu_277_p2_carry_n_1,exitcond_i_fu_277_p2_carry_n_2,exitcond_i_fu_277_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_277_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_277_p2_carry_i_1_n_0,exitcond_i_fu_277_p2_carry_i_2_n_0,exitcond_i_fu_277_p2_carry_i_3_n_0,exitcond_i_fu_277_p2_carry_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_i_fu_277_p2_carry_i_1
       (.I0(\t_V_2_reg_236_reg[10]_0 [7]),
        .I1(exitcond_i_fu_277_p2_carry_0[10]),
        .I2(\t_V_2_reg_236_reg[10]_0 [6]),
        .I3(exitcond_i_fu_277_p2_carry_0[9]),
        .O(exitcond_i_fu_277_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_277_p2_carry_i_2
       (.I0(\t_V_2_reg_236_reg[10]_0 [3]),
        .I1(exitcond_i_fu_277_p2_carry_0[6]),
        .I2(exitcond_i_fu_277_p2_carry_0[8]),
        .I3(\t_V_2_reg_236_reg[10]_0 [5]),
        .I4(exitcond_i_fu_277_p2_carry_0[7]),
        .I5(\t_V_2_reg_236_reg[10]_0 [4]),
        .O(exitcond_i_fu_277_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_277_p2_carry_i_3
       (.I0(\t_V_2_reg_236_reg[10]_0 [2]),
        .I1(exitcond_i_fu_277_p2_carry_0[5]),
        .I2(exitcond_i_fu_277_p2_carry_0[3]),
        .I3(\t_V_2_reg_236_reg[10]_0 [0]),
        .I4(exitcond_i_fu_277_p2_carry_0[4]),
        .I5(\t_V_2_reg_236_reg[10]_0 [1]),
        .O(exitcond_i_fu_277_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_277_p2_carry_i_4
       (.I0(t_V_2_reg_236_reg__0[0]),
        .I1(exitcond_i_fu_277_p2_carry_0[0]),
        .I2(exitcond_i_fu_277_p2_carry_0[2]),
        .I3(t_V_2_reg_236_reg__0[2]),
        .I4(exitcond_i_fu_277_p2_carry_0[1]),
        .I5(t_V_2_reg_236_reg__0[1]),
        .O(exitcond_i_fu_277_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_346[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I3(\exitcond_i_reg_346_reg_n_0_[0] ),
        .O(\exitcond_i_reg_346[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_346_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\exitcond_i_reg_346[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_346_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_341[0]_i_1 
       (.I0(\t_V_reg_225_reg_n_0_[0] ),
        .O(i_V_fu_271_p2[0]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \i_V_reg_341[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\i_V_reg_341[10]_i_3_n_0 ),
        .I2(\OUTPUT_STREAM_V_id_V_1_state_reg_n_0_[1] ),
        .I3(\OUTPUT_STREAM_V_keep_V_1_state_reg_n_0_[1] ),
        .I4(OUTPUT_STREAM_V_user_V_1_ack_in),
        .O(E));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_V_reg_341[10]_i_2 
       (.I0(\t_V_reg_225_reg_n_0_[10] ),
        .I1(\t_V_reg_225_reg_n_0_[8] ),
        .I2(\i_V_reg_341[10]_i_4_n_0 ),
        .I3(\t_V_reg_225_reg_n_0_[6] ),
        .I4(\t_V_reg_225_reg_n_0_[7] ),
        .I5(\t_V_reg_225_reg_n_0_[9] ),
        .O(i_V_fu_271_p2[10]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \i_V_reg_341[10]_i_3 
       (.I0(\OUTPUT_STREAM_V_dest_V_1_state_reg_n_0_[1] ),
        .I1(OUTPUT_STREAM_V_data_V_1_ack_in),
        .I2(\OUTPUT_STREAM_V_strb_V_1_state_reg_n_0_[1] ),
        .I3(OUTPUT_STREAM_V_last_V_1_ack_in),
        .O(\i_V_reg_341[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_341[10]_i_4 
       (.I0(\t_V_reg_225_reg_n_0_[4] ),
        .I1(\t_V_reg_225_reg_n_0_[2] ),
        .I2(\t_V_reg_225_reg_n_0_[0] ),
        .I3(\t_V_reg_225_reg_n_0_[1] ),
        .I4(\t_V_reg_225_reg_n_0_[3] ),
        .I5(\t_V_reg_225_reg_n_0_[5] ),
        .O(\i_V_reg_341[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_341[1]_i_1 
       (.I0(\t_V_reg_225_reg_n_0_[0] ),
        .I1(\t_V_reg_225_reg_n_0_[1] ),
        .O(i_V_fu_271_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_341[2]_i_1 
       (.I0(\t_V_reg_225_reg_n_0_[2] ),
        .I1(\t_V_reg_225_reg_n_0_[0] ),
        .I2(\t_V_reg_225_reg_n_0_[1] ),
        .O(i_V_fu_271_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_341[3]_i_1 
       (.I0(\t_V_reg_225_reg_n_0_[3] ),
        .I1(\t_V_reg_225_reg_n_0_[1] ),
        .I2(\t_V_reg_225_reg_n_0_[0] ),
        .I3(\t_V_reg_225_reg_n_0_[2] ),
        .O(i_V_fu_271_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_341[4]_i_1 
       (.I0(\t_V_reg_225_reg_n_0_[4] ),
        .I1(\t_V_reg_225_reg_n_0_[2] ),
        .I2(\t_V_reg_225_reg_n_0_[0] ),
        .I3(\t_V_reg_225_reg_n_0_[1] ),
        .I4(\t_V_reg_225_reg_n_0_[3] ),
        .O(i_V_fu_271_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_341[5]_i_1 
       (.I0(\t_V_reg_225_reg_n_0_[5] ),
        .I1(\t_V_reg_225_reg_n_0_[3] ),
        .I2(\t_V_reg_225_reg_n_0_[1] ),
        .I3(\t_V_reg_225_reg_n_0_[0] ),
        .I4(\t_V_reg_225_reg_n_0_[2] ),
        .I5(\t_V_reg_225_reg_n_0_[4] ),
        .O(i_V_fu_271_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_V_reg_341[6]_i_1 
       (.I0(\t_V_reg_225_reg_n_0_[6] ),
        .I1(\i_V_reg_341[10]_i_4_n_0 ),
        .O(i_V_fu_271_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \i_V_reg_341[7]_i_1 
       (.I0(\i_V_reg_341[10]_i_4_n_0 ),
        .I1(\t_V_reg_225_reg_n_0_[6] ),
        .I2(\t_V_reg_225_reg_n_0_[7] ),
        .O(i_V_fu_271_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_V_reg_341[8]_i_1 
       (.I0(\t_V_reg_225_reg_n_0_[8] ),
        .I1(\i_V_reg_341[10]_i_4_n_0 ),
        .I2(\t_V_reg_225_reg_n_0_[6] ),
        .I3(\t_V_reg_225_reg_n_0_[7] ),
        .O(i_V_fu_271_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_V_reg_341[9]_i_1 
       (.I0(\t_V_reg_225_reg_n_0_[9] ),
        .I1(\t_V_reg_225_reg_n_0_[7] ),
        .I2(\t_V_reg_225_reg_n_0_[6] ),
        .I3(\i_V_reg_341[10]_i_4_n_0 ),
        .I4(\t_V_reg_225_reg_n_0_[8] ),
        .O(i_V_fu_271_p2[9]));
  FDRE \i_V_reg_341_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(i_V_fu_271_p2[0]),
        .Q(i_V_reg_341[0]),
        .R(1'b0));
  FDRE \i_V_reg_341_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(i_V_fu_271_p2[10]),
        .Q(i_V_reg_341[10]),
        .R(1'b0));
  FDRE \i_V_reg_341_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(i_V_fu_271_p2[1]),
        .Q(i_V_reg_341[1]),
        .R(1'b0));
  FDRE \i_V_reg_341_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(i_V_fu_271_p2[2]),
        .Q(i_V_reg_341[2]),
        .R(1'b0));
  FDRE \i_V_reg_341_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(i_V_fu_271_p2[3]),
        .Q(i_V_reg_341[3]),
        .R(1'b0));
  FDRE \i_V_reg_341_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(i_V_fu_271_p2[4]),
        .Q(i_V_reg_341[4]),
        .R(1'b0));
  FDRE \i_V_reg_341_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(i_V_fu_271_p2[5]),
        .Q(i_V_reg_341[5]),
        .R(1'b0));
  FDRE \i_V_reg_341_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(i_V_fu_271_p2[6]),
        .Q(i_V_reg_341[6]),
        .R(1'b0));
  FDRE \i_V_reg_341_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(i_V_fu_271_p2[7]),
        .Q(i_V_reg_341[7]),
        .R(1'b0));
  FDRE \i_V_reg_341_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(i_V_fu_271_p2[8]),
        .Q(i_V_reg_341[8]),
        .R(1'b0));
  FDRE \i_V_reg_341_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(i_V_fu_271_p2[9]),
        .Q(i_V_reg_341[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_1
       (.I0(\t_V_reg_225_reg_n_0_[10] ),
        .I1(\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 [10]),
        .I2(\t_V_reg_225_reg_n_0_[9] ),
        .I3(\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 [9]),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(\t_V_reg_225_reg_n_0_[7] ),
        .I1(\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 [7]),
        .I2(\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 [8]),
        .I3(\t_V_reg_225_reg_n_0_[8] ),
        .I4(\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 [6]),
        .I5(\t_V_reg_225_reg_n_0_[6] ),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\t_V_reg_225_reg_n_0_[4] ),
        .I1(\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 [4]),
        .I2(\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 [5]),
        .I3(\t_V_reg_225_reg_n_0_[5] ),
        .I4(\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 [3]),
        .I5(\t_V_reg_225_reg_n_0_[3] ),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(\t_V_reg_225_reg_n_0_[1] ),
        .I1(\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 [1]),
        .I2(\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 [2]),
        .I3(\t_V_reg_225_reg_n_0_[2] ),
        .I4(\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 [0]),
        .I5(\t_V_reg_225_reg_n_0_[0] ),
        .O(i__carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__8 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(shiftReg_ce),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_236[0]_i_1 
       (.I0(t_V_2_reg_236_reg__0[0]),
        .O(j_V_fu_282_p2[0]));
  LUT6 #(
    .INIT(64'h0000FFDF00000000)) 
    \t_V_2_reg_236[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I4(CO),
        .I5(E),
        .O(t_V_2_reg_236));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_2_reg_236[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .O(t_V_2_reg_2360));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \t_V_2_reg_236[10]_i_3 
       (.I0(\t_V_2_reg_236_reg[10]_0 [7]),
        .I1(\t_V_2_reg_236_reg[10]_0 [5]),
        .I2(\t_V_2_reg_236_reg[10]_0 [4]),
        .I3(\t_V_2_reg_236[10]_i_4_n_0 ),
        .I4(\t_V_2_reg_236_reg[10]_0 [3]),
        .I5(\t_V_2_reg_236_reg[10]_0 [6]),
        .O(j_V_fu_282_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_2_reg_236[10]_i_4 
       (.I0(\t_V_2_reg_236_reg[10]_0 [1]),
        .I1(t_V_2_reg_236_reg__0[2]),
        .I2(t_V_2_reg_236_reg__0[0]),
        .I3(t_V_2_reg_236_reg__0[1]),
        .I4(\t_V_2_reg_236_reg[10]_0 [0]),
        .I5(\t_V_2_reg_236_reg[10]_0 [2]),
        .O(\t_V_2_reg_236[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_2_reg_236[1]_i_1 
       (.I0(t_V_2_reg_236_reg__0[0]),
        .I1(t_V_2_reg_236_reg__0[1]),
        .O(j_V_fu_282_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_2_reg_236[2]_i_1 
       (.I0(t_V_2_reg_236_reg__0[2]),
        .I1(t_V_2_reg_236_reg__0[0]),
        .I2(t_V_2_reg_236_reg__0[1]),
        .O(j_V_fu_282_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_2_reg_236[3]_i_1 
       (.I0(\t_V_2_reg_236_reg[10]_0 [0]),
        .I1(t_V_2_reg_236_reg__0[2]),
        .I2(t_V_2_reg_236_reg__0[0]),
        .I3(t_V_2_reg_236_reg__0[1]),
        .O(\t_V_2_reg_236[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_2_reg_236[4]_i_1 
       (.I0(\t_V_2_reg_236_reg[10]_0 [1]),
        .I1(\t_V_2_reg_236_reg[10]_0 [0]),
        .I2(t_V_2_reg_236_reg__0[1]),
        .I3(t_V_2_reg_236_reg__0[0]),
        .I4(t_V_2_reg_236_reg__0[2]),
        .O(\t_V_2_reg_236[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_2_reg_236[5]_i_1 
       (.I0(\t_V_2_reg_236_reg[10]_0 [2]),
        .I1(\t_V_2_reg_236_reg[10]_0 [0]),
        .I2(t_V_2_reg_236_reg__0[1]),
        .I3(t_V_2_reg_236_reg__0[0]),
        .I4(t_V_2_reg_236_reg__0[2]),
        .I5(\t_V_2_reg_236_reg[10]_0 [1]),
        .O(j_V_fu_282_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_236[6]_i_1 
       (.I0(\t_V_2_reg_236_reg[10]_0 [3]),
        .I1(\t_V_2_reg_236[10]_i_4_n_0 ),
        .O(j_V_fu_282_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \t_V_2_reg_236[7]_i_1 
       (.I0(\t_V_2_reg_236_reg[10]_0 [4]),
        .I1(\t_V_2_reg_236[10]_i_4_n_0 ),
        .I2(\t_V_2_reg_236_reg[10]_0 [3]),
        .O(j_V_fu_282_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \t_V_2_reg_236[8]_i_1 
       (.I0(\t_V_2_reg_236_reg[10]_0 [5]),
        .I1(\t_V_2_reg_236_reg[10]_0 [4]),
        .I2(\t_V_2_reg_236[10]_i_4_n_0 ),
        .I3(\t_V_2_reg_236_reg[10]_0 [3]),
        .O(\t_V_2_reg_236[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \t_V_2_reg_236[9]_i_1 
       (.I0(\t_V_2_reg_236_reg[10]_0 [6]),
        .I1(\t_V_2_reg_236_reg[10]_0 [3]),
        .I2(\t_V_2_reg_236[10]_i_4_n_0 ),
        .I3(\t_V_2_reg_236_reg[10]_0 [4]),
        .I4(\t_V_2_reg_236_reg[10]_0 [5]),
        .O(j_V_fu_282_p2[9]));
  FDRE \t_V_2_reg_236_reg[0] 
       (.C(aclk),
        .CE(t_V_2_reg_2360),
        .D(j_V_fu_282_p2[0]),
        .Q(t_V_2_reg_236_reg__0[0]),
        .R(t_V_2_reg_236));
  FDRE \t_V_2_reg_236_reg[10] 
       (.C(aclk),
        .CE(t_V_2_reg_2360),
        .D(j_V_fu_282_p2[10]),
        .Q(\t_V_2_reg_236_reg[10]_0 [7]),
        .R(t_V_2_reg_236));
  FDRE \t_V_2_reg_236_reg[1] 
       (.C(aclk),
        .CE(t_V_2_reg_2360),
        .D(j_V_fu_282_p2[1]),
        .Q(t_V_2_reg_236_reg__0[1]),
        .R(t_V_2_reg_236));
  FDRE \t_V_2_reg_236_reg[2] 
       (.C(aclk),
        .CE(t_V_2_reg_2360),
        .D(j_V_fu_282_p2[2]),
        .Q(t_V_2_reg_236_reg__0[2]),
        .R(t_V_2_reg_236));
  FDRE \t_V_2_reg_236_reg[3] 
       (.C(aclk),
        .CE(t_V_2_reg_2360),
        .D(\t_V_2_reg_236[3]_i_1_n_0 ),
        .Q(\t_V_2_reg_236_reg[10]_0 [0]),
        .R(t_V_2_reg_236));
  FDRE \t_V_2_reg_236_reg[4] 
       (.C(aclk),
        .CE(t_V_2_reg_2360),
        .D(\t_V_2_reg_236[4]_i_1_n_0 ),
        .Q(\t_V_2_reg_236_reg[10]_0 [1]),
        .R(t_V_2_reg_236));
  FDRE \t_V_2_reg_236_reg[5] 
       (.C(aclk),
        .CE(t_V_2_reg_2360),
        .D(j_V_fu_282_p2[5]),
        .Q(\t_V_2_reg_236_reg[10]_0 [2]),
        .R(t_V_2_reg_236));
  FDRE \t_V_2_reg_236_reg[6] 
       (.C(aclk),
        .CE(t_V_2_reg_2360),
        .D(j_V_fu_282_p2[6]),
        .Q(\t_V_2_reg_236_reg[10]_0 [3]),
        .R(t_V_2_reg_236));
  FDRE \t_V_2_reg_236_reg[7] 
       (.C(aclk),
        .CE(t_V_2_reg_2360),
        .D(j_V_fu_282_p2[7]),
        .Q(\t_V_2_reg_236_reg[10]_0 [4]),
        .R(t_V_2_reg_236));
  FDRE \t_V_2_reg_236_reg[8] 
       (.C(aclk),
        .CE(t_V_2_reg_2360),
        .D(\t_V_2_reg_236[8]_i_1_n_0 ),
        .Q(\t_V_2_reg_236_reg[10]_0 [5]),
        .R(t_V_2_reg_236));
  FDRE \t_V_2_reg_236_reg[9] 
       (.C(aclk),
        .CE(t_V_2_reg_2360),
        .D(j_V_fu_282_p2[9]),
        .Q(\t_V_2_reg_236_reg[10]_0 [6]),
        .R(t_V_2_reg_236));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_225[10]_i_1 
       (.I0(Q),
        .I1(sig_hls_fast_corner_ap_start),
        .I2(ap_CS_fsm_state6),
        .O(t_V_reg_225));
  FDRE \t_V_reg_225_reg[0] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_341[0]),
        .Q(\t_V_reg_225_reg_n_0_[0] ),
        .R(t_V_reg_225));
  FDRE \t_V_reg_225_reg[10] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_341[10]),
        .Q(\t_V_reg_225_reg_n_0_[10] ),
        .R(t_V_reg_225));
  FDRE \t_V_reg_225_reg[1] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_341[1]),
        .Q(\t_V_reg_225_reg_n_0_[1] ),
        .R(t_V_reg_225));
  FDRE \t_V_reg_225_reg[2] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_341[2]),
        .Q(\t_V_reg_225_reg_n_0_[2] ),
        .R(t_V_reg_225));
  FDRE \t_V_reg_225_reg[3] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_341[3]),
        .Q(\t_V_reg_225_reg_n_0_[3] ),
        .R(t_V_reg_225));
  FDRE \t_V_reg_225_reg[4] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_341[4]),
        .Q(\t_V_reg_225_reg_n_0_[4] ),
        .R(t_V_reg_225));
  FDRE \t_V_reg_225_reg[5] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_341[5]),
        .Q(\t_V_reg_225_reg_n_0_[5] ),
        .R(t_V_reg_225));
  FDRE \t_V_reg_225_reg[6] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_341[6]),
        .Q(\t_V_reg_225_reg_n_0_[6] ),
        .R(t_V_reg_225));
  FDRE \t_V_reg_225_reg[7] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_341[7]),
        .Q(\t_V_reg_225_reg_n_0_[7] ),
        .R(t_V_reg_225));
  FDRE \t_V_reg_225_reg[8] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_341[8]),
        .Q(\t_V_reg_225_reg_n_0_[8] ),
        .R(t_V_reg_225));
  FDRE \t_V_reg_225_reg[9] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_341[9]),
        .Q(\t_V_reg_225_reg_n_0_[9] ),
        .R(t_V_reg_225));
  LUT4 #(
    .INIT(16'h00EA)) 
    \tmp_user_V_fu_162[0]_i_1 
       (.I0(tmp_user_V_fu_162),
        .I1(sig_hls_fast_corner_ap_start),
        .I2(Q),
        .I3(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .O(\tmp_user_V_fu_162[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_162_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_162[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_162),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "PaintMask" *) 
module miz_sys_hls_fast_corner_0_1_PaintMask
   (\s_axi_CONTROL_BUS_ARADDR[4] ,
    pop,
    pop_0,
    pop_1,
    ap_enable_reg_pp0_iter1_reg_0,
    shiftReg_ce,
    O,
    \usedw_reg[7] ,
    \usedw_reg[11] ,
    \usedw_reg[14] ,
    \usedw_reg[3] ,
    \usedw_reg[7]_0 ,
    \usedw_reg[11]_0 ,
    \usedw_reg[14]_0 ,
    \usedw_reg[3]_0 ,
    \usedw_reg[7]_1 ,
    \usedw_reg[11]_1 ,
    \usedw_reg[14]_1 ,
    D,
    \tmp_4_reg_366_reg[7]_0 ,
    \tmp_5_reg_371_reg[7]_0 ,
    aclk,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[2]_2 ,
    \rdata_reg[2]_3 ,
    \rdata_reg[2]_4 ,
    \rdata_reg[2]_5 ,
    \rdata[2]_i_3_0 ,
    \rdata[2]_i_3_1 ,
    sig_hls_fast_corner_ap_start,
    Q,
    aresetn,
    \usedw_reg[11]_2 ,
    \usedw_reg[11]_3 ,
    \usedw_reg[3]_1 ,
    empty_n,
    src1_data_stream_2_s_empty_n,
    empty_n_2,
    src1_data_stream_1_s_empty_n,
    empty_n_3,
    src1_data_stream_0_s_empty_n,
    p_dst_data_stream_0_s_full_n,
    p_dst_data_stream_2_s_full_n,
    p_dst_data_stream_1_s_full_n,
    dmask_data_stream_0_empty_n,
    exitcond1_i_fu_281_p2_carry_0,
    exitcond_i_fu_292_p2_carry_0,
    \usedw_reg[11]_4 ,
    \usedw_reg[14]_2 ,
    DI,
    S,
    \usedw_reg[3]_2 ,
    \usedw_reg[14]_3 ,
    \usedw_reg[3]_3 ,
    \usedw_reg[14]_4 ,
    \usedw_reg[3]_4 ,
    usedw_reg,
    usedw_reg_4,
    usedw_reg_5,
    \usedw_reg[11]_5 ,
    \tmp_3_reg_361_reg[7]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    \tmp_3_reg_361_reg[7]_1 ,
    \tmp_4_reg_366_reg[7]_1 ,
    \tmp_5_reg_371_reg[7]_1 );
  output [0:0]\s_axi_CONTROL_BUS_ARADDR[4] ;
  output pop;
  output pop_0;
  output pop_1;
  output ap_enable_reg_pp0_iter1_reg_0;
  output shiftReg_ce;
  output [3:0]O;
  output [3:0]\usedw_reg[7] ;
  output [3:0]\usedw_reg[11] ;
  output [2:0]\usedw_reg[14] ;
  output [3:0]\usedw_reg[3] ;
  output [3:0]\usedw_reg[7]_0 ;
  output [3:0]\usedw_reg[11]_0 ;
  output [2:0]\usedw_reg[14]_0 ;
  output [3:0]\usedw_reg[3]_0 ;
  output [3:0]\usedw_reg[7]_1 ;
  output [3:0]\usedw_reg[11]_1 ;
  output [2:0]\usedw_reg[14]_1 ;
  output [7:0]D;
  output [7:0]\tmp_4_reg_366_reg[7]_0 ;
  output [7:0]\tmp_5_reg_371_reg[7]_0 ;
  input aclk;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[2]_1 ;
  input [0:0]\rdata_reg[2]_2 ;
  input [0:0]\rdata_reg[2]_3 ;
  input \rdata_reg[2]_4 ;
  input \rdata_reg[2]_5 ;
  input [0:0]\rdata[2]_i_3_0 ;
  input [0:0]\rdata[2]_i_3_1 ;
  input sig_hls_fast_corner_ap_start;
  input [0:0]Q;
  input aresetn;
  input \usedw_reg[11]_2 ;
  input \usedw_reg[11]_3 ;
  input \usedw_reg[3]_1 ;
  input empty_n;
  input src1_data_stream_2_s_empty_n;
  input empty_n_2;
  input src1_data_stream_1_s_empty_n;
  input empty_n_3;
  input src1_data_stream_0_s_empty_n;
  input p_dst_data_stream_0_s_full_n;
  input p_dst_data_stream_2_s_full_n;
  input p_dst_data_stream_1_s_full_n;
  input dmask_data_stream_0_empty_n;
  input [10:0]exitcond1_i_fu_281_p2_carry_0;
  input [10:0]exitcond_i_fu_292_p2_carry_0;
  input \usedw_reg[11]_4 ;
  input \usedw_reg[14]_2 ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]\usedw_reg[3]_2 ;
  input [0:0]\usedw_reg[14]_3 ;
  input [0:0]\usedw_reg[3]_3 ;
  input [0:0]\usedw_reg[14]_4 ;
  input \usedw_reg[3]_4 ;
  input [13:0]usedw_reg;
  input [13:0]usedw_reg_4;
  input [13:0]usedw_reg_5;
  input \usedw_reg[11]_5 ;
  input \tmp_3_reg_361_reg[7]_0 ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [7:0]\tmp_3_reg_361_reg[7]_1 ;
  input [7:0]\tmp_4_reg_366_reg[7]_1 ;
  input [7:0]\tmp_5_reg_371_reg[7]_1 ;

  wire [7:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire \SRL_SIG[0][7]_i_2_n_0 ;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire aclk;
  wire \ap_CS_fsm[2]_i_2__1_n_0 ;
  wire \ap_CS_fsm[3]_i_2__2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire \ap_reg_pp0_iter1_exitcond_i_reg_352[0]_i_1_n_0 ;
  wire \ap_reg_pp0_iter1_exitcond_i_reg_352_reg_n_0_[0] ;
  wire aresetn;
  wire dmask_data_stream_0_empty_n;
  wire empty_n;
  wire empty_n_2;
  wire empty_n_3;
  wire exitcond1_i_fu_281_p2;
  wire [10:0]exitcond1_i_fu_281_p2_carry_0;
  wire exitcond1_i_fu_281_p2_carry_i_1_n_0;
  wire exitcond1_i_fu_281_p2_carry_i_2_n_0;
  wire exitcond1_i_fu_281_p2_carry_i_3_n_0;
  wire exitcond1_i_fu_281_p2_carry_i_4_n_0;
  wire exitcond1_i_fu_281_p2_carry_n_1;
  wire exitcond1_i_fu_281_p2_carry_n_2;
  wire exitcond1_i_fu_281_p2_carry_n_3;
  wire [10:0]exitcond_i_fu_292_p2_carry_0;
  wire exitcond_i_fu_292_p2_carry_i_1_n_0;
  wire exitcond_i_fu_292_p2_carry_i_2_n_0;
  wire exitcond_i_fu_292_p2_carry_i_3_n_0;
  wire exitcond_i_fu_292_p2_carry_i_4_n_0;
  wire exitcond_i_fu_292_p2_carry_n_1;
  wire exitcond_i_fu_292_p2_carry_n_2;
  wire exitcond_i_fu_292_p2_carry_n_3;
  wire \exitcond_i_reg_352[0]_i_1_n_0 ;
  wire \exitcond_i_reg_352_reg_n_0_[0] ;
  wire [10:0]i_V_fu_286_p2;
  wire [10:0]i_V_reg_347;
  wire \i_V_reg_347[10]_i_2_n_0 ;
  wire [10:0]j_V_fu_297_p2;
  wire p_dst_data_stream_0_s_full_n;
  wire p_dst_data_stream_1_s_full_n;
  wire p_dst_data_stream_2_s_full_n;
  wire pop;
  wire pop_0;
  wire pop_1;
  wire [0:0]\rdata[2]_i_3_0 ;
  wire [0:0]\rdata[2]_i_3_1 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire [0:0]\rdata_reg[2]_2 ;
  wire [0:0]\rdata_reg[2]_3 ;
  wire \rdata_reg[2]_4 ;
  wire \rdata_reg[2]_5 ;
  wire [0:0]\s_axi_CONTROL_BUS_ARADDR[4] ;
  wire shiftReg_ce;
  wire sig_hls_fast_corner_ap_start;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_1_s_empty_n;
  wire src1_data_stream_2_s_empty_n;
  wire t_V_1_reg_262;
  wire t_V_1_reg_2620;
  wire \t_V_1_reg_262[10]_i_4_n_0 ;
  wire [10:0]t_V_1_reg_262_reg__0;
  wire t_V_reg_251;
  wire \t_V_reg_251_reg_n_0_[0] ;
  wire \t_V_reg_251_reg_n_0_[10] ;
  wire \t_V_reg_251_reg_n_0_[1] ;
  wire \t_V_reg_251_reg_n_0_[2] ;
  wire \t_V_reg_251_reg_n_0_[3] ;
  wire \t_V_reg_251_reg_n_0_[4] ;
  wire \t_V_reg_251_reg_n_0_[5] ;
  wire \t_V_reg_251_reg_n_0_[6] ;
  wire \t_V_reg_251_reg_n_0_[7] ;
  wire \t_V_reg_251_reg_n_0_[8] ;
  wire \t_V_reg_251_reg_n_0_[9] ;
  wire tmp_3_reg_3610;
  wire \tmp_3_reg_361[7]_i_1_n_0 ;
  wire \tmp_3_reg_361[7]_i_3_n_0 ;
  wire \tmp_3_reg_361_reg[7]_0 ;
  wire [7:0]\tmp_3_reg_361_reg[7]_1 ;
  wire [7:0]\tmp_4_reg_366_reg[7]_0 ;
  wire [7:0]\tmp_4_reg_366_reg[7]_1 ;
  wire [7:0]\tmp_5_reg_371_reg[7]_0 ;
  wire [7:0]\tmp_5_reg_371_reg[7]_1 ;
  wire \usedw[0]_i_10__0_n_0 ;
  wire \usedw[0]_i_10__1_n_0 ;
  wire \usedw[0]_i_10_n_0 ;
  wire \usedw[0]_i_11__0_n_0 ;
  wire \usedw[0]_i_11__1_n_0 ;
  wire \usedw[0]_i_11_n_0 ;
  wire \usedw[0]_i_3__0_n_0 ;
  wire \usedw[0]_i_3__1_n_0 ;
  wire \usedw[0]_i_3_n_0 ;
  wire \usedw[0]_i_4__0_n_0 ;
  wire \usedw[0]_i_4__1_n_0 ;
  wire \usedw[0]_i_4_n_0 ;
  wire \usedw[0]_i_5__0_n_0 ;
  wire \usedw[0]_i_5__1_n_0 ;
  wire \usedw[0]_i_5_n_0 ;
  wire \usedw[0]_i_6__0_n_0 ;
  wire \usedw[0]_i_6__1_n_0 ;
  wire \usedw[0]_i_6_n_0 ;
  wire \usedw[0]_i_8__0_n_0 ;
  wire \usedw[0]_i_8__1_n_0 ;
  wire \usedw[0]_i_8_n_0 ;
  wire \usedw[0]_i_9__0_n_0 ;
  wire \usedw[0]_i_9__1_n_0 ;
  wire \usedw[0]_i_9_n_0 ;
  wire \usedw[12]_i_2__0_n_0 ;
  wire \usedw[12]_i_2__1_n_0 ;
  wire \usedw[12]_i_2_n_0 ;
  wire \usedw[12]_i_3__0_n_0 ;
  wire \usedw[12]_i_3__1_n_0 ;
  wire \usedw[12]_i_3_n_0 ;
  wire \usedw[12]_i_5__0_n_0 ;
  wire \usedw[12]_i_5__1_n_0 ;
  wire \usedw[12]_i_5_n_0 ;
  wire \usedw[12]_i_6__0_n_0 ;
  wire \usedw[12]_i_6__1_n_0 ;
  wire \usedw[12]_i_6_n_0 ;
  wire \usedw[4]_i_2__0_n_0 ;
  wire \usedw[4]_i_2__1_n_0 ;
  wire \usedw[4]_i_2_n_0 ;
  wire \usedw[4]_i_3__0_n_0 ;
  wire \usedw[4]_i_3__1_n_0 ;
  wire \usedw[4]_i_3_n_0 ;
  wire \usedw[4]_i_4__0_n_0 ;
  wire \usedw[4]_i_4__1_n_0 ;
  wire \usedw[4]_i_4_n_0 ;
  wire \usedw[4]_i_5__0_n_0 ;
  wire \usedw[4]_i_5__1_n_0 ;
  wire \usedw[4]_i_5_n_0 ;
  wire \usedw[4]_i_6__0_n_0 ;
  wire \usedw[4]_i_6__1_n_0 ;
  wire \usedw[4]_i_6_n_0 ;
  wire \usedw[4]_i_7__0_n_0 ;
  wire \usedw[4]_i_7__1_n_0 ;
  wire \usedw[4]_i_7_n_0 ;
  wire \usedw[4]_i_8__0_n_0 ;
  wire \usedw[4]_i_8__1_n_0 ;
  wire \usedw[4]_i_8_n_0 ;
  wire \usedw[4]_i_9__0_n_0 ;
  wire \usedw[4]_i_9__1_n_0 ;
  wire \usedw[4]_i_9_n_0 ;
  wire \usedw[8]_i_2__0_n_0 ;
  wire \usedw[8]_i_2__1_n_0 ;
  wire \usedw[8]_i_2_n_0 ;
  wire \usedw[8]_i_3__0_n_0 ;
  wire \usedw[8]_i_3__1_n_0 ;
  wire \usedw[8]_i_3_n_0 ;
  wire \usedw[8]_i_4__0_n_0 ;
  wire \usedw[8]_i_4__1_n_0 ;
  wire \usedw[8]_i_4_n_0 ;
  wire \usedw[8]_i_5__0_n_0 ;
  wire \usedw[8]_i_5__1_n_0 ;
  wire \usedw[8]_i_5_n_0 ;
  wire \usedw[8]_i_6__0_n_0 ;
  wire \usedw[8]_i_6__1_n_0 ;
  wire \usedw[8]_i_6_n_0 ;
  wire \usedw[8]_i_7__0_n_0 ;
  wire \usedw[8]_i_7__1_n_0 ;
  wire \usedw[8]_i_7_n_0 ;
  wire \usedw[8]_i_8__0_n_0 ;
  wire \usedw[8]_i_8__1_n_0 ;
  wire \usedw[8]_i_8_n_0 ;
  wire \usedw[8]_i_9__0_n_0 ;
  wire \usedw[8]_i_9__1_n_0 ;
  wire \usedw[8]_i_9_n_0 ;
  wire [13:0]usedw_reg;
  wire \usedw_reg[0]_i_2__0_n_0 ;
  wire \usedw_reg[0]_i_2__0_n_1 ;
  wire \usedw_reg[0]_i_2__0_n_2 ;
  wire \usedw_reg[0]_i_2__0_n_3 ;
  wire \usedw_reg[0]_i_2__1_n_0 ;
  wire \usedw_reg[0]_i_2__1_n_1 ;
  wire \usedw_reg[0]_i_2__1_n_2 ;
  wire \usedw_reg[0]_i_2__1_n_3 ;
  wire \usedw_reg[0]_i_2_n_0 ;
  wire \usedw_reg[0]_i_2_n_1 ;
  wire \usedw_reg[0]_i_2_n_2 ;
  wire \usedw_reg[0]_i_2_n_3 ;
  wire [3:0]\usedw_reg[11] ;
  wire [3:0]\usedw_reg[11]_0 ;
  wire [3:0]\usedw_reg[11]_1 ;
  wire \usedw_reg[11]_2 ;
  wire \usedw_reg[11]_3 ;
  wire \usedw_reg[11]_4 ;
  wire \usedw_reg[11]_5 ;
  wire \usedw_reg[12]_i_1__0_n_2 ;
  wire \usedw_reg[12]_i_1__0_n_3 ;
  wire \usedw_reg[12]_i_1__1_n_2 ;
  wire \usedw_reg[12]_i_1__1_n_3 ;
  wire \usedw_reg[12]_i_1_n_2 ;
  wire \usedw_reg[12]_i_1_n_3 ;
  wire [2:0]\usedw_reg[14] ;
  wire [2:0]\usedw_reg[14]_0 ;
  wire [2:0]\usedw_reg[14]_1 ;
  wire \usedw_reg[14]_2 ;
  wire [0:0]\usedw_reg[14]_3 ;
  wire [0:0]\usedw_reg[14]_4 ;
  wire [3:0]\usedw_reg[3] ;
  wire [3:0]\usedw_reg[3]_0 ;
  wire \usedw_reg[3]_1 ;
  wire [0:0]\usedw_reg[3]_2 ;
  wire [0:0]\usedw_reg[3]_3 ;
  wire \usedw_reg[3]_4 ;
  wire \usedw_reg[4]_i_1__0_n_0 ;
  wire \usedw_reg[4]_i_1__0_n_1 ;
  wire \usedw_reg[4]_i_1__0_n_2 ;
  wire \usedw_reg[4]_i_1__0_n_3 ;
  wire \usedw_reg[4]_i_1__1_n_0 ;
  wire \usedw_reg[4]_i_1__1_n_1 ;
  wire \usedw_reg[4]_i_1__1_n_2 ;
  wire \usedw_reg[4]_i_1__1_n_3 ;
  wire \usedw_reg[4]_i_1_n_0 ;
  wire \usedw_reg[4]_i_1_n_1 ;
  wire \usedw_reg[4]_i_1_n_2 ;
  wire \usedw_reg[4]_i_1_n_3 ;
  wire [3:0]\usedw_reg[7] ;
  wire [3:0]\usedw_reg[7]_0 ;
  wire [3:0]\usedw_reg[7]_1 ;
  wire \usedw_reg[8]_i_1__0_n_0 ;
  wire \usedw_reg[8]_i_1__0_n_1 ;
  wire \usedw_reg[8]_i_1__0_n_2 ;
  wire \usedw_reg[8]_i_1__0_n_3 ;
  wire \usedw_reg[8]_i_1__1_n_0 ;
  wire \usedw_reg[8]_i_1__1_n_1 ;
  wire \usedw_reg[8]_i_1__1_n_2 ;
  wire \usedw_reg[8]_i_1__1_n_3 ;
  wire \usedw_reg[8]_i_1_n_0 ;
  wire \usedw_reg[8]_i_1_n_1 ;
  wire \usedw_reg[8]_i_1_n_2 ;
  wire \usedw_reg[8]_i_1_n_3 ;
  wire [13:0]usedw_reg_4;
  wire [13:0]usedw_reg_5;
  wire [3:0]NLW_exitcond1_i_fu_281_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_292_p2_carry_O_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_usedw_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[12]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_usedw_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[12]_i_1__1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h04)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(\ap_reg_pp0_iter1_exitcond_i_reg_352_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\SRL_SIG[0][7]_i_2_n_0 ),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFF00007F00)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(p_dst_data_stream_0_s_full_n),
        .I1(p_dst_data_stream_2_s_full_n),
        .I2(p_dst_data_stream_1_s_full_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(\ap_reg_pp0_iter1_exitcond_i_reg_352_reg_n_0_[0] ),
        .I5(\SRL_SIG[0][7]_i_3_n_0 ),
        .O(\SRL_SIG[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(src1_data_stream_1_s_empty_n),
        .I1(src1_data_stream_0_s_empty_n),
        .I2(src1_data_stream_2_s_empty_n),
        .I3(dmask_data_stream_0_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\exitcond_i_reg_352_reg_n_0_[0] ),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_i_fu_281_p2),
        .I2(sig_hls_fast_corner_ap_start),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_CS_fsm_state6),
        .I1(sig_hls_fast_corner_ap_start),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(exitcond1_i_fu_281_p2),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'h04444444)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(\ap_reg_pp0_iter1_exitcond_i_reg_352_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(p_dst_data_stream_1_s_full_n),
        .I3(p_dst_data_stream_2_s_full_n),
        .I4(p_dst_data_stream_0_s_full_n),
        .O(\ap_CS_fsm[3]_i_2__2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D000D00000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(\tmp_3_reg_361[7]_i_3_n_0 ),
        .I2(aresetn),
        .I3(exitcond1_i_fu_281_p2),
        .I4(ap_CS_fsm_state2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC044C000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(aresetn),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\SRL_SIG[0][7]_i_2_n_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD000F0F0D0000000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_i_fu_281_p2),
        .I2(aresetn),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(\SRL_SIG[0][7]_i_2_n_0 ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_reg_pp0_iter1_exitcond_i_reg_352[0]_i_1 
       (.I0(\exitcond_i_reg_352_reg_n_0_[0] ),
        .I1(\tmp_3_reg_361[7]_i_3_n_0 ),
        .I2(\ap_reg_pp0_iter1_exitcond_i_reg_352_reg_n_0_[0] ),
        .O(\ap_reg_pp0_iter1_exitcond_i_reg_352[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond_i_reg_352_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond_i_reg_352[0]_i_1_n_0 ),
        .Q(\ap_reg_pp0_iter1_exitcond_i_reg_352_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 exitcond1_i_fu_281_p2_carry
       (.CI(1'b0),
        .CO({exitcond1_i_fu_281_p2,exitcond1_i_fu_281_p2_carry_n_1,exitcond1_i_fu_281_p2_carry_n_2,exitcond1_i_fu_281_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond1_i_fu_281_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond1_i_fu_281_p2_carry_i_1_n_0,exitcond1_i_fu_281_p2_carry_i_2_n_0,exitcond1_i_fu_281_p2_carry_i_3_n_0,exitcond1_i_fu_281_p2_carry_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond1_i_fu_281_p2_carry_i_1
       (.I0(\t_V_reg_251_reg_n_0_[10] ),
        .I1(exitcond1_i_fu_281_p2_carry_0[10]),
        .I2(\t_V_reg_251_reg_n_0_[9] ),
        .I3(exitcond1_i_fu_281_p2_carry_0[9]),
        .O(exitcond1_i_fu_281_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_fu_281_p2_carry_i_2
       (.I0(\t_V_reg_251_reg_n_0_[7] ),
        .I1(exitcond1_i_fu_281_p2_carry_0[7]),
        .I2(exitcond1_i_fu_281_p2_carry_0[8]),
        .I3(\t_V_reg_251_reg_n_0_[8] ),
        .I4(exitcond1_i_fu_281_p2_carry_0[6]),
        .I5(\t_V_reg_251_reg_n_0_[6] ),
        .O(exitcond1_i_fu_281_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_fu_281_p2_carry_i_3
       (.I0(\t_V_reg_251_reg_n_0_[5] ),
        .I1(exitcond1_i_fu_281_p2_carry_0[5]),
        .I2(exitcond1_i_fu_281_p2_carry_0[3]),
        .I3(\t_V_reg_251_reg_n_0_[3] ),
        .I4(exitcond1_i_fu_281_p2_carry_0[4]),
        .I5(\t_V_reg_251_reg_n_0_[4] ),
        .O(exitcond1_i_fu_281_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_fu_281_p2_carry_i_4
       (.I0(\t_V_reg_251_reg_n_0_[1] ),
        .I1(exitcond1_i_fu_281_p2_carry_0[1]),
        .I2(exitcond1_i_fu_281_p2_carry_0[2]),
        .I3(\t_V_reg_251_reg_n_0_[2] ),
        .I4(exitcond1_i_fu_281_p2_carry_0[0]),
        .I5(\t_V_reg_251_reg_n_0_[0] ),
        .O(exitcond1_i_fu_281_p2_carry_i_4_n_0));
  CARRY4 exitcond_i_fu_292_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,exitcond_i_fu_292_p2_carry_n_1,exitcond_i_fu_292_p2_carry_n_2,exitcond_i_fu_292_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_292_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_292_p2_carry_i_1_n_0,exitcond_i_fu_292_p2_carry_i_2_n_0,exitcond_i_fu_292_p2_carry_i_3_n_0,exitcond_i_fu_292_p2_carry_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_i_fu_292_p2_carry_i_1
       (.I0(t_V_1_reg_262_reg__0[10]),
        .I1(exitcond_i_fu_292_p2_carry_0[10]),
        .I2(t_V_1_reg_262_reg__0[9]),
        .I3(exitcond_i_fu_292_p2_carry_0[9]),
        .O(exitcond_i_fu_292_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_292_p2_carry_i_2
       (.I0(t_V_1_reg_262_reg__0[7]),
        .I1(exitcond_i_fu_292_p2_carry_0[7]),
        .I2(exitcond_i_fu_292_p2_carry_0[8]),
        .I3(t_V_1_reg_262_reg__0[8]),
        .I4(exitcond_i_fu_292_p2_carry_0[6]),
        .I5(t_V_1_reg_262_reg__0[6]),
        .O(exitcond_i_fu_292_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_292_p2_carry_i_3
       (.I0(t_V_1_reg_262_reg__0[4]),
        .I1(exitcond_i_fu_292_p2_carry_0[4]),
        .I2(exitcond_i_fu_292_p2_carry_0[5]),
        .I3(t_V_1_reg_262_reg__0[5]),
        .I4(exitcond_i_fu_292_p2_carry_0[3]),
        .I5(t_V_1_reg_262_reg__0[3]),
        .O(exitcond_i_fu_292_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_292_p2_carry_i_4
       (.I0(t_V_1_reg_262_reg__0[1]),
        .I1(exitcond_i_fu_292_p2_carry_0[1]),
        .I2(exitcond_i_fu_292_p2_carry_0[2]),
        .I3(t_V_1_reg_262_reg__0[2]),
        .I4(exitcond_i_fu_292_p2_carry_0[0]),
        .I5(t_V_1_reg_262_reg__0[0]),
        .O(exitcond_i_fu_292_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \exitcond_i_reg_352[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(\tmp_3_reg_361[7]_i_3_n_0 ),
        .I2(\exitcond_i_reg_352_reg_n_0_[0] ),
        .O(\exitcond_i_reg_352[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_352_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\exitcond_i_reg_352[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_352_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_347[0]_i_1 
       (.I0(\t_V_reg_251_reg_n_0_[0] ),
        .O(i_V_fu_286_p2[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_V_reg_347[10]_i_1 
       (.I0(\t_V_reg_251_reg_n_0_[10] ),
        .I1(\t_V_reg_251_reg_n_0_[8] ),
        .I2(\i_V_reg_347[10]_i_2_n_0 ),
        .I3(\t_V_reg_251_reg_n_0_[6] ),
        .I4(\t_V_reg_251_reg_n_0_[7] ),
        .I5(\t_V_reg_251_reg_n_0_[9] ),
        .O(i_V_fu_286_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_347[10]_i_2 
       (.I0(\t_V_reg_251_reg_n_0_[4] ),
        .I1(\t_V_reg_251_reg_n_0_[2] ),
        .I2(\t_V_reg_251_reg_n_0_[0] ),
        .I3(\t_V_reg_251_reg_n_0_[1] ),
        .I4(\t_V_reg_251_reg_n_0_[3] ),
        .I5(\t_V_reg_251_reg_n_0_[5] ),
        .O(\i_V_reg_347[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_347[1]_i_1 
       (.I0(\t_V_reg_251_reg_n_0_[0] ),
        .I1(\t_V_reg_251_reg_n_0_[1] ),
        .O(i_V_fu_286_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_347[2]_i_1 
       (.I0(\t_V_reg_251_reg_n_0_[2] ),
        .I1(\t_V_reg_251_reg_n_0_[0] ),
        .I2(\t_V_reg_251_reg_n_0_[1] ),
        .O(i_V_fu_286_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_347[3]_i_1 
       (.I0(\t_V_reg_251_reg_n_0_[3] ),
        .I1(\t_V_reg_251_reg_n_0_[1] ),
        .I2(\t_V_reg_251_reg_n_0_[0] ),
        .I3(\t_V_reg_251_reg_n_0_[2] ),
        .O(i_V_fu_286_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_347[4]_i_1 
       (.I0(\t_V_reg_251_reg_n_0_[4] ),
        .I1(\t_V_reg_251_reg_n_0_[2] ),
        .I2(\t_V_reg_251_reg_n_0_[0] ),
        .I3(\t_V_reg_251_reg_n_0_[1] ),
        .I4(\t_V_reg_251_reg_n_0_[3] ),
        .O(i_V_fu_286_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_347[5]_i_1 
       (.I0(\t_V_reg_251_reg_n_0_[5] ),
        .I1(\t_V_reg_251_reg_n_0_[3] ),
        .I2(\t_V_reg_251_reg_n_0_[1] ),
        .I3(\t_V_reg_251_reg_n_0_[0] ),
        .I4(\t_V_reg_251_reg_n_0_[2] ),
        .I5(\t_V_reg_251_reg_n_0_[4] ),
        .O(i_V_fu_286_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_V_reg_347[6]_i_1 
       (.I0(\t_V_reg_251_reg_n_0_[6] ),
        .I1(\i_V_reg_347[10]_i_2_n_0 ),
        .O(i_V_fu_286_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \i_V_reg_347[7]_i_1 
       (.I0(\i_V_reg_347[10]_i_2_n_0 ),
        .I1(\t_V_reg_251_reg_n_0_[6] ),
        .I2(\t_V_reg_251_reg_n_0_[7] ),
        .O(i_V_fu_286_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_V_reg_347[8]_i_1 
       (.I0(\t_V_reg_251_reg_n_0_[8] ),
        .I1(\i_V_reg_347[10]_i_2_n_0 ),
        .I2(\t_V_reg_251_reg_n_0_[6] ),
        .I3(\t_V_reg_251_reg_n_0_[7] ),
        .O(i_V_fu_286_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_V_reg_347[9]_i_1 
       (.I0(\t_V_reg_251_reg_n_0_[9] ),
        .I1(\t_V_reg_251_reg_n_0_[7] ),
        .I2(\t_V_reg_251_reg_n_0_[6] ),
        .I3(\i_V_reg_347[10]_i_2_n_0 ),
        .I4(\t_V_reg_251_reg_n_0_[8] ),
        .O(i_V_fu_286_p2[9]));
  FDRE \i_V_reg_347_reg[0] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_286_p2[0]),
        .Q(i_V_reg_347[0]),
        .R(1'b0));
  FDRE \i_V_reg_347_reg[10] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_286_p2[10]),
        .Q(i_V_reg_347[10]),
        .R(1'b0));
  FDRE \i_V_reg_347_reg[1] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_286_p2[1]),
        .Q(i_V_reg_347[1]),
        .R(1'b0));
  FDRE \i_V_reg_347_reg[2] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_286_p2[2]),
        .Q(i_V_reg_347[2]),
        .R(1'b0));
  FDRE \i_V_reg_347_reg[3] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_286_p2[3]),
        .Q(i_V_reg_347[3]),
        .R(1'b0));
  FDRE \i_V_reg_347_reg[4] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_286_p2[4]),
        .Q(i_V_reg_347[4]),
        .R(1'b0));
  FDRE \i_V_reg_347_reg[5] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_286_p2[5]),
        .Q(i_V_reg_347[5]),
        .R(1'b0));
  FDRE \i_V_reg_347_reg[6] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_286_p2[6]),
        .Q(i_V_reg_347[6]),
        .R(1'b0));
  FDRE \i_V_reg_347_reg[7] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_286_p2[7]),
        .Q(i_V_reg_347[7]),
        .R(1'b0));
  FDRE \i_V_reg_347_reg[8] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_286_p2[8]),
        .Q(i_V_reg_347[8]),
        .R(1'b0));
  FDRE \i_V_reg_347_reg[9] 
       (.C(aclk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_286_p2[9]),
        .Q(i_V_reg_347[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mOutPtr[1]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_i_reg_352_reg_n_0_[0] ),
        .I2(\tmp_3_reg_361[7]_i_3_n_0 ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT5 #(
    .INIT(32'h0008AAAA)) 
    \raddr[14]_i_1 
       (.I0(empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_352_reg_n_0_[0] ),
        .I3(\tmp_3_reg_361[7]_i_3_n_0 ),
        .I4(src1_data_stream_2_s_empty_n),
        .O(pop_1));
  LUT5 #(
    .INIT(32'h0008AAAA)) 
    \raddr[14]_i_1__0 
       (.I0(empty_n_2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_352_reg_n_0_[0] ),
        .I3(\tmp_3_reg_361[7]_i_3_n_0 ),
        .I4(src1_data_stream_1_s_empty_n),
        .O(pop_0));
  LUT5 #(
    .INIT(32'h0008AAAA)) 
    \raddr[14]_i_1__1 
       (.I0(empty_n_3),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_352_reg_n_0_[0] ),
        .I3(\tmp_3_reg_361[7]_i_3_n_0 ),
        .I4(src1_data_stream_0_s_empty_n),
        .O(pop));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \rdata[2]_i_3 
       (.I0(\rdata_reg[2]_1 ),
        .I1(\rdata[2]_i_5_n_0 ),
        .I2(\rdata_reg[2]_2 ),
        .I3(\rdata_reg[2]_3 ),
        .I4(\rdata_reg[2]_4 ),
        .I5(\rdata_reg[2]_5 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \rdata[2]_i_5 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\rdata[2]_i_3_0 ),
        .I2(\rdata[2]_i_3_1 ),
        .I3(sig_hls_fast_corner_ap_start),
        .I4(Q),
        .O(\rdata[2]_i_5_n_0 ));
  MUXF7 \rdata_reg[2]_i_1 
       (.I0(\rdata[2]_i_3_n_0 ),
        .I1(\rdata_reg[2]_0 ),
        .O(\s_axi_CONTROL_BUS_ARADDR[4] ),
        .S(\rdata_reg[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_262[0]_i_1 
       (.I0(t_V_1_reg_262_reg__0[0]),
        .O(j_V_fu_297_p2[0]));
  LUT5 #(
    .INIT(32'h00FB0000)) 
    \t_V_1_reg_262[10]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\tmp_3_reg_361[7]_i_3_n_0 ),
        .I3(exitcond1_i_fu_281_p2),
        .I4(ap_CS_fsm_state2),
        .O(t_V_1_reg_262));
  LUT3 #(
    .INIT(8'h04)) 
    \t_V_1_reg_262[10]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\tmp_3_reg_361[7]_i_3_n_0 ),
        .O(t_V_1_reg_2620));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \t_V_1_reg_262[10]_i_3 
       (.I0(t_V_1_reg_262_reg__0[10]),
        .I1(t_V_1_reg_262_reg__0[8]),
        .I2(\t_V_1_reg_262[10]_i_4_n_0 ),
        .I3(t_V_1_reg_262_reg__0[6]),
        .I4(t_V_1_reg_262_reg__0[7]),
        .I5(t_V_1_reg_262_reg__0[9]),
        .O(j_V_fu_297_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_1_reg_262[10]_i_4 
       (.I0(t_V_1_reg_262_reg__0[4]),
        .I1(t_V_1_reg_262_reg__0[2]),
        .I2(t_V_1_reg_262_reg__0[0]),
        .I3(t_V_1_reg_262_reg__0[1]),
        .I4(t_V_1_reg_262_reg__0[3]),
        .I5(t_V_1_reg_262_reg__0[5]),
        .O(\t_V_1_reg_262[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_262[1]_i_1 
       (.I0(t_V_1_reg_262_reg__0[0]),
        .I1(t_V_1_reg_262_reg__0[1]),
        .O(j_V_fu_297_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_1_reg_262[2]_i_1 
       (.I0(t_V_1_reg_262_reg__0[2]),
        .I1(t_V_1_reg_262_reg__0[0]),
        .I2(t_V_1_reg_262_reg__0[1]),
        .O(j_V_fu_297_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_1_reg_262[3]_i_1 
       (.I0(t_V_1_reg_262_reg__0[3]),
        .I1(t_V_1_reg_262_reg__0[1]),
        .I2(t_V_1_reg_262_reg__0[0]),
        .I3(t_V_1_reg_262_reg__0[2]),
        .O(j_V_fu_297_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_1_reg_262[4]_i_1 
       (.I0(t_V_1_reg_262_reg__0[4]),
        .I1(t_V_1_reg_262_reg__0[2]),
        .I2(t_V_1_reg_262_reg__0[0]),
        .I3(t_V_1_reg_262_reg__0[1]),
        .I4(t_V_1_reg_262_reg__0[3]),
        .O(j_V_fu_297_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_1_reg_262[5]_i_1 
       (.I0(t_V_1_reg_262_reg__0[5]),
        .I1(t_V_1_reg_262_reg__0[3]),
        .I2(t_V_1_reg_262_reg__0[1]),
        .I3(t_V_1_reg_262_reg__0[0]),
        .I4(t_V_1_reg_262_reg__0[2]),
        .I5(t_V_1_reg_262_reg__0[4]),
        .O(j_V_fu_297_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_262[6]_i_1 
       (.I0(t_V_1_reg_262_reg__0[6]),
        .I1(\t_V_1_reg_262[10]_i_4_n_0 ),
        .O(j_V_fu_297_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \t_V_1_reg_262[7]_i_1 
       (.I0(\t_V_1_reg_262[10]_i_4_n_0 ),
        .I1(t_V_1_reg_262_reg__0[6]),
        .I2(t_V_1_reg_262_reg__0[7]),
        .O(j_V_fu_297_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \t_V_1_reg_262[8]_i_1 
       (.I0(t_V_1_reg_262_reg__0[8]),
        .I1(\t_V_1_reg_262[10]_i_4_n_0 ),
        .I2(t_V_1_reg_262_reg__0[6]),
        .I3(t_V_1_reg_262_reg__0[7]),
        .O(j_V_fu_297_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \t_V_1_reg_262[9]_i_1 
       (.I0(t_V_1_reg_262_reg__0[9]),
        .I1(t_V_1_reg_262_reg__0[7]),
        .I2(t_V_1_reg_262_reg__0[6]),
        .I3(\t_V_1_reg_262[10]_i_4_n_0 ),
        .I4(t_V_1_reg_262_reg__0[8]),
        .O(j_V_fu_297_p2[9]));
  FDRE \t_V_1_reg_262_reg[0] 
       (.C(aclk),
        .CE(t_V_1_reg_2620),
        .D(j_V_fu_297_p2[0]),
        .Q(t_V_1_reg_262_reg__0[0]),
        .R(t_V_1_reg_262));
  FDRE \t_V_1_reg_262_reg[10] 
       (.C(aclk),
        .CE(t_V_1_reg_2620),
        .D(j_V_fu_297_p2[10]),
        .Q(t_V_1_reg_262_reg__0[10]),
        .R(t_V_1_reg_262));
  FDRE \t_V_1_reg_262_reg[1] 
       (.C(aclk),
        .CE(t_V_1_reg_2620),
        .D(j_V_fu_297_p2[1]),
        .Q(t_V_1_reg_262_reg__0[1]),
        .R(t_V_1_reg_262));
  FDRE \t_V_1_reg_262_reg[2] 
       (.C(aclk),
        .CE(t_V_1_reg_2620),
        .D(j_V_fu_297_p2[2]),
        .Q(t_V_1_reg_262_reg__0[2]),
        .R(t_V_1_reg_262));
  FDRE \t_V_1_reg_262_reg[3] 
       (.C(aclk),
        .CE(t_V_1_reg_2620),
        .D(j_V_fu_297_p2[3]),
        .Q(t_V_1_reg_262_reg__0[3]),
        .R(t_V_1_reg_262));
  FDRE \t_V_1_reg_262_reg[4] 
       (.C(aclk),
        .CE(t_V_1_reg_2620),
        .D(j_V_fu_297_p2[4]),
        .Q(t_V_1_reg_262_reg__0[4]),
        .R(t_V_1_reg_262));
  FDRE \t_V_1_reg_262_reg[5] 
       (.C(aclk),
        .CE(t_V_1_reg_2620),
        .D(j_V_fu_297_p2[5]),
        .Q(t_V_1_reg_262_reg__0[5]),
        .R(t_V_1_reg_262));
  FDRE \t_V_1_reg_262_reg[6] 
       (.C(aclk),
        .CE(t_V_1_reg_2620),
        .D(j_V_fu_297_p2[6]),
        .Q(t_V_1_reg_262_reg__0[6]),
        .R(t_V_1_reg_262));
  FDRE \t_V_1_reg_262_reg[7] 
       (.C(aclk),
        .CE(t_V_1_reg_2620),
        .D(j_V_fu_297_p2[7]),
        .Q(t_V_1_reg_262_reg__0[7]),
        .R(t_V_1_reg_262));
  FDRE \t_V_1_reg_262_reg[8] 
       (.C(aclk),
        .CE(t_V_1_reg_2620),
        .D(j_V_fu_297_p2[8]),
        .Q(t_V_1_reg_262_reg__0[8]),
        .R(t_V_1_reg_262));
  FDRE \t_V_1_reg_262_reg[9] 
       (.C(aclk),
        .CE(t_V_1_reg_2620),
        .D(j_V_fu_297_p2[9]),
        .Q(t_V_1_reg_262_reg__0[9]),
        .R(t_V_1_reg_262));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_251[10]_i_1 
       (.I0(sig_hls_fast_corner_ap_start),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state6),
        .O(t_V_reg_251));
  FDRE \t_V_reg_251_reg[0] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_347[0]),
        .Q(\t_V_reg_251_reg_n_0_[0] ),
        .R(t_V_reg_251));
  FDRE \t_V_reg_251_reg[10] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_347[10]),
        .Q(\t_V_reg_251_reg_n_0_[10] ),
        .R(t_V_reg_251));
  FDRE \t_V_reg_251_reg[1] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_347[1]),
        .Q(\t_V_reg_251_reg_n_0_[1] ),
        .R(t_V_reg_251));
  FDRE \t_V_reg_251_reg[2] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_347[2]),
        .Q(\t_V_reg_251_reg_n_0_[2] ),
        .R(t_V_reg_251));
  FDRE \t_V_reg_251_reg[3] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_347[3]),
        .Q(\t_V_reg_251_reg_n_0_[3] ),
        .R(t_V_reg_251));
  FDRE \t_V_reg_251_reg[4] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_347[4]),
        .Q(\t_V_reg_251_reg_n_0_[4] ),
        .R(t_V_reg_251));
  FDRE \t_V_reg_251_reg[5] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_347[5]),
        .Q(\t_V_reg_251_reg_n_0_[5] ),
        .R(t_V_reg_251));
  FDRE \t_V_reg_251_reg[6] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_347[6]),
        .Q(\t_V_reg_251_reg_n_0_[6] ),
        .R(t_V_reg_251));
  FDRE \t_V_reg_251_reg[7] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_347[7]),
        .Q(\t_V_reg_251_reg_n_0_[7] ),
        .R(t_V_reg_251));
  FDRE \t_V_reg_251_reg[8] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_347[8]),
        .Q(\t_V_reg_251_reg_n_0_[8] ),
        .R(t_V_reg_251));
  FDRE \t_V_reg_251_reg[9] 
       (.C(aclk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_347[9]),
        .Q(\t_V_reg_251_reg_n_0_[9] ),
        .R(t_V_reg_251));
  LUT3 #(
    .INIT(8'h10)) 
    \tmp_3_reg_361[7]_i_1 
       (.I0(\exitcond_i_reg_352_reg_n_0_[0] ),
        .I1(\tmp_3_reg_361[7]_i_3_n_0 ),
        .I2(\tmp_3_reg_361_reg[7]_0 ),
        .O(\tmp_3_reg_361[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_3_reg_361[7]_i_2 
       (.I0(\exitcond_i_reg_352_reg_n_0_[0] ),
        .I1(\tmp_3_reg_361[7]_i_3_n_0 ),
        .O(tmp_3_reg_3610));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_3_reg_361[7]_i_3 
       (.I0(\SRL_SIG[0][7]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\tmp_3_reg_361[7]_i_3_n_0 ));
  FDSE \tmp_3_reg_361_reg[0] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_3_reg_361_reg[7]_1 [0]),
        .Q(D[0]),
        .S(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDSE \tmp_3_reg_361_reg[1] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_3_reg_361_reg[7]_1 [1]),
        .Q(D[1]),
        .S(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDSE \tmp_3_reg_361_reg[2] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_3_reg_361_reg[7]_1 [2]),
        .Q(D[2]),
        .S(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDSE \tmp_3_reg_361_reg[3] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_3_reg_361_reg[7]_1 [3]),
        .Q(D[3]),
        .S(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDSE \tmp_3_reg_361_reg[4] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_3_reg_361_reg[7]_1 [4]),
        .Q(D[4]),
        .S(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDSE \tmp_3_reg_361_reg[5] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_3_reg_361_reg[7]_1 [5]),
        .Q(D[5]),
        .S(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDSE \tmp_3_reg_361_reg[6] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_3_reg_361_reg[7]_1 [6]),
        .Q(D[6]),
        .S(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDSE \tmp_3_reg_361_reg[7] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_3_reg_361_reg[7]_1 [7]),
        .Q(D[7]),
        .S(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_4_reg_366_reg[0] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_4_reg_366_reg[7]_1 [0]),
        .Q(\tmp_4_reg_366_reg[7]_0 [0]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_4_reg_366_reg[1] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_4_reg_366_reg[7]_1 [1]),
        .Q(\tmp_4_reg_366_reg[7]_0 [1]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_4_reg_366_reg[2] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_4_reg_366_reg[7]_1 [2]),
        .Q(\tmp_4_reg_366_reg[7]_0 [2]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_4_reg_366_reg[3] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_4_reg_366_reg[7]_1 [3]),
        .Q(\tmp_4_reg_366_reg[7]_0 [3]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_4_reg_366_reg[4] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_4_reg_366_reg[7]_1 [4]),
        .Q(\tmp_4_reg_366_reg[7]_0 [4]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_4_reg_366_reg[5] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_4_reg_366_reg[7]_1 [5]),
        .Q(\tmp_4_reg_366_reg[7]_0 [5]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_4_reg_366_reg[6] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_4_reg_366_reg[7]_1 [6]),
        .Q(\tmp_4_reg_366_reg[7]_0 [6]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_4_reg_366_reg[7] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_4_reg_366_reg[7]_1 [7]),
        .Q(\tmp_4_reg_366_reg[7]_0 [7]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_5_reg_371_reg[0] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_5_reg_371_reg[7]_1 [0]),
        .Q(\tmp_5_reg_371_reg[7]_0 [0]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_5_reg_371_reg[1] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_5_reg_371_reg[7]_1 [1]),
        .Q(\tmp_5_reg_371_reg[7]_0 [1]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_5_reg_371_reg[2] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_5_reg_371_reg[7]_1 [2]),
        .Q(\tmp_5_reg_371_reg[7]_0 [2]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_5_reg_371_reg[3] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_5_reg_371_reg[7]_1 [3]),
        .Q(\tmp_5_reg_371_reg[7]_0 [3]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_5_reg_371_reg[4] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_5_reg_371_reg[7]_1 [4]),
        .Q(\tmp_5_reg_371_reg[7]_0 [4]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_5_reg_371_reg[5] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_5_reg_371_reg[7]_1 [5]),
        .Q(\tmp_5_reg_371_reg[7]_0 [5]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_5_reg_371_reg[6] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_5_reg_371_reg[7]_1 [6]),
        .Q(\tmp_5_reg_371_reg[7]_0 [6]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  FDRE \tmp_5_reg_371_reg[7] 
       (.C(aclk),
        .CE(tmp_3_reg_3610),
        .D(\tmp_5_reg_371_reg[7]_1 [7]),
        .Q(\tmp_5_reg_371_reg[7]_0 [7]),
        .R(\tmp_3_reg_361[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[0]_i_10 
       (.I0(pop),
        .I1(\usedw_reg[11]_2 ),
        .I2(usedw_reg[1]),
        .O(\usedw[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[0]_i_10__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_3 ),
        .I2(usedw_reg_4[1]),
        .O(\usedw[0]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[0]_i_10__1 
       (.I0(pop_1),
        .I1(\usedw_reg[3]_1 ),
        .I2(usedw_reg_5[1]),
        .O(\usedw[0]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \usedw[0]_i_11 
       (.I0(pop),
        .I1(\usedw_reg[3]_4 ),
        .I2(usedw_reg[0]),
        .O(\usedw[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \usedw[0]_i_11__0 
       (.I0(pop_0),
        .I1(\usedw_reg[3]_4 ),
        .I2(usedw_reg_4[0]),
        .O(\usedw[0]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \usedw[0]_i_11__1 
       (.I0(pop_1),
        .I1(\usedw_reg[3]_4 ),
        .I2(usedw_reg_5[0]),
        .O(\usedw[0]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[0]_i_3 
       (.I0(pop),
        .I1(\usedw_reg[11]_2 ),
        .O(\usedw[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[0]_i_3__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_3 ),
        .O(\usedw[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[0]_i_3__1 
       (.I0(pop_1),
        .I1(\usedw_reg[3]_1 ),
        .O(\usedw[0]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[0]_i_4 
       (.I0(pop),
        .I1(\usedw_reg[3]_1 ),
        .O(\usedw[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[0]_i_4__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[0]_i_4__1 
       (.I0(pop_1),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[0]_i_5 
       (.I0(pop),
        .I1(\usedw_reg[3]_1 ),
        .O(\usedw[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[0]_i_5__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[0]_i_5__1 
       (.I0(pop_1),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[0]_i_6 
       (.I0(pop),
        .I1(\usedw_reg[3]_1 ),
        .O(\usedw[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[0]_i_6__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[0]_i_6__1 
       (.I0(pop_1),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[0]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[0]_i_8 
       (.I0(pop),
        .I1(\usedw_reg[11]_2 ),
        .I2(usedw_reg[3]),
        .O(\usedw[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[0]_i_8__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_3 ),
        .I2(usedw_reg_4[3]),
        .O(\usedw[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[0]_i_8__1 
       (.I0(pop_1),
        .I1(\usedw_reg[3]_1 ),
        .I2(usedw_reg_5[3]),
        .O(\usedw[0]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[0]_i_9 
       (.I0(pop),
        .I1(\usedw_reg[11]_2 ),
        .I2(usedw_reg[2]),
        .O(\usedw[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[0]_i_9__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_3 ),
        .I2(usedw_reg_4[2]),
        .O(\usedw[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[0]_i_9__1 
       (.I0(pop_1),
        .I1(\usedw_reg[3]_1 ),
        .I2(usedw_reg_5[2]),
        .O(\usedw[0]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[12]_i_2 
       (.I0(pop),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[12]_i_2__0 
       (.I0(pop_0),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[12]_i_2__1 
       (.I0(pop_1),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[12]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[12]_i_3 
       (.I0(pop),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[12]_i_3__0 
       (.I0(pop_0),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[12]_i_3__1 
       (.I0(pop_1),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[12]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[12]_i_5 
       (.I0(pop),
        .I1(\usedw_reg[11]_2 ),
        .I2(usedw_reg[13]),
        .O(\usedw[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[12]_i_5__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_3 ),
        .I2(usedw_reg_4[13]),
        .O(\usedw[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[12]_i_5__1 
       (.I0(pop_1),
        .I1(\usedw_reg[3]_1 ),
        .I2(usedw_reg_5[13]),
        .O(\usedw[12]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[12]_i_6 
       (.I0(pop),
        .I1(\usedw_reg[11]_2 ),
        .I2(usedw_reg[12]),
        .O(\usedw[12]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[12]_i_6__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_3 ),
        .I2(usedw_reg_4[12]),
        .O(\usedw[12]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[12]_i_6__1 
       (.I0(pop_1),
        .I1(\usedw_reg[3]_1 ),
        .I2(usedw_reg_5[12]),
        .O(\usedw[12]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[4]_i_2 
       (.I0(pop),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[4]_i_2__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[4]_i_2__1 
       (.I0(pop_1),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[4]_i_3 
       (.I0(pop),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[4]_i_3__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[4]_i_3__1 
       (.I0(pop_1),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[4]_i_4 
       (.I0(pop),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[4]_i_4__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[4]_i_4__1 
       (.I0(pop_1),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[4]_i_5 
       (.I0(pop),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[4]_i_5__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[4]_i_5__1 
       (.I0(pop_1),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[4]_i_6 
       (.I0(pop),
        .I1(\usedw_reg[11]_2 ),
        .I2(usedw_reg[7]),
        .O(\usedw[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[4]_i_6__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_3 ),
        .I2(usedw_reg_4[7]),
        .O(\usedw[4]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[4]_i_6__1 
       (.I0(pop_1),
        .I1(\usedw_reg[3]_1 ),
        .I2(usedw_reg_5[7]),
        .O(\usedw[4]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[4]_i_7 
       (.I0(pop),
        .I1(\usedw_reg[11]_2 ),
        .I2(usedw_reg[6]),
        .O(\usedw[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[4]_i_7__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_3 ),
        .I2(usedw_reg_4[6]),
        .O(\usedw[4]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[4]_i_7__1 
       (.I0(pop_1),
        .I1(\usedw_reg[3]_1 ),
        .I2(usedw_reg_5[6]),
        .O(\usedw[4]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[4]_i_8 
       (.I0(pop),
        .I1(\usedw_reg[11]_2 ),
        .I2(usedw_reg[5]),
        .O(\usedw[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[4]_i_8__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_3 ),
        .I2(usedw_reg_4[5]),
        .O(\usedw[4]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[4]_i_8__1 
       (.I0(pop_1),
        .I1(\usedw_reg[3]_1 ),
        .I2(usedw_reg_5[5]),
        .O(\usedw[4]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[4]_i_9 
       (.I0(pop),
        .I1(\usedw_reg[11]_2 ),
        .I2(usedw_reg[4]),
        .O(\usedw[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[4]_i_9__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_3 ),
        .I2(usedw_reg_4[4]),
        .O(\usedw[4]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[4]_i_9__1 
       (.I0(pop_1),
        .I1(\usedw_reg[3]_1 ),
        .I2(usedw_reg_5[4]),
        .O(\usedw[4]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[8]_i_2 
       (.I0(pop),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[8]_i_2__0 
       (.I0(pop_0),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[8]_i_2__1 
       (.I0(pop_1),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[8]_i_3 
       (.I0(pop),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[8]_i_3__0 
       (.I0(pop_0),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[8]_i_3__1 
       (.I0(pop_1),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[8]_i_4 
       (.I0(pop),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[8]_i_4__0 
       (.I0(pop_0),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[8]_i_4__1 
       (.I0(pop_1),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[8]_i_5 
       (.I0(pop),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[8]_i_5__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_4 ),
        .O(\usedw[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \usedw[8]_i_5__1 
       (.I0(pop_1),
        .I1(\usedw_reg[14]_2 ),
        .O(\usedw[8]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[8]_i_6 
       (.I0(pop),
        .I1(\usedw_reg[11]_2 ),
        .I2(usedw_reg[11]),
        .O(\usedw[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[8]_i_6__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_3 ),
        .I2(usedw_reg_4[11]),
        .O(\usedw[8]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[8]_i_6__1 
       (.I0(pop_1),
        .I1(\usedw_reg[3]_1 ),
        .I2(usedw_reg_5[11]),
        .O(\usedw[8]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[8]_i_7 
       (.I0(pop),
        .I1(\usedw_reg[11]_2 ),
        .I2(usedw_reg[10]),
        .O(\usedw[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[8]_i_7__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_3 ),
        .I2(usedw_reg_4[10]),
        .O(\usedw[8]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[8]_i_7__1 
       (.I0(pop_1),
        .I1(\usedw_reg[3]_1 ),
        .I2(usedw_reg_5[10]),
        .O(\usedw[8]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[8]_i_8 
       (.I0(pop),
        .I1(\usedw_reg[11]_5 ),
        .I2(usedw_reg[9]),
        .O(\usedw[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[8]_i_8__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_2 ),
        .I2(usedw_reg_4[9]),
        .O(\usedw[8]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[8]_i_8__1 
       (.I0(pop_1),
        .I1(\usedw_reg[11]_3 ),
        .I2(usedw_reg_5[9]),
        .O(\usedw[8]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[8]_i_9 
       (.I0(pop),
        .I1(\usedw_reg[11]_5 ),
        .I2(usedw_reg[8]),
        .O(\usedw[8]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[8]_i_9__0 
       (.I0(pop_0),
        .I1(\usedw_reg[11]_2 ),
        .I2(usedw_reg_4[8]),
        .O(\usedw[8]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \usedw[8]_i_9__1 
       (.I0(pop_1),
        .I1(\usedw_reg[11]_3 ),
        .I2(usedw_reg_5[8]),
        .O(\usedw[8]_i_9__1_n_0 ));
  CARRY4 \usedw_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\usedw_reg[0]_i_2_n_0 ,\usedw_reg[0]_i_2_n_1 ,\usedw_reg[0]_i_2_n_2 ,\usedw_reg[0]_i_2_n_3 }),
        .CYINIT(\usedw[0]_i_3_n_0 ),
        .DI({\usedw[0]_i_4_n_0 ,\usedw[0]_i_5_n_0 ,\usedw[0]_i_6_n_0 ,DI}),
        .O(O),
        .S({\usedw[0]_i_8_n_0 ,\usedw[0]_i_9_n_0 ,\usedw[0]_i_10_n_0 ,\usedw[0]_i_11_n_0 }));
  CARRY4 \usedw_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\usedw_reg[0]_i_2__0_n_0 ,\usedw_reg[0]_i_2__0_n_1 ,\usedw_reg[0]_i_2__0_n_2 ,\usedw_reg[0]_i_2__0_n_3 }),
        .CYINIT(\usedw[0]_i_3__0_n_0 ),
        .DI({\usedw[0]_i_4__0_n_0 ,\usedw[0]_i_5__0_n_0 ,\usedw[0]_i_6__0_n_0 ,\usedw_reg[3]_2 }),
        .O(\usedw_reg[3] ),
        .S({\usedw[0]_i_8__0_n_0 ,\usedw[0]_i_9__0_n_0 ,\usedw[0]_i_10__0_n_0 ,\usedw[0]_i_11__0_n_0 }));
  CARRY4 \usedw_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\usedw_reg[0]_i_2__1_n_0 ,\usedw_reg[0]_i_2__1_n_1 ,\usedw_reg[0]_i_2__1_n_2 ,\usedw_reg[0]_i_2__1_n_3 }),
        .CYINIT(\usedw[0]_i_3__1_n_0 ),
        .DI({\usedw[0]_i_4__1_n_0 ,\usedw[0]_i_5__1_n_0 ,\usedw[0]_i_6__1_n_0 ,\usedw_reg[3]_3 }),
        .O(\usedw_reg[3]_0 ),
        .S({\usedw[0]_i_8__1_n_0 ,\usedw[0]_i_9__1_n_0 ,\usedw[0]_i_10__1_n_0 ,\usedw[0]_i_11__1_n_0 }));
  CARRY4 \usedw_reg[12]_i_1 
       (.CI(\usedw_reg[8]_i_1_n_0 ),
        .CO({\NLW_usedw_reg[12]_i_1_CO_UNCONNECTED [3:2],\usedw_reg[12]_i_1_n_2 ,\usedw_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\usedw[12]_i_2_n_0 ,\usedw[12]_i_3_n_0 }),
        .O({\NLW_usedw_reg[12]_i_1_O_UNCONNECTED [3],\usedw_reg[14] }),
        .S({1'b0,S,\usedw[12]_i_5_n_0 ,\usedw[12]_i_6_n_0 }));
  CARRY4 \usedw_reg[12]_i_1__0 
       (.CI(\usedw_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_usedw_reg[12]_i_1__0_CO_UNCONNECTED [3:2],\usedw_reg[12]_i_1__0_n_2 ,\usedw_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\usedw[12]_i_2__0_n_0 ,\usedw[12]_i_3__0_n_0 }),
        .O({\NLW_usedw_reg[12]_i_1__0_O_UNCONNECTED [3],\usedw_reg[14]_0 }),
        .S({1'b0,\usedw_reg[14]_3 ,\usedw[12]_i_5__0_n_0 ,\usedw[12]_i_6__0_n_0 }));
  CARRY4 \usedw_reg[12]_i_1__1 
       (.CI(\usedw_reg[8]_i_1__1_n_0 ),
        .CO({\NLW_usedw_reg[12]_i_1__1_CO_UNCONNECTED [3:2],\usedw_reg[12]_i_1__1_n_2 ,\usedw_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\usedw[12]_i_2__1_n_0 ,\usedw[12]_i_3__1_n_0 }),
        .O({\NLW_usedw_reg[12]_i_1__1_O_UNCONNECTED [3],\usedw_reg[14]_1 }),
        .S({1'b0,\usedw_reg[14]_4 ,\usedw[12]_i_5__1_n_0 ,\usedw[12]_i_6__1_n_0 }));
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(\usedw_reg[0]_i_2_n_0 ),
        .CO({\usedw_reg[4]_i_1_n_0 ,\usedw_reg[4]_i_1_n_1 ,\usedw_reg[4]_i_1_n_2 ,\usedw_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\usedw[4]_i_2_n_0 ,\usedw[4]_i_3_n_0 ,\usedw[4]_i_4_n_0 ,\usedw[4]_i_5_n_0 }),
        .O(\usedw_reg[7] ),
        .S({\usedw[4]_i_6_n_0 ,\usedw[4]_i_7_n_0 ,\usedw[4]_i_8_n_0 ,\usedw[4]_i_9_n_0 }));
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(\usedw_reg[0]_i_2__0_n_0 ),
        .CO({\usedw_reg[4]_i_1__0_n_0 ,\usedw_reg[4]_i_1__0_n_1 ,\usedw_reg[4]_i_1__0_n_2 ,\usedw_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\usedw[4]_i_2__0_n_0 ,\usedw[4]_i_3__0_n_0 ,\usedw[4]_i_4__0_n_0 ,\usedw[4]_i_5__0_n_0 }),
        .O(\usedw_reg[7]_0 ),
        .S({\usedw[4]_i_6__0_n_0 ,\usedw[4]_i_7__0_n_0 ,\usedw[4]_i_8__0_n_0 ,\usedw[4]_i_9__0_n_0 }));
  CARRY4 \usedw_reg[4]_i_1__1 
       (.CI(\usedw_reg[0]_i_2__1_n_0 ),
        .CO({\usedw_reg[4]_i_1__1_n_0 ,\usedw_reg[4]_i_1__1_n_1 ,\usedw_reg[4]_i_1__1_n_2 ,\usedw_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\usedw[4]_i_2__1_n_0 ,\usedw[4]_i_3__1_n_0 ,\usedw[4]_i_4__1_n_0 ,\usedw[4]_i_5__1_n_0 }),
        .O(\usedw_reg[7]_1 ),
        .S({\usedw[4]_i_6__1_n_0 ,\usedw[4]_i_7__1_n_0 ,\usedw[4]_i_8__1_n_0 ,\usedw[4]_i_9__1_n_0 }));
  CARRY4 \usedw_reg[8]_i_1 
       (.CI(\usedw_reg[4]_i_1_n_0 ),
        .CO({\usedw_reg[8]_i_1_n_0 ,\usedw_reg[8]_i_1_n_1 ,\usedw_reg[8]_i_1_n_2 ,\usedw_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\usedw[8]_i_2_n_0 ,\usedw[8]_i_3_n_0 ,\usedw[8]_i_4_n_0 ,\usedw[8]_i_5_n_0 }),
        .O(\usedw_reg[11] ),
        .S({\usedw[8]_i_6_n_0 ,\usedw[8]_i_7_n_0 ,\usedw[8]_i_8_n_0 ,\usedw[8]_i_9_n_0 }));
  CARRY4 \usedw_reg[8]_i_1__0 
       (.CI(\usedw_reg[4]_i_1__0_n_0 ),
        .CO({\usedw_reg[8]_i_1__0_n_0 ,\usedw_reg[8]_i_1__0_n_1 ,\usedw_reg[8]_i_1__0_n_2 ,\usedw_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\usedw[8]_i_2__0_n_0 ,\usedw[8]_i_3__0_n_0 ,\usedw[8]_i_4__0_n_0 ,\usedw[8]_i_5__0_n_0 }),
        .O(\usedw_reg[11]_0 ),
        .S({\usedw[8]_i_6__0_n_0 ,\usedw[8]_i_7__0_n_0 ,\usedw[8]_i_8__0_n_0 ,\usedw[8]_i_9__0_n_0 }));
  CARRY4 \usedw_reg[8]_i_1__1 
       (.CI(\usedw_reg[4]_i_1__1_n_0 ),
        .CO({\usedw_reg[8]_i_1__1_n_0 ,\usedw_reg[8]_i_1__1_n_1 ,\usedw_reg[8]_i_1__1_n_2 ,\usedw_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\usedw[8]_i_2__1_n_0 ,\usedw[8]_i_3__1_n_0 ,\usedw[8]_i_4__1_n_0 ,\usedw[8]_i_5__1_n_0 }),
        .O(\usedw_reg[11]_1 ),
        .S({\usedw[8]_i_6__1_n_0 ,\usedw[8]_i_7__1_n_0 ,\usedw[8]_i_8__1_n_0 ,\usedw[8]_i_9__1_n_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A
   (dmask_data_stream_0_full_n,
    dmask_data_stream_0_empty_n,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][6] ,
    aclk,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    aresetn,
    D);
  output dmask_data_stream_0_full_n;
  output dmask_data_stream_0_empty_n;
  output \mOutPtr_reg[0]_0 ;
  output \SRL_SIG_reg[0][6] ;
  input aclk;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input aresetn;
  input [7:0]D;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][6] ;
  wire aclk;
  wire aresetn;
  wire dmask_data_stream_0_empty_n;
  wire dmask_data_stream_0_full_n;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n_i_1__7_n_0;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_23 U_fifo_w8_d1_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .aclk(aclk),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_3_reg_361[7]_i_4_0 (\mOutPtr_reg_n_0_[1] ),
        .\tmp_3_reg_361[7]_i_6_0 (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(aresetn),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(dmask_data_stream_0_empty_n),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(dmask_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__7
       (.I0(dmask_data_stream_0_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(aresetn),
        .O(internal_full_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(dmask_data_stream_0_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_2 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_0
   (gray_data_stream_0_s_full_n,
    gray_data_stream_0_s_empty_n,
    DIADI,
    aclk,
    aresetn,
    FAST_t_opr_U0_gray_data_stream_0_s_read,
    shiftReg_ce,
    \mOutPtr_reg[0]_0 ,
    D);
  output gray_data_stream_0_s_full_n;
  output gray_data_stream_0_s_empty_n;
  output [7:0]DIADI;
  input aclk;
  input aresetn;
  input FAST_t_opr_U0_gray_data_stream_0_s_read;
  input shiftReg_ce;
  input \mOutPtr_reg[0]_0 ;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire FAST_t_opr_U0_gray_data_stream_0_s_read;
  wire aclk;
  wire aresetn;
  wire gray_data_stream_0_s_empty_n;
  wire gray_data_stream_0_s_full_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_i_2_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_22 U_fifo_w8_d1_A_ram
       (.D(D),
        .DIADI(DIADI),
        .aclk(aclk),
        .ram_reg(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_0(\mOutPtr_reg_n_0_[0] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F0F0F00000)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(aresetn),
        .I3(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .I4(shiftReg_ce),
        .I5(gray_data_stream_0_s_empty_n),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(gray_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1
       (.I0(gray_data_stream_0_s_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_i_2_n_0),
        .I5(aresetn),
        .O(internal_full_n_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2
       (.I0(gray_data_stream_0_s_empty_n),
        .I1(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .O(internal_full_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(gray_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(gray_data_stream_0_s_empty_n),
        .I1(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .I3(gray_data_stream_0_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_1
   (mask_data_stream_0_s_full_n,
    mask_data_stream_0_s_empty_n,
    \SRL_SIG_reg[0]_0 ,
    \mOutPtr_reg[0]_0 ,
    mask_data_stream_0_s_dout,
    aclk,
    \SRL_SIG_reg[0][7] ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    aresetn,
    ap_reg_pp0_iter19_or_cond4_i_i_reg_4561,
    \SRL_SIG_reg[1][0] ,
    ap_block_pp0_stage0_subdone6_in);
  output mask_data_stream_0_s_full_n;
  output mask_data_stream_0_s_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output [0:0]mask_data_stream_0_s_dout;
  input aclk;
  input \SRL_SIG_reg[0][7] ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input aresetn;
  input ap_reg_pp0_iter19_or_cond4_i_i_reg_4561;
  input \SRL_SIG_reg[1][0] ;
  input ap_block_pp0_stage0_subdone6_in;

  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire aclk;
  wire ap_block_pp0_stage0_subdone6_in;
  wire ap_reg_pp0_iter19_or_cond4_i_i_reg_4561;
  wire aresetn;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [0:0]mask_data_stream_0_s_dout;
  wire mask_data_stream_0_s_empty_n;
  wire mask_data_stream_0_s_full_n;
  wire shiftReg_ce;

  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_21 U_fifo_w8_d1_A_ram
       (.\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .aclk(aclk),
        .ap_block_pp0_stage0_subdone6_in(ap_block_pp0_stage0_subdone6_in),
        .ap_reg_pp0_iter19_or_cond4_i_i_reg_4561(ap_reg_pp0_iter19_or_cond4_i_i_reg_4561),
        .mask_data_stream_0_s_dout(mask_data_stream_0_s_dout),
        .mask_data_stream_0_s_full_n(mask_data_stream_0_s_full_n),
        .ram_reg(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_0(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(aresetn),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(mask_data_stream_0_s_empty_n),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(mask_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__0
       (.I0(mask_data_stream_0_s_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(aresetn),
        .O(internal_full_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(mask_data_stream_0_s_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_2 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_10
   (src0_data_stream_2_s_full_n,
    src0_data_stream_2_s_empty_n,
    Q,
    \SRL_SIG_reg[0][7] ,
    aclk,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    aresetn,
    \mOutPtr_reg[0]_0 ,
    E,
    D,
    \SRL_SIG_reg[0][7]_0 ,
    if_din);
  output src0_data_stream_2_s_full_n;
  output src0_data_stream_2_s_empty_n;
  output [1:0]Q;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input aclk;
  input internal_empty_n_reg_0;
  input internal_full_n_reg_0;
  input aresetn;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [0:0]D;
  input [0:0]\SRL_SIG_reg[0][7]_0 ;
  input [7:0]if_din;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0][7]_0 ;
  wire aclk;
  wire aresetn;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire src0_data_stream_2_s_empty_n;
  wire src0_data_stream_2_s_full_n;

  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg U_fifo_w8_d1_A_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .aclk(aclk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0000000)) 
    internal_empty_n_i_1__6
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(aresetn),
        .I3(internal_full_n_reg_0),
        .I4(internal_empty_n_reg_0),
        .I5(src0_data_stream_2_s_empty_n),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(src0_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0F0F0FFFFFFFFFF)) 
    internal_full_n_i_1__6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(src0_data_stream_2_s_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(internal_full_n_reg_0),
        .I5(aresetn),
        .O(internal_full_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(src0_data_stream_2_s_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(Q[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_2
   (p_dst_data_stream_0_s_full_n,
    p_dst_data_stream_0_s_empty_n,
    D,
    aclk,
    OUTPUT_STREAM_V_data_V_1_sel_wr037_out,
    shiftReg_ce,
    aresetn,
    \mOutPtr_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][7] );
  output p_dst_data_stream_0_s_full_n;
  output p_dst_data_stream_0_s_empty_n;
  output [7:0]D;
  input aclk;
  input OUTPUT_STREAM_V_data_V_1_sel_wr037_out;
  input shiftReg_ce;
  input aresetn;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire OUTPUT_STREAM_V_data_V_1_sel_wr037_out;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire aclk;
  wire aresetn;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_full_n_i_1__10_n_0;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_2__3_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_dst_data_stream_0_s_empty_n;
  wire p_dst_data_stream_0_s_full_n;
  wire shiftReg_ce;

  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_20 U_fifo_w8_d1_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .aclk(aclk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(aresetn),
        .I3(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I4(shiftReg_ce),
        .I5(p_dst_data_stream_0_s_empty_n),
        .O(internal_empty_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(p_dst_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__10
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_dst_data_stream_0_s_full_n),
        .I3(shiftReg_ce),
        .I4(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I5(aresetn),
        .O(internal_full_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(p_dst_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__3 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_3
   (p_dst_data_stream_1_s_full_n,
    p_dst_data_stream_1_s_empty_n,
    D,
    aclk,
    OUTPUT_STREAM_V_data_V_1_sel_wr037_out,
    shiftReg_ce,
    aresetn,
    \mOutPtr_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][7] );
  output p_dst_data_stream_1_s_full_n;
  output p_dst_data_stream_1_s_empty_n;
  output [7:0]D;
  input aclk;
  input OUTPUT_STREAM_V_data_V_1_sel_wr037_out;
  input shiftReg_ce;
  input aresetn;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire OUTPUT_STREAM_V_data_V_1_sel_wr037_out;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire aclk;
  wire aresetn;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n_i_1__9_n_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_dst_data_stream_1_s_empty_n;
  wire p_dst_data_stream_1_s_full_n;
  wire shiftReg_ce;

  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_19 U_fifo_w8_d1_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .aclk(aclk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(aresetn),
        .I3(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I4(shiftReg_ce),
        .I5(p_dst_data_stream_1_s_empty_n),
        .O(internal_empty_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(p_dst_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_dst_data_stream_1_s_full_n),
        .I3(shiftReg_ce),
        .I4(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I5(aresetn),
        .O(internal_full_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(p_dst_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__7 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_4
   (p_dst_data_stream_2_s_full_n,
    p_dst_data_stream_2_s_empty_n,
    D,
    aclk,
    OUTPUT_STREAM_V_data_V_1_sel_wr037_out,
    shiftReg_ce,
    aresetn,
    \mOutPtr_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][7] );
  output p_dst_data_stream_2_s_full_n;
  output p_dst_data_stream_2_s_empty_n;
  output [7:0]D;
  input aclk;
  input OUTPUT_STREAM_V_data_V_1_sel_wr037_out;
  input shiftReg_ce;
  input aresetn;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire OUTPUT_STREAM_V_data_V_1_sel_wr037_out;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire aclk;
  wire aresetn;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_full_n_i_1__8_n_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_dst_data_stream_2_s_empty_n;
  wire p_dst_data_stream_2_s_full_n;
  wire shiftReg_ce;

  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_18 U_fifo_w8_d1_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .aclk(aclk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(aresetn),
        .I3(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I4(shiftReg_ce),
        .I5(p_dst_data_stream_2_s_empty_n),
        .O(internal_empty_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(p_dst_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__8
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_dst_data_stream_2_s_full_n),
        .I3(shiftReg_ce),
        .I4(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I5(aresetn),
        .O(internal_full_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(p_dst_data_stream_2_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__6 
       (.I0(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_5
   (p_src_data_stream_0_s_full_n,
    p_src_data_stream_0_s_empty_n,
    if_din,
    aclk,
    internal_full_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    aresetn,
    \mOutPtr_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][7] ,
    D);
  output p_src_data_stream_0_s_full_n;
  output p_src_data_stream_0_s_empty_n;
  output [7:0]if_din;
  input aclk;
  input internal_full_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input aresetn;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[0][7] ;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]\SRL_SIG_reg[0][7] ;
  wire aclk;
  wire aresetn;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_2__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_src_data_stream_0_s_empty_n;
  wire p_src_data_stream_0_s_full_n;

  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_17 U_fifo_w8_d1_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .aclk(aclk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hE0F0F0F0000000F0)) 
    internal_empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(aresetn),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(internal_full_n_reg_0),
        .I5(p_src_data_stream_0_s_empty_n),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(p_src_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF0F0E0FFFFFFFF)) 
    internal_full_n_i_1__3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_src_data_stream_0_s_full_n),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(aresetn),
        .O(internal_full_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(p_src_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(internal_full_n_reg_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_6
   (p_src_data_stream_1_s_full_n,
    p_src_data_stream_1_s_empty_n,
    if_din,
    aclk,
    aresetn,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    E,
    \SRL_SIG_reg[1][0] ,
    D);
  output p_src_data_stream_1_s_full_n;
  output p_src_data_stream_1_s_empty_n;
  output [7:0]if_din;
  input aclk;
  input aresetn;
  input internal_full_n_reg_0;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire aclk;
  wire aresetn;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_src_data_stream_1_s_empty_n;
  wire p_src_data_stream_1_s_full_n;

  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_16 U_fifo_w8_d1_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .aclk(aclk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hE0F0F0F0000000F0)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(aresetn),
        .I3(internal_full_n_reg_0),
        .I4(internal_empty_n_reg_0),
        .I5(p_src_data_stream_1_s_empty_n),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(p_src_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF0F0E0FFFFFFFF)) 
    internal_full_n_i_1__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_src_data_stream_1_s_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(internal_full_n_reg_0),
        .I5(aresetn),
        .O(internal_full_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(p_src_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(internal_empty_n_reg_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_7
   (p_src_data_stream_2_s_full_n,
    p_src_data_stream_2_s_empty_n,
    if_din,
    aclk,
    aresetn,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][7] ,
    D);
  output p_src_data_stream_2_s_full_n;
  output p_src_data_stream_2_s_empty_n;
  output [7:0]if_din;
  input aclk;
  input aresetn;
  input internal_full_n_reg_0;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[0][7] ;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]\SRL_SIG_reg[0][7] ;
  wire aclk;
  wire aresetn;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_src_data_stream_2_s_empty_n;
  wire p_src_data_stream_2_s_full_n;

  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_15 U_fifo_w8_d1_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .aclk(aclk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hE0F0F0F0000000F0)) 
    internal_empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(aresetn),
        .I3(internal_full_n_reg_0),
        .I4(internal_empty_n_reg_0),
        .I5(p_src_data_stream_2_s_empty_n),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(p_src_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF0F0E0FFFFFFFF)) 
    internal_full_n_i_1__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_src_data_stream_2_s_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(internal_full_n_reg_0),
        .I5(aresetn),
        .O(internal_full_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(p_src_data_stream_2_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(internal_empty_n_reg_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_8
   (src0_data_stream_0_s_full_n,
    src0_data_stream_0_s_empty_n,
    Q,
    B,
    aclk,
    aresetn,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    E,
    D,
    \SRL_SIG_reg[0][7] ,
    if_din);
  output src0_data_stream_0_s_full_n;
  output src0_data_stream_0_s_empty_n;
  output [1:0]Q;
  output [7:0]B;
  input aclk;
  input aresetn;
  input internal_empty_n_reg_0;
  input internal_full_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [0:0]D;
  input [0:0]\SRL_SIG_reg[0][7] ;
  input [7:0]if_din;

  wire [7:0]B;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]\SRL_SIG_reg[0][7] ;
  wire aclk;
  wire aresetn;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__4_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire src0_data_stream_0_s_empty_n;
  wire src0_data_stream_0_s_full_n;

  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_14 U_fifo_w8_d1_A_ram
       (.B(B),
        .Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .aclk(aclk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0000000)) 
    internal_empty_n_i_1__4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(aresetn),
        .I3(internal_empty_n_reg_0),
        .I4(internal_full_n_reg_0),
        .I5(src0_data_stream_0_s_empty_n),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(src0_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0F0F0FFFFFFFFFF)) 
    internal_full_n_i_1__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(src0_data_stream_0_s_full_n),
        .I3(internal_full_n_reg_0),
        .I4(internal_empty_n_reg_0),
        .I5(aresetn),
        .O(internal_full_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(src0_data_stream_0_s_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(Q[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_9
   (src0_data_stream_1_s_full_n,
    src0_data_stream_1_s_empty_n,
    Q,
    \SRL_SIG_reg[0][7] ,
    aclk,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    aresetn,
    \mOutPtr_reg[0]_0 ,
    E,
    D,
    \SRL_SIG_reg[0][7]_0 ,
    if_din);
  output src0_data_stream_1_s_full_n;
  output src0_data_stream_1_s_empty_n;
  output [1:0]Q;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input aclk;
  input internal_empty_n_reg_0;
  input internal_full_n_reg_0;
  input aresetn;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [0:0]D;
  input [0:0]\SRL_SIG_reg[0][7]_0 ;
  input [7:0]if_din;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0][7]_0 ;
  wire aclk;
  wire aresetn;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire src0_data_stream_1_s_empty_n;
  wire src0_data_stream_1_s_full_n;

  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_13 U_fifo_w8_d1_A_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .aclk(aclk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hF0F0F0E0F0000000)) 
    internal_empty_n_i_1__5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(aresetn),
        .I3(internal_full_n_reg_0),
        .I4(internal_empty_n_reg_0),
        .I5(src0_data_stream_1_s_empty_n),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(src0_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0F0F0FFFFFFFFFF)) 
    internal_full_n_i_1__5
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(src0_data_stream_1_s_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(internal_full_n_reg_0),
        .I5(aresetn),
        .O(internal_full_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(src0_data_stream_1_s_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(Q[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg
   (\SRL_SIG_reg[0][7]_0 ,
    Q,
    \SRL_SIG_reg[0][7]_1 ,
    if_din,
    aclk);
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[0][7]_1 ;
  input [7:0]if_din;
  input aclk;

  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[0][7]_1 ;
  wire [7:0]\SRL_SIG_reg[0]_12 ;
  wire [7:0]\SRL_SIG_reg[1]_13 ;
  wire aclk;
  wire [7:0]if_din;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_12 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_12 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_12 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_12 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_12 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_12 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_12 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_12 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_12 [0]),
        .Q(\SRL_SIG_reg[1]_13 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_12 [1]),
        .Q(\SRL_SIG_reg[1]_13 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_12 [2]),
        .Q(\SRL_SIG_reg[1]_13 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_12 [3]),
        .Q(\SRL_SIG_reg[1]_13 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_12 [4]),
        .Q(\SRL_SIG_reg[1]_13 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_12 [5]),
        .Q(\SRL_SIG_reg[1]_13 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_12 [6]),
        .Q(\SRL_SIG_reg[1]_13 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_12 [7]),
        .Q(\SRL_SIG_reg[1]_13 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_47_reg_393[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_47_reg_393[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_47_reg_393[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_47_reg_393[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_47_reg_393[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_47_reg_393[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_47_reg_393[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_47_reg_393[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_13
   (\SRL_SIG_reg[0][7]_0 ,
    Q,
    \SRL_SIG_reg[0][7]_1 ,
    if_din,
    aclk);
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[0][7]_1 ;
  input [7:0]if_din;
  input aclk;

  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[0][7]_1 ;
  wire [7:0]\SRL_SIG_reg[0]_10 ;
  wire [7:0]\SRL_SIG_reg[1]_11 ;
  wire aclk;
  wire [7:0]if_din;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_10 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_10 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_10 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_10 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_10 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_10 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_10 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_10 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_10 [0]),
        .Q(\SRL_SIG_reg[1]_11 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_10 [1]),
        .Q(\SRL_SIG_reg[1]_11 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_10 [2]),
        .Q(\SRL_SIG_reg[1]_11 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_10 [3]),
        .Q(\SRL_SIG_reg[1]_11 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_10 [4]),
        .Q(\SRL_SIG_reg[1]_11 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_10 [5]),
        .Q(\SRL_SIG_reg[1]_11 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_10 [6]),
        .Q(\SRL_SIG_reg[1]_11 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_10 [7]),
        .Q(\SRL_SIG_reg[1]_11 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_1__0
       (.I0(\SRL_SIG_reg[0]_10 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_2__0
       (.I0(\SRL_SIG_reg[0]_10 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_3__0
       (.I0(\SRL_SIG_reg[0]_10 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_4__0
       (.I0(\SRL_SIG_reg[0]_10 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_5__0
       (.I0(\SRL_SIG_reg[0]_10 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_6__0
       (.I0(\SRL_SIG_reg[0]_10 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_7__0
       (.I0(\SRL_SIG_reg[0]_10 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_8__0
       (.I0(\SRL_SIG_reg[0]_10 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_14
   (B,
    Q,
    \SRL_SIG_reg[0][7]_0 ,
    if_din,
    aclk);
  output [7:0]B;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[0][7]_0 ;
  input [7:0]if_din;
  input aclk;

  wire [7:0]B;
  wire [1:0]Q;
  wire [0:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_8 ;
  wire [7:0]\SRL_SIG_reg[1]_9 ;
  wire aclk;
  wire [7:0]if_din;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_8 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_8 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_8 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_8 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_8 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_8 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_8 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_8 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_8 [0]),
        .Q(\SRL_SIG_reg[1]_9 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_8 [1]),
        .Q(\SRL_SIG_reg[1]_9 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_8 [2]),
        .Q(\SRL_SIG_reg[1]_9 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_8 [3]),
        .Q(\SRL_SIG_reg[1]_9 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_8 [4]),
        .Q(\SRL_SIG_reg[1]_9 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_8 [5]),
        .Q(\SRL_SIG_reg[1]_9 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_8 [6]),
        .Q(\SRL_SIG_reg[1]_9 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_8 [7]),
        .Q(\SRL_SIG_reg[1]_9 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_10
       (.I0(\SRL_SIG_reg[0]_8 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [1]),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_11
       (.I0(\SRL_SIG_reg[0]_8 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [0]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_4
       (.I0(\SRL_SIG_reg[0]_8 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [7]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_5
       (.I0(\SRL_SIG_reg[0]_8 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [6]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_6
       (.I0(\SRL_SIG_reg[0]_8 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [5]),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_7
       (.I0(\SRL_SIG_reg[0]_8 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [4]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_8
       (.I0(\SRL_SIG_reg[0]_8 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [3]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_9
       (.I0(\SRL_SIG_reg[0]_8 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [2]),
        .O(B[2]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_15
   (if_din,
    Q,
    \SRL_SIG_reg[0][7]_0 ,
    D,
    aclk);
  output [7:0]if_din;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[0][7]_0 ;
  input [7:0]D;
  input aclk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [0:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_6 ;
  wire [7:0]\SRL_SIG_reg[1]_7 ;
  wire aclk;
  wire [7:0]if_din;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_6 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [0]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_6 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_6 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [2]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_6 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [3]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_6 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [4]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_6 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [5]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_6 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [6]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(\SRL_SIG_reg[0]_6 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [7]),
        .O(if_din[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_6 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_6 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_6 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_6 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_6 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_6 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_6 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_6 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_6 [0]),
        .Q(\SRL_SIG_reg[1]_7 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_6 [1]),
        .Q(\SRL_SIG_reg[1]_7 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_6 [2]),
        .Q(\SRL_SIG_reg[1]_7 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_6 [3]),
        .Q(\SRL_SIG_reg[1]_7 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_6 [4]),
        .Q(\SRL_SIG_reg[1]_7 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_6 [5]),
        .Q(\SRL_SIG_reg[1]_7 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_6 [6]),
        .Q(\SRL_SIG_reg[1]_7 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_6 [7]),
        .Q(\SRL_SIG_reg[1]_7 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_16
   (if_din,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    D,
    aclk);
  output [7:0]if_din;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [7:0]D;
  input aclk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_4 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_5 ;
  wire aclk;
  wire [7:0]if_din;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_4 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [0]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_4 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_4 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [2]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_4 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [3]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_4 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [4]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_4 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [5]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_4 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [6]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(\SRL_SIG_reg[0]_4 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [7]),
        .O(if_din[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_17
   (if_din,
    Q,
    \SRL_SIG_reg[0][7]_0 ,
    D,
    aclk);
  output [7:0]if_din;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[0][7]_0 ;
  input [7:0]D;
  input aclk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [0:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_2 ;
  wire [7:0]\SRL_SIG_reg[1]_3 ;
  wire aclk;
  wire [7:0]if_din;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_2 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [0]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_2 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_2 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [2]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_2 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [3]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_2 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [4]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_2 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [5]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_2 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [6]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(\SRL_SIG_reg[0]_2 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [7]),
        .O(if_din[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(aclk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_18
   (D,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    aclk);
  output [7:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input aclk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_22 ;
  wire [7:0]\SRL_SIG_reg[1]_23 ;
  wire aclk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_22 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_23 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_22 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_23 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_22 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_23 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_22 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_23 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_22 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_23 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_22 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_23 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_22 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_23 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[0]_22 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_23 [7]),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_22 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_22 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_22 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_22 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_22 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_22 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_22 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_22 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [0]),
        .Q(\SRL_SIG_reg[1]_23 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [1]),
        .Q(\SRL_SIG_reg[1]_23 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [2]),
        .Q(\SRL_SIG_reg[1]_23 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [3]),
        .Q(\SRL_SIG_reg[1]_23 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [4]),
        .Q(\SRL_SIG_reg[1]_23 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [5]),
        .Q(\SRL_SIG_reg[1]_23 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [6]),
        .Q(\SRL_SIG_reg[1]_23 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [7]),
        .Q(\SRL_SIG_reg[1]_23 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_19
   (D,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    aclk);
  output [7:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input aclk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_20 ;
  wire [7:0]\SRL_SIG_reg[1]_21 ;
  wire aclk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [1]),
        .O(D[1]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_20 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_20 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_20 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_20 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_20 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_20 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_20 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_20 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [0]),
        .Q(\SRL_SIG_reg[1]_21 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [1]),
        .Q(\SRL_SIG_reg[1]_21 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [2]),
        .Q(\SRL_SIG_reg[1]_21 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [3]),
        .Q(\SRL_SIG_reg[1]_21 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [4]),
        .Q(\SRL_SIG_reg[1]_21 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [5]),
        .Q(\SRL_SIG_reg[1]_21 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [6]),
        .Q(\SRL_SIG_reg[1]_21 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [7]),
        .Q(\SRL_SIG_reg[1]_21 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_20
   (D,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    aclk);
  output [7:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input aclk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_18 ;
  wire [7:0]\SRL_SIG_reg[1]_19 ;
  wire aclk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \OUTPUT_STREAM_V_data_V_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [7]),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_18 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_18 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_18 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_18 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_18 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_18 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_18 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_18 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [0]),
        .Q(\SRL_SIG_reg[1]_19 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [1]),
        .Q(\SRL_SIG_reg[1]_19 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [2]),
        .Q(\SRL_SIG_reg[1]_19 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [3]),
        .Q(\SRL_SIG_reg[1]_19 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [4]),
        .Q(\SRL_SIG_reg[1]_19 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [5]),
        .Q(\SRL_SIG_reg[1]_19 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [6]),
        .Q(\SRL_SIG_reg[1]_19 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [7]),
        .Q(\SRL_SIG_reg[1]_19 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_21
   (\SRL_SIG_reg[0]_0 ,
    mask_data_stream_0_s_dout,
    \SRL_SIG_reg[0][7]_0 ,
    aclk,
    ram_reg,
    ram_reg_0,
    mask_data_stream_0_s_full_n,
    ap_reg_pp0_iter19_or_cond4_i_i_reg_4561,
    \SRL_SIG_reg[1][0]_0 ,
    ap_block_pp0_stage0_subdone6_in);
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]mask_data_stream_0_s_dout;
  input \SRL_SIG_reg[0][7]_0 ;
  input aclk;
  input ram_reg;
  input ram_reg_0;
  input mask_data_stream_0_s_full_n;
  input ap_reg_pp0_iter19_or_cond4_i_i_reg_4561;
  input \SRL_SIG_reg[1][0]_0 ;
  input ap_block_pp0_stage0_subdone6_in;

  wire \SRL_SIG[1][0]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_1 ;
  wire aclk;
  wire ap_block_pp0_stage0_subdone6_in;
  wire ap_reg_pp0_iter19_or_cond4_i_i_reg_4561;
  wire [0:0]mask_data_stream_0_s_dout;
  wire mask_data_stream_0_s_full_n;
  wire ram_reg;
  wire ram_reg_0;

  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(mask_data_stream_0_s_full_n),
        .I2(ap_reg_pp0_iter19_or_cond4_i_i_reg_4561),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .I4(ap_block_pp0_stage0_subdone6_in),
        .I5(\SRL_SIG_reg[1]_1 ),
        .O(\SRL_SIG[1][0]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[1]_1 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_14__1
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1]_1 ),
        .O(mask_data_stream_0_s_dout));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_22
   (DIADI,
    ram_reg,
    ram_reg_0,
    shiftReg_ce,
    D,
    aclk);
  output [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input shiftReg_ce;
  input [7:0]D;
  input aclk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]\SRL_SIG_reg[0]_14 ;
  wire [7:0]\SRL_SIG_reg[1]_15 ;
  wire aclk;
  wire ram_reg;
  wire ram_reg_0;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_14 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_14 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_14 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_14 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_14 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_14 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_14 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_14 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [0]),
        .Q(\SRL_SIG_reg[1]_15 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [1]),
        .Q(\SRL_SIG_reg[1]_15 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [2]),
        .Q(\SRL_SIG_reg[1]_15 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [3]),
        .Q(\SRL_SIG_reg[1]_15 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [4]),
        .Q(\SRL_SIG_reg[1]_15 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [5]),
        .Q(\SRL_SIG_reg[1]_15 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [6]),
        .Q(\SRL_SIG_reg[1]_15 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [7]),
        .Q(\SRL_SIG_reg[1]_15 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_1__5
       (.I0(\SRL_SIG_reg[0]_14 [7]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1]_15 [7]),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_2__5
       (.I0(\SRL_SIG_reg[0]_14 [6]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1]_15 [6]),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_3__5
       (.I0(\SRL_SIG_reg[0]_14 [5]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1]_15 [5]),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_4__4
       (.I0(\SRL_SIG_reg[0]_14 [4]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1]_15 [4]),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_5__4
       (.I0(\SRL_SIG_reg[0]_14 [3]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1]_15 [3]),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_6__4
       (.I0(\SRL_SIG_reg[0]_14 [2]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1]_15 [2]),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_7__4
       (.I0(\SRL_SIG_reg[0]_14 [1]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1]_15 [1]),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_8__4
       (.I0(\SRL_SIG_reg[0]_14 [0]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1]_15 [0]),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_shiftReg_23
   (\SRL_SIG_reg[0][6]_0 ,
    \tmp_3_reg_361[7]_i_4_0 ,
    \tmp_3_reg_361[7]_i_6_0 ,
    shiftReg_ce,
    D,
    aclk);
  output \SRL_SIG_reg[0][6]_0 ;
  input \tmp_3_reg_361[7]_i_4_0 ;
  input \tmp_3_reg_361[7]_i_6_0 ;
  input shiftReg_ce;
  input [7:0]D;
  input aclk;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_16 ;
  wire [7:0]\SRL_SIG_reg[1]_17 ;
  wire aclk;
  wire shiftReg_ce;
  wire \tmp_3_reg_361[7]_i_4_0 ;
  wire \tmp_3_reg_361[7]_i_5_n_0 ;
  wire \tmp_3_reg_361[7]_i_6_0 ;
  wire \tmp_3_reg_361[7]_i_6_n_0 ;
  wire \tmp_3_reg_361[7]_i_7_n_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_16 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_16 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_16 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_16 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_16 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_16 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_16 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_16 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [0]),
        .Q(\SRL_SIG_reg[1]_17 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [1]),
        .Q(\SRL_SIG_reg[1]_17 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [2]),
        .Q(\SRL_SIG_reg[1]_17 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [3]),
        .Q(\SRL_SIG_reg[1]_17 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [4]),
        .Q(\SRL_SIG_reg[1]_17 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [5]),
        .Q(\SRL_SIG_reg[1]_17 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [6]),
        .Q(\SRL_SIG_reg[1]_17 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(aclk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [7]),
        .Q(\SRL_SIG_reg[1]_17 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \tmp_3_reg_361[7]_i_4 
       (.I0(\tmp_3_reg_361[7]_i_5_n_0 ),
        .I1(\SRL_SIG_reg[0]_16 [6]),
        .I2(\SRL_SIG_reg[0]_16 [0]),
        .I3(\SRL_SIG_reg[0]_16 [7]),
        .I4(\SRL_SIG_reg[0]_16 [5]),
        .I5(\tmp_3_reg_361[7]_i_6_n_0 ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \tmp_3_reg_361[7]_i_5 
       (.I0(\tmp_3_reg_361[7]_i_4_0 ),
        .I1(\tmp_3_reg_361[7]_i_6_0 ),
        .I2(\SRL_SIG_reg[0]_16 [1]),
        .I3(\SRL_SIG_reg[0]_16 [3]),
        .I4(\SRL_SIG_reg[0]_16 [2]),
        .I5(\SRL_SIG_reg[0]_16 [4]),
        .O(\tmp_3_reg_361[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_3_reg_361[7]_i_6 
       (.I0(\SRL_SIG_reg[1]_17 [0]),
        .I1(\SRL_SIG_reg[1]_17 [2]),
        .I2(\SRL_SIG_reg[1]_17 [5]),
        .I3(\SRL_SIG_reg[1]_17 [7]),
        .I4(\tmp_3_reg_361[7]_i_7_n_0 ),
        .O(\tmp_3_reg_361[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \tmp_3_reg_361[7]_i_7 
       (.I0(\tmp_3_reg_361[7]_i_4_0 ),
        .I1(\tmp_3_reg_361[7]_i_6_0 ),
        .I2(\SRL_SIG_reg[1]_17 [1]),
        .I3(\SRL_SIG_reg[1]_17 [6]),
        .I4(\SRL_SIG_reg[1]_17 [3]),
        .I5(\SRL_SIG_reg[1]_17 [4]),
        .O(\tmp_3_reg_361[7]_i_7_n_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d20000_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d20000_A
   (\usedw_reg[13]_0 ,
    src1_data_stream_0_s_empty_n,
    src1_data_stream_0_s_full_n,
    empty_n,
    S,
    Q,
    \raddr_reg[0]_0 ,
    aclk,
    \usedw_reg[14]_0 ,
    O,
    \usedw_reg[7]_0 ,
    \usedw_reg[11]_0 ,
    \usedw_reg[14]_1 ,
    aresetn,
    full_n_reg_0,
    pop,
    show_ahead_reg_0,
    dout_valid_reg_0,
    if_din,
    mem_reg_0_1_0,
    mem_reg_0_6_0,
    E);
  output [13:0]\usedw_reg[13]_0 ;
  output src1_data_stream_0_s_empty_n;
  output src1_data_stream_0_s_full_n;
  output empty_n;
  output [0:0]S;
  output [7:0]Q;
  input \raddr_reg[0]_0 ;
  input aclk;
  input \usedw_reg[14]_0 ;
  input [3:0]O;
  input [3:0]\usedw_reg[7]_0 ;
  input [3:0]\usedw_reg[11]_0 ;
  input [2:0]\usedw_reg[14]_1 ;
  input aresetn;
  input full_n_reg_0;
  input pop;
  input show_ahead_reg_0;
  input dout_valid_reg_0;
  input [7:0]if_din;
  input [1:0]mem_reg_0_1_0;
  input [1:0]mem_reg_0_6_0;
  input [0:0]E;

  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [0:0]S;
  wire aclk;
  wire aresetn;
  wire [14:1]data0;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire dout_valid_i_1_n_0;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_i_4_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4_n_0;
  wire full_n_i_5_n_0;
  wire full_n_reg_0;
  wire [7:0]if_din;
  wire mem_reg_0_0_i_17_n_0;
  wire mem_reg_0_0_i_18_n_0;
  wire mem_reg_0_0_i_19_n_0;
  wire mem_reg_0_0_i_20_n_0;
  wire [1:0]mem_reg_0_1_0;
  wire [1:0]mem_reg_0_6_0;
  wire p_1_in;
  wire pop;
  wire [7:0]q_buf;
  wire [7:0]q_tmp;
  wire [14:0]raddr;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[10]_i_1_n_0 ;
  wire \raddr[11]_i_1_n_0 ;
  wire \raddr[12]_i_1_n_0 ;
  wire \raddr[13]_i_1_n_0 ;
  wire \raddr[14]_i_2_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[7]_i_1_n_0 ;
  wire \raddr[8]_i_1_n_0 ;
  wire \raddr[9]_i_1_n_0 ;
  wire \raddr_reg[0]_0 ;
  wire [14:0]rnext;
  wire rnext1_carry__0_n_0;
  wire rnext1_carry__0_n_1;
  wire rnext1_carry__0_n_2;
  wire rnext1_carry__0_n_3;
  wire rnext1_carry__1_n_0;
  wire rnext1_carry__1_n_1;
  wire rnext1_carry__1_n_2;
  wire rnext1_carry__1_n_3;
  wire rnext1_carry__2_n_3;
  wire rnext1_carry_n_0;
  wire rnext1_carry_n_1;
  wire rnext1_carry_n_2;
  wire rnext1_carry_n_3;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead1_carry__0_i_1_n_0;
  wire show_ahead1_carry_i_1_n_0;
  wire show_ahead1_carry_i_2_n_0;
  wire show_ahead1_carry_i_3_n_0;
  wire show_ahead1_carry_i_4__1_n_0;
  wire show_ahead1_carry_n_0;
  wire show_ahead1_carry_n_1;
  wire show_ahead1_carry_n_2;
  wire show_ahead1_carry_n_3;
  wire show_ahead_reg_0;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_0_s_full_n;
  wire [14:14]usedw_reg;
  wire [3:0]\usedw_reg[11]_0 ;
  wire [13:0]\usedw_reg[13]_0 ;
  wire \usedw_reg[14]_0 ;
  wire [2:0]\usedw_reg[14]_1 ;
  wire [3:0]\usedw_reg[7]_0 ;
  wire [14:0]waddr;
  wire waddr1_carry__0_n_0;
  wire waddr1_carry__0_n_1;
  wire waddr1_carry__0_n_2;
  wire waddr1_carry__0_n_3;
  wire waddr1_carry__0_n_4;
  wire waddr1_carry__0_n_5;
  wire waddr1_carry__0_n_6;
  wire waddr1_carry__0_n_7;
  wire waddr1_carry__1_n_0;
  wire waddr1_carry__1_n_1;
  wire waddr1_carry__1_n_2;
  wire waddr1_carry__1_n_3;
  wire waddr1_carry__1_n_4;
  wire waddr1_carry__1_n_5;
  wire waddr1_carry__1_n_6;
  wire waddr1_carry__1_n_7;
  wire waddr1_carry__2_n_3;
  wire waddr1_carry__2_n_6;
  wire waddr1_carry__2_n_7;
  wire waddr1_carry_n_0;
  wire waddr1_carry_n_1;
  wire waddr1_carry_n_2;
  wire waddr1_carry_n_3;
  wire waddr1_carry_n_4;
  wire waddr1_carry_n_5;
  wire waddr1_carry_n_6;
  wire waddr1_carry_n_7;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[10]_i_1_n_0 ;
  wire \waddr[11]_i_1_n_0 ;
  wire \waddr[12]_i_1_n_0 ;
  wire \waddr[13]_i_1_n_0 ;
  wire \waddr[14]_i_1_n_0 ;
  wire \waddr[14]_i_2_n_0 ;
  wire \waddr[14]_i_3_n_0 ;
  wire \waddr[14]_i_4_n_0 ;
  wire \waddr[14]_i_5_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[8]_i_1_n_0 ;
  wire \waddr[9]_i_1_n_0 ;
  wire NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_7_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_rnext1_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_rnext1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry_O_UNCONNECTED;
  wire [3:1]NLW_show_ahead1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_waddr1_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_waddr1_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\raddr_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1
       (.I0(src1_data_stream_0_s_empty_n),
        .I1(dout_valid_reg_0),
        .I2(empty_n),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(aclk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(src1_data_stream_0_s_empty_n),
        .R(\raddr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FF00FFF700)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(empty_n_i_3_n_0),
        .I2(empty_n_i_4_n_0),
        .I3(pop),
        .I4(full_n_reg_0),
        .I5(empty_n),
        .O(empty_n_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    empty_n_i_2
       (.I0(\usedw_reg[13]_0 [13]),
        .I1(\usedw_reg[13]_0 [12]),
        .I2(usedw_reg),
        .O(empty_n_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    empty_n_i_3
       (.I0(\usedw_reg[13]_0 [5]),
        .I1(\usedw_reg[13]_0 [3]),
        .I2(\usedw_reg[13]_0 [4]),
        .I3(\usedw_reg[13]_0 [11]),
        .I4(\usedw_reg[13]_0 [10]),
        .I5(\usedw_reg[13]_0 [9]),
        .O(empty_n_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    empty_n_i_4
       (.I0(\usedw_reg[13]_0 [8]),
        .I1(\usedw_reg[13]_0 [6]),
        .I2(\usedw_reg[13]_0 [7]),
        .I3(\usedw_reg[13]_0 [2]),
        .I4(\usedw_reg[13]_0 [1]),
        .I5(\usedw_reg[13]_0 [0]),
        .O(empty_n_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n),
        .R(\raddr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1
       (.I0(aresetn),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(pop),
        .I4(src1_data_stream_0_s_full_n),
        .O(full_n_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    full_n_i_2
       (.I0(full_n_i_3_n_0),
        .I1(\usedw_reg[13]_0 [3]),
        .I2(\usedw_reg[13]_0 [0]),
        .I3(\usedw_reg[13]_0 [2]),
        .I4(usedw_reg),
        .I5(full_n_i_4_n_0),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3
       (.I0(\usedw_reg[13]_0 [1]),
        .I1(\usedw_reg[13]_0 [4]),
        .I2(\usedw_reg[13]_0 [11]),
        .I3(\usedw_reg[13]_0 [12]),
        .O(full_n_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    full_n_i_4
       (.I0(full_n_i_5_n_0),
        .I1(\usedw_reg[13]_0 [13]),
        .I2(\usedw_reg[13]_0 [9]),
        .I3(\usedw_reg[13]_0 [5]),
        .I4(\usedw_reg[13]_0 [10]),
        .O(full_n_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    full_n_i_5
       (.I0(\usedw_reg[13]_0 [7]),
        .I1(\usedw_reg[13]_0 [6]),
        .I2(\usedw_reg[13]_0 [8]),
        .O(full_n_i_5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(src1_data_stream_0_s_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_0
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_0_DOBDO_UNCONNECTED[31:1],q_buf[0]}),
        .DOPADOP(NLW_mem_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_1_0[0],mem_reg_0_1_0[0],mem_reg_0_1_0[0],mem_reg_0_1_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_10__1
       (.I0(data0[5]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_11__1
       (.I0(data0[4]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[4]),
        .O(rnext[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_12__1
       (.I0(data0[3]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_13__1
       (.I0(data0[2]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_14__1
       (.I0(data0[1]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h34)) 
    mem_reg_0_0_i_15__1
       (.I0(mem_reg_0_0_i_17_n_0),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    mem_reg_0_0_i_17
       (.I0(mem_reg_0_0_i_18_n_0),
        .I1(mem_reg_0_0_i_19_n_0),
        .I2(mem_reg_0_0_i_20_n_0),
        .I3(raddr[14]),
        .I4(raddr[12]),
        .I5(raddr[10]),
        .O(mem_reg_0_0_i_17_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    mem_reg_0_0_i_18
       (.I0(raddr[2]),
        .I1(raddr[8]),
        .I2(raddr[4]),
        .I3(raddr[6]),
        .O(mem_reg_0_0_i_18_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    mem_reg_0_0_i_19
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[9]),
        .I3(raddr[13]),
        .O(mem_reg_0_0_i_19_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_1__1
       (.I0(data0[14]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[14]),
        .O(rnext[14]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_0_0_i_20
       (.I0(raddr[11]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[7]),
        .O(mem_reg_0_0_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_2__1
       (.I0(data0[13]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[13]),
        .O(rnext[13]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_3__1
       (.I0(data0[12]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[12]),
        .O(rnext[12]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_4__1
       (.I0(data0[11]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[11]),
        .O(rnext[11]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_5__1
       (.I0(data0[10]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[10]),
        .O(rnext[10]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_6__1
       (.I0(data0[9]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_7__1
       (.I0(data0[8]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[8]),
        .O(rnext[8]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_8__1
       (.I0(data0[7]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_9__1
       (.I0(data0[6]),
        .I1(mem_reg_0_0_i_17_n_0),
        .I2(pop),
        .I3(raddr[6]),
        .O(rnext[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_1
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_1_DOBDO_UNCONNECTED[31:1],q_buf[1]}),
        .DOPADOP(NLW_mem_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_1_0[1],mem_reg_0_1_0,mem_reg_0_1_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_2
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_2_DOBDO_UNCONNECTED[31:1],q_buf[2]}),
        .DOPADOP(NLW_mem_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_1_0[1],mem_reg_0_1_0[1],mem_reg_0_1_0[1],mem_reg_0_1_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_3
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_3_DOBDO_UNCONNECTED[31:1],q_buf[3]}),
        .DOPADOP(NLW_mem_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_1_0[1],mem_reg_0_1_0[1],mem_reg_0_1_0[1],mem_reg_0_1_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_4
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_4_DOBDO_UNCONNECTED[31:1],q_buf[4]}),
        .DOPADOP(NLW_mem_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_6_0[0],mem_reg_0_6_0[0],mem_reg_0_6_0[0],mem_reg_0_6_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_5
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_5_DOBDO_UNCONNECTED[31:1],q_buf[5]}),
        .DOPADOP(NLW_mem_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_6_0[0],mem_reg_0_6_0[0],mem_reg_0_6_0[0],mem_reg_0_6_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_6
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_6_DOBDO_UNCONNECTED[31:1],q_buf[6]}),
        .DOPADOP(NLW_mem_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_6_0[1],mem_reg_0_6_0,mem_reg_0_6_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_7
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_7_DOBDO_UNCONNECTED[31:1],q_buf[7]}),
        .DOPADOP(NLW_mem_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_0_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_6_0[1],mem_reg_0_6_0[1],mem_reg_0_6_0[1],mem_reg_0_6_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(\raddr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr[0]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[10]_i_1 
       (.I0(data0[10]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[11]_i_1 
       (.I0(data0[11]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[12]_i_1 
       (.I0(data0[12]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[13]_i_1 
       (.I0(data0[13]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[14]_i_2 
       (.I0(data0[14]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[1]_i_1 
       (.I0(data0[1]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[2]_i_1 
       (.I0(data0[2]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[3]_i_1 
       (.I0(data0[3]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[4]_i_1 
       (.I0(data0[4]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[5]_i_1 
       (.I0(data0[5]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[6]_i_1 
       (.I0(data0[6]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[7]_i_1 
       (.I0(data0[7]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[8]_i_1 
       (.I0(data0[8]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[9]_i_1 
       (.I0(data0[9]),
        .I1(mem_reg_0_0_i_17_n_0),
        .O(\raddr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr[0]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[10]_i_1_n_0 ),
        .Q(raddr[10]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[11] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[11]_i_1_n_0 ),
        .Q(raddr[11]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[12] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[12]_i_1_n_0 ),
        .Q(raddr[12]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[13] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[13]_i_1_n_0 ),
        .Q(raddr[13]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[14] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[14]_i_2_n_0 ),
        .Q(raddr[14]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(raddr[2]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_0 ),
        .Q(raddr[3]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr[4]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_0 ),
        .Q(raddr[5]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_0 ),
        .Q(raddr[6]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[7]_i_1_n_0 ),
        .Q(raddr[7]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[8]_i_1_n_0 ),
        .Q(raddr[8]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[9]_i_1_n_0 ),
        .Q(raddr[9]),
        .R(\raddr_reg[0]_0 ));
  CARRY4 rnext1_carry
       (.CI(1'b0),
        .CO({rnext1_carry_n_0,rnext1_carry_n_1,rnext1_carry_n_2,rnext1_carry_n_3}),
        .CYINIT(raddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(raddr[4:1]));
  CARRY4 rnext1_carry__0
       (.CI(rnext1_carry_n_0),
        .CO({rnext1_carry__0_n_0,rnext1_carry__0_n_1,rnext1_carry__0_n_2,rnext1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(raddr[8:5]));
  CARRY4 rnext1_carry__1
       (.CI(rnext1_carry__0_n_0),
        .CO({rnext1_carry__1_n_0,rnext1_carry__1_n_1,rnext1_carry__1_n_2,rnext1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(raddr[12:9]));
  CARRY4 rnext1_carry__2
       (.CI(rnext1_carry__1_n_0),
        .CO({NLW_rnext1_carry__2_CO_UNCONNECTED[3:1],rnext1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_rnext1_carry__2_O_UNCONNECTED[3:2],data0[14:13]}),
        .S({1'b0,1'b0,raddr[14:13]}));
  CARRY4 show_ahead1_carry
       (.CI(1'b0),
        .CO({show_ahead1_carry_n_0,show_ahead1_carry_n_1,show_ahead1_carry_n_2,show_ahead1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry_O_UNCONNECTED[3:0]),
        .S({show_ahead1_carry_i_1_n_0,show_ahead1_carry_i_2_n_0,show_ahead1_carry_i_3_n_0,show_ahead1_carry_i_4__1_n_0}));
  CARRY4 show_ahead1_carry__0
       (.CI(show_ahead1_carry_n_0),
        .CO({NLW_show_ahead1_carry__0_CO_UNCONNECTED[3:1],show_ahead1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,show_ahead1_carry__0_i_1_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry__0_i_1
       (.I0(\usedw_reg[13]_0 [13]),
        .I1(\usedw_reg[13]_0 [12]),
        .I2(usedw_reg),
        .O(show_ahead1_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_1
       (.I0(\usedw_reg[13]_0 [9]),
        .I1(\usedw_reg[13]_0 [10]),
        .I2(\usedw_reg[13]_0 [11]),
        .O(show_ahead1_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_2
       (.I0(\usedw_reg[13]_0 [7]),
        .I1(\usedw_reg[13]_0 [6]),
        .I2(\usedw_reg[13]_0 [8]),
        .O(show_ahead1_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_3
       (.I0(\usedw_reg[13]_0 [4]),
        .I1(\usedw_reg[13]_0 [3]),
        .I2(\usedw_reg[13]_0 [5]),
        .O(show_ahead1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    show_ahead1_carry_i_4__1
       (.I0(\usedw_reg[13]_0 [1]),
        .I1(\usedw_reg[13]_0 [2]),
        .I2(pop),
        .I3(\usedw_reg[13]_0 [0]),
        .O(show_ahead1_carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    show_ahead_i_1
       (.I0(show_ahead1),
        .I1(show_ahead_reg_0),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(aclk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(\raddr_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[12]_i_4 
       (.I0(usedw_reg),
        .I1(pop),
        .I2(show_ahead_reg_0),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(O[0]),
        .Q(\usedw_reg[13]_0 [0]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(\usedw_reg[11]_0 [2]),
        .Q(\usedw_reg[13]_0 [10]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[11] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(\usedw_reg[11]_0 [3]),
        .Q(\usedw_reg[13]_0 [11]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[12] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(\usedw_reg[14]_1 [0]),
        .Q(\usedw_reg[13]_0 [12]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[13] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(\usedw_reg[14]_1 [1]),
        .Q(\usedw_reg[13]_0 [13]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[14] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(\usedw_reg[14]_1 [2]),
        .Q(usedw_reg),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(O[1]),
        .Q(\usedw_reg[13]_0 [1]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(O[2]),
        .Q(\usedw_reg[13]_0 [2]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(O[3]),
        .Q(\usedw_reg[13]_0 [3]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(\usedw_reg[13]_0 [4]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(\usedw_reg[13]_0 [5]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(\usedw_reg[13]_0 [6]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(\usedw_reg[13]_0 [7]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(\usedw_reg[11]_0 [0]),
        .Q(\usedw_reg[13]_0 [8]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(aclk),
        .CE(\usedw_reg[14]_0 ),
        .D(\usedw_reg[11]_0 [1]),
        .Q(\usedw_reg[13]_0 [9]),
        .R(\raddr_reg[0]_0 ));
  CARRY4 waddr1_carry
       (.CI(1'b0),
        .CO({waddr1_carry_n_0,waddr1_carry_n_1,waddr1_carry_n_2,waddr1_carry_n_3}),
        .CYINIT(waddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({waddr1_carry_n_4,waddr1_carry_n_5,waddr1_carry_n_6,waddr1_carry_n_7}),
        .S(waddr[4:1]));
  CARRY4 waddr1_carry__0
       (.CI(waddr1_carry_n_0),
        .CO({waddr1_carry__0_n_0,waddr1_carry__0_n_1,waddr1_carry__0_n_2,waddr1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({waddr1_carry__0_n_4,waddr1_carry__0_n_5,waddr1_carry__0_n_6,waddr1_carry__0_n_7}),
        .S(waddr[8:5]));
  CARRY4 waddr1_carry__1
       (.CI(waddr1_carry__0_n_0),
        .CO({waddr1_carry__1_n_0,waddr1_carry__1_n_1,waddr1_carry__1_n_2,waddr1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({waddr1_carry__1_n_4,waddr1_carry__1_n_5,waddr1_carry__1_n_6,waddr1_carry__1_n_7}),
        .S(waddr[12:9]));
  CARRY4 waddr1_carry__2
       (.CI(waddr1_carry__1_n_0),
        .CO({NLW_waddr1_carry__2_CO_UNCONNECTED[3:1],waddr1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_waddr1_carry__2_O_UNCONNECTED[3:2],waddr1_carry__2_n_6,waddr1_carry__2_n_7}),
        .S({1'b0,1'b0,waddr[14:13]}));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \waddr[0]_i_1 
       (.I0(\waddr[14]_i_2_n_0 ),
        .I1(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[10]_i_1 
       (.I0(waddr1_carry__1_n_6),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[11]_i_1 
       (.I0(waddr1_carry__1_n_5),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[12]_i_1 
       (.I0(waddr1_carry__1_n_4),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[13]_i_1 
       (.I0(waddr1_carry__2_n_7),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[14]_i_1 
       (.I0(waddr1_carry__2_n_6),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \waddr[14]_i_2 
       (.I0(\waddr[14]_i_3_n_0 ),
        .I1(waddr[12]),
        .I2(waddr[14]),
        .I3(waddr[4]),
        .I4(\waddr[14]_i_4_n_0 ),
        .I5(\waddr[14]_i_5_n_0 ),
        .O(\waddr[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[14]_i_3 
       (.I0(waddr[11]),
        .I1(waddr[0]),
        .I2(waddr[9]),
        .I3(waddr[10]),
        .O(\waddr[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waddr[14]_i_4 
       (.I0(waddr[6]),
        .I1(waddr[5]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .O(\waddr[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \waddr[14]_i_5 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[3]),
        .I3(waddr[13]),
        .O(\waddr[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[1]_i_1 
       (.I0(waddr1_carry_n_7),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[2]_i_1 
       (.I0(waddr1_carry_n_6),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1 
       (.I0(waddr1_carry_n_5),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(waddr1_carry_n_4),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__0 
       (.I0(waddr1_carry__0_n_7),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(waddr1_carry__0_n_6),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(waddr1_carry__0_n_5),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[8]_i_1 
       (.I0(waddr1_carry__0_n_4),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[9]_i_1 
       (.I0(waddr1_carry__1_n_7),
        .I1(\waddr[14]_i_2_n_0 ),
        .O(\waddr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[10]_i_1_n_0 ),
        .Q(waddr[10]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[11]_i_1_n_0 ),
        .Q(waddr[11]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[12]_i_1_n_0 ),
        .Q(waddr[12]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[13]_i_1_n_0 ),
        .Q(waddr[13]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[14]_i_1_n_0 ),
        .Q(waddr[14]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(waddr[7]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[8]_i_1_n_0 ),
        .Q(waddr[8]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[9]_i_1_n_0 ),
        .Q(waddr[9]),
        .R(\raddr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d20000_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d20000_A_11
   (\usedw_reg[13]_0 ,
    src1_data_stream_1_s_empty_n,
    src1_data_stream_1_s_full_n,
    empty_n,
    \usedw_reg[14]_0 ,
    Q,
    \raddr_reg[0]_0 ,
    aclk,
    \usedw_reg[14]_1 ,
    \usedw_reg[3]_0 ,
    \usedw_reg[7]_0 ,
    \usedw_reg[11]_0 ,
    \usedw_reg[14]_2 ,
    aresetn,
    full_n_reg_0,
    pop,
    show_ahead_reg_0,
    dout_valid_reg_0,
    if_din,
    mem_reg_0_0_0,
    mem_reg_0_4_0,
    if_write,
    E);
  output [13:0]\usedw_reg[13]_0 ;
  output src1_data_stream_1_s_empty_n;
  output src1_data_stream_1_s_full_n;
  output empty_n;
  output [0:0]\usedw_reg[14]_0 ;
  output [7:0]Q;
  input \raddr_reg[0]_0 ;
  input aclk;
  input \usedw_reg[14]_1 ;
  input [3:0]\usedw_reg[3]_0 ;
  input [3:0]\usedw_reg[7]_0 ;
  input [3:0]\usedw_reg[11]_0 ;
  input [2:0]\usedw_reg[14]_2 ;
  input aresetn;
  input full_n_reg_0;
  input pop;
  input show_ahead_reg_0;
  input dout_valid_reg_0;
  input [7:0]if_din;
  input [0:0]mem_reg_0_0_0;
  input [1:0]mem_reg_0_4_0;
  input if_write;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire aresetn;
  wire [14:1]data0;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire dout_valid_i_1__0_n_0;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_i_4__0_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_i_4__0_n_0;
  wire full_n_i_5__0_n_0;
  wire full_n_reg_0;
  wire [7:0]if_din;
  wire if_write;
  wire [0:0]mem_reg_0_0_0;
  wire mem_reg_0_0_i_17__0_n_0;
  wire mem_reg_0_0_i_18__0_n_0;
  wire mem_reg_0_0_i_19__0_n_0;
  wire mem_reg_0_0_i_20__0_n_0;
  wire [1:0]mem_reg_0_4_0;
  wire p_1_in;
  wire pop;
  wire [7:0]q_buf;
  wire [7:0]q_tmp;
  wire [14:0]raddr;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[10]_i_1__0_n_0 ;
  wire \raddr[11]_i_1__0_n_0 ;
  wire \raddr[12]_i_1__0_n_0 ;
  wire \raddr[13]_i_1__0_n_0 ;
  wire \raddr[14]_i_2__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr[3]_i_1__0_n_0 ;
  wire \raddr[4]_i_1__0_n_0 ;
  wire \raddr[5]_i_1__0_n_0 ;
  wire \raddr[6]_i_1__0_n_0 ;
  wire \raddr[7]_i_1__0_n_0 ;
  wire \raddr[8]_i_1__0_n_0 ;
  wire \raddr[9]_i_1__0_n_0 ;
  wire \raddr_reg[0]_0 ;
  wire [14:0]rnext;
  wire rnext1_carry__0_n_0;
  wire rnext1_carry__0_n_1;
  wire rnext1_carry__0_n_2;
  wire rnext1_carry__0_n_3;
  wire rnext1_carry__1_n_0;
  wire rnext1_carry__1_n_1;
  wire rnext1_carry__1_n_2;
  wire rnext1_carry__1_n_3;
  wire rnext1_carry__2_n_3;
  wire rnext1_carry_n_0;
  wire rnext1_carry_n_1;
  wire rnext1_carry_n_2;
  wire rnext1_carry_n_3;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead1_carry__0_i_1__0_n_0;
  wire show_ahead1_carry_i_1__0_n_0;
  wire show_ahead1_carry_i_2__0_n_0;
  wire show_ahead1_carry_i_3__0_n_0;
  wire show_ahead1_carry_i_4__0_n_0;
  wire show_ahead1_carry_n_0;
  wire show_ahead1_carry_n_1;
  wire show_ahead1_carry_n_2;
  wire show_ahead1_carry_n_3;
  wire show_ahead_reg_0;
  wire src1_data_stream_1_s_empty_n;
  wire src1_data_stream_1_s_full_n;
  wire [14:14]usedw_reg;
  wire [3:0]\usedw_reg[11]_0 ;
  wire [13:0]\usedw_reg[13]_0 ;
  wire [0:0]\usedw_reg[14]_0 ;
  wire \usedw_reg[14]_1 ;
  wire [2:0]\usedw_reg[14]_2 ;
  wire [3:0]\usedw_reg[3]_0 ;
  wire [3:0]\usedw_reg[7]_0 ;
  wire [14:0]waddr;
  wire waddr1_carry__0_n_0;
  wire waddr1_carry__0_n_1;
  wire waddr1_carry__0_n_2;
  wire waddr1_carry__0_n_3;
  wire waddr1_carry__0_n_4;
  wire waddr1_carry__0_n_5;
  wire waddr1_carry__0_n_6;
  wire waddr1_carry__0_n_7;
  wire waddr1_carry__1_n_0;
  wire waddr1_carry__1_n_1;
  wire waddr1_carry__1_n_2;
  wire waddr1_carry__1_n_3;
  wire waddr1_carry__1_n_4;
  wire waddr1_carry__1_n_5;
  wire waddr1_carry__1_n_6;
  wire waddr1_carry__1_n_7;
  wire waddr1_carry__2_n_3;
  wire waddr1_carry__2_n_6;
  wire waddr1_carry__2_n_7;
  wire waddr1_carry_n_0;
  wire waddr1_carry_n_1;
  wire waddr1_carry_n_2;
  wire waddr1_carry_n_3;
  wire waddr1_carry_n_4;
  wire waddr1_carry_n_5;
  wire waddr1_carry_n_6;
  wire waddr1_carry_n_7;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[10]_i_1__0_n_0 ;
  wire \waddr[11]_i_1__0_n_0 ;
  wire \waddr[12]_i_1__0_n_0 ;
  wire \waddr[13]_i_1__0_n_0 ;
  wire \waddr[14]_i_1__0_n_0 ;
  wire \waddr[14]_i_2__0_n_0 ;
  wire \waddr[14]_i_3__0_n_0 ;
  wire \waddr[14]_i_4__0_n_0 ;
  wire \waddr[14]_i_5__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[7]_i_1__0_n_0 ;
  wire \waddr[8]_i_1__0_n_0 ;
  wire \waddr[9]_i_1__0_n_0 ;
  wire NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_7_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_rnext1_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_rnext1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry_O_UNCONNECTED;
  wire [3:1]NLW_show_ahead1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_waddr1_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_waddr1_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\raddr_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1__0
       (.I0(src1_data_stream_1_s_empty_n),
        .I1(dout_valid_reg_0),
        .I2(empty_n),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(aclk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(src1_data_stream_1_s_empty_n),
        .R(\raddr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FF00FFF700)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__0_n_0),
        .I1(empty_n_i_3__0_n_0),
        .I2(empty_n_i_4__0_n_0),
        .I3(pop),
        .I4(full_n_reg_0),
        .I5(empty_n),
        .O(empty_n_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    empty_n_i_2__0
       (.I0(\usedw_reg[13]_0 [13]),
        .I1(\usedw_reg[13]_0 [12]),
        .I2(usedw_reg),
        .O(empty_n_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    empty_n_i_3__0
       (.I0(\usedw_reg[13]_0 [5]),
        .I1(\usedw_reg[13]_0 [3]),
        .I2(\usedw_reg[13]_0 [4]),
        .I3(\usedw_reg[13]_0 [11]),
        .I4(\usedw_reg[13]_0 [10]),
        .I5(\usedw_reg[13]_0 [9]),
        .O(empty_n_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    empty_n_i_4__0
       (.I0(\usedw_reg[13]_0 [8]),
        .I1(\usedw_reg[13]_0 [6]),
        .I2(\usedw_reg[13]_0 [7]),
        .I3(\usedw_reg[13]_0 [2]),
        .I4(\usedw_reg[13]_0 [1]),
        .I5(\usedw_reg[13]_0 [0]),
        .O(empty_n_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n),
        .R(\raddr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__0
       (.I0(aresetn),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(pop),
        .I4(src1_data_stream_1_s_full_n),
        .O(full_n_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    full_n_i_2__0
       (.I0(full_n_i_3__0_n_0),
        .I1(\usedw_reg[13]_0 [3]),
        .I2(\usedw_reg[13]_0 [0]),
        .I3(\usedw_reg[13]_0 [2]),
        .I4(usedw_reg),
        .I5(full_n_i_4__0_n_0),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__0
       (.I0(\usedw_reg[13]_0 [1]),
        .I1(\usedw_reg[13]_0 [4]),
        .I2(\usedw_reg[13]_0 [11]),
        .I3(\usedw_reg[13]_0 [12]),
        .O(full_n_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    full_n_i_4__0
       (.I0(full_n_i_5__0_n_0),
        .I1(\usedw_reg[13]_0 [13]),
        .I2(\usedw_reg[13]_0 [9]),
        .I3(\usedw_reg[13]_0 [5]),
        .I4(\usedw_reg[13]_0 [10]),
        .O(full_n_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    full_n_i_5__0
       (.I0(\usedw_reg[13]_0 [7]),
        .I1(\usedw_reg[13]_0 [6]),
        .I2(\usedw_reg[13]_0 [8]),
        .O(full_n_i_5__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(src1_data_stream_1_s_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_0
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_0_DOBDO_UNCONNECTED[31:1],q_buf[0]}),
        .DOPADOP(NLW_mem_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_0_0,mem_reg_0_0_0,mem_reg_0_0_0,mem_reg_0_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_10__0
       (.I0(data0[5]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_11__0
       (.I0(data0[4]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[4]),
        .O(rnext[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_12__0
       (.I0(data0[3]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_13__0
       (.I0(data0[2]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_14__0
       (.I0(data0[1]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h34)) 
    mem_reg_0_0_i_15__0
       (.I0(mem_reg_0_0_i_17__0_n_0),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    mem_reg_0_0_i_17__0
       (.I0(mem_reg_0_0_i_18__0_n_0),
        .I1(mem_reg_0_0_i_19__0_n_0),
        .I2(mem_reg_0_0_i_20__0_n_0),
        .I3(raddr[6]),
        .I4(raddr[2]),
        .I5(raddr[8]),
        .O(mem_reg_0_0_i_17__0_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_0_0_i_18__0
       (.I0(raddr[11]),
        .I1(raddr[1]),
        .I2(raddr[9]),
        .I3(raddr[12]),
        .O(mem_reg_0_0_i_18__0_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    mem_reg_0_0_i_19__0
       (.I0(raddr[4]),
        .I1(raddr[14]),
        .I2(raddr[10]),
        .I3(raddr[13]),
        .O(mem_reg_0_0_i_19__0_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_1__0
       (.I0(data0[14]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[14]),
        .O(rnext[14]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    mem_reg_0_0_i_20__0
       (.I0(raddr[0]),
        .I1(raddr[7]),
        .I2(raddr[3]),
        .I3(raddr[5]),
        .O(mem_reg_0_0_i_20__0_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_2__0
       (.I0(data0[13]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[13]),
        .O(rnext[13]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_3__0
       (.I0(data0[12]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[12]),
        .O(rnext[12]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_4__0
       (.I0(data0[11]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[11]),
        .O(rnext[11]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_5__0
       (.I0(data0[10]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[10]),
        .O(rnext[10]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_6__0
       (.I0(data0[9]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_7__0
       (.I0(data0[8]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[8]),
        .O(rnext[8]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_8__0
       (.I0(data0[7]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_9__0
       (.I0(data0[6]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .I2(pop),
        .I3(raddr[6]),
        .O(rnext[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_1
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_1_DOBDO_UNCONNECTED[31:1],q_buf[1]}),
        .DOPADOP(NLW_mem_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_0_0,mem_reg_0_0_0,mem_reg_0_0_0,mem_reg_0_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_2
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_2_DOBDO_UNCONNECTED[31:1],q_buf[2]}),
        .DOPADOP(NLW_mem_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_4_0[0],mem_reg_0_4_0[0],mem_reg_0_4_0[0],mem_reg_0_4_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_3
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_3_DOBDO_UNCONNECTED[31:1],q_buf[3]}),
        .DOPADOP(NLW_mem_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_4_0[0],mem_reg_0_4_0[0],mem_reg_0_4_0[0],mem_reg_0_4_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_4
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_4_DOBDO_UNCONNECTED[31:1],q_buf[4]}),
        .DOPADOP(NLW_mem_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_4_0[1],mem_reg_0_4_0,mem_reg_0_4_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_5
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_5_DOBDO_UNCONNECTED[31:1],q_buf[5]}),
        .DOPADOP(NLW_mem_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_4_0[1],mem_reg_0_4_0[1],mem_reg_0_4_0[1],mem_reg_0_4_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_6
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_6_DOBDO_UNCONNECTED[31:1],q_buf[6]}),
        .DOPADOP(NLW_mem_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_4_0[1],mem_reg_0_4_0[1],mem_reg_0_4_0[1],mem_reg_0_4_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_7
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_7_DOBDO_UNCONNECTED[31:1],q_buf[7]}),
        .DOPADOP(NLW_mem_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_1_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({if_write,if_write,if_write,if_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(\raddr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr[0]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[10]_i_1__0 
       (.I0(data0[10]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[11]_i_1__0 
       (.I0(data0[11]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[12]_i_1__0 
       (.I0(data0[12]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[13]_i_1__0 
       (.I0(data0[13]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[14]_i_2__0 
       (.I0(data0[14]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[14]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[1]_i_1__0 
       (.I0(data0[1]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[2]_i_1__0 
       (.I0(data0[2]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[3]_i_1__0 
       (.I0(data0[3]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[4]_i_1__0 
       (.I0(data0[4]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[5]_i_1__0 
       (.I0(data0[5]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[6]_i_1__0 
       (.I0(data0[6]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[7]_i_1__0 
       (.I0(data0[7]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[8]_i_1__0 
       (.I0(data0[8]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[9]_i_1__0 
       (.I0(data0[9]),
        .I1(mem_reg_0_0_i_17__0_n_0),
        .O(\raddr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr[0]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[10]_i_1__0_n_0 ),
        .Q(raddr[10]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[11] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[11]_i_1__0_n_0 ),
        .Q(raddr[11]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[12] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[12]_i_1__0_n_0 ),
        .Q(raddr[12]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[13] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[13]_i_1__0_n_0 ),
        .Q(raddr[13]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[14] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[14]_i_2__0_n_0 ),
        .Q(raddr[14]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(raddr[1]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(raddr[2]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[3]_i_1__0_n_0 ),
        .Q(raddr[3]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_0 ),
        .Q(raddr[4]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_0 ),
        .Q(raddr[5]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[6]_i_1__0_n_0 ),
        .Q(raddr[6]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[7]_i_1__0_n_0 ),
        .Q(raddr[7]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[8]_i_1__0_n_0 ),
        .Q(raddr[8]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[9]_i_1__0_n_0 ),
        .Q(raddr[9]),
        .R(\raddr_reg[0]_0 ));
  CARRY4 rnext1_carry
       (.CI(1'b0),
        .CO({rnext1_carry_n_0,rnext1_carry_n_1,rnext1_carry_n_2,rnext1_carry_n_3}),
        .CYINIT(raddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(raddr[4:1]));
  CARRY4 rnext1_carry__0
       (.CI(rnext1_carry_n_0),
        .CO({rnext1_carry__0_n_0,rnext1_carry__0_n_1,rnext1_carry__0_n_2,rnext1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(raddr[8:5]));
  CARRY4 rnext1_carry__1
       (.CI(rnext1_carry__0_n_0),
        .CO({rnext1_carry__1_n_0,rnext1_carry__1_n_1,rnext1_carry__1_n_2,rnext1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(raddr[12:9]));
  CARRY4 rnext1_carry__2
       (.CI(rnext1_carry__1_n_0),
        .CO({NLW_rnext1_carry__2_CO_UNCONNECTED[3:1],rnext1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_rnext1_carry__2_O_UNCONNECTED[3:2],data0[14:13]}),
        .S({1'b0,1'b0,raddr[14:13]}));
  CARRY4 show_ahead1_carry
       (.CI(1'b0),
        .CO({show_ahead1_carry_n_0,show_ahead1_carry_n_1,show_ahead1_carry_n_2,show_ahead1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry_O_UNCONNECTED[3:0]),
        .S({show_ahead1_carry_i_1__0_n_0,show_ahead1_carry_i_2__0_n_0,show_ahead1_carry_i_3__0_n_0,show_ahead1_carry_i_4__0_n_0}));
  CARRY4 show_ahead1_carry__0
       (.CI(show_ahead1_carry_n_0),
        .CO({NLW_show_ahead1_carry__0_CO_UNCONNECTED[3:1],show_ahead1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,show_ahead1_carry__0_i_1__0_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry__0_i_1__0
       (.I0(\usedw_reg[13]_0 [13]),
        .I1(\usedw_reg[13]_0 [12]),
        .I2(usedw_reg),
        .O(show_ahead1_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_1__0
       (.I0(\usedw_reg[13]_0 [9]),
        .I1(\usedw_reg[13]_0 [10]),
        .I2(\usedw_reg[13]_0 [11]),
        .O(show_ahead1_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_2__0
       (.I0(\usedw_reg[13]_0 [7]),
        .I1(\usedw_reg[13]_0 [6]),
        .I2(\usedw_reg[13]_0 [8]),
        .O(show_ahead1_carry_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_3__0
       (.I0(\usedw_reg[13]_0 [4]),
        .I1(\usedw_reg[13]_0 [3]),
        .I2(\usedw_reg[13]_0 [5]),
        .O(show_ahead1_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    show_ahead1_carry_i_4__0
       (.I0(\usedw_reg[13]_0 [1]),
        .I1(\usedw_reg[13]_0 [2]),
        .I2(pop),
        .I3(\usedw_reg[13]_0 [0]),
        .O(show_ahead1_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    show_ahead_i_1__0
       (.I0(show_ahead1),
        .I1(show_ahead_reg_0),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(aclk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(\raddr_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[12]_i_4__0 
       (.I0(usedw_reg),
        .I1(pop),
        .I2(show_ahead_reg_0),
        .O(\usedw_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[3]_0 [0]),
        .Q(\usedw_reg[13]_0 [0]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[11]_0 [2]),
        .Q(\usedw_reg[13]_0 [10]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[11] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[11]_0 [3]),
        .Q(\usedw_reg[13]_0 [11]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[12] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[14]_2 [0]),
        .Q(\usedw_reg[13]_0 [12]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[13] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[14]_2 [1]),
        .Q(\usedw_reg[13]_0 [13]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[14] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[14]_2 [2]),
        .Q(usedw_reg),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[3]_0 [1]),
        .Q(\usedw_reg[13]_0 [1]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[3]_0 [2]),
        .Q(\usedw_reg[13]_0 [2]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[3]_0 [3]),
        .Q(\usedw_reg[13]_0 [3]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(\usedw_reg[13]_0 [4]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(\usedw_reg[13]_0 [5]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(\usedw_reg[13]_0 [6]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(\usedw_reg[13]_0 [7]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[11]_0 [0]),
        .Q(\usedw_reg[13]_0 [8]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[11]_0 [1]),
        .Q(\usedw_reg[13]_0 [9]),
        .R(\raddr_reg[0]_0 ));
  CARRY4 waddr1_carry
       (.CI(1'b0),
        .CO({waddr1_carry_n_0,waddr1_carry_n_1,waddr1_carry_n_2,waddr1_carry_n_3}),
        .CYINIT(waddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({waddr1_carry_n_4,waddr1_carry_n_5,waddr1_carry_n_6,waddr1_carry_n_7}),
        .S(waddr[4:1]));
  CARRY4 waddr1_carry__0
       (.CI(waddr1_carry_n_0),
        .CO({waddr1_carry__0_n_0,waddr1_carry__0_n_1,waddr1_carry__0_n_2,waddr1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({waddr1_carry__0_n_4,waddr1_carry__0_n_5,waddr1_carry__0_n_6,waddr1_carry__0_n_7}),
        .S(waddr[8:5]));
  CARRY4 waddr1_carry__1
       (.CI(waddr1_carry__0_n_0),
        .CO({waddr1_carry__1_n_0,waddr1_carry__1_n_1,waddr1_carry__1_n_2,waddr1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({waddr1_carry__1_n_4,waddr1_carry__1_n_5,waddr1_carry__1_n_6,waddr1_carry__1_n_7}),
        .S(waddr[12:9]));
  CARRY4 waddr1_carry__2
       (.CI(waddr1_carry__1_n_0),
        .CO({NLW_waddr1_carry__2_CO_UNCONNECTED[3:1],waddr1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_waddr1_carry__2_O_UNCONNECTED[3:2],waddr1_carry__2_n_6,waddr1_carry__2_n_7}),
        .S({1'b0,1'b0,waddr[14:13]}));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[14]_i_2__0_n_0 ),
        .I1(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[10]_i_1__0 
       (.I0(waddr1_carry__1_n_6),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[11]_i_1__0 
       (.I0(waddr1_carry__1_n_5),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[12]_i_1__0 
       (.I0(waddr1_carry__1_n_4),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[13]_i_1__0 
       (.I0(waddr1_carry__2_n_7),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[14]_i_1__0 
       (.I0(waddr1_carry__2_n_6),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \waddr[14]_i_2__0 
       (.I0(\waddr[14]_i_3__0_n_0 ),
        .I1(waddr[12]),
        .I2(waddr[14]),
        .I3(waddr[4]),
        .I4(\waddr[14]_i_4__0_n_0 ),
        .I5(\waddr[14]_i_5__0_n_0 ),
        .O(\waddr[14]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[14]_i_3__0 
       (.I0(waddr[11]),
        .I1(waddr[0]),
        .I2(waddr[9]),
        .I3(waddr[10]),
        .O(\waddr[14]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waddr[14]_i_4__0 
       (.I0(waddr[6]),
        .I1(waddr[5]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .O(\waddr[14]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \waddr[14]_i_5__0 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[3]),
        .I3(waddr[13]),
        .O(\waddr[14]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[1]_i_1__0 
       (.I0(waddr1_carry_n_7),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[2]_i_1__0 
       (.I0(waddr1_carry_n_6),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1__0 
       (.I0(waddr1_carry_n_5),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1__0 
       (.I0(waddr1_carry_n_4),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__1 
       (.I0(waddr1_carry__0_n_7),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1__0 
       (.I0(waddr1_carry__0_n_6),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(waddr1_carry__0_n_5),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[8]_i_1__0 
       (.I0(waddr1_carry__0_n_4),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[9]_i_1__0 
       (.I0(waddr1_carry__1_n_7),
        .I1(\waddr[14]_i_2__0_n_0 ),
        .O(\waddr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[10]_i_1__0_n_0 ),
        .Q(waddr[10]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[11]_i_1__0_n_0 ),
        .Q(waddr[11]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[12]_i_1__0_n_0 ),
        .Q(waddr[12]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[13]_i_1__0_n_0 ),
        .Q(waddr[13]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[14]_i_1__0_n_0 ),
        .Q(waddr[14]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[5]_i_1__1_n_0 ),
        .Q(waddr[5]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[7]_i_1__0_n_0 ),
        .Q(waddr[7]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[8]_i_1__0_n_0 ),
        .Q(waddr[8]),
        .R(\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[9]_i_1__0_n_0 ),
        .Q(waddr[9]),
        .R(\raddr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d20000_A" *) 
module miz_sys_hls_fast_corner_0_1_fifo_w8_d20000_A_12
   (aresetn_0,
    \usedw_reg[13]_0 ,
    src1_data_stream_2_s_empty_n,
    full_n_reg_0,
    empty_n,
    \usedw_reg[14]_0 ,
    Q,
    aclk,
    \usedw_reg[14]_1 ,
    \usedw_reg[3]_0 ,
    \usedw_reg[7]_0 ,
    \usedw_reg[11]_0 ,
    \usedw_reg[14]_2 ,
    aresetn,
    full_n_reg_1,
    pop,
    show_ahead_reg_0,
    src1_data_stream_0_s_full_n,
    src1_data_stream_1_s_full_n,
    p_src_data_stream_2_s_empty_n,
    p_src_data_stream_1_s_empty_n,
    p_src_data_stream_0_s_empty_n,
    dout_valid_reg_0,
    if_din,
    WEA,
    mem_reg_0_7_0,
    E);
  output aresetn_0;
  output [13:0]\usedw_reg[13]_0 ;
  output src1_data_stream_2_s_empty_n;
  output full_n_reg_0;
  output empty_n;
  output [0:0]\usedw_reg[14]_0 ;
  output [7:0]Q;
  input aclk;
  input \usedw_reg[14]_1 ;
  input [3:0]\usedw_reg[3]_0 ;
  input [3:0]\usedw_reg[7]_0 ;
  input [3:0]\usedw_reg[11]_0 ;
  input [2:0]\usedw_reg[14]_2 ;
  input aresetn;
  input full_n_reg_1;
  input pop;
  input show_ahead_reg_0;
  input src1_data_stream_0_s_full_n;
  input src1_data_stream_1_s_full_n;
  input p_src_data_stream_2_s_empty_n;
  input p_src_data_stream_1_s_empty_n;
  input p_src_data_stream_0_s_empty_n;
  input dout_valid_reg_0;
  input [7:0]if_din;
  input [1:0]WEA;
  input [1:0]mem_reg_0_7_0;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire [1:0]WEA;
  wire aclk;
  wire aresetn;
  wire aresetn_0;
  wire [14:1]data0;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire dout_valid_i_1__1_n_0;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_i_4__1_n_0;
  wire full_n_i_1__1_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_i_4__1_n_0;
  wire full_n_i_5__1_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [7:0]if_din;
  wire mem_reg_0_0_i_17__1_n_0;
  wire mem_reg_0_0_i_18__1_n_0;
  wire mem_reg_0_0_i_19__1_n_0;
  wire mem_reg_0_0_i_20__1_n_0;
  wire [1:0]mem_reg_0_7_0;
  wire p_1_in;
  wire p_src_data_stream_0_s_empty_n;
  wire p_src_data_stream_1_s_empty_n;
  wire p_src_data_stream_2_s_empty_n;
  wire pop;
  wire [7:0]q_buf;
  wire [7:0]q_tmp;
  wire [14:0]raddr;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[10]_i_1__1_n_0 ;
  wire \raddr[11]_i_1__1_n_0 ;
  wire \raddr[12]_i_1__1_n_0 ;
  wire \raddr[13]_i_1__1_n_0 ;
  wire \raddr[14]_i_2__1_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr[3]_i_1__1_n_0 ;
  wire \raddr[4]_i_1__1_n_0 ;
  wire \raddr[5]_i_1__1_n_0 ;
  wire \raddr[6]_i_1__1_n_0 ;
  wire \raddr[7]_i_1__1_n_0 ;
  wire \raddr[8]_i_1__1_n_0 ;
  wire \raddr[9]_i_1__1_n_0 ;
  wire [14:0]rnext;
  wire rnext1_carry__0_n_0;
  wire rnext1_carry__0_n_1;
  wire rnext1_carry__0_n_2;
  wire rnext1_carry__0_n_3;
  wire rnext1_carry__1_n_0;
  wire rnext1_carry__1_n_1;
  wire rnext1_carry__1_n_2;
  wire rnext1_carry__1_n_3;
  wire rnext1_carry__2_n_3;
  wire rnext1_carry_n_0;
  wire rnext1_carry_n_1;
  wire rnext1_carry_n_2;
  wire rnext1_carry_n_3;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead1_carry__0_i_1__1_n_0;
  wire show_ahead1_carry_i_1__1_n_0;
  wire show_ahead1_carry_i_2__1_n_0;
  wire show_ahead1_carry_i_3__1_n_0;
  wire show_ahead1_carry_i_4_n_0;
  wire show_ahead1_carry_n_0;
  wire show_ahead1_carry_n_1;
  wire show_ahead1_carry_n_2;
  wire show_ahead1_carry_n_3;
  wire show_ahead_reg_0;
  wire src1_data_stream_0_s_full_n;
  wire src1_data_stream_1_s_full_n;
  wire src1_data_stream_2_s_empty_n;
  wire src1_data_stream_2_s_full_n;
  wire [14:14]usedw_reg;
  wire [3:0]\usedw_reg[11]_0 ;
  wire [13:0]\usedw_reg[13]_0 ;
  wire [0:0]\usedw_reg[14]_0 ;
  wire \usedw_reg[14]_1 ;
  wire [2:0]\usedw_reg[14]_2 ;
  wire [3:0]\usedw_reg[3]_0 ;
  wire [3:0]\usedw_reg[7]_0 ;
  wire [14:0]waddr;
  wire waddr1_carry__0_n_0;
  wire waddr1_carry__0_n_1;
  wire waddr1_carry__0_n_2;
  wire waddr1_carry__0_n_3;
  wire waddr1_carry__0_n_4;
  wire waddr1_carry__0_n_5;
  wire waddr1_carry__0_n_6;
  wire waddr1_carry__0_n_7;
  wire waddr1_carry__1_n_0;
  wire waddr1_carry__1_n_1;
  wire waddr1_carry__1_n_2;
  wire waddr1_carry__1_n_3;
  wire waddr1_carry__1_n_4;
  wire waddr1_carry__1_n_5;
  wire waddr1_carry__1_n_6;
  wire waddr1_carry__1_n_7;
  wire waddr1_carry__2_n_3;
  wire waddr1_carry__2_n_6;
  wire waddr1_carry__2_n_7;
  wire waddr1_carry_n_0;
  wire waddr1_carry_n_1;
  wire waddr1_carry_n_2;
  wire waddr1_carry_n_3;
  wire waddr1_carry_n_4;
  wire waddr1_carry_n_5;
  wire waddr1_carry_n_6;
  wire waddr1_carry_n_7;
  wire \waddr[0]_i_1__1_n_0 ;
  wire \waddr[10]_i_1__1_n_0 ;
  wire \waddr[11]_i_1__1_n_0 ;
  wire \waddr[12]_i_1__1_n_0 ;
  wire \waddr[13]_i_1__1_n_0 ;
  wire \waddr[14]_i_1__1_n_0 ;
  wire \waddr[14]_i_2__1_n_0 ;
  wire \waddr[14]_i_3__1_n_0 ;
  wire \waddr[14]_i_4__1_n_0 ;
  wire \waddr[14]_i_5__1_n_0 ;
  wire \waddr[1]_i_1__1_n_0 ;
  wire \waddr[2]_i_1__1_n_0 ;
  wire \waddr[3]_i_1__1_n_0 ;
  wire \waddr[4]_i_1__1_n_0 ;
  wire \waddr[5]_i_1__2_n_0 ;
  wire \waddr[6]_i_1__1_n_0 ;
  wire \waddr[7]_i_1__1_n_0 ;
  wire \waddr[8]_i_1__1_n_0 ;
  wire \waddr[9]_i_1__1_n_0 ;
  wire NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_mem_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_7_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_rnext1_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_rnext1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry_O_UNCONNECTED;
  wire [3:1]NLW_show_ahead1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_waddr1_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_waddr1_carry__2_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[0]_i_1 
       (.I0(aresetn),
        .O(aresetn_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(src1_data_stream_2_s_full_n),
        .I1(src1_data_stream_0_s_full_n),
        .I2(src1_data_stream_1_s_full_n),
        .I3(p_src_data_stream_2_s_empty_n),
        .I4(p_src_data_stream_1_s_empty_n),
        .I5(p_src_data_stream_0_s_empty_n),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(aclk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(aresetn_0));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1__1
       (.I0(src1_data_stream_2_s_empty_n),
        .I1(dout_valid_reg_0),
        .I2(empty_n),
        .O(dout_valid_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(aclk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_0),
        .Q(src1_data_stream_2_s_empty_n),
        .R(aresetn_0));
  LUT6 #(
    .INIT(64'hFFFFF7FF00FFF700)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(empty_n_i_4__1_n_0),
        .I3(pop),
        .I4(full_n_reg_1),
        .I5(empty_n),
        .O(empty_n_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    empty_n_i_2__1
       (.I0(\usedw_reg[13]_0 [13]),
        .I1(\usedw_reg[13]_0 [12]),
        .I2(usedw_reg),
        .O(empty_n_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    empty_n_i_3__1
       (.I0(\usedw_reg[13]_0 [5]),
        .I1(\usedw_reg[13]_0 [3]),
        .I2(\usedw_reg[13]_0 [4]),
        .I3(\usedw_reg[13]_0 [11]),
        .I4(\usedw_reg[13]_0 [10]),
        .I5(\usedw_reg[13]_0 [9]),
        .O(empty_n_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    empty_n_i_4__1
       (.I0(\usedw_reg[13]_0 [8]),
        .I1(\usedw_reg[13]_0 [6]),
        .I2(\usedw_reg[13]_0 [7]),
        .I3(\usedw_reg[13]_0 [2]),
        .I4(\usedw_reg[13]_0 [1]),
        .I5(\usedw_reg[13]_0 [0]),
        .O(empty_n_i_4__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n),
        .R(aresetn_0));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__1
       (.I0(aresetn),
        .I1(p_1_in),
        .I2(full_n_reg_1),
        .I3(pop),
        .I4(src1_data_stream_2_s_full_n),
        .O(full_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    full_n_i_2__1
       (.I0(full_n_i_3__1_n_0),
        .I1(\usedw_reg[13]_0 [3]),
        .I2(\usedw_reg[13]_0 [0]),
        .I3(\usedw_reg[13]_0 [2]),
        .I4(usedw_reg),
        .I5(full_n_i_4__1_n_0),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__1
       (.I0(\usedw_reg[13]_0 [1]),
        .I1(\usedw_reg[13]_0 [4]),
        .I2(\usedw_reg[13]_0 [11]),
        .I3(\usedw_reg[13]_0 [12]),
        .O(full_n_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    full_n_i_4__1
       (.I0(full_n_i_5__1_n_0),
        .I1(\usedw_reg[13]_0 [13]),
        .I2(\usedw_reg[13]_0 [9]),
        .I3(\usedw_reg[13]_0 [5]),
        .I4(\usedw_reg[13]_0 [10]),
        .O(full_n_i_4__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    full_n_i_5__1
       (.I0(\usedw_reg[13]_0 [7]),
        .I1(\usedw_reg[13]_0 [6]),
        .I2(\usedw_reg[13]_0 [8]),
        .O(full_n_i_5__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(aclk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(src1_data_stream_2_s_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_0
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_0_DOBDO_UNCONNECTED[31:1],q_buf[0]}),
        .DOPADOP(NLW_mem_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_1
       (.I0(data0[14]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[14]),
        .O(rnext[14]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_10
       (.I0(data0[5]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_11
       (.I0(data0[4]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[4]),
        .O(rnext[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_12
       (.I0(data0[3]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_13
       (.I0(data0[2]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_14
       (.I0(data0[1]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h34)) 
    mem_reg_0_0_i_15
       (.I0(mem_reg_0_0_i_17__1_n_0),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    mem_reg_0_0_i_17__1
       (.I0(mem_reg_0_0_i_18__1_n_0),
        .I1(mem_reg_0_0_i_19__1_n_0),
        .I2(mem_reg_0_0_i_20__1_n_0),
        .I3(raddr[6]),
        .I4(raddr[2]),
        .I5(raddr[8]),
        .O(mem_reg_0_0_i_17__1_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_0_0_i_18__1
       (.I0(raddr[11]),
        .I1(raddr[1]),
        .I2(raddr[9]),
        .I3(raddr[12]),
        .O(mem_reg_0_0_i_18__1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    mem_reg_0_0_i_19__1
       (.I0(raddr[4]),
        .I1(raddr[14]),
        .I2(raddr[10]),
        .I3(raddr[13]),
        .O(mem_reg_0_0_i_19__1_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_2
       (.I0(data0[13]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[13]),
        .O(rnext[13]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    mem_reg_0_0_i_20__1
       (.I0(raddr[0]),
        .I1(raddr[7]),
        .I2(raddr[3]),
        .I3(raddr[5]),
        .O(mem_reg_0_0_i_20__1_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_3
       (.I0(data0[12]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[12]),
        .O(rnext[12]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_4
       (.I0(data0[11]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[11]),
        .O(rnext[11]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_5
       (.I0(data0[10]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[10]),
        .O(rnext[10]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_6
       (.I0(data0[9]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_7
       (.I0(data0[8]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[8]),
        .O(rnext[8]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_8
       (.I0(data0[7]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h2F20)) 
    mem_reg_0_0_i_9
       (.I0(data0[6]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .I2(pop),
        .I3(raddr[6]),
        .O(rnext[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_1
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_1_DOBDO_UNCONNECTED[31:1],q_buf[1]}),
        .DOPADOP(NLW_mem_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_2
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_2_DOBDO_UNCONNECTED[31:1],q_buf[2]}),
        .DOPADOP(NLW_mem_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_3
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_3_DOBDO_UNCONNECTED[31:1],q_buf[3]}),
        .DOPADOP(NLW_mem_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_4
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_4_DOBDO_UNCONNECTED[31:1],q_buf[4]}),
        .DOPADOP(NLW_mem_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_5
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_5_DOBDO_UNCONNECTED[31:1],q_buf[5]}),
        .DOPADOP(NLW_mem_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_7_0[0],mem_reg_0_7_0[0],mem_reg_0_7_0[0],mem_reg_0_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_6
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_6_DOBDO_UNCONNECTED[31:1],q_buf[6]}),
        .DOPADOP(NLW_mem_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_7_0[0],mem_reg_0_7_0[0],mem_reg_0_7_0[0],mem_reg_0_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160000" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    mem_reg_0_7
       (.ADDRARDADDR({1'b1,waddr}),
        .ADDRBWRADDR({1'b1,rnext}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(NLW_mem_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_7_DOBDO_UNCONNECTED[31:1],q_buf[7]}),
        .DOPADOP(NLW_mem_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(src1_data_stream_2_s_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({mem_reg_0_7_0[1],mem_reg_0_7_0,mem_reg_0_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(aresetn_0));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr[0]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[10]_i_1__1 
       (.I0(data0[10]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[11]_i_1__1 
       (.I0(data0[11]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[12]_i_1__1 
       (.I0(data0[12]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[13]_i_1__1 
       (.I0(data0[13]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[14]_i_2__1 
       (.I0(data0[14]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[14]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[1]_i_1__1 
       (.I0(data0[1]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[2]_i_1__1 
       (.I0(data0[2]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[3]_i_1__1 
       (.I0(data0[3]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[4]_i_1__1 
       (.I0(data0[4]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[5]_i_1__1 
       (.I0(data0[5]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[6]_i_1__1 
       (.I0(data0[6]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[7]_i_1__1 
       (.I0(data0[7]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[8]_i_1__1 
       (.I0(data0[8]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[9]_i_1__1 
       (.I0(data0[9]),
        .I1(mem_reg_0_0_i_17__1_n_0),
        .O(\raddr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(raddr[0]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[10]_i_1__1_n_0 ),
        .Q(raddr[10]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[11] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[11]_i_1__1_n_0 ),
        .Q(raddr[11]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[12] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[12]_i_1__1_n_0 ),
        .Q(raddr[12]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[13] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[13]_i_1__1_n_0 ),
        .Q(raddr[13]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[14] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[14]_i_2__1_n_0 ),
        .Q(raddr[14]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(raddr[1]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[2]_i_1__1_n_0 ),
        .Q(raddr[2]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[3]_i_1__1_n_0 ),
        .Q(raddr[3]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[4]_i_1__1_n_0 ),
        .Q(raddr[4]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[5]_i_1__1_n_0 ),
        .Q(raddr[5]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[6]_i_1__1_n_0 ),
        .Q(raddr[6]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[7]_i_1__1_n_0 ),
        .Q(raddr[7]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[8]_i_1__1_n_0 ),
        .Q(raddr[8]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(aclk),
        .CE(pop),
        .D(\raddr[9]_i_1__1_n_0 ),
        .Q(raddr[9]),
        .R(aresetn_0));
  CARRY4 rnext1_carry
       (.CI(1'b0),
        .CO({rnext1_carry_n_0,rnext1_carry_n_1,rnext1_carry_n_2,rnext1_carry_n_3}),
        .CYINIT(raddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(raddr[4:1]));
  CARRY4 rnext1_carry__0
       (.CI(rnext1_carry_n_0),
        .CO({rnext1_carry__0_n_0,rnext1_carry__0_n_1,rnext1_carry__0_n_2,rnext1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(raddr[8:5]));
  CARRY4 rnext1_carry__1
       (.CI(rnext1_carry__0_n_0),
        .CO({rnext1_carry__1_n_0,rnext1_carry__1_n_1,rnext1_carry__1_n_2,rnext1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(raddr[12:9]));
  CARRY4 rnext1_carry__2
       (.CI(rnext1_carry__1_n_0),
        .CO({NLW_rnext1_carry__2_CO_UNCONNECTED[3:1],rnext1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_rnext1_carry__2_O_UNCONNECTED[3:2],data0[14:13]}),
        .S({1'b0,1'b0,raddr[14:13]}));
  CARRY4 show_ahead1_carry
       (.CI(1'b0),
        .CO({show_ahead1_carry_n_0,show_ahead1_carry_n_1,show_ahead1_carry_n_2,show_ahead1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry_O_UNCONNECTED[3:0]),
        .S({show_ahead1_carry_i_1__1_n_0,show_ahead1_carry_i_2__1_n_0,show_ahead1_carry_i_3__1_n_0,show_ahead1_carry_i_4_n_0}));
  CARRY4 show_ahead1_carry__0
       (.CI(show_ahead1_carry_n_0),
        .CO({NLW_show_ahead1_carry__0_CO_UNCONNECTED[3:1],show_ahead1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,show_ahead1_carry__0_i_1__1_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry__0_i_1__1
       (.I0(\usedw_reg[13]_0 [13]),
        .I1(\usedw_reg[13]_0 [12]),
        .I2(usedw_reg),
        .O(show_ahead1_carry__0_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_1__1
       (.I0(\usedw_reg[13]_0 [9]),
        .I1(\usedw_reg[13]_0 [10]),
        .I2(\usedw_reg[13]_0 [11]),
        .O(show_ahead1_carry_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_2__1
       (.I0(\usedw_reg[13]_0 [7]),
        .I1(\usedw_reg[13]_0 [6]),
        .I2(\usedw_reg[13]_0 [8]),
        .O(show_ahead1_carry_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_3__1
       (.I0(\usedw_reg[13]_0 [4]),
        .I1(\usedw_reg[13]_0 [3]),
        .I2(\usedw_reg[13]_0 [5]),
        .O(show_ahead1_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    show_ahead1_carry_i_4
       (.I0(\usedw_reg[13]_0 [1]),
        .I1(\usedw_reg[13]_0 [2]),
        .I2(pop),
        .I3(\usedw_reg[13]_0 [0]),
        .O(show_ahead1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    show_ahead_i_1__1
       (.I0(show_ahead1),
        .I1(show_ahead_reg_0),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(aclk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(aresetn_0));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[12]_i_4__1 
       (.I0(usedw_reg),
        .I1(pop),
        .I2(show_ahead_reg_0),
        .O(\usedw_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[3]_0 [0]),
        .Q(\usedw_reg[13]_0 [0]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[11]_0 [2]),
        .Q(\usedw_reg[13]_0 [10]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[11] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[11]_0 [3]),
        .Q(\usedw_reg[13]_0 [11]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[12] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[14]_2 [0]),
        .Q(\usedw_reg[13]_0 [12]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[13] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[14]_2 [1]),
        .Q(\usedw_reg[13]_0 [13]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[14] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[14]_2 [2]),
        .Q(usedw_reg),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[3]_0 [1]),
        .Q(\usedw_reg[13]_0 [1]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[3]_0 [2]),
        .Q(\usedw_reg[13]_0 [2]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[3]_0 [3]),
        .Q(\usedw_reg[13]_0 [3]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(\usedw_reg[13]_0 [4]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(\usedw_reg[13]_0 [5]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(\usedw_reg[13]_0 [6]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(\usedw_reg[13]_0 [7]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[11]_0 [0]),
        .Q(\usedw_reg[13]_0 [8]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(aclk),
        .CE(\usedw_reg[14]_1 ),
        .D(\usedw_reg[11]_0 [1]),
        .Q(\usedw_reg[13]_0 [9]),
        .R(aresetn_0));
  CARRY4 waddr1_carry
       (.CI(1'b0),
        .CO({waddr1_carry_n_0,waddr1_carry_n_1,waddr1_carry_n_2,waddr1_carry_n_3}),
        .CYINIT(waddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({waddr1_carry_n_4,waddr1_carry_n_5,waddr1_carry_n_6,waddr1_carry_n_7}),
        .S(waddr[4:1]));
  CARRY4 waddr1_carry__0
       (.CI(waddr1_carry_n_0),
        .CO({waddr1_carry__0_n_0,waddr1_carry__0_n_1,waddr1_carry__0_n_2,waddr1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({waddr1_carry__0_n_4,waddr1_carry__0_n_5,waddr1_carry__0_n_6,waddr1_carry__0_n_7}),
        .S(waddr[8:5]));
  CARRY4 waddr1_carry__1
       (.CI(waddr1_carry__0_n_0),
        .CO({waddr1_carry__1_n_0,waddr1_carry__1_n_1,waddr1_carry__1_n_2,waddr1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({waddr1_carry__1_n_4,waddr1_carry__1_n_5,waddr1_carry__1_n_6,waddr1_carry__1_n_7}),
        .S(waddr[12:9]));
  CARRY4 waddr1_carry__2
       (.CI(waddr1_carry__1_n_0),
        .CO({NLW_waddr1_carry__2_CO_UNCONNECTED[3:1],waddr1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_waddr1_carry__2_O_UNCONNECTED[3:2],waddr1_carry__2_n_6,waddr1_carry__2_n_7}),
        .S({1'b0,1'b0,waddr[14:13]}));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr[14]_i_2__1_n_0 ),
        .I1(waddr[0]),
        .O(\waddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[10]_i_1__1 
       (.I0(waddr1_carry__1_n_6),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[11]_i_1__1 
       (.I0(waddr1_carry__1_n_5),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[12]_i_1__1 
       (.I0(waddr1_carry__1_n_4),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[13]_i_1__1 
       (.I0(waddr1_carry__2_n_7),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[14]_i_1__1 
       (.I0(waddr1_carry__2_n_6),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \waddr[14]_i_2__1 
       (.I0(\waddr[14]_i_3__1_n_0 ),
        .I1(waddr[12]),
        .I2(waddr[14]),
        .I3(waddr[4]),
        .I4(\waddr[14]_i_4__1_n_0 ),
        .I5(\waddr[14]_i_5__1_n_0 ),
        .O(\waddr[14]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[14]_i_3__1 
       (.I0(waddr[11]),
        .I1(waddr[0]),
        .I2(waddr[9]),
        .I3(waddr[10]),
        .O(\waddr[14]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waddr[14]_i_4__1 
       (.I0(waddr[6]),
        .I1(waddr[5]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .O(\waddr[14]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \waddr[14]_i_5__1 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[3]),
        .I3(waddr[13]),
        .O(\waddr[14]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[1]_i_1__1 
       (.I0(waddr1_carry_n_7),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[2]_i_1__1 
       (.I0(waddr1_carry_n_6),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1__1 
       (.I0(waddr1_carry_n_5),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1__1 
       (.I0(waddr1_carry_n_4),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__2 
       (.I0(waddr1_carry__0_n_7),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1__1 
       (.I0(waddr1_carry__0_n_6),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__1 
       (.I0(waddr1_carry__0_n_5),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[8]_i_1__1 
       (.I0(waddr1_carry__0_n_4),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[9]_i_1__1 
       (.I0(waddr1_carry__1_n_7),
        .I1(\waddr[14]_i_2__1_n_0 ),
        .O(\waddr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[0]_i_1__1_n_0 ),
        .Q(waddr[0]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[10]_i_1__1_n_0 ),
        .Q(waddr[10]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[11]_i_1__1_n_0 ),
        .Q(waddr[11]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[12]_i_1__1_n_0 ),
        .Q(waddr[12]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[13]_i_1__1_n_0 ),
        .Q(waddr[13]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[14]_i_1__1_n_0 ),
        .Q(waddr[14]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[1]_i_1__1_n_0 ),
        .Q(waddr[1]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[2]_i_1__1_n_0 ),
        .Q(waddr[2]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[3]_i_1__1_n_0 ),
        .Q(waddr[3]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[4]_i_1__1_n_0 ),
        .Q(waddr[4]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[5]_i_1__2_n_0 ),
        .Q(waddr[5]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[6]_i_1__1_n_0 ),
        .Q(waddr[6]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[7]_i_1__1_n_0 ),
        .Q(waddr[7]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[8]_i_1__1_n_0 ),
        .Q(waddr[8]),
        .R(aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\waddr[9]_i_1__1_n_0 ),
        .Q(waddr[9]),
        .R(aresetn_0));
endmodule

(* ORIG_REF_NAME = "hls_fast_corner" *) 
module miz_sys_hls_fast_corner_0_1_hls_fast_corner
   (aresetn_0,
    INPUT_STREAM_TREADY,
    \j_V_reg_4511_reg[10] ,
    p_0_in,
    \j_V_reg_4511_reg[2] ,
    Q,
    \ap_CS_fsm_reg[1] ,
    \_rows_reg[10] ,
    \_rows_reg[10]_0 ,
    \_cols_reg[10] ,
    \t_V_reg_225_reg[10] ,
    OUTPUT_STREAM_TVALID,
    \r_V_6_6_i_i_reg_4725_reg[8] ,
    \r_V_5_i_i_reg_4664_reg[8] ,
    \r_V_6_4_i_i_reg_4706_reg[8] ,
    \r_V_3_i_i_reg_4650_reg[8] ,
    \r_V_6_2_i_i_reg_4692_reg[8] ,
    \r_V_1_i_i_reg_4636_reg[8] ,
    \r_V_6_7_i_i_reg_4737_reg[8] ,
    \r_V_i_i_reg_4629_reg[8] ,
    \r_V_2_i_i_reg_4643_reg[8] ,
    \r_V_4_i_i_reg_4657_reg[8] ,
    \r_V_6_5_i_i_reg_4713_reg[8] ,
    \r_V_6_3_i_i_reg_4699_reg[8] ,
    \j_V_reg_4511_reg[0] ,
    \j_V_reg_4511_reg[1] ,
    \_cols_reg[7] ,
    \count_1_i_7_i_i_reg_4840_reg[0]_i_3 ,
    \r_V_5_i_i_reg_4664_reg[8]_0 ,
    \r_V_4_i_i_reg_4657_reg[8]_0 ,
    \r_V_3_i_i_reg_4650_reg[8]_0 ,
    \or_cond7_i_i_reg_4780_reg[0]_i_2 ,
    \r_V_1_i_i_reg_4636_reg[8]_0 ,
    \r_V_2_i_i_reg_4643_reg[8]_0 ,
    \r_V_i_i_reg_4629_reg[8]_0 ,
    \t_V_reg_562_reg[7] ,
    \lhs_V_i_i_reg_4615_reg[7] ,
    \lhs_V_i_i_reg_4615_reg[7]_0 ,
    \lhs_V_i_i_reg_4615_reg[7]_1 ,
    \lhs_V_i_i_reg_4615_reg[7]_2 ,
    \lhs_V_i_i_reg_4615_reg[7]_3 ,
    \r_V_5_i_i_reg_4664_reg[7] ,
    \r_V_5_i_i_reg_4664_reg[8]_1 ,
    \r_V_4_i_i_reg_4657_reg[7] ,
    \r_V_4_i_i_reg_4657_reg[8]_1 ,
    \r_V_3_i_i_reg_4650_reg[7] ,
    \r_V_3_i_i_reg_4650_reg[8]_1 ,
    \r_V_2_i_i_reg_4643_reg[7] ,
    \r_V_2_i_i_reg_4643_reg[8]_1 ,
    \r_V_1_i_i_reg_4636_reg[7] ,
    \r_V_1_i_i_reg_4636_reg[8]_1 ,
    \r_V_i_i_reg_4629_reg[7] ,
    \r_V_i_i_reg_4629_reg[8]_1 ,
    \r_V_6_7_i_i_reg_4737_reg[7] ,
    \r_V_6_7_i_i_reg_4737_reg[8]_0 ,
    \r_V_6_6_i_i_reg_4725_reg[7] ,
    \r_V_6_6_i_i_reg_4725_reg[8]_0 ,
    \r_V_6_5_i_i_reg_4713_reg[7] ,
    \r_V_6_5_i_i_reg_4713_reg[8]_0 ,
    \r_V_6_4_i_i_reg_4706_reg[7] ,
    \r_V_6_4_i_i_reg_4706_reg[8]_0 ,
    \r_V_6_3_i_i_reg_4699_reg[7] ,
    \r_V_6_3_i_i_reg_4699_reg[8]_0 ,
    \r_V_6_2_i_i_reg_4692_reg[7] ,
    \r_V_6_2_i_i_reg_4692_reg[8]_0 ,
    \lhs_V_i_i_reg_4615_reg[7]_4 ,
    \_threhold_reg[7] ,
    \lhs_V_i_i_reg_4615_reg[7]_5 ,
    \_threhold_reg[7]_0 ,
    \lhs_V_i_i_reg_4615_reg[7]_6 ,
    \_threhold_reg[7]_1 ,
    \ap_CS_fsm_reg[3] ,
    \s_axi_CONTROL_BUS_ARADDR[4] ,
    \ap_CS_fsm_reg[1]_0 ,
    i_V_reg_3410,
    \t_V_reg_237_reg[10] ,
    \t_V_6_reg_248_reg[10] ,
    \t_V_4_reg_303_reg[10] ,
    \t_V_reg_292_reg[10] ,
    \j_i_reg_218_reg[10] ,
    \i_i_reg_207_reg[10] ,
    \t_V_5_reg_285_reg[10] ,
    \t_V_5_reg_285_reg[9] ,
    \t_V_5_reg_285_reg[8] ,
    \t_V_5_reg_285_reg[10]_0 ,
    \t_V_reg_274_reg[10] ,
    \t_V_2_reg_236_reg[10] ,
    s_axi_CONTROL_BUS_ARVALID_0,
    \t_V_5_reg_285_reg[7] ,
    OUTPUT_STREAM_TUSER,
    OUTPUT_STREAM_TLAST,
    OUTPUT_STREAM_TDATA,
    aclk,
    \exitcond4_i_i_reg_4507_reg[0] ,
    p_10_in,
    p_9_in,
    tmp_62_i_i_fu_2298_p2,
    p_8_in,
    tmp_62_3_i_i_fu_2352_p2,
    tmp_62_5_i_i_fu_2388_p2,
    tmp_62_4_i_i_fu_2370_p2,
    tmp_62_2_i_i_fu_2334_p2,
    tmp_62_1_i_i_fu_2316_p2,
    tmp_64_7_i_i_fu_2510_p2,
    CO,
    D,
    \t_V_6_reg_248_reg[0] ,
    \sof_1_i_fu_162_reg[0] ,
    \t_V_4_reg_303_reg[0] ,
    \t_V_4_reg_303_reg[0]_0 ,
    \j_i_reg_218_reg[0] ,
    \j_i_reg_218_reg[0]_0 ,
    \t_V_5_reg_285_reg[0] ,
    tmp_31_i_fu_675_p2_carry__0,
    \or_cond_i_i_i_i_reg_1196_reg[0] ,
    \tmp_20_i_reg_1143_reg[0] ,
    \tmp_20_i_reg_1143_reg[0]_0 ,
    \exitcond388_i_i_i_reg_1187_reg[0] ,
    \tmp_23_i_reg_1165_reg[0] ,
    \tmp_23_i_reg_1165_reg[0]_0 ,
    \tmp_23_i_reg_1165_reg[0]_1 ,
    tmp_204_2_i_fu_530_p2_carry__0,
    tmp_204_1_i_fu_491_p2_carry__0,
    tmp_26_i_fu_441_p2_carry__0,
    \axi_last_V_reg_355_reg[0] ,
    \ap_CS_fsm_reg[0] ,
    aresetn,
    \ap_CS_fsm_reg[0]_0 ,
    sig_hls_fast_corner_ap_start,
    ram_reg,
    \exitcond4_i_i_reg_4507_reg[0]_0 ,
    \or_cond12_i_i_reg_4830_reg[0] ,
    \or_cond12_i_i_reg_4830_reg[0]_0 ,
    \tmp_60_12_i_i_reg_4896_reg[0] ,
    \tmp_60_11_i_i_reg_4884_reg[0] ,
    \tmp_60_12_i_i_reg_4896_reg[0]_0 ,
    \tmp_60_10_i_i_reg_4863_reg[0] ,
    \count_1_i_7_i_i_reg_4840_reg[3] ,
    \count_1_i_7_i_i_reg_4840_reg[0] ,
    \tmp_60_4_not_i_i_reg_4800_reg[0] ,
    \tmp_60_3_not_i_i_reg_4785_reg[0] ,
    \tmp_60_2_not_i_i_reg_4770_reg[0] ,
    \or_cond5_i_i_reg_4749_reg[0] ,
    \tmp_60_1_not_i_i_reg_4755_reg[0] ,
    \flag_val_V_assign_lo_reg_4676_reg[0] ,
    \tmp_60_13_i_i_reg_4908_reg[0] ,
    \flag_val_V_assign_lo_3_reg_4686_reg[0] ,
    \tmp_23_i_reg_1165_reg[0]_2 ,
    \ap_CS_fsm_reg[0]_i_2 ,
    \a0_1_i_i_reg_5152_reg[7] ,
    \b0_1_i_i_reg_5162_reg[31] ,
    \b0_1_i_i_reg_5162_reg[7] ,
    \b0_1_i_i_reg_5162_reg[6] ,
    \b0_1_i_i_reg_5162_reg[5] ,
    \b0_1_i_i_reg_5162_reg[4] ,
    \count_1_i_1_i_i_reg_4878_reg[3] ,
    S,
    DI,
    \tmp_2_i_i_reg_4488_reg[0] ,
    \count_1_i_7_i_i_reg_4840_reg[0]_i_3_0 ,
    \count_1_i_7_i_i_reg_4840_reg[0]_i_4 ,
    \count_1_i_7_i_i_reg_4840_reg[0]_i_4_0 ,
    \not_or_cond11_i_i_reg_4852_reg[0] ,
    \or_cond9_i_i_reg_4810_reg[0]_i_4 ,
    \or_cond9_i_i_reg_4810_reg[0]_i_4_0 ,
    \tmp_60_4_not_i_i_reg_4800_reg[0]_0 ,
    \or_cond9_i_i_reg_4810_reg[0]_i_3 ,
    \or_cond9_i_i_reg_4810_reg[0]_i_3_0 ,
    \tmp_60_3_not_i_i_reg_4785_reg[0]_0 ,
    \or_cond8_i_i_reg_4795_reg[0]_i_2 ,
    \or_cond8_i_i_reg_4795_reg[0]_i_2_0 ,
    \tmp_60_2_not_i_i_reg_4770_reg[0]_0 ,
    \or_cond7_i_i_reg_4780_reg[0]_i_3 ,
    \or_cond7_i_i_reg_4780_reg[0]_i_3_0 ,
    \tmp_60_1_not_i_i_reg_4755_reg[0]_0 ,
    \or_cond5_i_i_reg_4749_reg[0]_i_3 ,
    \or_cond5_i_i_reg_4749_reg[0]_i_3_0 ,
    \or_cond5_i_i_reg_4749_reg[0]_0 ,
    \or_cond5_i_i_reg_4749_reg[0]_i_2 ,
    \or_cond5_i_i_reg_4749_reg[0]_i_2_0 ,
    \flag_val_V_assign_lo_reg_4676_reg[1] ,
    \or_cond20_i_i_reg_4920_reg[0]_i_4 ,
    \or_cond20_i_i_reg_4920_reg[0]_i_4_0 ,
    \tmp_60_13_i_i_reg_4908_reg[0]_0 ,
    \tmp_60_13_i_i_reg_4908_reg[0]_i_2 ,
    \tmp_60_13_i_i_reg_4908_reg[0]_i_2_0 ,
    \tmp_60_12_i_i_reg_4896_reg[0]_1 ,
    \tmp_60_12_i_i_reg_4896_reg[0]_i_2 ,
    \tmp_60_12_i_i_reg_4896_reg[0]_i_2_0 ,
    \tmp_60_12_i_i_reg_4896_reg[0]_2 ,
    \tmp_60_11_i_i_reg_4884_reg[0]_i_2 ,
    \tmp_60_11_i_i_reg_4884_reg[0]_i_2_0 ,
    \tmp_60_11_i_i_reg_4884_reg[0]_0 ,
    \count_1_i_1_i_i_reg_4878_reg[3]_i_3 ,
    \count_1_i_1_i_i_reg_4878_reg[3]_i_3_0 ,
    \tmp_60_10_i_i_reg_4863_reg[0]_0 ,
    \count_1_i_1_i_i_reg_4878_reg[3]_i_12 ,
    \count_1_i_1_i_i_reg_4878_reg[3]_i_12_0 ,
    \count_1_i_1_i_i_reg_4878[2]_i_2 ,
    \flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2 ,
    \flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_0 ,
    \flag_val_V_assign_lo_3_reg_4686_reg[1] ,
    \or_cond13_i_i_reg_4846_reg[0]_i_2 ,
    \or_cond13_i_i_reg_4846_reg[0]_i_2_0 ,
    \or_cond12_i_i_reg_4830_reg[0]_1 ,
    \count_1_i_7_i_i_reg_4840_reg[3]_i_4 ,
    \count_1_i_7_i_i_reg_4840_reg[3]_i_4_0 ,
    \or_cond12_i_i_reg_4830_reg[0]_2 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[2]_2 ,
    INPUT_STREAM_TVALID,
    \ap_CS_fsm_reg[0]_1 ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    exitcond389_i_i_i_fu_360_p2_carry,
    exitcond389_i_i_i_fu_360_p2_carry_0,
    OUTPUT_STREAM_TREADY,
    INPUT_STREAM_TLAST,
    INPUT_STREAM_TUSER,
    ap_done_reg,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_RVALID,
    ap_done,
    INPUT_STREAM_TDATA,
    \b0_1_i_i_reg_5162_reg[2] ,
    \b0_1_i_i_reg_5162_reg[3] );
  output aresetn_0;
  output INPUT_STREAM_TREADY;
  output [1:0]\j_V_reg_4511_reg[10] ;
  output p_0_in;
  output \j_V_reg_4511_reg[2] ;
  output [10:0]Q;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output [0:0]\_rows_reg[10] ;
  output [0:0]\_rows_reg[10]_0 ;
  output [0:0]\_cols_reg[10] ;
  output [0:0]\t_V_reg_225_reg[10] ;
  output OUTPUT_STREAM_TVALID;
  output [8:0]\r_V_6_6_i_i_reg_4725_reg[8] ;
  output [8:0]\r_V_5_i_i_reg_4664_reg[8] ;
  output [8:0]\r_V_6_4_i_i_reg_4706_reg[8] ;
  output [8:0]\r_V_3_i_i_reg_4650_reg[8] ;
  output [8:0]\r_V_6_2_i_i_reg_4692_reg[8] ;
  output [8:0]\r_V_1_i_i_reg_4636_reg[8] ;
  output [8:0]\r_V_6_7_i_i_reg_4737_reg[8] ;
  output [8:0]\r_V_i_i_reg_4629_reg[8] ;
  output [8:0]\r_V_2_i_i_reg_4643_reg[8] ;
  output [8:0]\r_V_4_i_i_reg_4657_reg[8] ;
  output [8:0]\r_V_6_5_i_i_reg_4713_reg[8] ;
  output [8:0]\r_V_6_3_i_i_reg_4699_reg[8] ;
  output [0:0]\j_V_reg_4511_reg[0] ;
  output \j_V_reg_4511_reg[1] ;
  output [1:0]\_cols_reg[7] ;
  output \count_1_i_7_i_i_reg_4840_reg[0]_i_3 ;
  output [0:0]\r_V_5_i_i_reg_4664_reg[8]_0 ;
  output [0:0]\r_V_4_i_i_reg_4657_reg[8]_0 ;
  output [0:0]\r_V_3_i_i_reg_4650_reg[8]_0 ;
  output \or_cond7_i_i_reg_4780_reg[0]_i_2 ;
  output [0:0]\r_V_1_i_i_reg_4636_reg[8]_0 ;
  output [0:0]\r_V_2_i_i_reg_4643_reg[8]_0 ;
  output [0:0]\r_V_i_i_reg_4629_reg[8]_0 ;
  output [1:0]\t_V_reg_562_reg[7] ;
  output [5:0]\lhs_V_i_i_reg_4615_reg[7] ;
  output [0:0]\lhs_V_i_i_reg_4615_reg[7]_0 ;
  output [7:0]\lhs_V_i_i_reg_4615_reg[7]_1 ;
  output [7:0]\lhs_V_i_i_reg_4615_reg[7]_2 ;
  output [7:0]\lhs_V_i_i_reg_4615_reg[7]_3 ;
  output [3:0]\r_V_5_i_i_reg_4664_reg[7] ;
  output [0:0]\r_V_5_i_i_reg_4664_reg[8]_1 ;
  output [3:0]\r_V_4_i_i_reg_4657_reg[7] ;
  output [0:0]\r_V_4_i_i_reg_4657_reg[8]_1 ;
  output [3:0]\r_V_3_i_i_reg_4650_reg[7] ;
  output [0:0]\r_V_3_i_i_reg_4650_reg[8]_1 ;
  output [3:0]\r_V_2_i_i_reg_4643_reg[7] ;
  output [0:0]\r_V_2_i_i_reg_4643_reg[8]_1 ;
  output [3:0]\r_V_1_i_i_reg_4636_reg[7] ;
  output [0:0]\r_V_1_i_i_reg_4636_reg[8]_1 ;
  output [3:0]\r_V_i_i_reg_4629_reg[7] ;
  output [0:0]\r_V_i_i_reg_4629_reg[8]_1 ;
  output [3:0]\r_V_6_7_i_i_reg_4737_reg[7] ;
  output [0:0]\r_V_6_7_i_i_reg_4737_reg[8]_0 ;
  output [3:0]\r_V_6_6_i_i_reg_4725_reg[7] ;
  output [0:0]\r_V_6_6_i_i_reg_4725_reg[8]_0 ;
  output [3:0]\r_V_6_5_i_i_reg_4713_reg[7] ;
  output [0:0]\r_V_6_5_i_i_reg_4713_reg[8]_0 ;
  output [3:0]\r_V_6_4_i_i_reg_4706_reg[7] ;
  output [0:0]\r_V_6_4_i_i_reg_4706_reg[8]_0 ;
  output [3:0]\r_V_6_3_i_i_reg_4699_reg[7] ;
  output [0:0]\r_V_6_3_i_i_reg_4699_reg[8]_0 ;
  output [3:0]\r_V_6_2_i_i_reg_4692_reg[7] ;
  output [0:0]\r_V_6_2_i_i_reg_4692_reg[8]_0 ;
  output [0:0]\lhs_V_i_i_reg_4615_reg[7]_4 ;
  output [3:0]\_threhold_reg[7] ;
  output [0:0]\lhs_V_i_i_reg_4615_reg[7]_5 ;
  output [3:0]\_threhold_reg[7]_0 ;
  output [0:0]\lhs_V_i_i_reg_4615_reg[7]_6 ;
  output [3:0]\_threhold_reg[7]_1 ;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output [0:0]\s_axi_CONTROL_BUS_ARADDR[4] ;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output i_V_reg_3410;
  output [10:0]\t_V_reg_237_reg[10] ;
  output [10:0]\t_V_6_reg_248_reg[10] ;
  output [10:0]\t_V_4_reg_303_reg[10] ;
  output [10:0]\t_V_reg_292_reg[10] ;
  output [10:0]\j_i_reg_218_reg[10] ;
  output [10:0]\i_i_reg_207_reg[10] ;
  output [10:0]\t_V_5_reg_285_reg[10] ;
  output \t_V_5_reg_285_reg[9] ;
  output \t_V_5_reg_285_reg[8] ;
  output \t_V_5_reg_285_reg[10]_0 ;
  output [9:0]\t_V_reg_274_reg[10] ;
  output [7:0]\t_V_2_reg_236_reg[10] ;
  output s_axi_CONTROL_BUS_ARVALID_0;
  output \t_V_5_reg_285_reg[7] ;
  output [0:0]OUTPUT_STREAM_TUSER;
  output [0:0]OUTPUT_STREAM_TLAST;
  output [23:0]OUTPUT_STREAM_TDATA;
  input aclk;
  input [0:0]\exitcond4_i_i_reg_4507_reg[0] ;
  input p_10_in;
  input p_9_in;
  input tmp_62_i_i_fu_2298_p2;
  input p_8_in;
  input tmp_62_3_i_i_fu_2352_p2;
  input tmp_62_5_i_i_fu_2388_p2;
  input tmp_62_4_i_i_fu_2370_p2;
  input tmp_62_2_i_i_fu_2334_p2;
  input tmp_62_1_i_i_fu_2316_p2;
  input tmp_64_7_i_i_fu_2510_p2;
  input [0:0]CO;
  input [0:0]D;
  input [3:0]\t_V_6_reg_248_reg[0] ;
  input [3:0]\sof_1_i_fu_162_reg[0] ;
  input [3:0]\t_V_4_reg_303_reg[0] ;
  input [3:0]\t_V_4_reg_303_reg[0]_0 ;
  input [3:0]\j_i_reg_218_reg[0] ;
  input [3:0]\j_i_reg_218_reg[0]_0 ;
  input [1:0]\t_V_5_reg_285_reg[0] ;
  input [0:0]tmp_31_i_fu_675_p2_carry__0;
  input [0:0]\or_cond_i_i_i_i_reg_1196_reg[0] ;
  input [3:0]\tmp_20_i_reg_1143_reg[0] ;
  input [0:0]\tmp_20_i_reg_1143_reg[0]_0 ;
  input [3:0]\exitcond388_i_i_i_reg_1187_reg[0] ;
  input [1:0]\tmp_23_i_reg_1165_reg[0] ;
  input [3:0]\tmp_23_i_reg_1165_reg[0]_0 ;
  input [0:0]\tmp_23_i_reg_1165_reg[0]_1 ;
  input [0:0]tmp_204_2_i_fu_530_p2_carry__0;
  input [0:0]tmp_204_1_i_fu_491_p2_carry__0;
  input [0:0]tmp_26_i_fu_441_p2_carry__0;
  input [2:0]\axi_last_V_reg_355_reg[0] ;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input aresetn;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input sig_hls_fast_corner_ap_start;
  input [10:0]ram_reg;
  input \exitcond4_i_i_reg_4507_reg[0]_0 ;
  input [0:0]\or_cond12_i_i_reg_4830_reg[0] ;
  input [0:0]\or_cond12_i_i_reg_4830_reg[0]_0 ;
  input [0:0]\tmp_60_12_i_i_reg_4896_reg[0] ;
  input [0:0]\tmp_60_11_i_i_reg_4884_reg[0] ;
  input [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_0 ;
  input [0:0]\tmp_60_10_i_i_reg_4863_reg[0] ;
  input [2:0]\count_1_i_7_i_i_reg_4840_reg[3] ;
  input \count_1_i_7_i_i_reg_4840_reg[0] ;
  input [0:0]\tmp_60_4_not_i_i_reg_4800_reg[0] ;
  input [0:0]\tmp_60_3_not_i_i_reg_4785_reg[0] ;
  input [0:0]\tmp_60_2_not_i_i_reg_4770_reg[0] ;
  input [0:0]\or_cond5_i_i_reg_4749_reg[0] ;
  input [0:0]\tmp_60_1_not_i_i_reg_4755_reg[0] ;
  input [0:0]\flag_val_V_assign_lo_reg_4676_reg[0] ;
  input [0:0]\tmp_60_13_i_i_reg_4908_reg[0] ;
  input [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[0] ;
  input [10:0]\tmp_23_i_reg_1165_reg[0]_2 ;
  input \ap_CS_fsm_reg[0]_i_2 ;
  input [7:0]\a0_1_i_i_reg_5152_reg[7] ;
  input \b0_1_i_i_reg_5162_reg[31] ;
  input \b0_1_i_i_reg_5162_reg[7] ;
  input \b0_1_i_i_reg_5162_reg[6] ;
  input \b0_1_i_i_reg_5162_reg[5] ;
  input \b0_1_i_i_reg_5162_reg[4] ;
  input [0:0]\count_1_i_1_i_i_reg_4878_reg[3] ;
  input [3:0]S;
  input [0:0]DI;
  input [0:0]\tmp_2_i_i_reg_4488_reg[0] ;
  input [2:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_3_0 ;
  input [0:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_4 ;
  input [2:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_4_0 ;
  input [0:0]\not_or_cond11_i_i_reg_4852_reg[0] ;
  input [0:0]\or_cond9_i_i_reg_4810_reg[0]_i_4 ;
  input [2:0]\or_cond9_i_i_reg_4810_reg[0]_i_4_0 ;
  input [0:0]\tmp_60_4_not_i_i_reg_4800_reg[0]_0 ;
  input [0:0]\or_cond9_i_i_reg_4810_reg[0]_i_3 ;
  input [2:0]\or_cond9_i_i_reg_4810_reg[0]_i_3_0 ;
  input [0:0]\tmp_60_3_not_i_i_reg_4785_reg[0]_0 ;
  input [0:0]\or_cond8_i_i_reg_4795_reg[0]_i_2 ;
  input [2:0]\or_cond8_i_i_reg_4795_reg[0]_i_2_0 ;
  input [0:0]\tmp_60_2_not_i_i_reg_4770_reg[0]_0 ;
  input [0:0]\or_cond7_i_i_reg_4780_reg[0]_i_3 ;
  input [2:0]\or_cond7_i_i_reg_4780_reg[0]_i_3_0 ;
  input [0:0]\tmp_60_1_not_i_i_reg_4755_reg[0]_0 ;
  input [0:0]\or_cond5_i_i_reg_4749_reg[0]_i_3 ;
  input [2:0]\or_cond5_i_i_reg_4749_reg[0]_i_3_0 ;
  input [0:0]\or_cond5_i_i_reg_4749_reg[0]_0 ;
  input [0:0]\or_cond5_i_i_reg_4749_reg[0]_i_2 ;
  input [2:0]\or_cond5_i_i_reg_4749_reg[0]_i_2_0 ;
  input [0:0]\flag_val_V_assign_lo_reg_4676_reg[1] ;
  input [0:0]\or_cond20_i_i_reg_4920_reg[0]_i_4 ;
  input [2:0]\or_cond20_i_i_reg_4920_reg[0]_i_4_0 ;
  input [0:0]\tmp_60_13_i_i_reg_4908_reg[0]_0 ;
  input [0:0]\tmp_60_13_i_i_reg_4908_reg[0]_i_2 ;
  input [2:0]\tmp_60_13_i_i_reg_4908_reg[0]_i_2_0 ;
  input [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_1 ;
  input [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_i_2 ;
  input [2:0]\tmp_60_12_i_i_reg_4896_reg[0]_i_2_0 ;
  input [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_2 ;
  input [0:0]\tmp_60_11_i_i_reg_4884_reg[0]_i_2 ;
  input [2:0]\tmp_60_11_i_i_reg_4884_reg[0]_i_2_0 ;
  input [0:0]\tmp_60_11_i_i_reg_4884_reg[0]_0 ;
  input [0:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_3 ;
  input [2:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_3_0 ;
  input [0:0]\tmp_60_10_i_i_reg_4863_reg[0]_0 ;
  input [0:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_12 ;
  input [2:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_12_0 ;
  input [0:0]\count_1_i_1_i_i_reg_4878[2]_i_2 ;
  input [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2 ;
  input [2:0]\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_0 ;
  input [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[1] ;
  input [0:0]\or_cond13_i_i_reg_4846_reg[0]_i_2 ;
  input [2:0]\or_cond13_i_i_reg_4846_reg[0]_i_2_0 ;
  input [0:0]\or_cond12_i_i_reg_4830_reg[0]_1 ;
  input [0:0]\count_1_i_7_i_i_reg_4840_reg[3]_i_4 ;
  input [2:0]\count_1_i_7_i_i_reg_4840_reg[3]_i_4_0 ;
  input [0:0]\or_cond12_i_i_reg_4830_reg[0]_2 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[2]_2 ;
  input INPUT_STREAM_TVALID;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input exitcond389_i_i_i_fu_360_p2_carry;
  input exitcond389_i_i_i_fu_360_p2_carry_0;
  input OUTPUT_STREAM_TREADY;
  input [0:0]INPUT_STREAM_TLAST;
  input [0:0]INPUT_STREAM_TUSER;
  input ap_done_reg;
  input s_axi_CONTROL_BUS_ARVALID;
  input s_axi_CONTROL_BUS_RVALID;
  input ap_done;
  input [23:0]INPUT_STREAM_TDATA;
  input \b0_1_i_i_reg_5162_reg[2] ;
  input \b0_1_i_i_reg_5162_reg[3] ;

  wire AXIvideo2Mat_U0_n_4;
  wire AXIvideo2Mat_U0_n_52;
  wire [7:0]AXIvideo2Mat_U0_p_src_data_stream_0_s_din;
  wire [7:0]AXIvideo2Mat_U0_p_src_data_stream_1_s_din;
  wire [7:0]AXIvideo2Mat_U0_p_src_data_stream_2_s_din;
  wire [0:0]CO;
  wire [7:0]CvtColor_U0_gray_data_stream_0_s_din;
  wire CvtColor_U0_n_0;
  wire CvtColor_U0_n_1;
  wire CvtColor_U0_n_2;
  wire CvtColor_U0_n_28;
  wire CvtColor_U0_n_4;
  wire CvtColor_U0_n_5;
  wire [0:0]D;
  wire [0:0]DI;
  wire [7:0]Dilate_U0_dmask_data_stream_0_din;
  wire Dilate_U0_n_31;
  wire Dilate_U0_n_5;
  wire Duplicate_U0_n_0;
  wire Duplicate_U0_n_1;
  wire Duplicate_U0_n_3;
  wire Duplicate_U0_n_33;
  wire Duplicate_U0_n_34;
  wire Duplicate_U0_n_35;
  wire Duplicate_U0_n_36;
  wire Duplicate_U0_n_37;
  wire Duplicate_U0_n_38;
  wire Duplicate_U0_n_39;
  wire Duplicate_U0_n_4;
  wire Duplicate_U0_n_40;
  wire Duplicate_U0_n_41;
  wire Duplicate_U0_n_42;
  wire Duplicate_U0_n_43;
  wire Duplicate_U0_n_44;
  wire Duplicate_U0_n_45;
  wire Duplicate_U0_n_46;
  wire Duplicate_U0_n_6;
  wire Duplicate_U0_n_7;
  wire Duplicate_U0_n_9;
  wire Duplicate_U0_src1_data_stream_2_s_write;
  wire FAST_t_opr_U0_gray_data_stream_0_s_read;
  wire FAST_t_opr_U0_n_157;
  wire FAST_t_opr_U0_n_158;
  wire FAST_t_opr_U0_n_175;
  wire FAST_t_opr_U0_n_20;
  wire FAST_t_opr_U0_n_21;
  wire FAST_t_opr_U0_n_295;
  wire FAST_t_opr_U0_n_296;
  wire FAST_t_opr_U0_n_298;
  wire FAST_t_opr_U0_n_301;
  wire [23:0]INPUT_STREAM_TDATA;
  wire [0:0]INPUT_STREAM_TLAST;
  wire INPUT_STREAM_TREADY;
  wire [0:0]INPUT_STREAM_TUSER;
  wire INPUT_STREAM_TVALID;
  wire Mat2AXIvideo_U0_n_3;
  wire Mat2AXIvideo_U0_n_5;
  wire [23:0]OUTPUT_STREAM_TDATA;
  wire [0:0]OUTPUT_STREAM_TLAST;
  wire OUTPUT_STREAM_TREADY;
  wire [0:0]OUTPUT_STREAM_TUSER;
  wire OUTPUT_STREAM_TVALID;
  wire OUTPUT_STREAM_V_data_V_1_sel_wr037_out;
  wire PaintMask_U0_n_10;
  wire PaintMask_U0_n_11;
  wire PaintMask_U0_n_12;
  wire PaintMask_U0_n_13;
  wire PaintMask_U0_n_14;
  wire PaintMask_U0_n_15;
  wire PaintMask_U0_n_16;
  wire PaintMask_U0_n_17;
  wire PaintMask_U0_n_18;
  wire PaintMask_U0_n_19;
  wire PaintMask_U0_n_20;
  wire PaintMask_U0_n_21;
  wire PaintMask_U0_n_22;
  wire PaintMask_U0_n_23;
  wire PaintMask_U0_n_24;
  wire PaintMask_U0_n_25;
  wire PaintMask_U0_n_26;
  wire PaintMask_U0_n_27;
  wire PaintMask_U0_n_28;
  wire PaintMask_U0_n_29;
  wire PaintMask_U0_n_30;
  wire PaintMask_U0_n_31;
  wire PaintMask_U0_n_32;
  wire PaintMask_U0_n_33;
  wire PaintMask_U0_n_34;
  wire PaintMask_U0_n_35;
  wire PaintMask_U0_n_36;
  wire PaintMask_U0_n_37;
  wire PaintMask_U0_n_38;
  wire PaintMask_U0_n_39;
  wire PaintMask_U0_n_4;
  wire PaintMask_U0_n_40;
  wire PaintMask_U0_n_41;
  wire PaintMask_U0_n_42;
  wire PaintMask_U0_n_43;
  wire PaintMask_U0_n_44;
  wire PaintMask_U0_n_45;
  wire PaintMask_U0_n_46;
  wire PaintMask_U0_n_47;
  wire PaintMask_U0_n_48;
  wire PaintMask_U0_n_49;
  wire PaintMask_U0_n_50;
  wire PaintMask_U0_n_6;
  wire PaintMask_U0_n_7;
  wire PaintMask_U0_n_8;
  wire PaintMask_U0_n_9;
  wire [7:0]PaintMask_U0_p_dst_data_stream_0_s_din;
  wire [7:0]PaintMask_U0_p_dst_data_stream_1_s_din;
  wire [7:0]PaintMask_U0_p_dst_data_stream_2_s_din;
  wire [10:0]Q;
  wire [3:0]S;
  wire [7:7]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\_cols_reg[10] ;
  wire [1:0]\_cols_reg[7] ;
  wire [0:0]\_rows_reg[10] ;
  wire [0:0]\_rows_reg[10]_0 ;
  wire [3:0]\_threhold_reg[7] ;
  wire [3:0]\_threhold_reg[7]_0 ;
  wire [3:0]\_threhold_reg[7]_1 ;
  wire [7:0]\a0_1_i_i_reg_5152_reg[7] ;
  wire aclk;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[0]_i_2 ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone6_in;
  wire ap_done;
  wire ap_done_reg;
  wire ap_reg_pp0_iter19_or_cond4_i_i_reg_4561;
  wire ap_reg_pp0_iter4_exitcond4_i_i_reg_4507;
  wire ap_reg_pp0_iter4_tmp_12_i_i_reg_4557;
  wire ap_reg_pp0_iter5_exitcond4_i_i_reg_4507;
  wire ap_reg_pp0_iter5_or_cond20_i_i_reg_4920;
  wire ap_reg_pp0_iter5_tmp_12_i_i_reg_4557;
  wire [8:8]ap_reg_pp0_iter6_r_V_1_i_i_reg_4636;
  wire [8:8]ap_reg_pp0_iter6_r_V_2_i_i_reg_4643;
  wire [8:8]ap_reg_pp0_iter6_r_V_3_i_i_reg_4650;
  wire [8:8]ap_reg_pp0_iter6_r_V_4_i_i_reg_4657;
  wire [8:8]ap_reg_pp0_iter6_r_V_5_i_i_reg_4664;
  wire [8:8]ap_reg_pp0_iter6_r_V_6_i_i_reg_4671;
  wire [8:8]ap_reg_pp0_iter6_r_V_8_i_i_reg_4732;
  wire [8:8]ap_reg_pp0_iter6_r_V_i_i_64_reg_4720;
  wire [8:8]ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681;
  wire [8:8]ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692;
  wire [8:8]ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699;
  wire [8:8]ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706;
  wire [8:8]ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713;
  wire [8:8]ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725;
  wire [8:8]ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737;
  wire [8:8]ap_reg_pp0_iter9_r_V_i_i_reg_4629;
  wire \ap_return[31]_i_10__0_n_0 ;
  wire \ap_return[31]_i_10__10_n_0 ;
  wire \ap_return[31]_i_10__11_n_0 ;
  wire \ap_return[31]_i_10__12_n_0 ;
  wire \ap_return[31]_i_10__13_n_0 ;
  wire \ap_return[31]_i_10__14_n_0 ;
  wire \ap_return[31]_i_10__1_n_0 ;
  wire \ap_return[31]_i_10__2_n_0 ;
  wire \ap_return[31]_i_10__3_n_0 ;
  wire \ap_return[31]_i_10__4_n_0 ;
  wire \ap_return[31]_i_10__5_n_0 ;
  wire \ap_return[31]_i_10__6_n_0 ;
  wire \ap_return[31]_i_10__7_n_0 ;
  wire \ap_return[31]_i_10__8_n_0 ;
  wire \ap_return[31]_i_10__9_n_0 ;
  wire \ap_return[31]_i_10_n_0 ;
  wire \ap_return[31]_i_11__0_n_0 ;
  wire \ap_return[31]_i_11__10_n_0 ;
  wire \ap_return[31]_i_11__11_n_0 ;
  wire \ap_return[31]_i_11__12_n_0 ;
  wire \ap_return[31]_i_11__13_n_0 ;
  wire \ap_return[31]_i_11__14_n_0 ;
  wire \ap_return[31]_i_11__1_n_0 ;
  wire \ap_return[31]_i_11__2_n_0 ;
  wire \ap_return[31]_i_11__3_n_0 ;
  wire \ap_return[31]_i_11__4_n_0 ;
  wire \ap_return[31]_i_11__5_n_0 ;
  wire \ap_return[31]_i_11__6_n_0 ;
  wire \ap_return[31]_i_11__7_n_0 ;
  wire \ap_return[31]_i_11__8_n_0 ;
  wire \ap_return[31]_i_11__9_n_0 ;
  wire \ap_return[31]_i_11_n_0 ;
  wire \ap_return[31]_i_12_n_0 ;
  wire \ap_return[31]_i_13__0_n_0 ;
  wire \ap_return[31]_i_13__10_n_0 ;
  wire \ap_return[31]_i_13__11_n_0 ;
  wire \ap_return[31]_i_13__12_n_0 ;
  wire \ap_return[31]_i_13__13_n_0 ;
  wire \ap_return[31]_i_13__1_n_0 ;
  wire \ap_return[31]_i_13__2_n_0 ;
  wire \ap_return[31]_i_13__3_n_0 ;
  wire \ap_return[31]_i_13__4_n_0 ;
  wire \ap_return[31]_i_13__5_n_0 ;
  wire \ap_return[31]_i_13__6_n_0 ;
  wire \ap_return[31]_i_13__7_n_0 ;
  wire \ap_return[31]_i_13__8_n_0 ;
  wire \ap_return[31]_i_13__9_n_0 ;
  wire \ap_return[31]_i_13_n_0 ;
  wire \ap_return[31]_i_14__0_n_0 ;
  wire \ap_return[31]_i_14__10_n_0 ;
  wire \ap_return[31]_i_14__11_n_0 ;
  wire \ap_return[31]_i_14__12_n_0 ;
  wire \ap_return[31]_i_14__13_n_0 ;
  wire \ap_return[31]_i_14__14_n_0 ;
  wire \ap_return[31]_i_14__1_n_0 ;
  wire \ap_return[31]_i_14__2_n_0 ;
  wire \ap_return[31]_i_14__3_n_0 ;
  wire \ap_return[31]_i_14__4_n_0 ;
  wire \ap_return[31]_i_14__5_n_0 ;
  wire \ap_return[31]_i_14__6_n_0 ;
  wire \ap_return[31]_i_14__7_n_0 ;
  wire \ap_return[31]_i_14__8_n_0 ;
  wire \ap_return[31]_i_14__9_n_0 ;
  wire \ap_return[31]_i_14_n_0 ;
  wire \ap_return[31]_i_15__0_n_0 ;
  wire \ap_return[31]_i_15__10_n_0 ;
  wire \ap_return[31]_i_15__11_n_0 ;
  wire \ap_return[31]_i_15__12_n_0 ;
  wire \ap_return[31]_i_15__13_n_0 ;
  wire \ap_return[31]_i_15__14_n_0 ;
  wire \ap_return[31]_i_15__1_n_0 ;
  wire \ap_return[31]_i_15__2_n_0 ;
  wire \ap_return[31]_i_15__3_n_0 ;
  wire \ap_return[31]_i_15__4_n_0 ;
  wire \ap_return[31]_i_15__5_n_0 ;
  wire \ap_return[31]_i_15__6_n_0 ;
  wire \ap_return[31]_i_15__7_n_0 ;
  wire \ap_return[31]_i_15__8_n_0 ;
  wire \ap_return[31]_i_15__9_n_0 ;
  wire \ap_return[31]_i_15_n_0 ;
  wire \ap_return[31]_i_16__0_n_0 ;
  wire \ap_return[31]_i_16__10_n_0 ;
  wire \ap_return[31]_i_16__11_n_0 ;
  wire \ap_return[31]_i_16__12_n_0 ;
  wire \ap_return[31]_i_16__13_n_0 ;
  wire \ap_return[31]_i_16__14_n_0 ;
  wire \ap_return[31]_i_16__1_n_0 ;
  wire \ap_return[31]_i_16__2_n_0 ;
  wire \ap_return[31]_i_16__3_n_0 ;
  wire \ap_return[31]_i_16__4_n_0 ;
  wire \ap_return[31]_i_16__5_n_0 ;
  wire \ap_return[31]_i_16__6_n_0 ;
  wire \ap_return[31]_i_16__7_n_0 ;
  wire \ap_return[31]_i_16__8_n_0 ;
  wire \ap_return[31]_i_16__9_n_0 ;
  wire \ap_return[31]_i_16_n_0 ;
  wire \ap_return[31]_i_17__0_n_0 ;
  wire \ap_return[31]_i_17__10_n_0 ;
  wire \ap_return[31]_i_17__11_n_0 ;
  wire \ap_return[31]_i_17__12_n_0 ;
  wire \ap_return[31]_i_17__13_n_0 ;
  wire \ap_return[31]_i_17__14_n_0 ;
  wire \ap_return[31]_i_17__1_n_0 ;
  wire \ap_return[31]_i_17__2_n_0 ;
  wire \ap_return[31]_i_17__3_n_0 ;
  wire \ap_return[31]_i_17__4_n_0 ;
  wire \ap_return[31]_i_17__5_n_0 ;
  wire \ap_return[31]_i_17__6_n_0 ;
  wire \ap_return[31]_i_17__7_n_0 ;
  wire \ap_return[31]_i_17__8_n_0 ;
  wire \ap_return[31]_i_17__9_n_0 ;
  wire \ap_return[31]_i_17_n_0 ;
  wire \ap_return[31]_i_18__0_n_0 ;
  wire \ap_return[31]_i_18__10_n_0 ;
  wire \ap_return[31]_i_18__11_n_0 ;
  wire \ap_return[31]_i_18__12_n_0 ;
  wire \ap_return[31]_i_18__13_n_0 ;
  wire \ap_return[31]_i_18__14_n_0 ;
  wire \ap_return[31]_i_18__1_n_0 ;
  wire \ap_return[31]_i_18__2_n_0 ;
  wire \ap_return[31]_i_18__3_n_0 ;
  wire \ap_return[31]_i_18__4_n_0 ;
  wire \ap_return[31]_i_18__5_n_0 ;
  wire \ap_return[31]_i_18__6_n_0 ;
  wire \ap_return[31]_i_18__7_n_0 ;
  wire \ap_return[31]_i_18__8_n_0 ;
  wire \ap_return[31]_i_18__9_n_0 ;
  wire \ap_return[31]_i_18_n_0 ;
  wire \ap_return[31]_i_19__0_n_0 ;
  wire \ap_return[31]_i_19__10_n_0 ;
  wire \ap_return[31]_i_19__11_n_0 ;
  wire \ap_return[31]_i_19__12_n_0 ;
  wire \ap_return[31]_i_19__13_n_0 ;
  wire \ap_return[31]_i_19__14_n_0 ;
  wire \ap_return[31]_i_19__1_n_0 ;
  wire \ap_return[31]_i_19__2_n_0 ;
  wire \ap_return[31]_i_19__3_n_0 ;
  wire \ap_return[31]_i_19__4_n_0 ;
  wire \ap_return[31]_i_19__5_n_0 ;
  wire \ap_return[31]_i_19__6_n_0 ;
  wire \ap_return[31]_i_19__7_n_0 ;
  wire \ap_return[31]_i_19__8_n_0 ;
  wire \ap_return[31]_i_19__9_n_0 ;
  wire \ap_return[31]_i_19_n_0 ;
  wire \ap_return[31]_i_20__0_n_0 ;
  wire \ap_return[31]_i_20__10_n_0 ;
  wire \ap_return[31]_i_20__11_n_0 ;
  wire \ap_return[31]_i_20__12_n_0 ;
  wire \ap_return[31]_i_20__13_n_0 ;
  wire \ap_return[31]_i_20__14_n_0 ;
  wire \ap_return[31]_i_20__1_n_0 ;
  wire \ap_return[31]_i_20__2_n_0 ;
  wire \ap_return[31]_i_20__3_n_0 ;
  wire \ap_return[31]_i_20__4_n_0 ;
  wire \ap_return[31]_i_20__5_n_0 ;
  wire \ap_return[31]_i_20__6_n_0 ;
  wire \ap_return[31]_i_20__7_n_0 ;
  wire \ap_return[31]_i_20__8_n_0 ;
  wire \ap_return[31]_i_20__9_n_0 ;
  wire \ap_return[31]_i_20_n_0 ;
  wire \ap_return[31]_i_21_n_0 ;
  wire \ap_return[31]_i_22__0_n_0 ;
  wire \ap_return[31]_i_22__10_n_0 ;
  wire \ap_return[31]_i_22__11_n_0 ;
  wire \ap_return[31]_i_22__12_n_0 ;
  wire \ap_return[31]_i_22__13_n_0 ;
  wire \ap_return[31]_i_22__1_n_0 ;
  wire \ap_return[31]_i_22__2_n_0 ;
  wire \ap_return[31]_i_22__3_n_0 ;
  wire \ap_return[31]_i_22__4_n_0 ;
  wire \ap_return[31]_i_22__5_n_0 ;
  wire \ap_return[31]_i_22__6_n_0 ;
  wire \ap_return[31]_i_22__7_n_0 ;
  wire \ap_return[31]_i_22__8_n_0 ;
  wire \ap_return[31]_i_22__9_n_0 ;
  wire \ap_return[31]_i_22_n_0 ;
  wire \ap_return[31]_i_23__0_n_0 ;
  wire \ap_return[31]_i_23__10_n_0 ;
  wire \ap_return[31]_i_23__11_n_0 ;
  wire \ap_return[31]_i_23__12_n_0 ;
  wire \ap_return[31]_i_23__13_n_0 ;
  wire \ap_return[31]_i_23__14_n_0 ;
  wire \ap_return[31]_i_23__1_n_0 ;
  wire \ap_return[31]_i_23__2_n_0 ;
  wire \ap_return[31]_i_23__3_n_0 ;
  wire \ap_return[31]_i_23__4_n_0 ;
  wire \ap_return[31]_i_23__5_n_0 ;
  wire \ap_return[31]_i_23__6_n_0 ;
  wire \ap_return[31]_i_23__7_n_0 ;
  wire \ap_return[31]_i_23__8_n_0 ;
  wire \ap_return[31]_i_23__9_n_0 ;
  wire \ap_return[31]_i_23_n_0 ;
  wire \ap_return[31]_i_24__0_n_0 ;
  wire \ap_return[31]_i_24__10_n_0 ;
  wire \ap_return[31]_i_24__11_n_0 ;
  wire \ap_return[31]_i_24__12_n_0 ;
  wire \ap_return[31]_i_24__13_n_0 ;
  wire \ap_return[31]_i_24__14_n_0 ;
  wire \ap_return[31]_i_24__1_n_0 ;
  wire \ap_return[31]_i_24__2_n_0 ;
  wire \ap_return[31]_i_24__3_n_0 ;
  wire \ap_return[31]_i_24__4_n_0 ;
  wire \ap_return[31]_i_24__5_n_0 ;
  wire \ap_return[31]_i_24__6_n_0 ;
  wire \ap_return[31]_i_24__7_n_0 ;
  wire \ap_return[31]_i_24__8_n_0 ;
  wire \ap_return[31]_i_24__9_n_0 ;
  wire \ap_return[31]_i_24_n_0 ;
  wire \ap_return[31]_i_25__0_n_0 ;
  wire \ap_return[31]_i_25__10_n_0 ;
  wire \ap_return[31]_i_25__11_n_0 ;
  wire \ap_return[31]_i_25__12_n_0 ;
  wire \ap_return[31]_i_25__13_n_0 ;
  wire \ap_return[31]_i_25__14_n_0 ;
  wire \ap_return[31]_i_25__1_n_0 ;
  wire \ap_return[31]_i_25__2_n_0 ;
  wire \ap_return[31]_i_25__3_n_0 ;
  wire \ap_return[31]_i_25__4_n_0 ;
  wire \ap_return[31]_i_25__5_n_0 ;
  wire \ap_return[31]_i_25__6_n_0 ;
  wire \ap_return[31]_i_25__7_n_0 ;
  wire \ap_return[31]_i_25__8_n_0 ;
  wire \ap_return[31]_i_25__9_n_0 ;
  wire \ap_return[31]_i_25_n_0 ;
  wire \ap_return[31]_i_26__0_n_0 ;
  wire \ap_return[31]_i_26__10_n_0 ;
  wire \ap_return[31]_i_26__11_n_0 ;
  wire \ap_return[31]_i_26__12_n_0 ;
  wire \ap_return[31]_i_26__13_n_0 ;
  wire \ap_return[31]_i_26__14_n_0 ;
  wire \ap_return[31]_i_26__1_n_0 ;
  wire \ap_return[31]_i_26__2_n_0 ;
  wire \ap_return[31]_i_26__3_n_0 ;
  wire \ap_return[31]_i_26__4_n_0 ;
  wire \ap_return[31]_i_26__5_n_0 ;
  wire \ap_return[31]_i_26__6_n_0 ;
  wire \ap_return[31]_i_26__7_n_0 ;
  wire \ap_return[31]_i_26__8_n_0 ;
  wire \ap_return[31]_i_26__9_n_0 ;
  wire \ap_return[31]_i_26_n_0 ;
  wire \ap_return[31]_i_27__0_n_0 ;
  wire \ap_return[31]_i_27__10_n_0 ;
  wire \ap_return[31]_i_27__11_n_0 ;
  wire \ap_return[31]_i_27__12_n_0 ;
  wire \ap_return[31]_i_27__13_n_0 ;
  wire \ap_return[31]_i_27__14_n_0 ;
  wire \ap_return[31]_i_27__1_n_0 ;
  wire \ap_return[31]_i_27__2_n_0 ;
  wire \ap_return[31]_i_27__3_n_0 ;
  wire \ap_return[31]_i_27__4_n_0 ;
  wire \ap_return[31]_i_27__5_n_0 ;
  wire \ap_return[31]_i_27__6_n_0 ;
  wire \ap_return[31]_i_27__7_n_0 ;
  wire \ap_return[31]_i_27__8_n_0 ;
  wire \ap_return[31]_i_27__9_n_0 ;
  wire \ap_return[31]_i_27_n_0 ;
  wire \ap_return[31]_i_28__0_n_0 ;
  wire \ap_return[31]_i_28__10_n_0 ;
  wire \ap_return[31]_i_28__11_n_0 ;
  wire \ap_return[31]_i_28__12_n_0 ;
  wire \ap_return[31]_i_28__13_n_0 ;
  wire \ap_return[31]_i_28__14_n_0 ;
  wire \ap_return[31]_i_28__1_n_0 ;
  wire \ap_return[31]_i_28__2_n_0 ;
  wire \ap_return[31]_i_28__3_n_0 ;
  wire \ap_return[31]_i_28__4_n_0 ;
  wire \ap_return[31]_i_28__5_n_0 ;
  wire \ap_return[31]_i_28__6_n_0 ;
  wire \ap_return[31]_i_28__7_n_0 ;
  wire \ap_return[31]_i_28__8_n_0 ;
  wire \ap_return[31]_i_28__9_n_0 ;
  wire \ap_return[31]_i_28_n_0 ;
  wire \ap_return[31]_i_29__0_n_0 ;
  wire \ap_return[31]_i_29__10_n_0 ;
  wire \ap_return[31]_i_29__11_n_0 ;
  wire \ap_return[31]_i_29__12_n_0 ;
  wire \ap_return[31]_i_29__13_n_0 ;
  wire \ap_return[31]_i_29__14_n_0 ;
  wire \ap_return[31]_i_29__1_n_0 ;
  wire \ap_return[31]_i_29__2_n_0 ;
  wire \ap_return[31]_i_29__3_n_0 ;
  wire \ap_return[31]_i_29__4_n_0 ;
  wire \ap_return[31]_i_29__5_n_0 ;
  wire \ap_return[31]_i_29__6_n_0 ;
  wire \ap_return[31]_i_29__7_n_0 ;
  wire \ap_return[31]_i_29__8_n_0 ;
  wire \ap_return[31]_i_29__9_n_0 ;
  wire \ap_return[31]_i_29_n_0 ;
  wire \ap_return[31]_i_30_n_0 ;
  wire \ap_return[31]_i_4__0_n_0 ;
  wire \ap_return[31]_i_4__10_n_0 ;
  wire \ap_return[31]_i_4__11_n_0 ;
  wire \ap_return[31]_i_4__12_n_0 ;
  wire \ap_return[31]_i_4__13_n_0 ;
  wire \ap_return[31]_i_4__1_n_0 ;
  wire \ap_return[31]_i_4__2_n_0 ;
  wire \ap_return[31]_i_4__3_n_0 ;
  wire \ap_return[31]_i_4__4_n_0 ;
  wire \ap_return[31]_i_4__5_n_0 ;
  wire \ap_return[31]_i_4__6_n_0 ;
  wire \ap_return[31]_i_4__7_n_0 ;
  wire \ap_return[31]_i_4__8_n_0 ;
  wire \ap_return[31]_i_4__9_n_0 ;
  wire \ap_return[31]_i_4_n_0 ;
  wire \ap_return[31]_i_5__0_n_0 ;
  wire \ap_return[31]_i_5__10_n_0 ;
  wire \ap_return[31]_i_5__11_n_0 ;
  wire \ap_return[31]_i_5__12_n_0 ;
  wire \ap_return[31]_i_5__13_n_0 ;
  wire \ap_return[31]_i_5__14_n_0 ;
  wire \ap_return[31]_i_5__1_n_0 ;
  wire \ap_return[31]_i_5__2_n_0 ;
  wire \ap_return[31]_i_5__3_n_0 ;
  wire \ap_return[31]_i_5__4_n_0 ;
  wire \ap_return[31]_i_5__5_n_0 ;
  wire \ap_return[31]_i_5__6_n_0 ;
  wire \ap_return[31]_i_5__7_n_0 ;
  wire \ap_return[31]_i_5__8_n_0 ;
  wire \ap_return[31]_i_5__9_n_0 ;
  wire \ap_return[31]_i_5_n_0 ;
  wire \ap_return[31]_i_6__0_n_0 ;
  wire \ap_return[31]_i_6__10_n_0 ;
  wire \ap_return[31]_i_6__11_n_0 ;
  wire \ap_return[31]_i_6__12_n_0 ;
  wire \ap_return[31]_i_6__13_n_0 ;
  wire \ap_return[31]_i_6__14_n_0 ;
  wire \ap_return[31]_i_6__1_n_0 ;
  wire \ap_return[31]_i_6__2_n_0 ;
  wire \ap_return[31]_i_6__3_n_0 ;
  wire \ap_return[31]_i_6__4_n_0 ;
  wire \ap_return[31]_i_6__5_n_0 ;
  wire \ap_return[31]_i_6__6_n_0 ;
  wire \ap_return[31]_i_6__7_n_0 ;
  wire \ap_return[31]_i_6__8_n_0 ;
  wire \ap_return[31]_i_6__9_n_0 ;
  wire \ap_return[31]_i_6_n_0 ;
  wire \ap_return[31]_i_7__0_n_0 ;
  wire \ap_return[31]_i_7__10_n_0 ;
  wire \ap_return[31]_i_7__11_n_0 ;
  wire \ap_return[31]_i_7__12_n_0 ;
  wire \ap_return[31]_i_7__13_n_0 ;
  wire \ap_return[31]_i_7__14_n_0 ;
  wire \ap_return[31]_i_7__1_n_0 ;
  wire \ap_return[31]_i_7__2_n_0 ;
  wire \ap_return[31]_i_7__3_n_0 ;
  wire \ap_return[31]_i_7__4_n_0 ;
  wire \ap_return[31]_i_7__5_n_0 ;
  wire \ap_return[31]_i_7__6_n_0 ;
  wire \ap_return[31]_i_7__7_n_0 ;
  wire \ap_return[31]_i_7__8_n_0 ;
  wire \ap_return[31]_i_7__9_n_0 ;
  wire \ap_return[31]_i_7_n_0 ;
  wire \ap_return[31]_i_8__0_n_0 ;
  wire \ap_return[31]_i_8__10_n_0 ;
  wire \ap_return[31]_i_8__11_n_0 ;
  wire \ap_return[31]_i_8__12_n_0 ;
  wire \ap_return[31]_i_8__13_n_0 ;
  wire \ap_return[31]_i_8__14_n_0 ;
  wire \ap_return[31]_i_8__1_n_0 ;
  wire \ap_return[31]_i_8__2_n_0 ;
  wire \ap_return[31]_i_8__3_n_0 ;
  wire \ap_return[31]_i_8__4_n_0 ;
  wire \ap_return[31]_i_8__5_n_0 ;
  wire \ap_return[31]_i_8__6_n_0 ;
  wire \ap_return[31]_i_8__7_n_0 ;
  wire \ap_return[31]_i_8__8_n_0 ;
  wire \ap_return[31]_i_8__9_n_0 ;
  wire \ap_return[31]_i_8_n_0 ;
  wire \ap_return[31]_i_9__0_n_0 ;
  wire \ap_return[31]_i_9__10_n_0 ;
  wire \ap_return[31]_i_9__11_n_0 ;
  wire \ap_return[31]_i_9__12_n_0 ;
  wire \ap_return[31]_i_9__13_n_0 ;
  wire \ap_return[31]_i_9__14_n_0 ;
  wire \ap_return[31]_i_9__1_n_0 ;
  wire \ap_return[31]_i_9__2_n_0 ;
  wire \ap_return[31]_i_9__3_n_0 ;
  wire \ap_return[31]_i_9__4_n_0 ;
  wire \ap_return[31]_i_9__5_n_0 ;
  wire \ap_return[31]_i_9__6_n_0 ;
  wire \ap_return[31]_i_9__7_n_0 ;
  wire \ap_return[31]_i_9__8_n_0 ;
  wire \ap_return[31]_i_9__9_n_0 ;
  wire \ap_return[31]_i_9_n_0 ;
  wire aresetn;
  wire aresetn_0;
  wire [2:0]\axi_last_V_reg_355_reg[0] ;
  wire \b0_1_i_i_reg_5162_reg[2] ;
  wire \b0_1_i_i_reg_5162_reg[31] ;
  wire \b0_1_i_i_reg_5162_reg[3] ;
  wire \b0_1_i_i_reg_5162_reg[4] ;
  wire \b0_1_i_i_reg_5162_reg[5] ;
  wire \b0_1_i_i_reg_5162_reg[6] ;
  wire \b0_1_i_i_reg_5162_reg[7] ;
  wire count_1_i_13_i_i_reg_49570;
  wire [0:0]\count_1_i_1_i_i_reg_4878[2]_i_2 ;
  wire [0:0]\count_1_i_1_i_i_reg_4878_reg[3] ;
  wire [0:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_12 ;
  wire [2:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_12_0 ;
  wire [0:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_3 ;
  wire [2:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_3_0 ;
  wire count_1_i_5_i_i_reg_49360;
  wire \count_1_i_7_i_i_reg_4840_reg[0] ;
  wire \count_1_i_7_i_i_reg_4840_reg[0]_i_3 ;
  wire [2:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_3_0 ;
  wire [0:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_4 ;
  wire [2:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_4_0 ;
  wire [2:0]\count_1_i_7_i_i_reg_4840_reg[3] ;
  wire [0:0]\count_1_i_7_i_i_reg_4840_reg[3]_i_4 ;
  wire [2:0]\count_1_i_7_i_i_reg_4840_reg[3]_i_4_0 ;
  wire dmask_data_stream_0_U_n_2;
  wire dmask_data_stream_0_U_n_3;
  wire dmask_data_stream_0_empty_n;
  wire dmask_data_stream_0_full_n;
  wire empty_n;
  wire empty_n_10;
  wire empty_n_8;
  wire [3:0]\exitcond388_i_i_i_reg_1187_reg[0] ;
  wire exitcond389_i_i_i_fu_360_p2_carry;
  wire exitcond389_i_i_i_fu_360_p2_carry_0;
  wire [0:0]\exitcond4_i_i_reg_4507_reg[0] ;
  wire \exitcond4_i_i_reg_4507_reg[0]_0 ;
  wire [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[0] ;
  wire [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[1] ;
  wire [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2 ;
  wire [2:0]\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_0 ;
  wire [0:0]\flag_val_V_assign_lo_reg_4676_reg[0] ;
  wire [0:0]\flag_val_V_assign_lo_reg_4676_reg[1] ;
  wire [7:0]gray_data_stream_0_s_dout;
  wire gray_data_stream_0_s_empty_n;
  wire gray_data_stream_0_s_full_n;
  wire grp_reg_int_s_fu_3497_ap_ce;
  wire i_V_reg_3410;
  wire [10:0]\i_i_reg_207_reg[10] ;
  wire [0:0]\j_V_reg_4511_reg[0] ;
  wire [1:0]\j_V_reg_4511_reg[10] ;
  wire \j_V_reg_4511_reg[1] ;
  wire \j_V_reg_4511_reg[2] ;
  wire [3:0]\j_i_reg_218_reg[0] ;
  wire [3:0]\j_i_reg_218_reg[0]_0 ;
  wire [10:0]\j_i_reg_218_reg[10] ;
  wire [5:0]\lhs_V_i_i_reg_4615_reg[7] ;
  wire [0:0]\lhs_V_i_i_reg_4615_reg[7]_0 ;
  wire [7:0]\lhs_V_i_i_reg_4615_reg[7]_1 ;
  wire [7:0]\lhs_V_i_i_reg_4615_reg[7]_2 ;
  wire [7:0]\lhs_V_i_i_reg_4615_reg[7]_3 ;
  wire [0:0]\lhs_V_i_i_reg_4615_reg[7]_4 ;
  wire [0:0]\lhs_V_i_i_reg_4615_reg[7]_5 ;
  wire [0:0]\lhs_V_i_i_reg_4615_reg[7]_6 ;
  wire mask_data_stream_0_s_U_n_3;
  wire [7:7]mask_data_stream_0_s_dout;
  wire mask_data_stream_0_s_empty_n;
  wire mask_data_stream_0_s_full_n;
  wire [0:0]\not_or_cond11_i_i_reg_4852_reg[0] ;
  wire [0:0]\or_cond12_i_i_reg_4830_reg[0] ;
  wire [0:0]\or_cond12_i_i_reg_4830_reg[0]_0 ;
  wire [0:0]\or_cond12_i_i_reg_4830_reg[0]_1 ;
  wire [0:0]\or_cond12_i_i_reg_4830_reg[0]_2 ;
  wire [0:0]\or_cond13_i_i_reg_4846_reg[0]_i_2 ;
  wire [2:0]\or_cond13_i_i_reg_4846_reg[0]_i_2_0 ;
  wire or_cond1_i_i_reg_4493;
  wire \or_cond1_i_i_reg_4493[0]_i_1_n_0 ;
  wire [0:0]\or_cond20_i_i_reg_4920_reg[0]_i_4 ;
  wire [2:0]\or_cond20_i_i_reg_4920_reg[0]_i_4_0 ;
  wire or_cond4_i_i_reg_4561;
  wire \or_cond4_i_i_reg_4561[0]_i_1_n_0 ;
  wire [0:0]\or_cond5_i_i_reg_4749_reg[0] ;
  wire [0:0]\or_cond5_i_i_reg_4749_reg[0]_0 ;
  wire [0:0]\or_cond5_i_i_reg_4749_reg[0]_i_2 ;
  wire [2:0]\or_cond5_i_i_reg_4749_reg[0]_i_2_0 ;
  wire [0:0]\or_cond5_i_i_reg_4749_reg[0]_i_3 ;
  wire [2:0]\or_cond5_i_i_reg_4749_reg[0]_i_3_0 ;
  wire \or_cond7_i_i_reg_4780_reg[0]_i_2 ;
  wire [0:0]\or_cond7_i_i_reg_4780_reg[0]_i_3 ;
  wire [2:0]\or_cond7_i_i_reg_4780_reg[0]_i_3_0 ;
  wire [0:0]\or_cond8_i_i_reg_4795_reg[0]_i_2 ;
  wire [2:0]\or_cond8_i_i_reg_4795_reg[0]_i_2_0 ;
  wire [0:0]\or_cond9_i_i_reg_4810_reg[0]_i_3 ;
  wire [2:0]\or_cond9_i_i_reg_4810_reg[0]_i_3_0 ;
  wire [0:0]\or_cond9_i_i_reg_4810_reg[0]_i_4 ;
  wire [2:0]\or_cond9_i_i_reg_4810_reg[0]_i_4_0 ;
  wire [0:0]\or_cond_i_i_i_i_reg_1196_reg[0] ;
  wire or_cond_i_i_reg_4516;
  wire \or_cond_i_i_reg_4516[0]_i_1_n_0 ;
  wire p_0_in;
  wire p_0_in5_in;
  wire p_10_in;
  wire p_8_in;
  wire p_9_in;
  wire [7:0]p_dst_data_stream_0_s_dout;
  wire p_dst_data_stream_0_s_empty_n;
  wire p_dst_data_stream_0_s_full_n;
  wire [7:0]p_dst_data_stream_1_s_dout;
  wire p_dst_data_stream_1_s_empty_n;
  wire p_dst_data_stream_1_s_full_n;
  wire [7:0]p_dst_data_stream_2_s_dout;
  wire p_dst_data_stream_2_s_empty_n;
  wire p_dst_data_stream_2_s_full_n;
  wire [7:0]p_src_data_stream_0_s_dout;
  wire p_src_data_stream_0_s_empty_n;
  wire p_src_data_stream_0_s_full_n;
  wire [7:0]p_src_data_stream_1_s_dout;
  wire p_src_data_stream_1_s_empty_n;
  wire p_src_data_stream_1_s_full_n;
  wire [7:0]p_src_data_stream_2_s_dout;
  wire p_src_data_stream_2_s_empty_n;
  wire p_src_data_stream_2_s_full_n;
  wire pop;
  wire pop_6;
  wire pop_7;
  wire [3:0]\r_V_1_i_i_reg_4636_reg[7] ;
  wire [8:0]\r_V_1_i_i_reg_4636_reg[8] ;
  wire [0:0]\r_V_1_i_i_reg_4636_reg[8]_0 ;
  wire [0:0]\r_V_1_i_i_reg_4636_reg[8]_1 ;
  wire [3:0]\r_V_2_i_i_reg_4643_reg[7] ;
  wire [8:0]\r_V_2_i_i_reg_4643_reg[8] ;
  wire [0:0]\r_V_2_i_i_reg_4643_reg[8]_0 ;
  wire [0:0]\r_V_2_i_i_reg_4643_reg[8]_1 ;
  wire [3:0]\r_V_3_i_i_reg_4650_reg[7] ;
  wire [8:0]\r_V_3_i_i_reg_4650_reg[8] ;
  wire [0:0]\r_V_3_i_i_reg_4650_reg[8]_0 ;
  wire [0:0]\r_V_3_i_i_reg_4650_reg[8]_1 ;
  wire [3:0]\r_V_4_i_i_reg_4657_reg[7] ;
  wire [8:0]\r_V_4_i_i_reg_4657_reg[8] ;
  wire [0:0]\r_V_4_i_i_reg_4657_reg[8]_0 ;
  wire [0:0]\r_V_4_i_i_reg_4657_reg[8]_1 ;
  wire [3:0]\r_V_5_i_i_reg_4664_reg[7] ;
  wire [8:0]\r_V_5_i_i_reg_4664_reg[8] ;
  wire [0:0]\r_V_5_i_i_reg_4664_reg[8]_0 ;
  wire [0:0]\r_V_5_i_i_reg_4664_reg[8]_1 ;
  wire [3:0]\r_V_6_2_i_i_reg_4692_reg[7] ;
  wire [8:0]\r_V_6_2_i_i_reg_4692_reg[8] ;
  wire [0:0]\r_V_6_2_i_i_reg_4692_reg[8]_0 ;
  wire [3:0]\r_V_6_3_i_i_reg_4699_reg[7] ;
  wire [8:0]\r_V_6_3_i_i_reg_4699_reg[8] ;
  wire [0:0]\r_V_6_3_i_i_reg_4699_reg[8]_0 ;
  wire [3:0]\r_V_6_4_i_i_reg_4706_reg[7] ;
  wire [8:0]\r_V_6_4_i_i_reg_4706_reg[8] ;
  wire [0:0]\r_V_6_4_i_i_reg_4706_reg[8]_0 ;
  wire [3:0]\r_V_6_5_i_i_reg_4713_reg[7] ;
  wire [8:0]\r_V_6_5_i_i_reg_4713_reg[8] ;
  wire [0:0]\r_V_6_5_i_i_reg_4713_reg[8]_0 ;
  wire [3:0]\r_V_6_6_i_i_reg_4725_reg[7] ;
  wire [8:0]\r_V_6_6_i_i_reg_4725_reg[8] ;
  wire [0:0]\r_V_6_6_i_i_reg_4725_reg[8]_0 ;
  wire [3:0]\r_V_6_7_i_i_reg_4737_reg[7] ;
  wire [8:0]\r_V_6_7_i_i_reg_4737_reg[8] ;
  wire [0:0]\r_V_6_7_i_i_reg_4737_reg[8]_0 ;
  wire [3:0]\r_V_i_i_reg_4629_reg[7] ;
  wire [8:0]\r_V_i_i_reg_4629_reg[8] ;
  wire [0:0]\r_V_i_i_reg_4629_reg[8]_0 ;
  wire [0:0]\r_V_i_i_reg_4629_reg[8]_1 ;
  wire [10:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[2]_2 ;
  wire [0:0]\s_axi_CONTROL_BUS_ARADDR[4] ;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire s_axi_CONTROL_BUS_ARVALID_0;
  wire s_axi_CONTROL_BUS_RVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_4;
  wire shiftReg_ce_5;
  wire sig_hls_fast_corner_ap_start;
  wire [3:0]\sof_1_i_fu_162_reg[0] ;
  wire src0_data_stream_0_s_U_n_2;
  wire src0_data_stream_0_s_U_n_3;
  wire [7:0]src0_data_stream_0_s_dout;
  wire src0_data_stream_0_s_empty_n;
  wire src0_data_stream_0_s_full_n;
  wire src0_data_stream_1_s_U_n_2;
  wire src0_data_stream_1_s_U_n_3;
  wire [7:0]src0_data_stream_1_s_dout;
  wire src0_data_stream_1_s_empty_n;
  wire src0_data_stream_1_s_full_n;
  wire src0_data_stream_2_s_U_n_2;
  wire src0_data_stream_2_s_U_n_3;
  wire [7:0]src0_data_stream_2_s_dout;
  wire src0_data_stream_2_s_empty_n;
  wire src0_data_stream_2_s_full_n;
  wire src1_data_stream_0_s_U_n_17;
  wire [7:0]src1_data_stream_0_s_dout;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_0_s_full_n;
  wire src1_data_stream_1_s_U_n_17;
  wire [7:0]src1_data_stream_1_s_dout;
  wire src1_data_stream_1_s_empty_n;
  wire src1_data_stream_1_s_full_n;
  wire src1_data_stream_2_s_U_n_16;
  wire src1_data_stream_2_s_U_n_18;
  wire [7:0]src1_data_stream_2_s_dout;
  wire src1_data_stream_2_s_empty_n;
  wire [7:0]\t_V_2_reg_236_reg[10] ;
  wire [3:0]\t_V_4_reg_303_reg[0] ;
  wire [3:0]\t_V_4_reg_303_reg[0]_0 ;
  wire [10:0]\t_V_4_reg_303_reg[10] ;
  wire [1:0]\t_V_5_reg_285_reg[0] ;
  wire [10:0]\t_V_5_reg_285_reg[10] ;
  wire \t_V_5_reg_285_reg[10]_0 ;
  wire \t_V_5_reg_285_reg[7] ;
  wire \t_V_5_reg_285_reg[8] ;
  wire \t_V_5_reg_285_reg[9] ;
  wire [3:0]\t_V_6_reg_248_reg[0] ;
  wire [10:0]\t_V_6_reg_248_reg[10] ;
  wire [0:0]\t_V_reg_225_reg[10] ;
  wire [10:0]\t_V_reg_237_reg[10] ;
  wire [9:0]\t_V_reg_274_reg[10] ;
  wire [10:0]\t_V_reg_292_reg[10] ;
  wire [1:0]\t_V_reg_562_reg[7] ;
  wire tmp10_i_reg_4942;
  wire \tmp10_i_reg_4942[0]_i_1_n_0 ;
  wire tmp11_i_fu_3140_p2;
  wire tmp11_i_reg_4947;
  wire \tmp11_i_reg_4947[0]_i_1_n_0 ;
  wire tmp13_i_reg_4963;
  wire \tmp13_i_reg_4963[0]_i_1_n_0 ;
  wire tmp_12_i_i_reg_4557;
  wire \tmp_12_i_i_reg_4557[0]_i_1_n_0 ;
  wire [0:0]tmp_204_1_i_fu_491_p2_carry__0;
  wire [0:0]tmp_204_2_i_fu_530_p2_carry__0;
  wire [3:0]\tmp_20_i_reg_1143_reg[0] ;
  wire [0:0]\tmp_20_i_reg_1143_reg[0]_0 ;
  wire [1:0]\tmp_23_i_reg_1165_reg[0] ;
  wire [3:0]\tmp_23_i_reg_1165_reg[0]_0 ;
  wire [0:0]\tmp_23_i_reg_1165_reg[0]_1 ;
  wire [10:0]\tmp_23_i_reg_1165_reg[0]_2 ;
  wire [0:0]tmp_26_i_fu_441_p2_carry__0;
  wire tmp_2_i_i_fu_1363_p2;
  wire tmp_2_i_i_reg_4488;
  wire \tmp_2_i_i_reg_4488[0]_i_1_n_0 ;
  wire [0:0]\tmp_2_i_i_reg_4488_reg[0] ;
  wire [0:0]tmp_31_i_fu_675_p2_carry__0;
  wire tmp_4_i_i_reg_4497;
  wire \tmp_4_i_i_reg_4497[0]_i_1_n_0 ;
  wire tmp_60_10_i_i_reg_4863;
  wire [0:0]\tmp_60_10_i_i_reg_4863_reg[0] ;
  wire [0:0]\tmp_60_10_i_i_reg_4863_reg[0]_0 ;
  wire [0:0]\tmp_60_11_i_i_reg_4884_reg[0] ;
  wire [0:0]\tmp_60_11_i_i_reg_4884_reg[0]_0 ;
  wire [0:0]\tmp_60_11_i_i_reg_4884_reg[0]_i_2 ;
  wire [2:0]\tmp_60_11_i_i_reg_4884_reg[0]_i_2_0 ;
  wire [0:0]\tmp_60_12_i_i_reg_4896_reg[0] ;
  wire [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_0 ;
  wire [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_1 ;
  wire [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_2 ;
  wire [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_i_2 ;
  wire [2:0]\tmp_60_12_i_i_reg_4896_reg[0]_i_2_0 ;
  wire [0:0]\tmp_60_13_i_i_reg_4908_reg[0] ;
  wire [0:0]\tmp_60_13_i_i_reg_4908_reg[0]_0 ;
  wire [0:0]\tmp_60_13_i_i_reg_4908_reg[0]_i_2 ;
  wire [2:0]\tmp_60_13_i_i_reg_4908_reg[0]_i_2_0 ;
  wire [0:0]\tmp_60_1_not_i_i_reg_4755_reg[0] ;
  wire [0:0]\tmp_60_1_not_i_i_reg_4755_reg[0]_0 ;
  wire [0:0]\tmp_60_2_not_i_i_reg_4770_reg[0] ;
  wire [0:0]\tmp_60_2_not_i_i_reg_4770_reg[0]_0 ;
  wire [0:0]\tmp_60_3_not_i_i_reg_4785_reg[0] ;
  wire [0:0]\tmp_60_3_not_i_i_reg_4785_reg[0]_0 ;
  wire [0:0]\tmp_60_4_not_i_i_reg_4800_reg[0] ;
  wire [0:0]\tmp_60_4_not_i_i_reg_4800_reg[0]_0 ;
  wire tmp_62_1_i_i_fu_2316_p2;
  wire tmp_62_2_i_i_fu_2334_p2;
  wire tmp_62_3_i_i_fu_2352_p2;
  wire tmp_62_4_i_i_fu_2370_p2;
  wire tmp_62_5_i_i_fu_2388_p2;
  wire tmp_62_8_i_i_reg_4868;
  wire tmp_62_i_i_fu_2298_p2;
  wire tmp_64_12_i_i_fu_3260_p2;
  wire tmp_64_12_i_i_reg_4952;
  wire \tmp_64_12_i_i_reg_4952[0]_i_1_n_0 ;
  wire tmp_64_1_i_i_reg_4873;
  wire tmp_64_5_i_i_fu_3121_p2;
  wire tmp_64_5_i_i_reg_4931;
  wire \tmp_64_5_i_i_reg_4931[0]_i_1_n_0 ;
  wire tmp_64_7_i_i_fu_2510_p2;
  wire tmp_8_i_i_fu_1413_p2;
  wire usedw15_out;
  wire usedw15_out_2;
  wire usedw15_out_3;
  wire [13:0]usedw_reg;
  wire [13:0]usedw_reg_11;
  wire [13:0]usedw_reg_9;

  miz_sys_hls_fast_corner_0_1_AXIvideo2Mat AXIvideo2Mat_U0
       (.CO(\_rows_reg[10] ),
        .D(AXIvideo2Mat_U0_p_src_data_stream_2_s_din),
        .E(shiftReg_ce),
        .INPUT_STREAM_TDATA(INPUT_STREAM_TDATA),
        .INPUT_STREAM_TLAST(INPUT_STREAM_TLAST),
        .INPUT_STREAM_TREADY(INPUT_STREAM_TREADY),
        .INPUT_STREAM_TUSER(INPUT_STREAM_TUSER),
        .INPUT_STREAM_TVALID(INPUT_STREAM_TVALID),
        .\INPUT_STREAM_V_data_V_0_state_reg[0]_0 (aresetn_0),
        .Q(\ap_CS_fsm_reg[3] ),
        .aclk(aclk),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] ),
        .aresetn(aresetn),
        .\axi_data_V_1_i_reg_282_reg[15]_0 (AXIvideo2Mat_U0_p_src_data_stream_1_s_din),
        .\axi_data_V_1_i_reg_282_reg[7]_0 (AXIvideo2Mat_U0_p_src_data_stream_0_s_din),
        .internal_full_n_reg(AXIvideo2Mat_U0_n_4),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_52),
        .\mOutPtr_reg[1] (Duplicate_U0_n_36),
        .p_src_data_stream_0_s_full_n(p_src_data_stream_0_s_full_n),
        .p_src_data_stream_1_s_full_n(p_src_data_stream_1_s_full_n),
        .p_src_data_stream_2_s_full_n(p_src_data_stream_2_s_full_n),
        .sig_hls_fast_corner_ap_start(sig_hls_fast_corner_ap_start),
        .\sof_1_i_fu_162_reg[0]_0 (\sof_1_i_fu_162_reg[0] ),
        .\t_V_6_reg_248_reg[0]_0 (\t_V_6_reg_248_reg[0] ),
        .\t_V_6_reg_248_reg[10]_0 (\t_V_6_reg_248_reg[10] ),
        .\t_V_reg_237_reg[10]_0 (\t_V_reg_237_reg[10] ));
  miz_sys_hls_fast_corner_0_1_CvtColor CvtColor_U0
       (.B(src0_data_stream_0_s_dout),
        .D(CvtColor_U0_n_0),
        .E(CvtColor_U0_n_28),
        .Q({src0_data_stream_2_s_U_n_2,src0_data_stream_2_s_U_n_3}),
        .aclk(aclk),
        .\ap_CS_fsm_reg[0]_0 (CvtColor_U0_n_5),
        .\ap_CS_fsm_reg[1]_0 (aresetn_0),
        .ap_enable_reg_pp0_iter1_reg_0(CvtColor_U0_n_1),
        .ap_enable_reg_pp0_iter1_reg_1(CvtColor_U0_n_2),
        .ap_enable_reg_pp0_iter1_reg_2(CvtColor_U0_n_4),
        .aresetn(aresetn),
        .gray_data_stream_0_s_full_n(gray_data_stream_0_s_full_n),
        .\i_i_reg_207_reg[10]_0 (\i_i_reg_207_reg[10] ),
        .\j_i_reg_218_reg[0]_0 (\j_i_reg_218_reg[0] ),
        .\j_i_reg_218_reg[0]_1 (\j_i_reg_218_reg[0]_0 ),
        .\j_i_reg_218_reg[10]_0 (\j_i_reg_218_reg[10] ),
        .\mOutPtr_reg[1] (Duplicate_U0_n_1),
        .\mOutPtr_reg[1]_0 ({src0_data_stream_1_s_U_n_2,src0_data_stream_1_s_U_n_3}),
        .\mOutPtr_reg[1]_1 ({src0_data_stream_0_s_U_n_2,src0_data_stream_0_s_U_n_3}),
        .p(src0_data_stream_1_s_dout),
        .\p_Val2_3_reg_408_reg[7]_0 (CvtColor_U0_gray_data_stream_0_s_din),
        .shiftReg_ce(shiftReg_ce_0),
        .sig_hls_fast_corner_ap_start(sig_hls_fast_corner_ap_start),
        .src0_data_stream_0_s_empty_n(src0_data_stream_0_s_empty_n),
        .src0_data_stream_1_s_empty_n(src0_data_stream_1_s_empty_n),
        .src0_data_stream_2_s_empty_n(src0_data_stream_2_s_empty_n),
        .\tmp_47_reg_393_reg[7]_0 (src0_data_stream_2_s_dout));
  miz_sys_hls_fast_corner_0_1_Dilate Dilate_U0
       (.CO(\_rows_reg[10]_0 ),
        .D(D),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .\_cols_reg[10] (\_cols_reg[10] ),
        .aclk(aclk),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_1 ),
        .ap_enable_reg_pp0_iter3_reg_0(aresetn_0),
        .aresetn(aresetn),
        .dmask_data_stream_0_full_n(dmask_data_stream_0_full_n),
        .\exitcond388_i_i_i_reg_1187_reg[0]_0 (\exitcond388_i_i_i_reg_1187_reg[0] ),
        .exitcond389_i_i_i_fu_360_p2_carry_0(exitcond389_i_i_i_fu_360_p2_carry),
        .exitcond389_i_i_i_fu_360_p2_carry_1(exitcond389_i_i_i_fu_360_p2_carry_0),
        .\mOutPtr_reg[0] (Dilate_U0_n_31),
        .\mOutPtr_reg[0]_0 (PaintMask_U0_n_4),
        .\mOutPtr_reg[0]_1 (dmask_data_stream_0_U_n_2),
        .mask_data_stream_0_s_dout(mask_data_stream_0_s_dout),
        .mask_data_stream_0_s_empty_n(mask_data_stream_0_s_empty_n),
        .\or_cond_i_i_i_i_reg_1196_reg[0]_0 (Dilate_U0_n_5),
        .\or_cond_i_i_i_i_reg_1196_reg[0]_1 (\or_cond_i_i_i_i_reg_1196_reg[0] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5),
        .shiftReg_ce(shiftReg_ce_1),
        .sig_hls_fast_corner_ap_start(sig_hls_fast_corner_ap_start),
        .\t_V_5_reg_285_reg[0]_0 (\t_V_5_reg_285_reg[0] ),
        .\t_V_5_reg_285_reg[10]_0 (\t_V_5_reg_285_reg[10] ),
        .\t_V_5_reg_285_reg[10]_1 (\t_V_5_reg_285_reg[10]_0 ),
        .\t_V_5_reg_285_reg[7]_0 (\t_V_5_reg_285_reg[7] ),
        .\t_V_5_reg_285_reg[8]_0 (\t_V_5_reg_285_reg[8] ),
        .\t_V_5_reg_285_reg[9]_0 (\t_V_5_reg_285_reg[9] ),
        .\t_V_reg_274_reg[10]_0 (\t_V_reg_274_reg[10] ),
        .tmp_204_1_i_fu_491_p2_carry__0_0(tmp_204_1_i_fu_491_p2_carry__0),
        .tmp_204_2_i_fu_530_p2_carry__0_0(tmp_204_2_i_fu_530_p2_carry__0),
        .\tmp_20_i_reg_1143_reg[0]_0 (\tmp_20_i_reg_1143_reg[0] ),
        .\tmp_20_i_reg_1143_reg[0]_1 (\tmp_20_i_reg_1143_reg[0]_0 ),
        .\tmp_23_i_reg_1165_reg[0]_0 (\tmp_23_i_reg_1165_reg[0] ),
        .\tmp_23_i_reg_1165_reg[0]_1 (\tmp_23_i_reg_1165_reg[0]_0 ),
        .\tmp_23_i_reg_1165_reg[0]_2 (\tmp_23_i_reg_1165_reg[0]_1 ),
        .\tmp_23_i_reg_1165_reg[0]_3 (\tmp_23_i_reg_1165_reg[0]_2 ),
        .tmp_26_i_fu_441_p2_carry__0_0(tmp_26_i_fu_441_p2_carry__0),
        .tmp_31_i_fu_675_p2_carry__0_0(tmp_31_i_fu_675_p2_carry__0),
        .\tmp_39_reg_1271_reg[7]_0 (Dilate_U0_dmask_data_stream_0_din));
  miz_sys_hls_fast_corner_0_1_Duplicate Duplicate_U0
       (.DI(usedw15_out_3),
        .E(Duplicate_U0_src1_data_stream_2_s_write),
        .Q(\t_V_4_reg_303_reg[10] ),
        .WEA({Duplicate_U0_n_37,Duplicate_U0_n_38}),
        .aclk(aclk),
        .\ap_CS_fsm_reg[0]_0 (Duplicate_U0_n_33),
        .\ap_CS_fsm_reg[1]_0 (aresetn_0),
        .\ap_CS_fsm_reg[2]_0 (src1_data_stream_2_s_U_n_16),
        .aresetn(aresetn),
        .\exitcond_i_reg_363_reg[0]_0 (Duplicate_U0_n_0),
        .\exitcond_i_reg_363_reg[0]_1 (Duplicate_U0_n_1),
        .\exitcond_i_reg_363_reg[0]_10 (Duplicate_U0_n_35),
        .\exitcond_i_reg_363_reg[0]_11 (Duplicate_U0_n_36),
        .\exitcond_i_reg_363_reg[0]_12 ({Duplicate_U0_n_39,Duplicate_U0_n_40}),
        .\exitcond_i_reg_363_reg[0]_13 ({Duplicate_U0_n_41,Duplicate_U0_n_42}),
        .\exitcond_i_reg_363_reg[0]_14 ({Duplicate_U0_n_43,Duplicate_U0_n_44}),
        .\exitcond_i_reg_363_reg[0]_15 ({Duplicate_U0_n_45,Duplicate_U0_n_46}),
        .\exitcond_i_reg_363_reg[0]_2 (Duplicate_U0_n_3),
        .\exitcond_i_reg_363_reg[0]_3 (Duplicate_U0_n_4),
        .\exitcond_i_reg_363_reg[0]_4 (usedw15_out_2),
        .\exitcond_i_reg_363_reg[0]_5 (Duplicate_U0_n_6),
        .\exitcond_i_reg_363_reg[0]_6 (Duplicate_U0_n_7),
        .\exitcond_i_reg_363_reg[0]_7 (usedw15_out),
        .\exitcond_i_reg_363_reg[0]_8 (Duplicate_U0_n_9),
        .\exitcond_i_reg_363_reg[0]_9 (Duplicate_U0_n_34),
        .pop(pop_7),
        .pop_0(pop_6),
        .pop_1(pop),
        .sig_hls_fast_corner_ap_start(sig_hls_fast_corner_ap_start),
        .src0_data_stream_0_s_full_n(src0_data_stream_0_s_full_n),
        .src0_data_stream_1_s_full_n(src0_data_stream_1_s_full_n),
        .src0_data_stream_2_s_full_n(src0_data_stream_2_s_full_n),
        .\t_V_4_reg_303_reg[0]_0 (\t_V_4_reg_303_reg[0] ),
        .\t_V_4_reg_303_reg[0]_1 (\t_V_4_reg_303_reg[0]_0 ),
        .\t_V_reg_292_reg[10]_0 (\t_V_reg_292_reg[10] ));
  miz_sys_hls_fast_corner_0_1_FAST_t_opr FAST_t_opr_U0
       (.CO(CO),
        .D(\j_V_reg_4511_reg[10] ),
        .DI(DI),
        .DIADI(gray_data_stream_0_s_dout),
        .E(count_1_i_5_i_i_reg_49360),
        .FAST_t_opr_U0_gray_data_stream_0_s_read(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .Q(\r_V_6_6_i_i_reg_4725_reg[8] ),
        .S(S),
        .\SRL_SIG_reg[0][7] (FAST_t_opr_U0_n_295),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\_cols_reg[10] (tmp_8_i_i_fu_1413_p2),
        .\_cols_reg[7] (\_cols_reg[7] ),
        .\_rows_reg[10] (tmp_2_i_i_fu_1363_p2),
        .\_threhold_reg[7] (\_threhold_reg[7] ),
        .\_threhold_reg[7]_0 (\_threhold_reg[7]_0 ),
        .\_threhold_reg[7]_1 (\_threhold_reg[7]_1 ),
        .\a0_1_i_i_reg_5152_reg[7]_0 (\a0_1_i_i_reg_5152_reg[7] ),
        .aclk(aclk),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[0]_i_2 (\ap_CS_fsm_reg[0]_i_2 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .ap_block_pp0_stage0_subdone6_in(ap_block_pp0_stage0_subdone6_in),
        .ap_enable_reg_pp0_iter18_reg_0(aresetn_0),
        .ap_enable_reg_pp0_iter20_reg_0(FAST_t_opr_U0_n_20),
        .ap_reg_pp0_iter19_or_cond4_i_i_reg_4561(ap_reg_pp0_iter19_or_cond4_i_i_reg_4561),
        .ap_reg_pp0_iter4_exitcond4_i_i_reg_4507(ap_reg_pp0_iter4_exitcond4_i_i_reg_4507),
        .ap_reg_pp0_iter4_tmp_12_i_i_reg_4557(ap_reg_pp0_iter4_tmp_12_i_i_reg_4557),
        .ap_reg_pp0_iter5_exitcond4_i_i_reg_4507(ap_reg_pp0_iter5_exitcond4_i_i_reg_4507),
        .ap_reg_pp0_iter5_or_cond20_i_i_reg_4920(ap_reg_pp0_iter5_or_cond20_i_i_reg_4920),
        .\ap_reg_pp0_iter5_or_cond5_i_i_reg_4749_reg[0]_0 (FAST_t_opr_U0_n_301),
        .ap_reg_pp0_iter5_tmp_12_i_i_reg_4557(ap_reg_pp0_iter5_tmp_12_i_i_reg_4557),
        .\ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[8]__0_0 (ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .\ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[8]__0_0 (ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .\ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[8]__0_0 (ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .\ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[8]__0_0 (ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .\ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[8]__0_0 (ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .\ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[8]__0_0 (ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .\ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[8]__0_0 (ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .\ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[8]__0_0 (ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .\ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[8]__0_0 (ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .\ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[8]__0_0 (ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .\ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[8]__0_0 (ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .\ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[8]__0_0 (ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .\ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[8]__0_0 (ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .\ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[8]__0_0 (ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .\ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[8]__0_0 (ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .\ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[8]__0_0 (ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .\ap_return_reg[31] ({\ap_return[31]_i_5__7_n_0 ,\ap_return[31]_i_6_n_0 ,\ap_return[31]_i_7_n_0 ,\ap_return[31]_i_8__14_n_0 }),
        .\ap_return_reg[31]_0 ({\ap_return[31]_i_9_n_0 ,\ap_return[31]_i_10_n_0 ,\ap_return[31]_i_11_n_0 ,\ap_return[31]_i_12_n_0 }),
        .\ap_return_reg[31]_1 ({\ap_return[31]_i_4__7_n_0 ,\ap_return[31]_i_5__8_n_0 ,\ap_return[31]_i_6__0_n_0 ,\ap_return[31]_i_7__0_n_0 }),
        .\ap_return_reg[31]_10 ({\ap_return[31]_i_8__3_n_0 ,\ap_return[31]_i_9__4_n_0 ,\ap_return[31]_i_10__4_n_0 ,\ap_return[31]_i_11__4_n_0 }),
        .\ap_return_reg[31]_11 ({\ap_return[31]_i_4__12_n_0 ,\ap_return[31]_i_5__13_n_0 ,\ap_return[31]_i_6__5_n_0 ,\ap_return[31]_i_7__5_n_0 }),
        .\ap_return_reg[31]_12 ({\ap_return[31]_i_8__1_n_0 ,\ap_return[31]_i_9__5_n_0 ,\ap_return[31]_i_10__5_n_0 ,\ap_return[31]_i_11__5_n_0 }),
        .\ap_return_reg[31]_13 ({\ap_return[31]_i_4__13_n_0 ,\ap_return[31]_i_5__14_n_0 ,\ap_return[31]_i_6__6_n_0 ,\ap_return[31]_i_7__6_n_0 }),
        .\ap_return_reg[31]_14 ({\ap_return[31]_i_8_n_0 ,\ap_return[31]_i_9__6_n_0 ,\ap_return[31]_i_10__6_n_0 ,\ap_return[31]_i_11__6_n_0 }),
        .\ap_return_reg[31]_15 ({\ap_return[31]_i_4__2_n_0 ,\ap_return[31]_i_5__2_n_0 ,\ap_return[31]_i_6__7_n_0 ,\ap_return[31]_i_7__7_n_0 }),
        .\ap_return_reg[31]_16 ({\ap_return[31]_i_8__7_n_0 ,\ap_return[31]_i_9__7_n_0 ,\ap_return[31]_i_10__7_n_0 ,\ap_return[31]_i_11__7_n_0 }),
        .\ap_return_reg[31]_17 ({\ap_return[31]_i_4__3_n_0 ,\ap_return[31]_i_5__3_n_0 ,\ap_return[31]_i_6__8_n_0 ,\ap_return[31]_i_7__8_n_0 }),
        .\ap_return_reg[31]_18 ({\ap_return[31]_i_8__8_n_0 ,\ap_return[31]_i_9__8_n_0 ,\ap_return[31]_i_10__8_n_0 ,\ap_return[31]_i_11__8_n_0 }),
        .\ap_return_reg[31]_19 ({\ap_return[31]_i_4__4_n_0 ,\ap_return[31]_i_5__4_n_0 ,\ap_return[31]_i_6__9_n_0 ,\ap_return[31]_i_7__9_n_0 }),
        .\ap_return_reg[31]_2 ({\ap_return[31]_i_8__4_n_0 ,\ap_return[31]_i_9__0_n_0 ,\ap_return[31]_i_10__0_n_0 ,\ap_return[31]_i_11__0_n_0 }),
        .\ap_return_reg[31]_20 ({\ap_return[31]_i_8__9_n_0 ,\ap_return[31]_i_9__9_n_0 ,\ap_return[31]_i_10__9_n_0 ,\ap_return[31]_i_11__9_n_0 }),
        .\ap_return_reg[31]_21 ({\ap_return[31]_i_4__6_n_0 ,\ap_return[31]_i_5__6_n_0 ,\ap_return[31]_i_6__10_n_0 ,\ap_return[31]_i_7__10_n_0 }),
        .\ap_return_reg[31]_22 ({\ap_return[31]_i_8__13_n_0 ,\ap_return[31]_i_9__10_n_0 ,\ap_return[31]_i_10__10_n_0 ,\ap_return[31]_i_11__10_n_0 }),
        .\ap_return_reg[31]_23 ({\ap_return[31]_i_4__5_n_0 ,\ap_return[31]_i_5__5_n_0 ,\ap_return[31]_i_6__11_n_0 ,\ap_return[31]_i_7__11_n_0 }),
        .\ap_return_reg[31]_24 ({\ap_return[31]_i_8__11_n_0 ,\ap_return[31]_i_9__11_n_0 ,\ap_return[31]_i_10__11_n_0 ,\ap_return[31]_i_11__11_n_0 }),
        .\ap_return_reg[31]_25 ({\ap_return[31]_i_4__1_n_0 ,\ap_return[31]_i_5__1_n_0 ,\ap_return[31]_i_6__12_n_0 ,\ap_return[31]_i_7__12_n_0 }),
        .\ap_return_reg[31]_26 ({\ap_return[31]_i_8__6_n_0 ,\ap_return[31]_i_9__12_n_0 ,\ap_return[31]_i_10__12_n_0 ,\ap_return[31]_i_11__12_n_0 }),
        .\ap_return_reg[31]_27 ({\ap_return[31]_i_4__0_n_0 ,\ap_return[31]_i_5__0_n_0 ,\ap_return[31]_i_6__13_n_0 ,\ap_return[31]_i_7__13_n_0 }),
        .\ap_return_reg[31]_28 ({\ap_return[31]_i_8__2_n_0 ,\ap_return[31]_i_9__13_n_0 ,\ap_return[31]_i_10__13_n_0 ,\ap_return[31]_i_11__13_n_0 }),
        .\ap_return_reg[31]_29 ({\ap_return[31]_i_4_n_0 ,\ap_return[31]_i_5_n_0 ,\ap_return[31]_i_6__14_n_0 ,\ap_return[31]_i_7__14_n_0 }),
        .\ap_return_reg[31]_3 ({\ap_return[31]_i_4__8_n_0 ,\ap_return[31]_i_5__9_n_0 ,\ap_return[31]_i_6__1_n_0 ,\ap_return[31]_i_7__1_n_0 }),
        .\ap_return_reg[31]_30 ({\ap_return[31]_i_8__0_n_0 ,\ap_return[31]_i_9__14_n_0 ,\ap_return[31]_i_10__14_n_0 ,\ap_return[31]_i_11__14_n_0 }),
        .\ap_return_reg[31]_4 ({\ap_return[31]_i_8__5_n_0 ,\ap_return[31]_i_9__1_n_0 ,\ap_return[31]_i_10__1_n_0 ,\ap_return[31]_i_11__1_n_0 }),
        .\ap_return_reg[31]_5 ({\ap_return[31]_i_4__9_n_0 ,\ap_return[31]_i_5__10_n_0 ,\ap_return[31]_i_6__2_n_0 ,\ap_return[31]_i_7__2_n_0 }),
        .\ap_return_reg[31]_6 ({\ap_return[31]_i_8__12_n_0 ,\ap_return[31]_i_9__2_n_0 ,\ap_return[31]_i_10__2_n_0 ,\ap_return[31]_i_11__2_n_0 }),
        .\ap_return_reg[31]_7 ({\ap_return[31]_i_4__10_n_0 ,\ap_return[31]_i_5__11_n_0 ,\ap_return[31]_i_6__3_n_0 ,\ap_return[31]_i_7__3_n_0 }),
        .\ap_return_reg[31]_8 ({\ap_return[31]_i_8__10_n_0 ,\ap_return[31]_i_9__3_n_0 ,\ap_return[31]_i_10__3_n_0 ,\ap_return[31]_i_11__3_n_0 }),
        .\ap_return_reg[31]_9 ({\ap_return[31]_i_4__11_n_0 ,\ap_return[31]_i_5__12_n_0 ,\ap_return[31]_i_6__4_n_0 ,\ap_return[31]_i_7__4_n_0 }),
        .\ap_return_reg[31]_i_2 ({\ap_return[31]_i_13_n_0 ,\ap_return[31]_i_14__0_n_0 ,\ap_return[31]_i_15__0_n_0 ,\ap_return[31]_i_16__0_n_0 }),
        .\ap_return_reg[31]_i_2_0 ({\ap_return[31]_i_17__0_n_0 ,\ap_return[31]_i_18__0_n_0 ,\ap_return[31]_i_19__0_n_0 ,\ap_return[31]_i_20__0_n_0 }),
        .\ap_return_reg[31]_i_2__0 ({\ap_return[31]_i_13__0_n_0 ,\ap_return[31]_i_14__1_n_0 ,\ap_return[31]_i_15__1_n_0 ,\ap_return[31]_i_16__1_n_0 }),
        .\ap_return_reg[31]_i_2__0_0 ({\ap_return[31]_i_17__1_n_0 ,\ap_return[31]_i_18__1_n_0 ,\ap_return[31]_i_19__1_n_0 ,\ap_return[31]_i_20__1_n_0 }),
        .\ap_return_reg[31]_i_2__1 ({\ap_return[31]_i_13__1_n_0 ,\ap_return[31]_i_14__2_n_0 ,\ap_return[31]_i_15__2_n_0 ,\ap_return[31]_i_16__2_n_0 }),
        .\ap_return_reg[31]_i_2__17 ({\ap_return[31]_i_13__6_n_0 ,\ap_return[31]_i_14__7_n_0 ,\ap_return[31]_i_15__7_n_0 ,\ap_return[31]_i_16__7_n_0 }),
        .\ap_return_reg[31]_i_2__17_0 ({\ap_return[31]_i_17__7_n_0 ,\ap_return[31]_i_18__7_n_0 ,\ap_return[31]_i_19__7_n_0 ,\ap_return[31]_i_20__7_n_0 }),
        .\ap_return_reg[31]_i_2__18 ({\ap_return[31]_i_13__7_n_0 ,\ap_return[31]_i_14__8_n_0 ,\ap_return[31]_i_15__8_n_0 ,\ap_return[31]_i_16__8_n_0 }),
        .\ap_return_reg[31]_i_2__18_0 ({\ap_return[31]_i_17__8_n_0 ,\ap_return[31]_i_18__8_n_0 ,\ap_return[31]_i_19__8_n_0 ,\ap_return[31]_i_20__8_n_0 }),
        .\ap_return_reg[31]_i_2__19 ({\ap_return[31]_i_13__8_n_0 ,\ap_return[31]_i_14__9_n_0 ,\ap_return[31]_i_15__9_n_0 ,\ap_return[31]_i_16__9_n_0 }),
        .\ap_return_reg[31]_i_2__19_0 ({\ap_return[31]_i_17__9_n_0 ,\ap_return[31]_i_18__9_n_0 ,\ap_return[31]_i_19__9_n_0 ,\ap_return[31]_i_20__9_n_0 }),
        .\ap_return_reg[31]_i_2__1_0 ({\ap_return[31]_i_17__2_n_0 ,\ap_return[31]_i_18__2_n_0 ,\ap_return[31]_i_19__2_n_0 ,\ap_return[31]_i_20__2_n_0 }),
        .\ap_return_reg[31]_i_2__2 ({\ap_return[31]_i_13__2_n_0 ,\ap_return[31]_i_14__3_n_0 ,\ap_return[31]_i_15__3_n_0 ,\ap_return[31]_i_16__3_n_0 }),
        .\ap_return_reg[31]_i_2__20 ({\ap_return[31]_i_13__9_n_0 ,\ap_return[31]_i_14__10_n_0 ,\ap_return[31]_i_15__10_n_0 ,\ap_return[31]_i_16__10_n_0 }),
        .\ap_return_reg[31]_i_2__20_0 ({\ap_return[31]_i_17__10_n_0 ,\ap_return[31]_i_18__10_n_0 ,\ap_return[31]_i_19__10_n_0 ,\ap_return[31]_i_20__10_n_0 }),
        .\ap_return_reg[31]_i_2__21 ({\ap_return[31]_i_13__10_n_0 ,\ap_return[31]_i_14__11_n_0 ,\ap_return[31]_i_15__11_n_0 ,\ap_return[31]_i_16__11_n_0 }),
        .\ap_return_reg[31]_i_2__21_0 ({\ap_return[31]_i_17__11_n_0 ,\ap_return[31]_i_18__11_n_0 ,\ap_return[31]_i_19__11_n_0 ,\ap_return[31]_i_20__11_n_0 }),
        .\ap_return_reg[31]_i_2__24 ({\ap_return[31]_i_13__11_n_0 ,\ap_return[31]_i_14__12_n_0 ,\ap_return[31]_i_15__12_n_0 ,\ap_return[31]_i_16__12_n_0 }),
        .\ap_return_reg[31]_i_2__24_0 ({\ap_return[31]_i_17__12_n_0 ,\ap_return[31]_i_18__12_n_0 ,\ap_return[31]_i_19__12_n_0 ,\ap_return[31]_i_20__12_n_0 }),
        .\ap_return_reg[31]_i_2__27 ({\ap_return[31]_i_13__12_n_0 ,\ap_return[31]_i_14__13_n_0 ,\ap_return[31]_i_15__13_n_0 ,\ap_return[31]_i_16__13_n_0 }),
        .\ap_return_reg[31]_i_2__27_0 ({\ap_return[31]_i_17__13_n_0 ,\ap_return[31]_i_18__13_n_0 ,\ap_return[31]_i_19__13_n_0 ,\ap_return[31]_i_20__13_n_0 }),
        .\ap_return_reg[31]_i_2__28 ({\ap_return[31]_i_13__13_n_0 ,\ap_return[31]_i_14__14_n_0 ,\ap_return[31]_i_15__14_n_0 ,\ap_return[31]_i_16__14_n_0 }),
        .\ap_return_reg[31]_i_2__28_0 ({\ap_return[31]_i_17__14_n_0 ,\ap_return[31]_i_18__14_n_0 ,\ap_return[31]_i_19__14_n_0 ,\ap_return[31]_i_20__14_n_0 }),
        .\ap_return_reg[31]_i_2__2_0 ({\ap_return[31]_i_17__3_n_0 ,\ap_return[31]_i_18__3_n_0 ,\ap_return[31]_i_19__3_n_0 ,\ap_return[31]_i_20__3_n_0 }),
        .\ap_return_reg[31]_i_2__5 ({\ap_return[31]_i_13__3_n_0 ,\ap_return[31]_i_14__4_n_0 ,\ap_return[31]_i_15__4_n_0 ,\ap_return[31]_i_16__4_n_0 }),
        .\ap_return_reg[31]_i_2__5_0 ({\ap_return[31]_i_17__4_n_0 ,\ap_return[31]_i_18__4_n_0 ,\ap_return[31]_i_19__4_n_0 ,\ap_return[31]_i_20__4_n_0 }),
        .\ap_return_reg[31]_i_2__8 ({\ap_return[31]_i_13__4_n_0 ,\ap_return[31]_i_14__5_n_0 ,\ap_return[31]_i_15__5_n_0 ,\ap_return[31]_i_16__5_n_0 }),
        .\ap_return_reg[31]_i_2__8_0 ({\ap_return[31]_i_17__5_n_0 ,\ap_return[31]_i_18__5_n_0 ,\ap_return[31]_i_19__5_n_0 ,\ap_return[31]_i_20__5_n_0 }),
        .\ap_return_reg[31]_i_2__9 ({\ap_return[31]_i_13__5_n_0 ,\ap_return[31]_i_14__6_n_0 ,\ap_return[31]_i_15__6_n_0 ,\ap_return[31]_i_16__6_n_0 }),
        .\ap_return_reg[31]_i_2__9_0 ({\ap_return[31]_i_17__6_n_0 ,\ap_return[31]_i_18__6_n_0 ,\ap_return[31]_i_19__6_n_0 ,\ap_return[31]_i_20__6_n_0 }),
        .\ap_return_reg[31]_i_3 ({\ap_return[31]_i_14_n_0 ,\ap_return[31]_i_15_n_0 ,\ap_return[31]_i_16_n_0 ,\ap_return[31]_i_17_n_0 }),
        .\ap_return_reg[31]_i_3_0 ({\ap_return[31]_i_18_n_0 ,\ap_return[31]_i_19_n_0 ,\ap_return[31]_i_20_n_0 ,\ap_return[31]_i_21_n_0 }),
        .\ap_return_reg[31]_i_3__0 ({\ap_return[31]_i_22_n_0 ,\ap_return[31]_i_23__0_n_0 ,\ap_return[31]_i_24__0_n_0 ,\ap_return[31]_i_25__0_n_0 }),
        .\ap_return_reg[31]_i_3__0_0 ({\ap_return[31]_i_26__0_n_0 ,\ap_return[31]_i_27__0_n_0 ,\ap_return[31]_i_28__0_n_0 ,\ap_return[31]_i_29__0_n_0 }),
        .\ap_return_reg[31]_i_3__1 ({\ap_return[31]_i_22__0_n_0 ,\ap_return[31]_i_23__1_n_0 ,\ap_return[31]_i_24__1_n_0 ,\ap_return[31]_i_25__1_n_0 }),
        .\ap_return_reg[31]_i_3__10 ({\ap_return[31]_i_22__5_n_0 ,\ap_return[31]_i_23__6_n_0 ,\ap_return[31]_i_24__6_n_0 ,\ap_return[31]_i_25__6_n_0 }),
        .\ap_return_reg[31]_i_3__10_0 ({\ap_return[31]_i_26__6_n_0 ,\ap_return[31]_i_27__6_n_0 ,\ap_return[31]_i_28__6_n_0 ,\ap_return[31]_i_29__6_n_0 }),
        .\ap_return_reg[31]_i_3__18 ({\ap_return[31]_i_22__6_n_0 ,\ap_return[31]_i_23__7_n_0 ,\ap_return[31]_i_24__7_n_0 ,\ap_return[31]_i_25__7_n_0 }),
        .\ap_return_reg[31]_i_3__18_0 ({\ap_return[31]_i_26__7_n_0 ,\ap_return[31]_i_27__7_n_0 ,\ap_return[31]_i_28__7_n_0 ,\ap_return[31]_i_29__7_n_0 }),
        .\ap_return_reg[31]_i_3__19 ({\ap_return[31]_i_22__7_n_0 ,\ap_return[31]_i_23__8_n_0 ,\ap_return[31]_i_24__8_n_0 ,\ap_return[31]_i_25__8_n_0 }),
        .\ap_return_reg[31]_i_3__19_0 ({\ap_return[31]_i_26__8_n_0 ,\ap_return[31]_i_27__8_n_0 ,\ap_return[31]_i_28__8_n_0 ,\ap_return[31]_i_29__8_n_0 }),
        .\ap_return_reg[31]_i_3__1_0 ({\ap_return[31]_i_26__1_n_0 ,\ap_return[31]_i_27__1_n_0 ,\ap_return[31]_i_28__1_n_0 ,\ap_return[31]_i_29__1_n_0 }),
        .\ap_return_reg[31]_i_3__2 ({\ap_return[31]_i_22__1_n_0 ,\ap_return[31]_i_23__2_n_0 ,\ap_return[31]_i_24__2_n_0 ,\ap_return[31]_i_25__2_n_0 }),
        .\ap_return_reg[31]_i_3__20 ({\ap_return[31]_i_22__8_n_0 ,\ap_return[31]_i_23__9_n_0 ,\ap_return[31]_i_24__9_n_0 ,\ap_return[31]_i_25__9_n_0 }),
        .\ap_return_reg[31]_i_3__20_0 ({\ap_return[31]_i_26__9_n_0 ,\ap_return[31]_i_27__9_n_0 ,\ap_return[31]_i_28__9_n_0 ,\ap_return[31]_i_29__9_n_0 }),
        .\ap_return_reg[31]_i_3__21 ({\ap_return[31]_i_22__9_n_0 ,\ap_return[31]_i_23__10_n_0 ,\ap_return[31]_i_24__10_n_0 ,\ap_return[31]_i_25__10_n_0 }),
        .\ap_return_reg[31]_i_3__21_0 ({\ap_return[31]_i_26__10_n_0 ,\ap_return[31]_i_27__10_n_0 ,\ap_return[31]_i_28__10_n_0 ,\ap_return[31]_i_29__10_n_0 }),
        .\ap_return_reg[31]_i_3__22 ({\ap_return[31]_i_22__10_n_0 ,\ap_return[31]_i_23__11_n_0 ,\ap_return[31]_i_24__11_n_0 ,\ap_return[31]_i_25__11_n_0 }),
        .\ap_return_reg[31]_i_3__22_0 ({\ap_return[31]_i_26__11_n_0 ,\ap_return[31]_i_27__11_n_0 ,\ap_return[31]_i_28__11_n_0 ,\ap_return[31]_i_29__11_n_0 }),
        .\ap_return_reg[31]_i_3__25 ({\ap_return[31]_i_22__11_n_0 ,\ap_return[31]_i_23__12_n_0 ,\ap_return[31]_i_24__12_n_0 ,\ap_return[31]_i_25__12_n_0 }),
        .\ap_return_reg[31]_i_3__25_0 ({\ap_return[31]_i_26__12_n_0 ,\ap_return[31]_i_27__12_n_0 ,\ap_return[31]_i_28__12_n_0 ,\ap_return[31]_i_29__12_n_0 }),
        .\ap_return_reg[31]_i_3__28 ({\ap_return[31]_i_22__12_n_0 ,\ap_return[31]_i_23__13_n_0 ,\ap_return[31]_i_24__13_n_0 ,\ap_return[31]_i_25__13_n_0 }),
        .\ap_return_reg[31]_i_3__28_0 ({\ap_return[31]_i_26__13_n_0 ,\ap_return[31]_i_27__13_n_0 ,\ap_return[31]_i_28__13_n_0 ,\ap_return[31]_i_29__13_n_0 }),
        .\ap_return_reg[31]_i_3__29 ({\ap_return[31]_i_22__13_n_0 ,\ap_return[31]_i_23__14_n_0 ,\ap_return[31]_i_24__14_n_0 ,\ap_return[31]_i_25__14_n_0 }),
        .\ap_return_reg[31]_i_3__29_0 ({\ap_return[31]_i_26__14_n_0 ,\ap_return[31]_i_27__14_n_0 ,\ap_return[31]_i_28__14_n_0 ,\ap_return[31]_i_29__14_n_0 }),
        .\ap_return_reg[31]_i_3__2_0 ({\ap_return[31]_i_26__2_n_0 ,\ap_return[31]_i_27__2_n_0 ,\ap_return[31]_i_28__2_n_0 ,\ap_return[31]_i_29__2_n_0 }),
        .\ap_return_reg[31]_i_3__3 ({\ap_return[31]_i_22__2_n_0 ,\ap_return[31]_i_23__3_n_0 ,\ap_return[31]_i_24__3_n_0 ,\ap_return[31]_i_25__3_n_0 }),
        .\ap_return_reg[31]_i_3__3_0 ({\ap_return[31]_i_26__3_n_0 ,\ap_return[31]_i_27__3_n_0 ,\ap_return[31]_i_28__3_n_0 ,\ap_return[31]_i_29__3_n_0 }),
        .\ap_return_reg[31]_i_3__6 ({\ap_return[31]_i_22__3_n_0 ,\ap_return[31]_i_23__4_n_0 ,\ap_return[31]_i_24__4_n_0 ,\ap_return[31]_i_25__4_n_0 }),
        .\ap_return_reg[31]_i_3__6_0 ({\ap_return[31]_i_26__4_n_0 ,\ap_return[31]_i_27__4_n_0 ,\ap_return[31]_i_28__4_n_0 ,\ap_return[31]_i_29__4_n_0 }),
        .\ap_return_reg[31]_i_3__9 ({\ap_return[31]_i_22__4_n_0 ,\ap_return[31]_i_23__5_n_0 ,\ap_return[31]_i_24__5_n_0 ,\ap_return[31]_i_25__5_n_0 }),
        .\ap_return_reg[31]_i_3__9_0 ({\ap_return[31]_i_26__5_n_0 ,\ap_return[31]_i_27__5_n_0 ,\ap_return[31]_i_28__5_n_0 ,\ap_return[31]_i_29__5_n_0 }),
        .\ap_return_reg[31]_i_4 ({\ap_return[31]_i_23_n_0 ,\ap_return[31]_i_24_n_0 ,\ap_return[31]_i_25_n_0 ,\ap_return[31]_i_26_n_0 }),
        .\ap_return_reg[31]_i_4_0 ({\ap_return[31]_i_27_n_0 ,\ap_return[31]_i_28_n_0 ,\ap_return[31]_i_29_n_0 ,\ap_return[31]_i_30_n_0 }),
        .aresetn(aresetn),
        .\b0_1_i_i_reg_5162_reg[2]_0 (\b0_1_i_i_reg_5162_reg[2] ),
        .\b0_1_i_i_reg_5162_reg[31]_0 (\b0_1_i_i_reg_5162_reg[31] ),
        .\b0_1_i_i_reg_5162_reg[3]_0 (\b0_1_i_i_reg_5162_reg[3] ),
        .\b0_1_i_i_reg_5162_reg[4]_0 (\b0_1_i_i_reg_5162_reg[4] ),
        .\b0_1_i_i_reg_5162_reg[5]_0 (\b0_1_i_i_reg_5162_reg[5] ),
        .\b0_1_i_i_reg_5162_reg[6]_0 (\b0_1_i_i_reg_5162_reg[6] ),
        .\b0_1_i_i_reg_5162_reg[7]_0 (\b0_1_i_i_reg_5162_reg[7] ),
        .\count_1_i_1_i_i_reg_4878[2]_i_2_0 (\count_1_i_1_i_i_reg_4878[2]_i_2 ),
        .\count_1_i_1_i_i_reg_4878_reg[3]_0 (\count_1_i_1_i_i_reg_4878_reg[3] ),
        .\count_1_i_1_i_i_reg_4878_reg[3]_i_12_0 (\count_1_i_1_i_i_reg_4878_reg[3]_i_12 ),
        .\count_1_i_1_i_i_reg_4878_reg[3]_i_12_1 (\count_1_i_1_i_i_reg_4878_reg[3]_i_12_0 ),
        .\count_1_i_1_i_i_reg_4878_reg[3]_i_3_0 (\count_1_i_1_i_i_reg_4878_reg[3]_i_3 ),
        .\count_1_i_1_i_i_reg_4878_reg[3]_i_3_1 (\count_1_i_1_i_i_reg_4878_reg[3]_i_3_0 ),
        .\count_1_i_7_i_i_reg_4840_reg[0]_0 (\count_1_i_7_i_i_reg_4840_reg[0] ),
        .\count_1_i_7_i_i_reg_4840_reg[0]_i_3_0 (\count_1_i_7_i_i_reg_4840_reg[0]_i_3 ),
        .\count_1_i_7_i_i_reg_4840_reg[0]_i_3_1 (\count_1_i_7_i_i_reg_4840_reg[0]_i_3_0 ),
        .\count_1_i_7_i_i_reg_4840_reg[0]_i_4_0 (\count_1_i_7_i_i_reg_4840_reg[0]_i_4 ),
        .\count_1_i_7_i_i_reg_4840_reg[0]_i_4_1 (\count_1_i_7_i_i_reg_4840_reg[0]_i_4_0 ),
        .\count_1_i_7_i_i_reg_4840_reg[3]_0 (\count_1_i_7_i_i_reg_4840_reg[3] ),
        .\count_1_i_7_i_i_reg_4840_reg[3]_i_4_0 (\count_1_i_7_i_i_reg_4840_reg[3]_i_4 ),
        .\count_1_i_7_i_i_reg_4840_reg[3]_i_4_1 (\count_1_i_7_i_i_reg_4840_reg[3]_i_4_0 ),
        .\exitcond4_i_i_reg_4507_reg[0]_0 (\exitcond4_i_i_reg_4507_reg[0] ),
        .\exitcond4_i_i_reg_4507_reg[0]_1 (\exitcond4_i_i_reg_4507_reg[0]_0 ),
        .\flag_val_V_assign_lo_3_reg_4686_reg[0]_0 (\flag_val_V_assign_lo_3_reg_4686_reg[0] ),
        .\flag_val_V_assign_lo_3_reg_4686_reg[1]_0 (\flag_val_V_assign_lo_3_reg_4686_reg[1] ),
        .\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_0 (\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2 ),
        .\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_1 (\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_0 ),
        .\flag_val_V_assign_lo_reg_4676_reg[0]_0 (\flag_val_V_assign_lo_reg_4676_reg[0] ),
        .\flag_val_V_assign_lo_reg_4676_reg[1]_0 (\flag_val_V_assign_lo_reg_4676_reg[1] ),
        .gray_data_stream_0_s_empty_n(gray_data_stream_0_s_empty_n),
        .grp_reg_int_s_fu_3497_ap_ce(grp_reg_int_s_fu_3497_ap_ce),
        .\icmp_reg_4502_reg[0]_0 (FAST_t_opr_U0_n_21),
        .internal_full_n_reg(FAST_t_opr_U0_n_296),
        .\j_V_reg_4511_reg[0]_0 (\j_V_reg_4511_reg[0] ),
        .\j_V_reg_4511_reg[1]_0 (\j_V_reg_4511_reg[1] ),
        .\j_V_reg_4511_reg[1]_1 (FAST_t_opr_U0_n_157),
        .\j_V_reg_4511_reg[2]_0 (\j_V_reg_4511_reg[2] ),
        .\j_V_reg_4511_reg[4]_0 (FAST_t_opr_U0_n_158),
        .\k_buf_val_0_V_addr_reg_4521_reg[10]_i_2_0 (ram_reg),
        .\lhs_V_i_i_reg_4615_reg[7]_0 (\lhs_V_i_i_reg_4615_reg[7]_0 ),
        .\lhs_V_i_i_reg_4615_reg[7]_1 (\lhs_V_i_i_reg_4615_reg[7] ),
        .\lhs_V_i_i_reg_4615_reg[7]_2 (\lhs_V_i_i_reg_4615_reg[7]_1 ),
        .\lhs_V_i_i_reg_4615_reg[7]_3 (\lhs_V_i_i_reg_4615_reg[7]_2 ),
        .\lhs_V_i_i_reg_4615_reg[7]_4 (\lhs_V_i_i_reg_4615_reg[7]_3 ),
        .\lhs_V_i_i_reg_4615_reg[7]_5 (\lhs_V_i_i_reg_4615_reg[7]_4 ),
        .\lhs_V_i_i_reg_4615_reg[7]_6 (\lhs_V_i_i_reg_4615_reg[7]_5 ),
        .\lhs_V_i_i_reg_4615_reg[7]_7 (\lhs_V_i_i_reg_4615_reg[7]_6 ),
        .\mOutPtr_reg[0] (Dilate_U0_n_5),
        .\mOutPtr_reg[0]_0 (mask_data_stream_0_s_U_n_3),
        .mask_data_stream_0_s_full_n(mask_data_stream_0_s_full_n),
        .\not_or_cond11_i_i_reg_4852_reg[0]_0 (\not_or_cond11_i_i_reg_4852_reg[0] ),
        .\or_cond12_i_i_reg_4830_reg[0]_0 (\or_cond12_i_i_reg_4830_reg[0] ),
        .\or_cond12_i_i_reg_4830_reg[0]_1 (\or_cond12_i_i_reg_4830_reg[0]_0 ),
        .\or_cond12_i_i_reg_4830_reg[0]_2 (\or_cond12_i_i_reg_4830_reg[0]_1 ),
        .\or_cond12_i_i_reg_4830_reg[0]_3 (\or_cond12_i_i_reg_4830_reg[0]_2 ),
        .\or_cond13_i_i_reg_4846_reg[0]_i_2_0 (\or_cond13_i_i_reg_4846_reg[0]_i_2 ),
        .\or_cond13_i_i_reg_4846_reg[0]_i_2_1 (\or_cond13_i_i_reg_4846_reg[0]_i_2_0 ),
        .or_cond1_i_i_reg_4493(or_cond1_i_i_reg_4493),
        .\or_cond1_i_i_reg_4493_reg[0]_0 (count_1_i_13_i_i_reg_49570),
        .\or_cond1_i_i_reg_4493_reg[0]_1 (\or_cond1_i_i_reg_4493[0]_i_1_n_0 ),
        .\or_cond20_i_i_reg_4920_reg[0]_i_4_0 (\or_cond20_i_i_reg_4920_reg[0]_i_4 ),
        .\or_cond20_i_i_reg_4920_reg[0]_i_4_1 (\or_cond20_i_i_reg_4920_reg[0]_i_4_0 ),
        .or_cond4_i_i_reg_4561(or_cond4_i_i_reg_4561),
        .\or_cond4_i_i_reg_4561_reg[0]_0 (\or_cond4_i_i_reg_4561[0]_i_1_n_0 ),
        .\or_cond5_i_i_reg_4749_reg[0]_0 (\or_cond5_i_i_reg_4749_reg[0] ),
        .\or_cond5_i_i_reg_4749_reg[0]_1 (\or_cond5_i_i_reg_4749_reg[0]_0 ),
        .\or_cond5_i_i_reg_4749_reg[0]_i_2_0 (\or_cond5_i_i_reg_4749_reg[0]_i_2 ),
        .\or_cond5_i_i_reg_4749_reg[0]_i_2_1 (\or_cond5_i_i_reg_4749_reg[0]_i_2_0 ),
        .\or_cond5_i_i_reg_4749_reg[0]_i_3_0 (\or_cond5_i_i_reg_4749_reg[0]_i_3 ),
        .\or_cond5_i_i_reg_4749_reg[0]_i_3_1 (\or_cond5_i_i_reg_4749_reg[0]_i_3_0 ),
        .\or_cond7_i_i_reg_4780_reg[0]_i_2 (\or_cond7_i_i_reg_4780_reg[0]_i_2 ),
        .\or_cond7_i_i_reg_4780_reg[0]_i_3_0 (\or_cond7_i_i_reg_4780_reg[0]_i_3 ),
        .\or_cond7_i_i_reg_4780_reg[0]_i_3_1 (\or_cond7_i_i_reg_4780_reg[0]_i_3_0 ),
        .\or_cond8_i_i_reg_4795_reg[0]_i_2_0 (\or_cond8_i_i_reg_4795_reg[0]_i_2 ),
        .\or_cond8_i_i_reg_4795_reg[0]_i_2_1 (\or_cond8_i_i_reg_4795_reg[0]_i_2_0 ),
        .\or_cond9_i_i_reg_4810_reg[0]_i_3_0 (\or_cond9_i_i_reg_4810_reg[0]_i_3 ),
        .\or_cond9_i_i_reg_4810_reg[0]_i_3_1 (\or_cond9_i_i_reg_4810_reg[0]_i_3_0 ),
        .\or_cond9_i_i_reg_4810_reg[0]_i_4_0 (\or_cond9_i_i_reg_4810_reg[0]_i_4 ),
        .\or_cond9_i_i_reg_4810_reg[0]_i_4_1 (\or_cond9_i_i_reg_4810_reg[0]_i_4_0 ),
        .or_cond_i_i_reg_4516(or_cond_i_i_reg_4516),
        .\or_cond_i_i_reg_4516_reg[0]_0 (\or_cond_i_i_reg_4516[0]_i_1_n_0 ),
        .p_0_in(p_0_in),
        .p_0_in5_in(p_0_in5_in),
        .p_10_in(p_10_in),
        .p_8_in(p_8_in),
        .p_9_in(p_9_in),
        .\r_V_1_i_i_reg_4636_reg[7]_0 (\r_V_1_i_i_reg_4636_reg[7] ),
        .\r_V_1_i_i_reg_4636_reg[8]_0 (\r_V_1_i_i_reg_4636_reg[8] ),
        .\r_V_1_i_i_reg_4636_reg[8]_1 (\r_V_1_i_i_reg_4636_reg[8]_0 ),
        .\r_V_1_i_i_reg_4636_reg[8]_2 (\r_V_1_i_i_reg_4636_reg[8]_1 ),
        .\r_V_2_i_i_reg_4643_reg[7]_0 (\r_V_2_i_i_reg_4643_reg[7] ),
        .\r_V_2_i_i_reg_4643_reg[8]_0 (\r_V_2_i_i_reg_4643_reg[8] ),
        .\r_V_2_i_i_reg_4643_reg[8]_1 (\r_V_2_i_i_reg_4643_reg[8]_0 ),
        .\r_V_2_i_i_reg_4643_reg[8]_2 (\r_V_2_i_i_reg_4643_reg[8]_1 ),
        .\r_V_3_i_i_reg_4650_reg[7]_0 (\r_V_3_i_i_reg_4650_reg[7] ),
        .\r_V_3_i_i_reg_4650_reg[8]_0 (\r_V_3_i_i_reg_4650_reg[8] ),
        .\r_V_3_i_i_reg_4650_reg[8]_1 (\r_V_3_i_i_reg_4650_reg[8]_0 ),
        .\r_V_3_i_i_reg_4650_reg[8]_2 (\r_V_3_i_i_reg_4650_reg[8]_1 ),
        .\r_V_4_i_i_reg_4657_reg[7]_0 (\r_V_4_i_i_reg_4657_reg[7] ),
        .\r_V_4_i_i_reg_4657_reg[8]_0 (\r_V_4_i_i_reg_4657_reg[8] ),
        .\r_V_4_i_i_reg_4657_reg[8]_1 (\r_V_4_i_i_reg_4657_reg[8]_0 ),
        .\r_V_4_i_i_reg_4657_reg[8]_2 (\r_V_4_i_i_reg_4657_reg[8]_1 ),
        .\r_V_5_i_i_reg_4664_reg[7]_0 (\r_V_5_i_i_reg_4664_reg[7] ),
        .\r_V_5_i_i_reg_4664_reg[8]_0 (\r_V_5_i_i_reg_4664_reg[8] ),
        .\r_V_5_i_i_reg_4664_reg[8]_1 (\r_V_5_i_i_reg_4664_reg[8]_0 ),
        .\r_V_5_i_i_reg_4664_reg[8]_2 (\r_V_5_i_i_reg_4664_reg[8]_1 ),
        .\r_V_6_2_i_i_reg_4692_reg[7]_0 (\r_V_6_2_i_i_reg_4692_reg[7] ),
        .\r_V_6_2_i_i_reg_4692_reg[8]_0 (\r_V_6_2_i_i_reg_4692_reg[8] ),
        .\r_V_6_2_i_i_reg_4692_reg[8]_1 (\r_V_6_2_i_i_reg_4692_reg[8]_0 ),
        .\r_V_6_3_i_i_reg_4699_reg[7]_0 (\r_V_6_3_i_i_reg_4699_reg[7] ),
        .\r_V_6_3_i_i_reg_4699_reg[8]_0 (\r_V_6_3_i_i_reg_4699_reg[8] ),
        .\r_V_6_3_i_i_reg_4699_reg[8]_1 (\r_V_6_3_i_i_reg_4699_reg[8]_0 ),
        .\r_V_6_4_i_i_reg_4706_reg[7]_0 (\r_V_6_4_i_i_reg_4706_reg[7] ),
        .\r_V_6_4_i_i_reg_4706_reg[8]_0 (\r_V_6_4_i_i_reg_4706_reg[8] ),
        .\r_V_6_4_i_i_reg_4706_reg[8]_1 (\r_V_6_4_i_i_reg_4706_reg[8]_0 ),
        .\r_V_6_5_i_i_reg_4713_reg[7]_0 (\r_V_6_5_i_i_reg_4713_reg[7] ),
        .\r_V_6_5_i_i_reg_4713_reg[8]_0 (\r_V_6_5_i_i_reg_4713_reg[8] ),
        .\r_V_6_5_i_i_reg_4713_reg[8]_1 (\r_V_6_5_i_i_reg_4713_reg[8]_0 ),
        .\r_V_6_6_i_i_reg_4725_reg[7]_0 (\r_V_6_6_i_i_reg_4725_reg[7] ),
        .\r_V_6_6_i_i_reg_4725_reg[8]_0 (\r_V_6_6_i_i_reg_4725_reg[8]_0 ),
        .\r_V_6_7_i_i_reg_4737_reg[7]_0 (\r_V_6_7_i_i_reg_4737_reg[7] ),
        .\r_V_6_7_i_i_reg_4737_reg[8]_0 (\r_V_6_7_i_i_reg_4737_reg[8] ),
        .\r_V_6_7_i_i_reg_4737_reg[8]_1 (\r_V_6_7_i_i_reg_4737_reg[8]_0 ),
        .\r_V_i_i_reg_4629_reg[7]_0 (\r_V_i_i_reg_4629_reg[7] ),
        .\r_V_i_i_reg_4629_reg[8]_0 (\r_V_i_i_reg_4629_reg[8] ),
        .\r_V_i_i_reg_4629_reg[8]_1 (\r_V_i_i_reg_4629_reg[8]_0 ),
        .\r_V_i_i_reg_4629_reg[8]_2 (\r_V_i_i_reg_4629_reg[8]_1 ),
        .shiftReg_ce(shiftReg_ce_4),
        .sig_hls_fast_corner_ap_start(sig_hls_fast_corner_ap_start),
        .\t_V_reg_562_reg[10]_0 (Q),
        .\t_V_reg_562_reg[6]_0 (FAST_t_opr_U0_n_175),
        .\t_V_reg_562_reg[7]_0 (\t_V_reg_562_reg[7] ),
        .tmp10_i_reg_4942(tmp10_i_reg_4942),
        .\tmp10_i_reg_4942_reg[0]_0 (\tmp10_i_reg_4942[0]_i_1_n_0 ),
        .tmp11_i_fu_3140_p2(tmp11_i_fu_3140_p2),
        .tmp11_i_reg_4947(tmp11_i_reg_4947),
        .\tmp11_i_reg_4947_reg[0]_0 (\tmp11_i_reg_4947[0]_i_1_n_0 ),
        .tmp13_i_reg_4963(tmp13_i_reg_4963),
        .\tmp13_i_reg_4963_reg[0]_0 (\tmp13_i_reg_4963[0]_i_1_n_0 ),
        .tmp_12_i_i_reg_4557(tmp_12_i_i_reg_4557),
        .\tmp_12_i_i_reg_4557_reg[0]_0 (\tmp_12_i_i_reg_4557[0]_i_1_n_0 ),
        .tmp_2_i_i_reg_4488(tmp_2_i_i_reg_4488),
        .\tmp_2_i_i_reg_4488_reg[0]_0 (\tmp_2_i_i_reg_4488[0]_i_1_n_0 ),
        .\tmp_2_i_i_reg_4488_reg[0]_1 (\tmp_2_i_i_reg_4488_reg[0] ),
        .\tmp_2_i_i_reg_4488_reg[0]_i_2_0 (\tmp_23_i_reg_1165_reg[0]_2 ),
        .tmp_4_i_i_reg_4497(tmp_4_i_i_reg_4497),
        .\tmp_4_i_i_reg_4497_reg[0]_0 (\tmp_4_i_i_reg_4497[0]_i_1_n_0 ),
        .tmp_60_10_i_i_reg_4863(tmp_60_10_i_i_reg_4863),
        .\tmp_60_10_i_i_reg_4863_reg[0]_0 (\tmp_60_10_i_i_reg_4863_reg[0] ),
        .\tmp_60_10_i_i_reg_4863_reg[0]_1 (\tmp_60_10_i_i_reg_4863_reg[0]_0 ),
        .\tmp_60_11_i_i_reg_4884_reg[0]_0 (\tmp_60_11_i_i_reg_4884_reg[0] ),
        .\tmp_60_11_i_i_reg_4884_reg[0]_1 (\tmp_60_11_i_i_reg_4884_reg[0]_0 ),
        .\tmp_60_11_i_i_reg_4884_reg[0]_i_2_0 (\tmp_60_11_i_i_reg_4884_reg[0]_i_2 ),
        .\tmp_60_11_i_i_reg_4884_reg[0]_i_2_1 (\tmp_60_11_i_i_reg_4884_reg[0]_i_2_0 ),
        .\tmp_60_12_i_i_reg_4896_reg[0]_0 (\tmp_60_12_i_i_reg_4896_reg[0] ),
        .\tmp_60_12_i_i_reg_4896_reg[0]_1 (\tmp_60_12_i_i_reg_4896_reg[0]_0 ),
        .\tmp_60_12_i_i_reg_4896_reg[0]_2 (\tmp_60_12_i_i_reg_4896_reg[0]_1 ),
        .\tmp_60_12_i_i_reg_4896_reg[0]_3 (\tmp_60_12_i_i_reg_4896_reg[0]_2 ),
        .\tmp_60_12_i_i_reg_4896_reg[0]_i_2_0 (\tmp_60_12_i_i_reg_4896_reg[0]_i_2 ),
        .\tmp_60_12_i_i_reg_4896_reg[0]_i_2_1 (\tmp_60_12_i_i_reg_4896_reg[0]_i_2_0 ),
        .\tmp_60_13_i_i_reg_4908_reg[0]_0 (\tmp_60_13_i_i_reg_4908_reg[0] ),
        .\tmp_60_13_i_i_reg_4908_reg[0]_1 (\tmp_60_13_i_i_reg_4908_reg[0]_0 ),
        .\tmp_60_13_i_i_reg_4908_reg[0]_i_2_0 (\tmp_60_13_i_i_reg_4908_reg[0]_i_2 ),
        .\tmp_60_13_i_i_reg_4908_reg[0]_i_2_1 (\tmp_60_13_i_i_reg_4908_reg[0]_i_2_0 ),
        .\tmp_60_1_not_i_i_reg_4755_reg[0]_0 (\tmp_60_1_not_i_i_reg_4755_reg[0] ),
        .\tmp_60_1_not_i_i_reg_4755_reg[0]_1 (\tmp_60_1_not_i_i_reg_4755_reg[0]_0 ),
        .\tmp_60_2_not_i_i_reg_4770_reg[0]_0 (\tmp_60_2_not_i_i_reg_4770_reg[0] ),
        .\tmp_60_2_not_i_i_reg_4770_reg[0]_1 (\tmp_60_2_not_i_i_reg_4770_reg[0]_0 ),
        .\tmp_60_3_not_i_i_reg_4785_reg[0]_0 (\tmp_60_3_not_i_i_reg_4785_reg[0] ),
        .\tmp_60_3_not_i_i_reg_4785_reg[0]_1 (\tmp_60_3_not_i_i_reg_4785_reg[0]_0 ),
        .\tmp_60_4_not_i_i_reg_4800_reg[0]_0 (\tmp_60_4_not_i_i_reg_4800_reg[0] ),
        .\tmp_60_4_not_i_i_reg_4800_reg[0]_1 (\tmp_60_4_not_i_i_reg_4800_reg[0]_0 ),
        .\tmp_62_10_i_i_reg_4890_reg[0]_0 (FAST_t_opr_U0_n_298),
        .tmp_62_1_i_i_fu_2316_p2(tmp_62_1_i_i_fu_2316_p2),
        .tmp_62_2_i_i_fu_2334_p2(tmp_62_2_i_i_fu_2334_p2),
        .tmp_62_3_i_i_fu_2352_p2(tmp_62_3_i_i_fu_2352_p2),
        .tmp_62_4_i_i_fu_2370_p2(tmp_62_4_i_i_fu_2370_p2),
        .tmp_62_5_i_i_fu_2388_p2(tmp_62_5_i_i_fu_2388_p2),
        .tmp_62_8_i_i_reg_4868(tmp_62_8_i_i_reg_4868),
        .tmp_62_i_i_fu_2298_p2(tmp_62_i_i_fu_2298_p2),
        .tmp_64_12_i_i_fu_3260_p2(tmp_64_12_i_i_fu_3260_p2),
        .tmp_64_12_i_i_reg_4952(tmp_64_12_i_i_reg_4952),
        .\tmp_64_12_i_i_reg_4952_reg[0]_0 (\tmp_64_12_i_i_reg_4952[0]_i_1_n_0 ),
        .tmp_64_1_i_i_reg_4873(tmp_64_1_i_i_reg_4873),
        .tmp_64_5_i_i_fu_3121_p2(tmp_64_5_i_i_fu_3121_p2),
        .tmp_64_5_i_i_reg_4931(tmp_64_5_i_i_reg_4931),
        .\tmp_64_5_i_i_reg_4931_reg[0]_0 (\tmp_64_5_i_i_reg_4931[0]_i_1_n_0 ),
        .tmp_64_7_i_i_fu_2510_p2(tmp_64_7_i_i_fu_2510_p2));
  miz_sys_hls_fast_corner_0_1_Mat2AXIvideo Mat2AXIvideo_U0
       (.CO(\t_V_reg_225_reg[10] ),
        .D({p_dst_data_stream_2_s_dout,p_dst_data_stream_1_s_dout,p_dst_data_stream_0_s_dout}),
        .E(i_V_reg_3410),
        .OUTPUT_STREAM_TDATA(OUTPUT_STREAM_TDATA),
        .OUTPUT_STREAM_TLAST(OUTPUT_STREAM_TLAST),
        .OUTPUT_STREAM_TREADY(OUTPUT_STREAM_TREADY),
        .OUTPUT_STREAM_TUSER(OUTPUT_STREAM_TUSER),
        .OUTPUT_STREAM_TVALID(OUTPUT_STREAM_TVALID),
        .OUTPUT_STREAM_V_data_V_1_sel_wr037_out(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .\OUTPUT_STREAM_V_data_V_1_state_reg[0]_0 (aresetn_0),
        .Q(Mat2AXIvideo_U0_n_5),
        .aclk(aclk),
        .ap_done(ap_done),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter1_reg_0(Mat2AXIvideo_U0_n_3),
        .aresetn(aresetn),
        .\axi_last_V_reg_355_reg[0]_0 (\axi_last_V_reg_355_reg[0] ),
        .\exitcond2_i_fu_266_p2_inferred__0/i__carry_0 (\tmp_23_i_reg_1165_reg[0]_2 ),
        .exitcond_i_fu_277_p2_carry_0(ram_reg),
        .p_dst_data_stream_0_s_empty_n(p_dst_data_stream_0_s_empty_n),
        .p_dst_data_stream_1_s_empty_n(p_dst_data_stream_1_s_empty_n),
        .p_dst_data_stream_2_s_empty_n(p_dst_data_stream_2_s_empty_n),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_ARVALID_0(s_axi_CONTROL_BUS_ARVALID_0),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .shiftReg_ce(shiftReg_ce_5),
        .sig_hls_fast_corner_ap_start(sig_hls_fast_corner_ap_start),
        .\t_V_2_reg_236_reg[10]_0 (\t_V_2_reg_236_reg[10] ));
  miz_sys_hls_fast_corner_0_1_PaintMask PaintMask_U0
       (.D(PaintMask_U0_p_dst_data_stream_0_s_din),
        .DI(usedw15_out_3),
        .O({PaintMask_U0_n_6,PaintMask_U0_n_7,PaintMask_U0_n_8,PaintMask_U0_n_9}),
        .Q(Mat2AXIvideo_U0_n_5),
        .S(src1_data_stream_0_s_U_n_17),
        .aclk(aclk),
        .\ap_CS_fsm_reg[1]_0 (aresetn_0),
        .ap_enable_reg_pp0_iter1_reg_0(PaintMask_U0_n_4),
        .aresetn(aresetn),
        .dmask_data_stream_0_empty_n(dmask_data_stream_0_empty_n),
        .empty_n(empty_n_10),
        .empty_n_2(empty_n_8),
        .empty_n_3(empty_n),
        .exitcond1_i_fu_281_p2_carry_0(\tmp_23_i_reg_1165_reg[0]_2 ),
        .exitcond_i_fu_292_p2_carry_0(ram_reg),
        .p_dst_data_stream_0_s_full_n(p_dst_data_stream_0_s_full_n),
        .p_dst_data_stream_1_s_full_n(p_dst_data_stream_1_s_full_n),
        .p_dst_data_stream_2_s_full_n(p_dst_data_stream_2_s_full_n),
        .pop(pop_7),
        .pop_0(pop_6),
        .pop_1(pop),
        .\rdata[2]_i_3_0 (CvtColor_U0_n_5),
        .\rdata[2]_i_3_1 (\ap_CS_fsm_reg[1] [0]),
        .\rdata_reg[2] (\rdata_reg[2] ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_0 ),
        .\rdata_reg[2]_1 (\rdata_reg[2]_1 ),
        .\rdata_reg[2]_2 (\ap_CS_fsm_reg[3] [0]),
        .\rdata_reg[2]_3 (\ap_CS_fsm_reg[1]_0 [0]),
        .\rdata_reg[2]_4 (Duplicate_U0_n_33),
        .\rdata_reg[2]_5 (\rdata_reg[2]_2 ),
        .\s_axi_CONTROL_BUS_ARADDR[4] (\s_axi_CONTROL_BUS_ARADDR[4] ),
        .shiftReg_ce(shiftReg_ce_5),
        .sig_hls_fast_corner_ap_start(sig_hls_fast_corner_ap_start),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .src1_data_stream_1_s_empty_n(src1_data_stream_1_s_empty_n),
        .src1_data_stream_2_s_empty_n(src1_data_stream_2_s_empty_n),
        .\tmp_3_reg_361_reg[7]_0 (dmask_data_stream_0_U_n_3),
        .\tmp_3_reg_361_reg[7]_1 (src1_data_stream_0_s_dout),
        .\tmp_4_reg_366_reg[7]_0 (PaintMask_U0_p_dst_data_stream_1_s_din),
        .\tmp_4_reg_366_reg[7]_1 (src1_data_stream_1_s_dout),
        .\tmp_5_reg_371_reg[7]_0 (PaintMask_U0_p_dst_data_stream_2_s_din),
        .\tmp_5_reg_371_reg[7]_1 (src1_data_stream_2_s_dout),
        .usedw_reg(usedw_reg),
        .\usedw_reg[11] ({PaintMask_U0_n_14,PaintMask_U0_n_15,PaintMask_U0_n_16,PaintMask_U0_n_17}),
        .\usedw_reg[11]_0 ({PaintMask_U0_n_29,PaintMask_U0_n_30,PaintMask_U0_n_31,PaintMask_U0_n_32}),
        .\usedw_reg[11]_1 ({PaintMask_U0_n_44,PaintMask_U0_n_45,PaintMask_U0_n_46,PaintMask_U0_n_47}),
        .\usedw_reg[11]_2 (Duplicate_U0_n_3),
        .\usedw_reg[11]_3 (Duplicate_U0_n_6),
        .\usedw_reg[11]_4 (Duplicate_U0_n_35),
        .\usedw_reg[11]_5 (Duplicate_U0_n_1),
        .\usedw_reg[14] ({PaintMask_U0_n_18,PaintMask_U0_n_19,PaintMask_U0_n_20}),
        .\usedw_reg[14]_0 ({PaintMask_U0_n_33,PaintMask_U0_n_34,PaintMask_U0_n_35}),
        .\usedw_reg[14]_1 ({PaintMask_U0_n_48,PaintMask_U0_n_49,PaintMask_U0_n_50}),
        .\usedw_reg[14]_2 (Duplicate_U0_n_34),
        .\usedw_reg[14]_3 (src1_data_stream_1_s_U_n_17),
        .\usedw_reg[14]_4 (src1_data_stream_2_s_U_n_18),
        .\usedw_reg[3] ({PaintMask_U0_n_21,PaintMask_U0_n_22,PaintMask_U0_n_23,PaintMask_U0_n_24}),
        .\usedw_reg[3]_0 ({PaintMask_U0_n_36,PaintMask_U0_n_37,PaintMask_U0_n_38,PaintMask_U0_n_39}),
        .\usedw_reg[3]_1 (Duplicate_U0_n_9),
        .\usedw_reg[3]_2 (usedw15_out_2),
        .\usedw_reg[3]_3 (usedw15_out),
        .\usedw_reg[3]_4 (Duplicate_U0_n_36),
        .\usedw_reg[7] ({PaintMask_U0_n_10,PaintMask_U0_n_11,PaintMask_U0_n_12,PaintMask_U0_n_13}),
        .\usedw_reg[7]_0 ({PaintMask_U0_n_25,PaintMask_U0_n_26,PaintMask_U0_n_27,PaintMask_U0_n_28}),
        .\usedw_reg[7]_1 ({PaintMask_U0_n_40,PaintMask_U0_n_41,PaintMask_U0_n_42,PaintMask_U0_n_43}),
        .usedw_reg_4(usedw_reg_9),
        .usedw_reg_5(usedw_reg_11));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_10__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_10__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_10__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_10__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_10__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_10__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_10__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_10__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_10__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_10__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_10__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_10__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_11__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_11__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_11__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_11__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_11__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_11__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_11__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_11__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_11__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_11__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_11__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_11__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_12 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__0 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__1 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__10 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_13__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__11 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_13__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__12 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_13__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__13 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_13__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__2 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__3 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_13__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__4 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_13__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_13__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__6 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_13__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__7 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_13__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__8 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_13__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__9 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_13__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_14__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_14__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_14__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_14__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_14__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_14__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_14__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_14__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_14__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_14__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_14__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_14__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_15__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_15__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_15__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_15__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_15__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_15__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_15__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_15__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_15__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_15__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_15__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_15__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_16__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_16__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_16__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_16__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_16__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_16__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_16__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_16__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_16__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_16__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_16__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_16__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_17 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_17__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_17__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_17__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_17__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_17__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_17__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_17__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_17__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_17__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_17__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_17__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_17__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_17__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_17__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_18__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_18__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_18__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_18__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_18__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_18__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_18__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_18__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_18__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_18__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_18__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_18__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_18__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_18__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_19__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_19__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_19__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_19__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_19__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_19__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_19__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_19__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_19__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_19__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_19__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_19__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_19__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_19__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_20__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_20__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_20__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_20__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_20__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_20__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_20__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_20__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_20__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_20__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_20__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_20__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_20__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_21 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__0 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__1 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_22__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__10 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_22__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__11 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_22__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__12 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_22__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__13 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_22__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__2 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_22__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__3 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_22__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__4 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_22__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_22__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__6 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_22__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__7 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_22__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__8 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_22__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__9 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_22__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_23__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_23__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_23__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_23__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_23__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_23__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_23__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_23__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_23__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_23__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_23__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_23__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_23__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_23__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_24__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_24__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_24__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_24__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_24__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_24__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_24__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_24__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_24__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_24__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_24__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_24__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_24__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_24__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_25__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_25__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_25__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_25__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_25__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_25__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_25__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_25__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_25__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_25__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_25__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_25__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_25__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_25__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_26 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_26__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_26__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_26__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_26__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_26__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_26__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_26__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_26__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_26__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_26__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_26__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_26__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_26__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_26__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_27__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_27__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_27__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_27__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_27__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_27__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_27__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_27__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_27__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_27__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_27__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_27__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_27__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_28__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_28__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_28__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_28__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_28__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_28__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_28__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_28__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_28__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_28__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_28__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_28__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_28__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_28__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_29__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_29__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_29__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_29__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_29__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_29__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_29__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_29__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_29__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_29__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_29__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_29__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_29__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_29__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_29__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_30 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__0 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__1 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__10 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_4__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__11 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_4__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__12 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_4__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__13 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_4__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__2 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__3 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__4 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__5 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__6 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__7 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__8 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_4__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__9 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_4__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__0 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__1 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__10 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_5__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_5__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_5__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_5__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__14 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_5__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__2 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__3 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__4 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__5 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__6 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_5__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__8 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_5__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__9 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_5__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_6__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_6__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_6__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_6__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_6__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_6__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_6__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_6__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_6__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_7__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_7__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_7__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_7__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_7__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_7__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_7__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_7__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_7__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_7__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__0 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__1 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__10 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_8__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_8__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__12 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_8__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__13 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_8__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_8__14 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_8__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__2 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__3 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__4 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__5 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_8__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_8__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_8__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_8__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_8__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .O(\ap_return[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .O(\ap_return[31]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .O(\ap_return[31]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__10 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .O(\ap_return[31]_i_9__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__11 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .O(\ap_return[31]_i_9__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__12 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .O(\ap_return[31]_i_9__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__13 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .O(\ap_return[31]_i_9__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__14 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .O(\ap_return[31]_i_9__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671),
        .O(\ap_return[31]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692),
        .O(\ap_return[31]_i_9__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__4 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706),
        .O(\ap_return[31]_i_9__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__5 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725),
        .O(\ap_return[31]_i_9__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__6 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629),
        .O(\ap_return[31]_i_9__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__7 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636),
        .O(\ap_return[31]_i_9__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__8 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650),
        .O(\ap_return[31]_i_9__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__9 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664),
        .O(\ap_return[31]_i_9__9_n_0 ));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A dmask_data_stream_0_U
       (.D(Dilate_U0_dmask_data_stream_0_din),
        .\SRL_SIG_reg[0][6] (dmask_data_stream_0_U_n_3),
        .aclk(aclk),
        .aresetn(aresetn),
        .dmask_data_stream_0_empty_n(dmask_data_stream_0_empty_n),
        .dmask_data_stream_0_full_n(dmask_data_stream_0_full_n),
        .\mOutPtr_reg[0]_0 (dmask_data_stream_0_U_n_2),
        .\mOutPtr_reg[0]_1 (aresetn_0),
        .\mOutPtr_reg[0]_2 (Dilate_U0_n_31),
        .\mOutPtr_reg[1]_0 (PaintMask_U0_n_4),
        .shiftReg_ce(shiftReg_ce_1));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_0 gray_data_stream_0_s_U
       (.D(CvtColor_U0_gray_data_stream_0_s_din),
        .DIADI(gray_data_stream_0_s_dout),
        .FAST_t_opr_U0_gray_data_stream_0_s_read(FAST_t_opr_U0_gray_data_stream_0_s_read),
        .aclk(aclk),
        .aresetn(aresetn),
        .gray_data_stream_0_s_empty_n(gray_data_stream_0_s_empty_n),
        .gray_data_stream_0_s_full_n(gray_data_stream_0_s_full_n),
        .\mOutPtr_reg[0]_0 (aresetn_0),
        .shiftReg_ce(shiftReg_ce_0));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_1 mask_data_stream_0_s_U
       (.\SRL_SIG_reg[0][7] (FAST_t_opr_U0_n_295),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][0] (FAST_t_opr_U0_n_20),
        .aclk(aclk),
        .ap_block_pp0_stage0_subdone6_in(ap_block_pp0_stage0_subdone6_in),
        .ap_reg_pp0_iter19_or_cond4_i_i_reg_4561(ap_reg_pp0_iter19_or_cond4_i_i_reg_4561),
        .aresetn(aresetn),
        .\mOutPtr_reg[0]_0 (mask_data_stream_0_s_U_n_3),
        .\mOutPtr_reg[0]_1 (aresetn_0),
        .\mOutPtr_reg[0]_2 (FAST_t_opr_U0_n_296),
        .\mOutPtr_reg[1]_0 (Dilate_U0_n_5),
        .mask_data_stream_0_s_dout(mask_data_stream_0_s_dout),
        .mask_data_stream_0_s_empty_n(mask_data_stream_0_s_empty_n),
        .mask_data_stream_0_s_full_n(mask_data_stream_0_s_full_n),
        .shiftReg_ce(shiftReg_ce_4));
  LUT6 #(
    .INIT(64'hA888FFFFA8880000)) 
    \or_cond1_i_i_reg_4493[0]_i_1 
       (.I0(tmp_2_i_i_fu_1363_p2),
        .I1(FAST_t_opr_U0_n_175),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(p_0_in5_in),
        .I5(or_cond1_i_i_reg_4493),
        .O(\or_cond1_i_i_reg_4493[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAFF0000EA00)) 
    \or_cond4_i_i_reg_4561[0]_i_1 
       (.I0(FAST_t_opr_U0_n_21),
        .I1(\j_V_reg_4511_reg[2] ),
        .I2(FAST_t_opr_U0_n_158),
        .I3(grp_reg_int_s_fu_3497_ap_ce),
        .I4(\exitcond4_i_i_reg_4507_reg[0] ),
        .I5(or_cond4_i_i_reg_4561),
        .O(\or_cond4_i_i_reg_4561[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \or_cond_i_i_reg_4516[0]_i_1 
       (.I0(tmp_2_i_i_reg_4488),
        .I1(tmp_8_i_i_fu_1413_p2),
        .I2(grp_reg_int_s_fu_3497_ap_ce),
        .I3(\exitcond4_i_i_reg_4507_reg[0] ),
        .I4(or_cond_i_i_reg_4516),
        .O(\or_cond_i_i_reg_4516[0]_i_1_n_0 ));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_2 p_dst_data_stream_0_s_U
       (.D(p_dst_data_stream_0_s_dout),
        .E(Mat2AXIvideo_U0_n_3),
        .OUTPUT_STREAM_V_data_V_1_sel_wr037_out(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .\SRL_SIG_reg[0][7] (PaintMask_U0_p_dst_data_stream_0_s_din),
        .aclk(aclk),
        .aresetn(aresetn),
        .\mOutPtr_reg[0]_0 (aresetn_0),
        .p_dst_data_stream_0_s_empty_n(p_dst_data_stream_0_s_empty_n),
        .p_dst_data_stream_0_s_full_n(p_dst_data_stream_0_s_full_n),
        .shiftReg_ce(shiftReg_ce_5));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_3 p_dst_data_stream_1_s_U
       (.D(p_dst_data_stream_1_s_dout),
        .E(Mat2AXIvideo_U0_n_3),
        .OUTPUT_STREAM_V_data_V_1_sel_wr037_out(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .\SRL_SIG_reg[0][7] (PaintMask_U0_p_dst_data_stream_1_s_din),
        .aclk(aclk),
        .aresetn(aresetn),
        .\mOutPtr_reg[0]_0 (aresetn_0),
        .p_dst_data_stream_1_s_empty_n(p_dst_data_stream_1_s_empty_n),
        .p_dst_data_stream_1_s_full_n(p_dst_data_stream_1_s_full_n),
        .shiftReg_ce(shiftReg_ce_5));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_4 p_dst_data_stream_2_s_U
       (.D(p_dst_data_stream_2_s_dout),
        .E(Mat2AXIvideo_U0_n_3),
        .OUTPUT_STREAM_V_data_V_1_sel_wr037_out(OUTPUT_STREAM_V_data_V_1_sel_wr037_out),
        .\SRL_SIG_reg[0][7] (PaintMask_U0_p_dst_data_stream_2_s_din),
        .aclk(aclk),
        .aresetn(aresetn),
        .\mOutPtr_reg[0]_0 (aresetn_0),
        .p_dst_data_stream_2_s_empty_n(p_dst_data_stream_2_s_empty_n),
        .p_dst_data_stream_2_s_full_n(p_dst_data_stream_2_s_full_n),
        .shiftReg_ce(shiftReg_ce_5));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_5 p_src_data_stream_0_s_U
       (.D(AXIvideo2Mat_U0_p_src_data_stream_0_s_din),
        .E(AXIvideo2Mat_U0_n_52),
        .\SRL_SIG_reg[0][7] (shiftReg_ce),
        .aclk(aclk),
        .aresetn(aresetn),
        .if_din(p_src_data_stream_0_s_dout),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_4),
        .\mOutPtr_reg[0]_0 (aresetn_0),
        .\mOutPtr_reg[1]_0 (Duplicate_U0_n_1),
        .p_src_data_stream_0_s_empty_n(p_src_data_stream_0_s_empty_n),
        .p_src_data_stream_0_s_full_n(p_src_data_stream_0_s_full_n));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_6 p_src_data_stream_1_s_U
       (.D(AXIvideo2Mat_U0_p_src_data_stream_1_s_din),
        .E(AXIvideo2Mat_U0_n_52),
        .\SRL_SIG_reg[1][0] (shiftReg_ce),
        .aclk(aclk),
        .aresetn(aresetn),
        .if_din(p_src_data_stream_1_s_dout),
        .internal_empty_n_reg_0(AXIvideo2Mat_U0_n_4),
        .internal_full_n_reg_0(Duplicate_U0_n_36),
        .\mOutPtr_reg[0]_0 (aresetn_0),
        .\mOutPtr_reg[1]_0 (Duplicate_U0_n_1),
        .p_src_data_stream_1_s_empty_n(p_src_data_stream_1_s_empty_n),
        .p_src_data_stream_1_s_full_n(p_src_data_stream_1_s_full_n));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_7 p_src_data_stream_2_s_U
       (.D(AXIvideo2Mat_U0_p_src_data_stream_2_s_din),
        .E(AXIvideo2Mat_U0_n_52),
        .\SRL_SIG_reg[0][7] (shiftReg_ce),
        .aclk(aclk),
        .aresetn(aresetn),
        .if_din(p_src_data_stream_2_s_dout),
        .internal_empty_n_reg_0(AXIvideo2Mat_U0_n_4),
        .internal_full_n_reg_0(Duplicate_U0_n_36),
        .\mOutPtr_reg[0]_0 (aresetn_0),
        .\mOutPtr_reg[1]_0 (Duplicate_U0_n_1),
        .p_src_data_stream_2_s_empty_n(p_src_data_stream_2_s_empty_n),
        .p_src_data_stream_2_s_full_n(p_src_data_stream_2_s_full_n));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_8 src0_data_stream_0_s_U
       (.B(src0_data_stream_0_s_dout),
        .D(CvtColor_U0_n_2),
        .E(CvtColor_U0_n_28),
        .Q({src0_data_stream_0_s_U_n_2,src0_data_stream_0_s_U_n_3}),
        .\SRL_SIG_reg[0][7] (Duplicate_U0_src1_data_stream_2_s_write),
        .aclk(aclk),
        .aresetn(aresetn),
        .if_din(p_src_data_stream_0_s_dout),
        .internal_empty_n_reg_0(CvtColor_U0_n_4),
        .internal_full_n_reg_0(Duplicate_U0_n_1),
        .\mOutPtr_reg[0]_0 (aresetn_0),
        .src0_data_stream_0_s_empty_n(src0_data_stream_0_s_empty_n),
        .src0_data_stream_0_s_full_n(src0_data_stream_0_s_full_n));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_9 src0_data_stream_1_s_U
       (.D(CvtColor_U0_n_1),
        .E(CvtColor_U0_n_28),
        .Q({src0_data_stream_1_s_U_n_2,src0_data_stream_1_s_U_n_3}),
        .\SRL_SIG_reg[0][7] (src0_data_stream_1_s_dout),
        .\SRL_SIG_reg[0][7]_0 (Duplicate_U0_src1_data_stream_2_s_write),
        .aclk(aclk),
        .aresetn(aresetn),
        .if_din(p_src_data_stream_1_s_dout),
        .internal_empty_n_reg_0(Duplicate_U0_n_1),
        .internal_full_n_reg_0(CvtColor_U0_n_4),
        .\mOutPtr_reg[0]_0 (aresetn_0),
        .src0_data_stream_1_s_empty_n(src0_data_stream_1_s_empty_n),
        .src0_data_stream_1_s_full_n(src0_data_stream_1_s_full_n));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d1_A_10 src0_data_stream_2_s_U
       (.D(CvtColor_U0_n_0),
        .E(CvtColor_U0_n_28),
        .Q({src0_data_stream_2_s_U_n_2,src0_data_stream_2_s_U_n_3}),
        .\SRL_SIG_reg[0][7] (src0_data_stream_2_s_dout),
        .\SRL_SIG_reg[0][7]_0 (Duplicate_U0_src1_data_stream_2_s_write),
        .aclk(aclk),
        .aresetn(aresetn),
        .if_din(p_src_data_stream_2_s_dout),
        .internal_empty_n_reg_0(Duplicate_U0_n_1),
        .internal_full_n_reg_0(CvtColor_U0_n_4),
        .\mOutPtr_reg[0]_0 (aresetn_0),
        .src0_data_stream_2_s_empty_n(src0_data_stream_2_s_empty_n),
        .src0_data_stream_2_s_full_n(src0_data_stream_2_s_full_n));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d20000_A src1_data_stream_0_s_U
       (.E(Duplicate_U0_src1_data_stream_2_s_write),
        .O({PaintMask_U0_n_6,PaintMask_U0_n_7,PaintMask_U0_n_8,PaintMask_U0_n_9}),
        .Q(src1_data_stream_0_s_dout),
        .S(src1_data_stream_0_s_U_n_17),
        .aclk(aclk),
        .aresetn(aresetn),
        .dout_valid_reg_0(PaintMask_U0_n_4),
        .empty_n(empty_n),
        .full_n_reg_0(Duplicate_U0_n_36),
        .if_din(p_src_data_stream_0_s_dout),
        .mem_reg_0_1_0({Duplicate_U0_n_43,Duplicate_U0_n_44}),
        .mem_reg_0_6_0({Duplicate_U0_n_45,Duplicate_U0_n_46}),
        .pop(pop_7),
        .\raddr_reg[0]_0 (aresetn_0),
        .show_ahead_reg_0(Duplicate_U0_n_3),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .src1_data_stream_0_s_full_n(src1_data_stream_0_s_full_n),
        .\usedw_reg[11]_0 ({PaintMask_U0_n_14,PaintMask_U0_n_15,PaintMask_U0_n_16,PaintMask_U0_n_17}),
        .\usedw_reg[13]_0 (usedw_reg),
        .\usedw_reg[14]_0 (Duplicate_U0_n_0),
        .\usedw_reg[14]_1 ({PaintMask_U0_n_18,PaintMask_U0_n_19,PaintMask_U0_n_20}),
        .\usedw_reg[7]_0 ({PaintMask_U0_n_10,PaintMask_U0_n_11,PaintMask_U0_n_12,PaintMask_U0_n_13}));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d20000_A_11 src1_data_stream_1_s_U
       (.E(Duplicate_U0_src1_data_stream_2_s_write),
        .Q(src1_data_stream_1_s_dout),
        .aclk(aclk),
        .aresetn(aresetn),
        .dout_valid_reg_0(PaintMask_U0_n_4),
        .empty_n(empty_n_8),
        .full_n_reg_0(Duplicate_U0_n_36),
        .if_din(p_src_data_stream_1_s_dout),
        .if_write(Duplicate_U0_n_44),
        .mem_reg_0_0_0(Duplicate_U0_n_39),
        .mem_reg_0_4_0({Duplicate_U0_n_41,Duplicate_U0_n_42}),
        .pop(pop_6),
        .\raddr_reg[0]_0 (aresetn_0),
        .show_ahead_reg_0(Duplicate_U0_n_6),
        .src1_data_stream_1_s_empty_n(src1_data_stream_1_s_empty_n),
        .src1_data_stream_1_s_full_n(src1_data_stream_1_s_full_n),
        .\usedw_reg[11]_0 ({PaintMask_U0_n_29,PaintMask_U0_n_30,PaintMask_U0_n_31,PaintMask_U0_n_32}),
        .\usedw_reg[13]_0 (usedw_reg_9),
        .\usedw_reg[14]_0 (src1_data_stream_1_s_U_n_17),
        .\usedw_reg[14]_1 (Duplicate_U0_n_4),
        .\usedw_reg[14]_2 ({PaintMask_U0_n_33,PaintMask_U0_n_34,PaintMask_U0_n_35}),
        .\usedw_reg[3]_0 ({PaintMask_U0_n_21,PaintMask_U0_n_22,PaintMask_U0_n_23,PaintMask_U0_n_24}),
        .\usedw_reg[7]_0 ({PaintMask_U0_n_25,PaintMask_U0_n_26,PaintMask_U0_n_27,PaintMask_U0_n_28}));
  miz_sys_hls_fast_corner_0_1_fifo_w8_d20000_A_12 src1_data_stream_2_s_U
       (.E(Duplicate_U0_src1_data_stream_2_s_write),
        .Q(src1_data_stream_2_s_dout),
        .WEA({Duplicate_U0_n_37,Duplicate_U0_n_38}),
        .aclk(aclk),
        .aresetn(aresetn),
        .aresetn_0(aresetn_0),
        .dout_valid_reg_0(PaintMask_U0_n_4),
        .empty_n(empty_n_10),
        .full_n_reg_0(src1_data_stream_2_s_U_n_16),
        .full_n_reg_1(Duplicate_U0_n_36),
        .if_din(p_src_data_stream_2_s_dout),
        .mem_reg_0_7_0({Duplicate_U0_n_39,Duplicate_U0_n_40}),
        .p_src_data_stream_0_s_empty_n(p_src_data_stream_0_s_empty_n),
        .p_src_data_stream_1_s_empty_n(p_src_data_stream_1_s_empty_n),
        .p_src_data_stream_2_s_empty_n(p_src_data_stream_2_s_empty_n),
        .pop(pop),
        .show_ahead_reg_0(Duplicate_U0_n_9),
        .src1_data_stream_0_s_full_n(src1_data_stream_0_s_full_n),
        .src1_data_stream_1_s_full_n(src1_data_stream_1_s_full_n),
        .src1_data_stream_2_s_empty_n(src1_data_stream_2_s_empty_n),
        .\usedw_reg[11]_0 ({PaintMask_U0_n_44,PaintMask_U0_n_45,PaintMask_U0_n_46,PaintMask_U0_n_47}),
        .\usedw_reg[13]_0 (usedw_reg_11),
        .\usedw_reg[14]_0 (src1_data_stream_2_s_U_n_18),
        .\usedw_reg[14]_1 (Duplicate_U0_n_7),
        .\usedw_reg[14]_2 ({PaintMask_U0_n_48,PaintMask_U0_n_49,PaintMask_U0_n_50}),
        .\usedw_reg[3]_0 ({PaintMask_U0_n_36,PaintMask_U0_n_37,PaintMask_U0_n_38,PaintMask_U0_n_39}),
        .\usedw_reg[7]_0 ({PaintMask_U0_n_40,PaintMask_U0_n_41,PaintMask_U0_n_42,PaintMask_U0_n_43}));
  LUT6 #(
    .INIT(64'hFF02FFFFFF020000)) 
    \tmp10_i_reg_4942[0]_i_1 
       (.I0(tmp_64_1_i_i_reg_4873),
        .I1(tmp_62_8_i_i_reg_4868),
        .I2(tmp_60_10_i_i_reg_4863),
        .I3(FAST_t_opr_U0_n_298),
        .I4(count_1_i_5_i_i_reg_49360),
        .I5(tmp10_i_reg_4942),
        .O(\tmp10_i_reg_4942[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \tmp11_i_reg_4947[0]_i_1 
       (.I0(tmp11_i_fu_3140_p2),
        .I1(ap_block_pp0_stage0_subdone6_in),
        .I2(or_cond1_i_i_reg_4493),
        .I3(ap_reg_pp0_iter4_tmp_12_i_i_reg_4557),
        .I4(ap_reg_pp0_iter4_exitcond4_i_i_reg_4507),
        .I5(tmp11_i_reg_4947),
        .O(\tmp11_i_reg_4947[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \tmp13_i_reg_4963[0]_i_1 
       (.I0(FAST_t_opr_U0_n_301),
        .I1(ap_reg_pp0_iter5_or_cond20_i_i_reg_4920),
        .I2(tmp_64_5_i_i_reg_4931),
        .I3(count_1_i_13_i_i_reg_49570),
        .I4(tmp13_i_reg_4963),
        .O(\tmp13_i_reg_4963[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF2FFFFF00200000)) 
    \tmp_12_i_i_reg_4557[0]_i_1 
       (.I0(tmp_8_i_i_fu_1413_p2),
        .I1(FAST_t_opr_U0_n_157),
        .I2(or_cond1_i_i_reg_4493),
        .I3(\exitcond4_i_i_reg_4507_reg[0] ),
        .I4(grp_reg_int_s_fu_3497_ap_ce),
        .I5(tmp_12_i_i_reg_4557),
        .O(\tmp_12_i_i_reg_4557[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_2_i_i_reg_4488[0]_i_1 
       (.I0(tmp_2_i_i_fu_1363_p2),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(CO),
        .I3(tmp_2_i_i_reg_4488),
        .O(\tmp_2_i_i_reg_4488[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAA0000)) 
    \tmp_4_i_i_reg_4497[0]_i_1 
       (.I0(FAST_t_opr_U0_n_175),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(p_0_in5_in),
        .I5(tmp_4_i_i_reg_4497),
        .O(\tmp_4_i_i_reg_4497[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \tmp_64_12_i_i_reg_4952[0]_i_1 
       (.I0(tmp_64_12_i_i_fu_3260_p2),
        .I1(ap_block_pp0_stage0_subdone6_in),
        .I2(or_cond1_i_i_reg_4493),
        .I3(ap_reg_pp0_iter5_tmp_12_i_i_reg_4557),
        .I4(ap_reg_pp0_iter5_exitcond4_i_i_reg_4507),
        .I5(tmp_64_12_i_i_reg_4952),
        .O(\tmp_64_12_i_i_reg_4952[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \tmp_64_5_i_i_reg_4931[0]_i_1 
       (.I0(tmp_64_5_i_i_fu_3121_p2),
        .I1(ap_block_pp0_stage0_subdone6_in),
        .I2(or_cond1_i_i_reg_4493),
        .I3(ap_reg_pp0_iter4_tmp_12_i_i_reg_4557),
        .I4(ap_reg_pp0_iter4_exitcond4_i_i_reg_4507),
        .I5(tmp_64_5_i_i_reg_4931),
        .O(\tmp_64_5_i_i_reg_4931[0]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "hls_fast_corner_CONTROL_BUS_if" *) 
module miz_sys_hls_fast_corner_0_1_hls_fast_corner_CONTROL_BUS_if
   (FSM_sequential_rstate_reg_0,
    ap_done,
    Q,
    D,
    CO,
    sig_hls_fast_corner_ap_start,
    \count_1_i_7_i_i_reg_4840[3]_i_7 ,
    tmp_62_5_i_i_fu_2388_p2,
    \r_V_5_i_i_reg_4664_reg[8] ,
    \or_cond5_i_i_reg_4749[0]_i_1 ,
    p_9_in,
    p_8_in,
    \r_V_3_i_i_reg_4650_reg[8] ,
    \r_V_4_i_i_reg_4657_reg[8] ,
    p_10_in,
    tmp_62_4_i_i_fu_2370_p2,
    tmp_62_3_i_i_fu_2352_p2,
    \r_V_2_i_i_reg_4643_reg[8] ,
    \r_V_1_i_i_reg_4636_reg[8] ,
    tmp_62_2_i_i_fu_2334_p2,
    tmp_62_1_i_i_fu_2316_p2,
    tmp_62_i_i_fu_2298_p2,
    \r_V_i_i_reg_4629_reg[8] ,
    \_rows_reg[10]_0 ,
    S,
    \_rows_reg[4]_0 ,
    \_rows_reg[8]_0 ,
    DI,
    \_threhold_reg[7]_0 ,
    \_threhold_reg[7]_1 ,
    \_threhold_reg[7]_2 ,
    \_threhold_reg[7]_3 ,
    \_threhold_reg[7]_4 ,
    \_threhold_reg[6]_0 ,
    \_threhold_reg[7]_5 ,
    \_threhold_reg[7]_6 ,
    \r_V_6_2_i_i_reg_4692_reg[7] ,
    \r_V_6_3_i_i_reg_4699_reg[7] ,
    \r_V_6_4_i_i_reg_4706_reg[7] ,
    \r_V_6_5_i_i_reg_4713_reg[7] ,
    \r_V_6_6_i_i_reg_4725_reg[7] ,
    \r_V_6_7_i_i_reg_4737_reg[7] ,
    \r_V_i_i_reg_4629_reg[7] ,
    \r_V_1_i_i_reg_4636_reg[7] ,
    \r_V_2_i_i_reg_4643_reg[7] ,
    \r_V_3_i_i_reg_4650_reg[7] ,
    \r_V_4_i_i_reg_4657_reg[7] ,
    \r_V_5_i_i_reg_4664_reg[7] ,
    \_threhold_reg[7]_7 ,
    \_threhold_reg[5]_0 ,
    \_threhold_reg[4]_0 ,
    \_threhold_reg[2]_0 ,
    \_threhold_reg[2]_1 ,
    \_threhold_reg[2]_2 ,
    \r_V_6_2_i_i_reg_4692_reg[3] ,
    \r_V_6_3_i_i_reg_4699_reg[3] ,
    \r_V_6_4_i_i_reg_4706_reg[3] ,
    \r_V_6_5_i_i_reg_4713_reg[3] ,
    \r_V_6_6_i_i_reg_4725_reg[3] ,
    \r_V_6_7_i_i_reg_4737_reg[3] ,
    \r_V_i_i_reg_4629_reg[3] ,
    \r_V_1_i_i_reg_4636_reg[3] ,
    \r_V_2_i_i_reg_4643_reg[3] ,
    \r_V_3_i_i_reg_4650_reg[3] ,
    \r_V_4_i_i_reg_4657_reg[3] ,
    \r_V_5_i_i_reg_4664_reg[3] ,
    \_threhold_reg[2]_3 ,
    \_threhold_reg[3]_0 ,
    \_threhold_reg[2]_4 ,
    tmp_64_7_i_i_fu_2510_p2,
    \_cols_reg[10]_0 ,
    \r_V_6_7_i_i_reg_4737_reg[8] ,
    \r_V_6_6_i_i_reg_4725_reg[8] ,
    \r_V_6_5_i_i_reg_4713_reg[8] ,
    \r_V_6_4_i_i_reg_4706_reg[8] ,
    \r_V_6_3_i_i_reg_4699_reg[8] ,
    \r_V_6_2_i_i_reg_4692_reg[8] ,
    \flag_val_V_assign_lo_3_reg_4686_reg[0]_i_3 ,
    \r_V_6_i_i_reg_4671_reg[8]_i_2 ,
    \r_V_8_i_i_reg_4732_reg[8]_i_2 ,
    \r_V_5_i_i_reg_4664_reg[8]_0 ,
    \r_V_4_i_i_reg_4657_reg[8]_0 ,
    \r_V_3_i_i_reg_4650_reg[8]_0 ,
    \r_V_2_i_i_reg_4643_reg[8]_0 ,
    \r_V_1_i_i_reg_4636_reg[8]_0 ,
    \r_V_i_i_reg_4629_reg[8]_0 ,
    \r_V_6_7_i_i_reg_4737_reg[8]_0 ,
    \r_V_6_6_i_i_reg_4725_reg[8]_0 ,
    \r_V_6_5_i_i_reg_4713_reg[8]_0 ,
    \r_V_6_4_i_i_reg_4706_reg[8]_0 ,
    \r_V_6_3_i_i_reg_4699_reg[8]_0 ,
    \r_V_6_2_i_i_reg_4692_reg[8]_0 ,
    s_axi_CONTROL_BUS_ARADDR_3_sp_1,
    s_axi_CONTROL_BUS_ARADDR_0_sp_1,
    \ap_CS_fsm_reg[3] ,
    s_axi_CONTROL_BUS_ARADDR_2_sp_1,
    \_rows_reg[10]_1 ,
    \_cols_reg[10]_1 ,
    \_cols_reg[10]_2 ,
    \_rows_reg[10]_2 ,
    \_cols_reg[10]_3 ,
    \_rows_reg[10]_3 ,
    \_cols_reg[9]_0 ,
    \_cols_reg[6]_0 ,
    \_cols_reg[5]_0 ,
    \_rows_reg[10]_4 ,
    \_rows_reg[7]_0 ,
    \_rows_reg[1]_0 ,
    \_cols_reg[1]_0 ,
    \_rows_reg[0]_0 ,
    \_rows_reg[6]_0 ,
    \_rows_reg[10]_5 ,
    \_cols_reg[10]_4 ,
    \_rows_reg[0]_1 ,
    \t_V_2_reg_236_reg[9] ,
    \_cols_reg[2]_0 ,
    \_cols_reg[7]_0 ,
    \_cols_reg[7]_1 ,
    \_cols_reg[4]_0 ,
    \_cols_reg[3]_0 ,
    s_axi_CONTROL_BUS_ARREADY,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_CONTROL_BUS_ARADDR_4_sp_1,
    \_rows_reg[2]_0 ,
    interrupt,
    \ap_CS_fsm_reg[1] ,
    \_rows_reg[7]_1 ,
    \_rows_reg[10]_6 ,
    \_cols_reg[4]_1 ,
    \_threhold_reg[7]_8 ,
    \_threhold_reg[7]_9 ,
    \_threhold_reg[7]_10 ,
    \_threhold_reg[7]_11 ,
    \_rows_reg[0]_2 ,
    \_rows_reg[4]_1 ,
    s_axi_CONTROL_BUS_RDATA,
    \isr_reg[1]_0 ,
    aclk,
    ap_done_reg_0,
    j_V_fu_1407_p2,
    \exitcond4_i_i_reg_4507_reg[0] ,
    \exitcond4_i_i_reg_4507_reg[0]_0 ,
    tmp_15_fu_1445_p4,
    \ap_CS_fsm_reg[0] ,
    \count_1_i_7_i_i_reg_4840_reg[3] ,
    \count_1_i_7_i_i_reg_4840_reg[3]_0 ,
    \tmp_62_5_i_i_reg_4820_reg[0] ,
    p_0_in,
    \or_cond8_i_i_reg_4795_reg[0] ,
    \or_cond8_i_i_reg_4795_reg[0]_0 ,
    \or_cond7_i_i_reg_4780_reg[0] ,
    \or_cond6_i_i_reg_4765_reg[0] ,
    \tmp_62_i_i_reg_4744_reg[0] ,
    \tmp_2_i_i_reg_4488_reg[0]_i_2 ,
    r_V_i_i_64_fu_2199_p29_out,
    r_V_8_i_i_fu_2247_p28_out,
    r_V_6_i_i_fu_1907_p27_out,
    r_V_6_1_i_i_fu_1977_p26_out,
    \count_1_i_1_i_i_reg_4878_reg[3]_i_12 ,
    \count_1_i_1_i_i_reg_4878_reg[3]_i_3 ,
    \tmp_60_11_i_i_reg_4884_reg[0]_i_2 ,
    \tmp_60_12_i_i_reg_4896_reg[0]_i_2 ,
    \tmp_60_13_i_i_reg_4908_reg[0]_i_2 ,
    \or_cond20_i_i_reg_4920_reg[0]_i_4 ,
    \or_cond5_i_i_reg_4749_reg[0]_i_2 ,
    \or_cond5_i_i_reg_4749_reg[0]_i_3 ,
    \or_cond7_i_i_reg_4780_reg[0]_i_3 ,
    \or_cond8_i_i_reg_4795_reg[0]_i_2 ,
    \or_cond9_i_i_reg_4810_reg[0]_i_3 ,
    \or_cond9_i_i_reg_4810_reg[0]_i_4 ,
    \ap_CS_fsm_reg[0]_0 ,
    \exitcond4_i_i_reg_4507_reg[0]_1 ,
    \or_cond9_i_i_reg_4810_reg[0]_i_6_0 ,
    \tmp_62_5_i_i_reg_4820_reg[0]_0 ,
    \or_cond9_i_i_reg_4810_reg[0]_i_5_0 ,
    \or_cond8_i_i_reg_4795_reg[0]_1 ,
    \or_cond8_i_i_reg_4795_reg[0]_i_3_0 ,
    \or_cond8_i_i_reg_4795_reg[0]_2 ,
    \or_cond7_i_i_reg_4780_reg[0]_i_2_0 ,
    \or_cond7_i_i_reg_4780_reg[0]_0 ,
    \or_cond5_i_i_reg_4749_reg[0]_i_4_0 ,
    \or_cond6_i_i_reg_4765_reg[0]_0 ,
    \flag_val_V_assign_lo_reg_4676_reg[0] ,
    \flag_val_V_assign_lo_reg_4676_reg[0]_0 ,
    \or_cond20_i_i_reg_4920_reg[0]_i_3_0 ,
    \tmp_60_13_i_i_reg_4908_reg[0] ,
    \tmp_60_13_i_i_reg_4908_reg[0]_i_3_0 ,
    \tmp_60_12_i_i_reg_4896_reg[0] ,
    \tmp_60_12_i_i_reg_4896_reg[0]_i_3_0 ,
    \tmp_60_12_i_i_reg_4896_reg[0]_0 ,
    \tmp_60_11_i_i_reg_4884_reg[0]_i_3_0 ,
    \tmp_60_11_i_i_reg_4884_reg[0] ,
    \count_1_i_1_i_i_reg_4878_reg[3]_i_4_0 ,
    \tmp_60_10_i_i_reg_4863_reg[0] ,
    \count_1_i_1_i_i_reg_4878_reg[3]_i_13_0 ,
    \count_1_i_1_i_i_reg_4878[2]_i_2 ,
    \flag_val_V_assign_lo_3_reg_4686_reg[0] ,
    \flag_val_V_assign_lo_3_reg_4686_reg[0]_0 ,
    \or_cond13_i_i_reg_4846_reg[0]_i_3_0 ,
    \or_cond12_i_i_reg_4830_reg[0] ,
    \count_1_i_7_i_i_reg_4840_reg[3]_i_3_0 ,
    \or_cond12_i_i_reg_4830_reg[0]_0 ,
    ap_start_reg_0,
    ap_start_reg_1,
    \rdata_reg[2]_0 ,
    exitcond2_i_fu_380_p2_carry,
    exitcond_i_fu_391_p2_carry,
    exitcond_i_fu_333_p2_carry,
    exitcond1_i_fu_322_p2_carry,
    exitcond_i_fu_248_p2_carry,
    exitcond1_i_fu_237_p2_carry,
    tmp_31_i_fu_675_p2_carry__0,
    tmp_31_i_fu_675_p2_carry__0_0,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    \tmp_23_i_reg_1165_reg[0] ,
    \exitcond388_i_i_i_reg_1187_reg[0] ,
    axi_last_V_fu_288_p2_carry,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_ARADDR,
    \ap_CS_fsm_reg[0]_1 ,
    \ap_CS_fsm_reg[0]_2 ,
    \count_1_i_7_i_i_reg_4840_reg[0]_i_4 ,
    s_axi_CONTROL_BUS_AWADDR,
    \isr_reg[0]_0 ,
    i_V_reg_3410);
  output FSM_sequential_rstate_reg_0;
  output ap_done;
  output [10:0]Q;
  output [0:0]D;
  output [0:0]CO;
  output sig_hls_fast_corner_ap_start;
  output [2:0]\count_1_i_7_i_i_reg_4840[3]_i_7 ;
  output tmp_62_5_i_i_fu_2388_p2;
  output [0:0]\r_V_5_i_i_reg_4664_reg[8] ;
  output \or_cond5_i_i_reg_4749[0]_i_1 ;
  output p_9_in;
  output p_8_in;
  output [0:0]\r_V_3_i_i_reg_4650_reg[8] ;
  output [0:0]\r_V_4_i_i_reg_4657_reg[8] ;
  output p_10_in;
  output tmp_62_4_i_i_fu_2370_p2;
  output tmp_62_3_i_i_fu_2352_p2;
  output [0:0]\r_V_2_i_i_reg_4643_reg[8] ;
  output [0:0]\r_V_1_i_i_reg_4636_reg[8] ;
  output tmp_62_2_i_i_fu_2334_p2;
  output tmp_62_1_i_i_fu_2316_p2;
  output tmp_62_i_i_fu_2298_p2;
  output [0:0]\r_V_i_i_reg_4629_reg[8] ;
  output [10:0]\_rows_reg[10]_0 ;
  output [3:0]S;
  output \_rows_reg[4]_0 ;
  output [0:0]\_rows_reg[8]_0 ;
  output [0:0]DI;
  output [2:0]\_threhold_reg[7]_0 ;
  output [7:0]\_threhold_reg[7]_1 ;
  output \_threhold_reg[7]_2 ;
  output [2:0]\_threhold_reg[7]_3 ;
  output \_threhold_reg[7]_4 ;
  output \_threhold_reg[6]_0 ;
  output [2:0]\_threhold_reg[7]_5 ;
  output [2:0]\_threhold_reg[7]_6 ;
  output [2:0]\r_V_6_2_i_i_reg_4692_reg[7] ;
  output [2:0]\r_V_6_3_i_i_reg_4699_reg[7] ;
  output [2:0]\r_V_6_4_i_i_reg_4706_reg[7] ;
  output [2:0]\r_V_6_5_i_i_reg_4713_reg[7] ;
  output [2:0]\r_V_6_6_i_i_reg_4725_reg[7] ;
  output [2:0]\r_V_6_7_i_i_reg_4737_reg[7] ;
  output [2:0]\r_V_i_i_reg_4629_reg[7] ;
  output [2:0]\r_V_1_i_i_reg_4636_reg[7] ;
  output [2:0]\r_V_2_i_i_reg_4643_reg[7] ;
  output [2:0]\r_V_3_i_i_reg_4650_reg[7] ;
  output [2:0]\r_V_4_i_i_reg_4657_reg[7] ;
  output [2:0]\r_V_5_i_i_reg_4664_reg[7] ;
  output [2:0]\_threhold_reg[7]_7 ;
  output \_threhold_reg[5]_0 ;
  output \_threhold_reg[4]_0 ;
  output [0:0]\_threhold_reg[2]_0 ;
  output [0:0]\_threhold_reg[2]_1 ;
  output [0:0]\_threhold_reg[2]_2 ;
  output [0:0]\r_V_6_2_i_i_reg_4692_reg[3] ;
  output [0:0]\r_V_6_3_i_i_reg_4699_reg[3] ;
  output [0:0]\r_V_6_4_i_i_reg_4706_reg[3] ;
  output [0:0]\r_V_6_5_i_i_reg_4713_reg[3] ;
  output [0:0]\r_V_6_6_i_i_reg_4725_reg[3] ;
  output [0:0]\r_V_6_7_i_i_reg_4737_reg[3] ;
  output [0:0]\r_V_i_i_reg_4629_reg[3] ;
  output [0:0]\r_V_1_i_i_reg_4636_reg[3] ;
  output [0:0]\r_V_2_i_i_reg_4643_reg[3] ;
  output [0:0]\r_V_3_i_i_reg_4650_reg[3] ;
  output [0:0]\r_V_4_i_i_reg_4657_reg[3] ;
  output [0:0]\r_V_5_i_i_reg_4664_reg[3] ;
  output [0:0]\_threhold_reg[2]_3 ;
  output \_threhold_reg[3]_0 ;
  output \_threhold_reg[2]_4 ;
  output tmp_64_7_i_i_fu_2510_p2;
  output [0:0]\_cols_reg[10]_0 ;
  output [0:0]\r_V_6_7_i_i_reg_4737_reg[8] ;
  output [0:0]\r_V_6_6_i_i_reg_4725_reg[8] ;
  output [0:0]\r_V_6_5_i_i_reg_4713_reg[8] ;
  output [0:0]\r_V_6_4_i_i_reg_4706_reg[8] ;
  output [0:0]\r_V_6_3_i_i_reg_4699_reg[8] ;
  output [0:0]\r_V_6_2_i_i_reg_4692_reg[8] ;
  output [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[0]_i_3 ;
  output [0:0]\r_V_6_i_i_reg_4671_reg[8]_i_2 ;
  output [0:0]\r_V_8_i_i_reg_4732_reg[8]_i_2 ;
  output [0:0]\r_V_5_i_i_reg_4664_reg[8]_0 ;
  output [0:0]\r_V_4_i_i_reg_4657_reg[8]_0 ;
  output [0:0]\r_V_3_i_i_reg_4650_reg[8]_0 ;
  output [0:0]\r_V_2_i_i_reg_4643_reg[8]_0 ;
  output [0:0]\r_V_1_i_i_reg_4636_reg[8]_0 ;
  output [0:0]\r_V_i_i_reg_4629_reg[8]_0 ;
  output [0:0]\r_V_6_7_i_i_reg_4737_reg[8]_0 ;
  output [0:0]\r_V_6_6_i_i_reg_4725_reg[8]_0 ;
  output [0:0]\r_V_6_5_i_i_reg_4713_reg[8]_0 ;
  output [0:0]\r_V_6_4_i_i_reg_4706_reg[8]_0 ;
  output [0:0]\r_V_6_3_i_i_reg_4699_reg[8]_0 ;
  output [0:0]\r_V_6_2_i_i_reg_4692_reg[8]_0 ;
  output s_axi_CONTROL_BUS_ARADDR_3_sp_1;
  output s_axi_CONTROL_BUS_ARADDR_0_sp_1;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output s_axi_CONTROL_BUS_ARADDR_2_sp_1;
  output [3:0]\_rows_reg[10]_1 ;
  output [3:0]\_cols_reg[10]_1 ;
  output [3:0]\_cols_reg[10]_2 ;
  output [3:0]\_rows_reg[10]_2 ;
  output [3:0]\_cols_reg[10]_3 ;
  output [3:0]\_rows_reg[10]_3 ;
  output [0:0]\_cols_reg[9]_0 ;
  output [0:0]\_cols_reg[6]_0 ;
  output \_cols_reg[5]_0 ;
  output [1:0]\_rows_reg[10]_4 ;
  output [3:0]\_rows_reg[7]_0 ;
  output \_rows_reg[1]_0 ;
  output [0:0]\_cols_reg[1]_0 ;
  output [0:0]\_rows_reg[0]_0 ;
  output [1:0]\_rows_reg[6]_0 ;
  output [0:0]\_rows_reg[10]_5 ;
  output [3:0]\_cols_reg[10]_4 ;
  output [0:0]\_rows_reg[0]_1 ;
  output [2:0]\t_V_2_reg_236_reg[9] ;
  output \_cols_reg[2]_0 ;
  output \_cols_reg[7]_0 ;
  output \_cols_reg[7]_1 ;
  output \_cols_reg[4]_0 ;
  output \_cols_reg[3]_0 ;
  output s_axi_CONTROL_BUS_ARREADY;
  output [2:0]\FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_CONTROL_BUS_ARADDR_4_sp_1;
  output \_rows_reg[2]_0 ;
  output interrupt;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [3:0]\_rows_reg[7]_1 ;
  output [0:0]\_rows_reg[10]_6 ;
  output \_cols_reg[4]_1 ;
  output [0:0]\_threhold_reg[7]_8 ;
  output [0:0]\_threhold_reg[7]_9 ;
  output [0:0]\_threhold_reg[7]_10 ;
  output [0:0]\_threhold_reg[7]_11 ;
  output [0:0]\_rows_reg[0]_2 ;
  output \_rows_reg[4]_1 ;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  input \isr_reg[1]_0 ;
  input aclk;
  input ap_done_reg_0;
  input [0:0]j_V_fu_1407_p2;
  input \exitcond4_i_i_reg_4507_reg[0] ;
  input \exitcond4_i_i_reg_4507_reg[0]_0 ;
  input [1:0]tmp_15_fu_1445_p4;
  input [1:0]\ap_CS_fsm_reg[0] ;
  input \count_1_i_7_i_i_reg_4840_reg[3] ;
  input \count_1_i_7_i_i_reg_4840_reg[3]_0 ;
  input [0:0]\tmp_62_5_i_i_reg_4820_reg[0] ;
  input p_0_in;
  input [0:0]\or_cond8_i_i_reg_4795_reg[0] ;
  input [0:0]\or_cond8_i_i_reg_4795_reg[0]_0 ;
  input [0:0]\or_cond7_i_i_reg_4780_reg[0] ;
  input [0:0]\or_cond6_i_i_reg_4765_reg[0] ;
  input [0:0]\tmp_62_i_i_reg_4744_reg[0] ;
  input [10:0]\tmp_2_i_i_reg_4488_reg[0]_i_2 ;
  input [5:0]r_V_i_i_64_fu_2199_p29_out;
  input [7:0]r_V_8_i_i_fu_2247_p28_out;
  input [7:0]r_V_6_i_i_fu_1907_p27_out;
  input [7:0]r_V_6_1_i_i_fu_1977_p26_out;
  input [8:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_12 ;
  input [8:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_3 ;
  input [8:0]\tmp_60_11_i_i_reg_4884_reg[0]_i_2 ;
  input [8:0]\tmp_60_12_i_i_reg_4896_reg[0]_i_2 ;
  input [8:0]\tmp_60_13_i_i_reg_4908_reg[0]_i_2 ;
  input [8:0]\or_cond20_i_i_reg_4920_reg[0]_i_4 ;
  input [8:0]\or_cond5_i_i_reg_4749_reg[0]_i_2 ;
  input [8:0]\or_cond5_i_i_reg_4749_reg[0]_i_3 ;
  input [8:0]\or_cond7_i_i_reg_4780_reg[0]_i_3 ;
  input [8:0]\or_cond8_i_i_reg_4795_reg[0]_i_2 ;
  input [8:0]\or_cond9_i_i_reg_4810_reg[0]_i_3 ;
  input [8:0]\or_cond9_i_i_reg_4810_reg[0]_i_4 ;
  input [1:0]\ap_CS_fsm_reg[0]_0 ;
  input [1:0]\exitcond4_i_i_reg_4507_reg[0]_1 ;
  input [3:0]\or_cond9_i_i_reg_4810_reg[0]_i_6_0 ;
  input [0:0]\tmp_62_5_i_i_reg_4820_reg[0]_0 ;
  input [3:0]\or_cond9_i_i_reg_4810_reg[0]_i_5_0 ;
  input [0:0]\or_cond8_i_i_reg_4795_reg[0]_1 ;
  input [3:0]\or_cond8_i_i_reg_4795_reg[0]_i_3_0 ;
  input [0:0]\or_cond8_i_i_reg_4795_reg[0]_2 ;
  input [3:0]\or_cond7_i_i_reg_4780_reg[0]_i_2_0 ;
  input [0:0]\or_cond7_i_i_reg_4780_reg[0]_0 ;
  input [3:0]\or_cond5_i_i_reg_4749_reg[0]_i_4_0 ;
  input [0:0]\or_cond6_i_i_reg_4765_reg[0]_0 ;
  input [3:0]\flag_val_V_assign_lo_reg_4676_reg[0] ;
  input [0:0]\flag_val_V_assign_lo_reg_4676_reg[0]_0 ;
  input [3:0]\or_cond20_i_i_reg_4920_reg[0]_i_3_0 ;
  input [0:0]\tmp_60_13_i_i_reg_4908_reg[0] ;
  input [3:0]\tmp_60_13_i_i_reg_4908_reg[0]_i_3_0 ;
  input [0:0]\tmp_60_12_i_i_reg_4896_reg[0] ;
  input [3:0]\tmp_60_12_i_i_reg_4896_reg[0]_i_3_0 ;
  input [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_0 ;
  input [3:0]\tmp_60_11_i_i_reg_4884_reg[0]_i_3_0 ;
  input [0:0]\tmp_60_11_i_i_reg_4884_reg[0] ;
  input [3:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_4_0 ;
  input [0:0]\tmp_60_10_i_i_reg_4863_reg[0] ;
  input [3:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_13_0 ;
  input [0:0]\count_1_i_1_i_i_reg_4878[2]_i_2 ;
  input [3:0]\flag_val_V_assign_lo_3_reg_4686_reg[0] ;
  input [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[0]_0 ;
  input [3:0]\or_cond13_i_i_reg_4846_reg[0]_i_3_0 ;
  input [0:0]\or_cond12_i_i_reg_4830_reg[0] ;
  input [3:0]\count_1_i_7_i_i_reg_4840_reg[3]_i_3_0 ;
  input [0:0]\or_cond12_i_i_reg_4830_reg[0]_0 ;
  input [0:0]ap_start_reg_0;
  input [1:0]ap_start_reg_1;
  input [0:0]\rdata_reg[2]_0 ;
  input [10:0]exitcond2_i_fu_380_p2_carry;
  input [10:0]exitcond_i_fu_391_p2_carry;
  input [10:0]exitcond_i_fu_333_p2_carry;
  input [10:0]exitcond1_i_fu_322_p2_carry;
  input [10:0]exitcond_i_fu_248_p2_carry;
  input [10:0]exitcond1_i_fu_237_p2_carry;
  input tmp_31_i_fu_675_p2_carry__0;
  input tmp_31_i_fu_675_p2_carry__0_0;
  input ram_reg;
  input [0:0]ram_reg_0;
  input ram_reg_1;
  input [9:0]\tmp_23_i_reg_1165_reg[0] ;
  input [10:0]\exitcond388_i_i_i_reg_1187_reg[0] ;
  input [7:0]axi_last_V_fu_288_p2_carry;
  input s_axi_CONTROL_BUS_ARVALID;
  input s_axi_CONTROL_BUS_RREADY;
  input s_axi_CONTROL_BUS_AWVALID;
  input s_axi_CONTROL_BUS_WVALID;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_BREADY;
  input [5:0]s_axi_CONTROL_BUS_ARADDR;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input [1:0]\ap_CS_fsm_reg[0]_2 ;
  input [0:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_4 ;
  input [5:0]s_axi_CONTROL_BUS_AWADDR;
  input [0:0]\isr_reg[0]_0 ;
  input i_V_reg_3410;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire \FSM_onehot_wstate[0]_i_2_n_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire [2:0]\FSM_onehot_wstate_reg[2]_0 ;
  wire FSM_sequential_rstate_reg_0;
  wire [10:0]Q;
  wire [3:0]S;
  wire [31:0]_cols0;
  wire \_cols[31]_i_1_n_0 ;
  wire [0:0]\_cols_reg[10]_0 ;
  wire [3:0]\_cols_reg[10]_1 ;
  wire [3:0]\_cols_reg[10]_2 ;
  wire [3:0]\_cols_reg[10]_3 ;
  wire [3:0]\_cols_reg[10]_4 ;
  wire [0:0]\_cols_reg[1]_0 ;
  wire \_cols_reg[2]_0 ;
  wire \_cols_reg[3]_0 ;
  wire \_cols_reg[4]_0 ;
  wire \_cols_reg[4]_1 ;
  wire \_cols_reg[5]_0 ;
  wire [0:0]\_cols_reg[6]_0 ;
  wire \_cols_reg[7]_0 ;
  wire \_cols_reg[7]_1 ;
  wire [0:0]\_cols_reg[9]_0 ;
  wire [31:0]_rows0;
  wire \_rows[31]_i_1_n_0 ;
  wire \_rows[31]_i_3_n_0 ;
  wire [0:0]\_rows_reg[0]_0 ;
  wire [0:0]\_rows_reg[0]_1 ;
  wire [0:0]\_rows_reg[0]_2 ;
  wire [10:0]\_rows_reg[10]_0 ;
  wire [3:0]\_rows_reg[10]_1 ;
  wire [3:0]\_rows_reg[10]_2 ;
  wire [3:0]\_rows_reg[10]_3 ;
  wire [1:0]\_rows_reg[10]_4 ;
  wire [0:0]\_rows_reg[10]_5 ;
  wire [0:0]\_rows_reg[10]_6 ;
  wire \_rows_reg[1]_0 ;
  wire \_rows_reg[2]_0 ;
  wire \_rows_reg[4]_0 ;
  wire \_rows_reg[4]_1 ;
  wire [1:0]\_rows_reg[6]_0 ;
  wire [3:0]\_rows_reg[7]_0 ;
  wire [3:0]\_rows_reg[7]_1 ;
  wire [0:0]\_rows_reg[8]_0 ;
  wire [31:0]_threhold0;
  wire \_threhold[31]_i_1_n_0 ;
  wire \_threhold[31]_i_3_n_0 ;
  wire [0:0]\_threhold_reg[2]_0 ;
  wire [0:0]\_threhold_reg[2]_1 ;
  wire [0:0]\_threhold_reg[2]_2 ;
  wire [0:0]\_threhold_reg[2]_3 ;
  wire \_threhold_reg[2]_4 ;
  wire \_threhold_reg[3]_0 ;
  wire \_threhold_reg[4]_0 ;
  wire \_threhold_reg[5]_0 ;
  wire \_threhold_reg[6]_0 ;
  wire [2:0]\_threhold_reg[7]_0 ;
  wire [7:0]\_threhold_reg[7]_1 ;
  wire [0:0]\_threhold_reg[7]_10 ;
  wire [0:0]\_threhold_reg[7]_11 ;
  wire \_threhold_reg[7]_2 ;
  wire [2:0]\_threhold_reg[7]_3 ;
  wire \_threhold_reg[7]_4 ;
  wire [2:0]\_threhold_reg[7]_5 ;
  wire [2:0]\_threhold_reg[7]_6 ;
  wire [2:0]\_threhold_reg[7]_7 ;
  wire [0:0]\_threhold_reg[7]_8 ;
  wire [0:0]\_threhold_reg[7]_9 ;
  wire aclk;
  wire \ap_CS_fsm[0]_i_3_n_0 ;
  wire \ap_CS_fsm[0]_i_6_n_0 ;
  wire \ap_CS_fsm[0]_i_7_n_0 ;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire [1:0]\ap_CS_fsm_reg[0]_2 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_done;
  wire ap_done_reg_0;
  wire ap_start0;
  wire ap_start_i_1_n_0;
  wire [0:0]ap_start_reg_0;
  wire [1:0]ap_start_reg_1;
  wire ar_hs;
  wire auto_restart;
  wire auto_restart_i_1_n_0;
  wire aw_hs;
  wire [7:0]axi_last_V_fu_288_p2_carry;
  wire axi_last_V_fu_288_p2_carry_i_5_n_0;
  wire axi_last_V_fu_288_p2_carry_i_6_n_0;
  wire \b0_1_i_i_reg_5162[31]_i_5_n_0 ;
  wire [0:0]\count_1_i_1_i_i_reg_4878[2]_i_2 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_22_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_23_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_24_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_25_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_43_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_44_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_45_n_0 ;
  wire \count_1_i_1_i_i_reg_4878[3]_i_46_n_0 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_10_n_0 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_10_n_1 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_10_n_2 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_10_n_3 ;
  wire [8:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_12 ;
  wire [3:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_13_0 ;
  wire [8:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_3 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_33_n_0 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_33_n_1 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_33_n_2 ;
  wire \count_1_i_1_i_i_reg_4878_reg[3]_i_33_n_3 ;
  wire [3:0]\count_1_i_1_i_i_reg_4878_reg[3]_i_4_0 ;
  wire \count_1_i_7_i_i_reg_4840[0]_i_5_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[3]_i_12_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[3]_i_13_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[3]_i_14_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[3]_i_15_n_0 ;
  wire \count_1_i_7_i_i_reg_4840[3]_i_5_n_0 ;
  wire [2:0]\count_1_i_7_i_i_reg_4840[3]_i_7 ;
  wire [0:0]\count_1_i_7_i_i_reg_4840_reg[0]_i_4 ;
  wire \count_1_i_7_i_i_reg_4840_reg[3] ;
  wire \count_1_i_7_i_i_reg_4840_reg[3]_0 ;
  wire [3:0]\count_1_i_7_i_i_reg_4840_reg[3]_i_3_0 ;
  wire \count_1_i_7_i_i_reg_4840_reg[3]_i_8_n_0 ;
  wire \count_1_i_7_i_i_reg_4840_reg[3]_i_8_n_1 ;
  wire \count_1_i_7_i_i_reg_4840_reg[3]_i_8_n_2 ;
  wire \count_1_i_7_i_i_reg_4840_reg[3]_i_8_n_3 ;
  wire [10:0]exitcond1_i_fu_237_p2_carry;
  wire [10:0]exitcond1_i_fu_322_p2_carry;
  wire [10:0]exitcond2_i_fu_380_p2_carry;
  wire exitcond388_i_i_i_fu_622_p2_carry_i_10_n_0;
  wire exitcond388_i_i_i_fu_622_p2_carry_i_5_n_0;
  wire exitcond388_i_i_i_fu_622_p2_carry_i_6_n_0;
  wire exitcond388_i_i_i_fu_622_p2_carry_i_7_n_0;
  wire exitcond388_i_i_i_fu_622_p2_carry_i_8_n_0;
  wire exitcond388_i_i_i_fu_622_p2_carry_i_9_n_0;
  wire [10:0]\exitcond388_i_i_i_reg_1187_reg[0] ;
  wire exitcond389_i_i_i_fu_360_p2_carry_i_10_n_0;
  wire exitcond389_i_i_i_fu_360_p2_carry_i_5_n_0;
  wire \exitcond4_i_i_reg_4507[0]_i_2_n_0 ;
  wire \exitcond4_i_i_reg_4507[0]_i_5_n_0 ;
  wire \exitcond4_i_i_reg_4507[0]_i_6_n_0 ;
  wire \exitcond4_i_i_reg_4507_reg[0] ;
  wire \exitcond4_i_i_reg_4507_reg[0]_0 ;
  wire [1:0]\exitcond4_i_i_reg_4507_reg[0]_1 ;
  wire \exitcond4_i_i_reg_4507_reg[0]_i_1_n_1 ;
  wire \exitcond4_i_i_reg_4507_reg[0]_i_1_n_2 ;
  wire \exitcond4_i_i_reg_4507_reg[0]_i_1_n_3 ;
  wire [10:0]exitcond_i_fu_248_p2_carry;
  wire [10:0]exitcond_i_fu_333_p2_carry;
  wire [10:0]exitcond_i_fu_391_p2_carry;
  wire \flag_val_V_assign_lo_3_reg_4686[0]_i_4_n_0 ;
  wire \flag_val_V_assign_lo_3_reg_4686[0]_i_5_n_0 ;
  wire \flag_val_V_assign_lo_3_reg_4686[0]_i_6_n_0 ;
  wire \flag_val_V_assign_lo_3_reg_4686[0]_i_7_n_0 ;
  wire [3:0]\flag_val_V_assign_lo_3_reg_4686_reg[0] ;
  wire [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[0]_0 ;
  wire \flag_val_V_assign_lo_3_reg_4686_reg[0]_i_2_n_0 ;
  wire \flag_val_V_assign_lo_3_reg_4686_reg[0]_i_2_n_1 ;
  wire \flag_val_V_assign_lo_3_reg_4686_reg[0]_i_2_n_2 ;
  wire \flag_val_V_assign_lo_3_reg_4686_reg[0]_i_2_n_3 ;
  wire [0:0]\flag_val_V_assign_lo_3_reg_4686_reg[0]_i_3 ;
  wire \flag_val_V_assign_lo_reg_4676[0]_i_4_n_0 ;
  wire \flag_val_V_assign_lo_reg_4676[0]_i_5_n_0 ;
  wire \flag_val_V_assign_lo_reg_4676[0]_i_6_n_0 ;
  wire \flag_val_V_assign_lo_reg_4676[0]_i_7_n_0 ;
  wire [3:0]\flag_val_V_assign_lo_reg_4676_reg[0] ;
  wire [0:0]\flag_val_V_assign_lo_reg_4676_reg[0]_0 ;
  wire \flag_val_V_assign_lo_reg_4676_reg[0]_i_2_n_0 ;
  wire \flag_val_V_assign_lo_reg_4676_reg[0]_i_2_n_1 ;
  wire \flag_val_V_assign_lo_reg_4676_reg[0]_i_2_n_2 ;
  wire \flag_val_V_assign_lo_reg_4676_reg[0]_i_2_n_3 ;
  wire gie;
  wire gie_i_1_n_0;
  wire i_V_reg_3410;
  wire \ier[0]_i_1_n_0 ;
  wire \ier[1]_i_1_n_0 ;
  wire \ier[1]_i_2_n_0 ;
  wire \ier_reg_n_0_[0] ;
  wire interrupt;
  wire \isr[0]_i_1_n_0 ;
  wire \isr[0]_i_2_n_0 ;
  wire \isr[1]_i_1_n_0 ;
  wire [0:0]\isr_reg[0]_0 ;
  wire \isr_reg[1]_0 ;
  wire \isr_reg_n_0_[0] ;
  wire \isr_reg_n_0_[1] ;
  wire [0:0]j_V_fu_1407_p2;
  wire [0:0]\or_cond12_i_i_reg_4830_reg[0] ;
  wire [0:0]\or_cond12_i_i_reg_4830_reg[0]_0 ;
  wire \or_cond13_i_i_reg_4846[0]_i_16_n_0 ;
  wire \or_cond13_i_i_reg_4846[0]_i_17_n_0 ;
  wire \or_cond13_i_i_reg_4846[0]_i_18_n_0 ;
  wire \or_cond13_i_i_reg_4846[0]_i_19_n_0 ;
  wire [3:0]\or_cond13_i_i_reg_4846_reg[0]_i_3_0 ;
  wire \or_cond13_i_i_reg_4846_reg[0]_i_7_n_0 ;
  wire \or_cond13_i_i_reg_4846_reg[0]_i_7_n_1 ;
  wire \or_cond13_i_i_reg_4846_reg[0]_i_7_n_2 ;
  wire \or_cond13_i_i_reg_4846_reg[0]_i_7_n_3 ;
  wire \or_cond20_i_i_reg_4920[0]_i_10_n_0 ;
  wire \or_cond20_i_i_reg_4920[0]_i_11_n_0 ;
  wire \or_cond20_i_i_reg_4920[0]_i_12_n_0 ;
  wire \or_cond20_i_i_reg_4920[0]_i_13_n_0 ;
  wire [3:0]\or_cond20_i_i_reg_4920_reg[0]_i_3_0 ;
  wire [8:0]\or_cond20_i_i_reg_4920_reg[0]_i_4 ;
  wire \or_cond20_i_i_reg_4920_reg[0]_i_5_n_0 ;
  wire \or_cond20_i_i_reg_4920_reg[0]_i_5_n_1 ;
  wire \or_cond20_i_i_reg_4920_reg[0]_i_5_n_2 ;
  wire \or_cond20_i_i_reg_4920_reg[0]_i_5_n_3 ;
  wire \or_cond5_i_i_reg_4749[0]_i_1 ;
  wire \or_cond5_i_i_reg_4749[0]_i_29_n_0 ;
  wire \or_cond5_i_i_reg_4749[0]_i_30_n_0 ;
  wire \or_cond5_i_i_reg_4749[0]_i_31_n_0 ;
  wire \or_cond5_i_i_reg_4749[0]_i_32_n_0 ;
  wire \or_cond5_i_i_reg_4749_reg[0]_i_11_n_0 ;
  wire \or_cond5_i_i_reg_4749_reg[0]_i_11_n_1 ;
  wire \or_cond5_i_i_reg_4749_reg[0]_i_11_n_2 ;
  wire \or_cond5_i_i_reg_4749_reg[0]_i_11_n_3 ;
  wire [8:0]\or_cond5_i_i_reg_4749_reg[0]_i_2 ;
  wire [8:0]\or_cond5_i_i_reg_4749_reg[0]_i_3 ;
  wire [3:0]\or_cond5_i_i_reg_4749_reg[0]_i_4_0 ;
  wire [0:0]\or_cond6_i_i_reg_4765_reg[0] ;
  wire [0:0]\or_cond6_i_i_reg_4765_reg[0]_0 ;
  wire \or_cond7_i_i_reg_4780[0]_i_10_n_0 ;
  wire \or_cond7_i_i_reg_4780[0]_i_11_n_0 ;
  wire \or_cond7_i_i_reg_4780[0]_i_12_n_0 ;
  wire \or_cond7_i_i_reg_4780[0]_i_9_n_0 ;
  wire [0:0]\or_cond7_i_i_reg_4780_reg[0] ;
  wire [0:0]\or_cond7_i_i_reg_4780_reg[0]_0 ;
  wire [3:0]\or_cond7_i_i_reg_4780_reg[0]_i_2_0 ;
  wire [8:0]\or_cond7_i_i_reg_4780_reg[0]_i_3 ;
  wire \or_cond7_i_i_reg_4780_reg[0]_i_4_n_0 ;
  wire \or_cond7_i_i_reg_4780_reg[0]_i_4_n_1 ;
  wire \or_cond7_i_i_reg_4780_reg[0]_i_4_n_2 ;
  wire \or_cond7_i_i_reg_4780_reg[0]_i_4_n_3 ;
  wire \or_cond8_i_i_reg_4795[0]_i_17_n_0 ;
  wire \or_cond8_i_i_reg_4795[0]_i_18_n_0 ;
  wire \or_cond8_i_i_reg_4795[0]_i_19_n_0 ;
  wire \or_cond8_i_i_reg_4795[0]_i_20_n_0 ;
  wire [0:0]\or_cond8_i_i_reg_4795_reg[0] ;
  wire [0:0]\or_cond8_i_i_reg_4795_reg[0]_0 ;
  wire [0:0]\or_cond8_i_i_reg_4795_reg[0]_1 ;
  wire [0:0]\or_cond8_i_i_reg_4795_reg[0]_2 ;
  wire [8:0]\or_cond8_i_i_reg_4795_reg[0]_i_2 ;
  wire [3:0]\or_cond8_i_i_reg_4795_reg[0]_i_3_0 ;
  wire \or_cond8_i_i_reg_4795_reg[0]_i_7_n_0 ;
  wire \or_cond8_i_i_reg_4795_reg[0]_i_7_n_1 ;
  wire \or_cond8_i_i_reg_4795_reg[0]_i_7_n_2 ;
  wire \or_cond8_i_i_reg_4795_reg[0]_i_7_n_3 ;
  wire \or_cond9_i_i_reg_4810[0]_i_33_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_34_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_35_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_36_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_41_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_42_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_43_n_0 ;
  wire \or_cond9_i_i_reg_4810[0]_i_44_n_0 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_13_n_0 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_13_n_1 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_13_n_2 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_13_n_3 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_15_n_0 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_15_n_1 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_15_n_2 ;
  wire \or_cond9_i_i_reg_4810_reg[0]_i_15_n_3 ;
  wire [8:0]\or_cond9_i_i_reg_4810_reg[0]_i_3 ;
  wire [8:0]\or_cond9_i_i_reg_4810_reg[0]_i_4 ;
  wire [3:0]\or_cond9_i_i_reg_4810_reg[0]_i_5_0 ;
  wire [3:0]\or_cond9_i_i_reg_4810_reg[0]_i_6_0 ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_10_in;
  wire p_8_in;
  wire p_9_in;
  wire [0:0]\r_V_1_i_i_reg_4636_reg[3] ;
  wire [2:0]\r_V_1_i_i_reg_4636_reg[7] ;
  wire [0:0]\r_V_1_i_i_reg_4636_reg[8] ;
  wire [0:0]\r_V_1_i_i_reg_4636_reg[8]_0 ;
  wire [0:0]\r_V_2_i_i_reg_4643_reg[3] ;
  wire [2:0]\r_V_2_i_i_reg_4643_reg[7] ;
  wire [0:0]\r_V_2_i_i_reg_4643_reg[8] ;
  wire [0:0]\r_V_2_i_i_reg_4643_reg[8]_0 ;
  wire [0:0]\r_V_3_i_i_reg_4650_reg[3] ;
  wire [2:0]\r_V_3_i_i_reg_4650_reg[7] ;
  wire [0:0]\r_V_3_i_i_reg_4650_reg[8] ;
  wire [0:0]\r_V_3_i_i_reg_4650_reg[8]_0 ;
  wire [0:0]\r_V_4_i_i_reg_4657_reg[3] ;
  wire [2:0]\r_V_4_i_i_reg_4657_reg[7] ;
  wire [0:0]\r_V_4_i_i_reg_4657_reg[8] ;
  wire [0:0]\r_V_4_i_i_reg_4657_reg[8]_0 ;
  wire [0:0]\r_V_5_i_i_reg_4664_reg[3] ;
  wire [2:0]\r_V_5_i_i_reg_4664_reg[7] ;
  wire [0:0]\r_V_5_i_i_reg_4664_reg[8] ;
  wire [0:0]\r_V_5_i_i_reg_4664_reg[8]_0 ;
  wire [7:0]r_V_6_1_i_i_fu_1977_p26_out;
  wire [0:0]\r_V_6_2_i_i_reg_4692_reg[3] ;
  wire [2:0]\r_V_6_2_i_i_reg_4692_reg[7] ;
  wire [0:0]\r_V_6_2_i_i_reg_4692_reg[8] ;
  wire [0:0]\r_V_6_2_i_i_reg_4692_reg[8]_0 ;
  wire [0:0]\r_V_6_3_i_i_reg_4699_reg[3] ;
  wire [2:0]\r_V_6_3_i_i_reg_4699_reg[7] ;
  wire [0:0]\r_V_6_3_i_i_reg_4699_reg[8] ;
  wire [0:0]\r_V_6_3_i_i_reg_4699_reg[8]_0 ;
  wire [0:0]\r_V_6_4_i_i_reg_4706_reg[3] ;
  wire [2:0]\r_V_6_4_i_i_reg_4706_reg[7] ;
  wire [0:0]\r_V_6_4_i_i_reg_4706_reg[8] ;
  wire [0:0]\r_V_6_4_i_i_reg_4706_reg[8]_0 ;
  wire [0:0]\r_V_6_5_i_i_reg_4713_reg[3] ;
  wire [2:0]\r_V_6_5_i_i_reg_4713_reg[7] ;
  wire [0:0]\r_V_6_5_i_i_reg_4713_reg[8] ;
  wire [0:0]\r_V_6_5_i_i_reg_4713_reg[8]_0 ;
  wire [0:0]\r_V_6_6_i_i_reg_4725_reg[3] ;
  wire [2:0]\r_V_6_6_i_i_reg_4725_reg[7] ;
  wire [0:0]\r_V_6_6_i_i_reg_4725_reg[8] ;
  wire [0:0]\r_V_6_6_i_i_reg_4725_reg[8]_0 ;
  wire [0:0]\r_V_6_7_i_i_reg_4737_reg[3] ;
  wire [2:0]\r_V_6_7_i_i_reg_4737_reg[7] ;
  wire [0:0]\r_V_6_7_i_i_reg_4737_reg[8] ;
  wire [0:0]\r_V_6_7_i_i_reg_4737_reg[8]_0 ;
  wire [7:0]r_V_6_i_i_fu_1907_p27_out;
  wire [0:0]\r_V_6_i_i_reg_4671_reg[8]_i_2 ;
  wire [7:0]r_V_8_i_i_fu_2247_p28_out;
  wire [0:0]\r_V_8_i_i_reg_4732_reg[8]_i_2 ;
  wire [5:0]r_V_i_i_64_fu_2199_p29_out;
  wire [0:0]\r_V_i_i_reg_4629_reg[3] ;
  wire [2:0]\r_V_i_i_reg_4629_reg[7] ;
  wire [0:0]\r_V_i_i_reg_4629_reg[8] ;
  wire [0:0]\r_V_i_i_reg_4629_reg[8]_0 ;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire [0:0]\rdata_reg[2]_0 ;
  wire rnext;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARADDR_0_sn_1;
  wire s_axi_CONTROL_BUS_ARADDR_2_sn_1;
  wire s_axi_CONTROL_BUS_ARADDR_3_sn_1;
  wire s_axi_CONTROL_BUS_ARADDR_4_sn_1;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire sig_hls_fast_corner_ap_start;
  wire [31:11]sig_hls_fast_corner_cols;
  wire [31:11]sig_hls_fast_corner_rows;
  wire [31:8]sig_hls_fast_corner_threhold;
  wire [2:0]\t_V_2_reg_236_reg[9] ;
  wire [1:0]tmp_15_fu_1445_p4;
  wire [9:0]\tmp_23_i_reg_1165_reg[0] ;
  wire [10:0]\tmp_2_i_i_reg_4488_reg[0]_i_2 ;
  wire tmp_31_i_fu_675_p2_carry__0;
  wire tmp_31_i_fu_675_p2_carry__0_0;
  wire [0:0]\tmp_60_10_i_i_reg_4863_reg[0] ;
  wire \tmp_60_11_i_i_reg_4884[0]_i_17_n_0 ;
  wire \tmp_60_11_i_i_reg_4884[0]_i_18_n_0 ;
  wire \tmp_60_11_i_i_reg_4884[0]_i_19_n_0 ;
  wire \tmp_60_11_i_i_reg_4884[0]_i_20_n_0 ;
  wire [0:0]\tmp_60_11_i_i_reg_4884_reg[0] ;
  wire [8:0]\tmp_60_11_i_i_reg_4884_reg[0]_i_2 ;
  wire [3:0]\tmp_60_11_i_i_reg_4884_reg[0]_i_3_0 ;
  wire \tmp_60_11_i_i_reg_4884_reg[0]_i_7_n_0 ;
  wire \tmp_60_11_i_i_reg_4884_reg[0]_i_7_n_1 ;
  wire \tmp_60_11_i_i_reg_4884_reg[0]_i_7_n_2 ;
  wire \tmp_60_11_i_i_reg_4884_reg[0]_i_7_n_3 ;
  wire \tmp_60_12_i_i_reg_4896[0]_i_17_n_0 ;
  wire \tmp_60_12_i_i_reg_4896[0]_i_18_n_0 ;
  wire \tmp_60_12_i_i_reg_4896[0]_i_19_n_0 ;
  wire \tmp_60_12_i_i_reg_4896[0]_i_20_n_0 ;
  wire [0:0]\tmp_60_12_i_i_reg_4896_reg[0] ;
  wire [0:0]\tmp_60_12_i_i_reg_4896_reg[0]_0 ;
  wire [8:0]\tmp_60_12_i_i_reg_4896_reg[0]_i_2 ;
  wire [3:0]\tmp_60_12_i_i_reg_4896_reg[0]_i_3_0 ;
  wire \tmp_60_12_i_i_reg_4896_reg[0]_i_7_n_0 ;
  wire \tmp_60_12_i_i_reg_4896_reg[0]_i_7_n_1 ;
  wire \tmp_60_12_i_i_reg_4896_reg[0]_i_7_n_2 ;
  wire \tmp_60_12_i_i_reg_4896_reg[0]_i_7_n_3 ;
  wire \tmp_60_13_i_i_reg_4908[0]_i_17_n_0 ;
  wire \tmp_60_13_i_i_reg_4908[0]_i_18_n_0 ;
  wire \tmp_60_13_i_i_reg_4908[0]_i_19_n_0 ;
  wire \tmp_60_13_i_i_reg_4908[0]_i_20_n_0 ;
  wire [0:0]\tmp_60_13_i_i_reg_4908_reg[0] ;
  wire [8:0]\tmp_60_13_i_i_reg_4908_reg[0]_i_2 ;
  wire [3:0]\tmp_60_13_i_i_reg_4908_reg[0]_i_3_0 ;
  wire \tmp_60_13_i_i_reg_4908_reg[0]_i_7_n_0 ;
  wire \tmp_60_13_i_i_reg_4908_reg[0]_i_7_n_1 ;
  wire \tmp_60_13_i_i_reg_4908_reg[0]_i_7_n_2 ;
  wire \tmp_60_13_i_i_reg_4908_reg[0]_i_7_n_3 ;
  wire tmp_62_1_i_i_fu_2316_p2;
  wire tmp_62_2_i_i_fu_2334_p2;
  wire tmp_62_3_i_i_fu_2352_p2;
  wire tmp_62_4_i_i_fu_2370_p2;
  wire tmp_62_5_i_i_fu_2388_p2;
  wire [0:0]\tmp_62_5_i_i_reg_4820_reg[0] ;
  wire [0:0]\tmp_62_5_i_i_reg_4820_reg[0]_0 ;
  wire tmp_62_i_i_fu_2298_p2;
  wire [0:0]\tmp_62_i_i_reg_4744_reg[0] ;
  wire tmp_64_7_i_i_fu_2510_p2;
  wire [5:0]waddr;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_33_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_count_1_i_7_i_i_reg_4840_reg[3]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_7_i_i_reg_4840_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_count_1_i_7_i_i_reg_4840_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond4_i_i_reg_4507_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_flag_val_V_assign_lo_3_reg_4686_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_3_reg_4686_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_3_reg_4686_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_flag_val_V_assign_lo_reg_4676_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_reg_4676_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_flag_val_V_assign_lo_reg_4676_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond13_i_i_reg_4846_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond13_i_i_reg_4846_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond13_i_i_reg_4846_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond20_i_i_reg_4920_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond20_i_i_reg_4920_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond20_i_i_reg_4920_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond5_i_i_reg_4749_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond5_i_i_reg_4749_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond5_i_i_reg_4749_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond7_i_i_reg_4780_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond7_i_i_reg_4780_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond7_i_i_reg_4780_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond8_i_i_reg_4795_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond8_i_i_reg_4795_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond8_i_i_reg_4795_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond9_i_i_reg_4810_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond9_i_i_reg_4810_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond9_i_i_reg_4810_reg[0]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond9_i_i_reg_4810_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond9_i_i_reg_4810_reg[0]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond9_i_i_reg_4810_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_60_11_i_i_reg_4884_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_11_i_i_reg_4884_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_11_i_i_reg_4884_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_60_12_i_i_reg_4896_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_12_i_i_reg_4896_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_12_i_i_reg_4896_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_60_13_i_i_reg_4908_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_13_i_i_reg_4908_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_13_i_i_reg_4908_reg[0]_i_7_O_UNCONNECTED ;

  assign s_axi_CONTROL_BUS_ARADDR_0_sp_1 = s_axi_CONTROL_BUS_ARADDR_0_sn_1;
  assign s_axi_CONTROL_BUS_ARADDR_2_sp_1 = s_axi_CONTROL_BUS_ARADDR_2_sn_1;
  assign s_axi_CONTROL_BUS_ARADDR_3_sp_1 = s_axi_CONTROL_BUS_ARADDR_3_sn_1;
  assign s_axi_CONTROL_BUS_ARADDR_4_sp_1 = s_axi_CONTROL_BUS_ARADDR_4_sn_1;
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[0]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 [2]),
        .I1(s_axi_CONTROL_BUS_BREADY),
        .I2(s_axi_CONTROL_BUS_AWVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 [0]),
        .O(\FSM_onehot_wstate[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 [0]),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 [1]),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 [1]),
        .I2(s_axi_CONTROL_BUS_BREADY),
        .I3(\FSM_onehot_wstate_reg[2]_0 [2]),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:010,WRRESP:100,WRIDLE:001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[0]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 [0]),
        .S(\isr_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:010,WRRESP:100,WRIDLE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 [1]),
        .R(\isr_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:010,WRRESP:100,WRIDLE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 [2]),
        .R(\isr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    FSM_sequential_rstate_i_1
       (.I0(s_axi_CONTROL_BUS_ARVALID),
        .I1(s_axi_CONTROL_BUS_RREADY),
        .I2(FSM_sequential_rstate_reg_0),
        .O(rnext));
  (* FSM_ENCODED_STATES = "RDIDLE:0,RDDATA:1" *) 
  FDRE FSM_sequential_rstate_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rnext),
        .Q(FSM_sequential_rstate_reg_0),
        .R(\isr_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[0]),
        .O(_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[10]),
        .O(_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_cols[11]),
        .O(_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_cols[12]),
        .O(_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_cols[13]),
        .O(_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_cols[14]),
        .O(_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_cols[15]),
        .O(_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_cols[16]),
        .O(_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_cols[17]),
        .O(_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_cols[18]),
        .O(_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_cols[19]),
        .O(_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[1]),
        .O(_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_cols[20]),
        .O(_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_cols[21]),
        .O(_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_cols[22]),
        .O(_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_cols[23]),
        .O(_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_cols[24]),
        .O(_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_cols[25]),
        .O(_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_cols[26]),
        .O(_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_cols[27]),
        .O(_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_cols[28]),
        .O(_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_cols[29]),
        .O(_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[2]),
        .O(_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_cols[30]),
        .O(_cols0[30]));
  LUT3 #(
    .INIT(8'h80)) 
    \_cols[31]_i_1 
       (.I0(\_rows[31]_i_3_n_0 ),
        .I1(waddr[2]),
        .I2(waddr[3]),
        .O(\_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_cols[31]),
        .O(_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[3]),
        .O(_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[4]),
        .O(_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[5]),
        .O(_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[6]),
        .O(_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[7]),
        .O(_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[8]),
        .O(_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_cols[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[9]),
        .O(_cols0[9]));
  FDRE \_cols_reg[0] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \_cols_reg[10] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \_cols_reg[11] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[11]),
        .Q(sig_hls_fast_corner_cols[11]),
        .R(1'b0));
  FDRE \_cols_reg[12] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[12]),
        .Q(sig_hls_fast_corner_cols[12]),
        .R(1'b0));
  FDRE \_cols_reg[13] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[13]),
        .Q(sig_hls_fast_corner_cols[13]),
        .R(1'b0));
  FDRE \_cols_reg[14] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[14]),
        .Q(sig_hls_fast_corner_cols[14]),
        .R(1'b0));
  FDRE \_cols_reg[15] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[15]),
        .Q(sig_hls_fast_corner_cols[15]),
        .R(1'b0));
  FDRE \_cols_reg[16] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[16]),
        .Q(sig_hls_fast_corner_cols[16]),
        .R(1'b0));
  FDRE \_cols_reg[17] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[17]),
        .Q(sig_hls_fast_corner_cols[17]),
        .R(1'b0));
  FDRE \_cols_reg[18] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[18]),
        .Q(sig_hls_fast_corner_cols[18]),
        .R(1'b0));
  FDRE \_cols_reg[19] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[19]),
        .Q(sig_hls_fast_corner_cols[19]),
        .R(1'b0));
  FDRE \_cols_reg[1] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \_cols_reg[20] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[20]),
        .Q(sig_hls_fast_corner_cols[20]),
        .R(1'b0));
  FDRE \_cols_reg[21] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[21]),
        .Q(sig_hls_fast_corner_cols[21]),
        .R(1'b0));
  FDRE \_cols_reg[22] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[22]),
        .Q(sig_hls_fast_corner_cols[22]),
        .R(1'b0));
  FDRE \_cols_reg[23] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[23]),
        .Q(sig_hls_fast_corner_cols[23]),
        .R(1'b0));
  FDRE \_cols_reg[24] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[24]),
        .Q(sig_hls_fast_corner_cols[24]),
        .R(1'b0));
  FDRE \_cols_reg[25] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[25]),
        .Q(sig_hls_fast_corner_cols[25]),
        .R(1'b0));
  FDRE \_cols_reg[26] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[26]),
        .Q(sig_hls_fast_corner_cols[26]),
        .R(1'b0));
  FDRE \_cols_reg[27] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[27]),
        .Q(sig_hls_fast_corner_cols[27]),
        .R(1'b0));
  FDRE \_cols_reg[28] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[28]),
        .Q(sig_hls_fast_corner_cols[28]),
        .R(1'b0));
  FDRE \_cols_reg[29] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[29]),
        .Q(sig_hls_fast_corner_cols[29]),
        .R(1'b0));
  FDRE \_cols_reg[2] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \_cols_reg[30] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[30]),
        .Q(sig_hls_fast_corner_cols[30]),
        .R(1'b0));
  FDRE \_cols_reg[31] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[31]),
        .Q(sig_hls_fast_corner_cols[31]),
        .R(1'b0));
  FDRE \_cols_reg[3] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \_cols_reg[4] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \_cols_reg[5] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \_cols_reg[6] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \_cols_reg[7] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \_cols_reg[8] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \_cols_reg[9] 
       (.C(aclk),
        .CE(\_cols[31]_i_1_n_0 ),
        .D(_cols0[9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_rows_reg[10]_0 [0]),
        .O(_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\_rows_reg[10]_0 [10]),
        .O(_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_rows[11]),
        .O(_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_rows[12]),
        .O(_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_rows[13]),
        .O(_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_rows[14]),
        .O(_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_rows[15]),
        .O(_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_rows[16]),
        .O(_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_rows[17]),
        .O(_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_rows[18]),
        .O(_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_rows[19]),
        .O(_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_rows_reg[10]_0 [1]),
        .O(_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_rows[20]),
        .O(_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_rows[21]),
        .O(_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_rows[22]),
        .O(_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_rows[23]),
        .O(_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_rows[24]),
        .O(_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_rows[25]),
        .O(_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_rows[26]),
        .O(_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_rows[27]),
        .O(_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_rows[28]),
        .O(_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_rows[29]),
        .O(_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_rows_reg[10]_0 [2]),
        .O(_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_rows[30]),
        .O(_rows0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \_rows[31]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(\_rows[31]_i_3_n_0 ),
        .O(\_rows[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_rows[31]),
        .O(_rows0[31]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \_rows[31]_i_3 
       (.I0(waddr[5]),
        .I1(waddr[4]),
        .I2(\FSM_onehot_wstate_reg[2]_0 [1]),
        .I3(s_axi_CONTROL_BUS_WVALID),
        .I4(waddr[0]),
        .I5(waddr[1]),
        .O(\_rows[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_rows_reg[10]_0 [3]),
        .O(_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_rows_reg[10]_0 [4]),
        .O(_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_rows_reg[10]_0 [5]),
        .O(_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_rows_reg[10]_0 [6]),
        .O(_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_rows_reg[10]_0 [7]),
        .O(_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\_rows_reg[10]_0 [8]),
        .O(_rows0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \_rows[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\_rows_reg[10]_0 [9]),
        .O(_rows0[9]));
  FDRE \_rows_reg[0] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[0]),
        .Q(\_rows_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \_rows_reg[10] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[10]),
        .Q(\_rows_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \_rows_reg[11] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[11]),
        .Q(sig_hls_fast_corner_rows[11]),
        .R(1'b0));
  FDRE \_rows_reg[12] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[12]),
        .Q(sig_hls_fast_corner_rows[12]),
        .R(1'b0));
  FDRE \_rows_reg[13] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[13]),
        .Q(sig_hls_fast_corner_rows[13]),
        .R(1'b0));
  FDRE \_rows_reg[14] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[14]),
        .Q(sig_hls_fast_corner_rows[14]),
        .R(1'b0));
  FDRE \_rows_reg[15] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[15]),
        .Q(sig_hls_fast_corner_rows[15]),
        .R(1'b0));
  FDRE \_rows_reg[16] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[16]),
        .Q(sig_hls_fast_corner_rows[16]),
        .R(1'b0));
  FDRE \_rows_reg[17] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[17]),
        .Q(sig_hls_fast_corner_rows[17]),
        .R(1'b0));
  FDRE \_rows_reg[18] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[18]),
        .Q(sig_hls_fast_corner_rows[18]),
        .R(1'b0));
  FDRE \_rows_reg[19] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[19]),
        .Q(sig_hls_fast_corner_rows[19]),
        .R(1'b0));
  FDRE \_rows_reg[1] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[1]),
        .Q(\_rows_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \_rows_reg[20] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[20]),
        .Q(sig_hls_fast_corner_rows[20]),
        .R(1'b0));
  FDRE \_rows_reg[21] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[21]),
        .Q(sig_hls_fast_corner_rows[21]),
        .R(1'b0));
  FDRE \_rows_reg[22] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[22]),
        .Q(sig_hls_fast_corner_rows[22]),
        .R(1'b0));
  FDRE \_rows_reg[23] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[23]),
        .Q(sig_hls_fast_corner_rows[23]),
        .R(1'b0));
  FDRE \_rows_reg[24] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[24]),
        .Q(sig_hls_fast_corner_rows[24]),
        .R(1'b0));
  FDRE \_rows_reg[25] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[25]),
        .Q(sig_hls_fast_corner_rows[25]),
        .R(1'b0));
  FDRE \_rows_reg[26] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[26]),
        .Q(sig_hls_fast_corner_rows[26]),
        .R(1'b0));
  FDRE \_rows_reg[27] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[27]),
        .Q(sig_hls_fast_corner_rows[27]),
        .R(1'b0));
  FDRE \_rows_reg[28] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[28]),
        .Q(sig_hls_fast_corner_rows[28]),
        .R(1'b0));
  FDRE \_rows_reg[29] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[29]),
        .Q(sig_hls_fast_corner_rows[29]),
        .R(1'b0));
  FDRE \_rows_reg[2] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[2]),
        .Q(\_rows_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \_rows_reg[30] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[30]),
        .Q(sig_hls_fast_corner_rows[30]),
        .R(1'b0));
  FDRE \_rows_reg[31] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[31]),
        .Q(sig_hls_fast_corner_rows[31]),
        .R(1'b0));
  FDRE \_rows_reg[3] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[3]),
        .Q(\_rows_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \_rows_reg[4] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[4]),
        .Q(\_rows_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \_rows_reg[5] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[5]),
        .Q(\_rows_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \_rows_reg[6] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[6]),
        .Q(\_rows_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \_rows_reg[7] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[7]),
        .Q(\_rows_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \_rows_reg[8] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[8]),
        .Q(\_rows_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \_rows_reg[9] 
       (.C(aclk),
        .CE(\_rows[31]_i_1_n_0 ),
        .D(_rows0[9]),
        .Q(\_rows_reg[10]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_threhold_reg[7]_1 [0]),
        .O(_threhold0[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_threhold[10]),
        .O(_threhold0[10]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_threhold[11]),
        .O(_threhold0[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_threhold[12]),
        .O(_threhold0[12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_threhold[13]),
        .O(_threhold0[13]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_threhold[14]),
        .O(_threhold0[14]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_threhold[15]),
        .O(_threhold0[15]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_threhold[16]),
        .O(_threhold0[16]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_threhold[17]),
        .O(_threhold0[17]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_threhold[18]),
        .O(_threhold0[18]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_threhold[19]),
        .O(_threhold0[19]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_threhold_reg[7]_1 [1]),
        .O(_threhold0[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_threhold[20]),
        .O(_threhold0[20]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_threhold[21]),
        .O(_threhold0[21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_threhold[22]),
        .O(_threhold0[22]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(sig_hls_fast_corner_threhold[23]),
        .O(_threhold0[23]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_threhold[24]),
        .O(_threhold0[24]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_threhold[25]),
        .O(_threhold0[25]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_threhold[26]),
        .O(_threhold0[26]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_threhold[27]),
        .O(_threhold0[27]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_threhold[28]),
        .O(_threhold0[28]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_threhold[29]),
        .O(_threhold0[29]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_threhold_reg[7]_1 [2]),
        .O(_threhold0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_threhold[30]),
        .O(_threhold0[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \_threhold[31]_i_1 
       (.I0(\_threhold[31]_i_3_n_0 ),
        .I1(waddr[2]),
        .I2(waddr[3]),
        .I3(waddr[5]),
        .O(\_threhold[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(sig_hls_fast_corner_threhold[31]),
        .O(_threhold0[31]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \_threhold[31]_i_3 
       (.I0(waddr[4]),
        .I1(\FSM_onehot_wstate_reg[2]_0 [1]),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(waddr[0]),
        .I4(waddr[1]),
        .O(\_threhold[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_threhold_reg[7]_1 [3]),
        .O(_threhold0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_threhold_reg[7]_1 [4]),
        .O(_threhold0[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_threhold_reg[7]_1 [5]),
        .O(_threhold0[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_threhold_reg[7]_1 [6]),
        .O(_threhold0[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\_threhold_reg[7]_1 [7]),
        .O(_threhold0[7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_threhold[8]),
        .O(_threhold0[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \_threhold[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(sig_hls_fast_corner_threhold[9]),
        .O(_threhold0[9]));
  FDRE \_threhold_reg[0] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[0]),
        .Q(\_threhold_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \_threhold_reg[10] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[10]),
        .Q(sig_hls_fast_corner_threhold[10]),
        .R(1'b0));
  FDRE \_threhold_reg[11] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[11]),
        .Q(sig_hls_fast_corner_threhold[11]),
        .R(1'b0));
  FDRE \_threhold_reg[12] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[12]),
        .Q(sig_hls_fast_corner_threhold[12]),
        .R(1'b0));
  FDRE \_threhold_reg[13] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[13]),
        .Q(sig_hls_fast_corner_threhold[13]),
        .R(1'b0));
  FDRE \_threhold_reg[14] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[14]),
        .Q(sig_hls_fast_corner_threhold[14]),
        .R(1'b0));
  FDRE \_threhold_reg[15] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[15]),
        .Q(sig_hls_fast_corner_threhold[15]),
        .R(1'b0));
  FDRE \_threhold_reg[16] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[16]),
        .Q(sig_hls_fast_corner_threhold[16]),
        .R(1'b0));
  FDRE \_threhold_reg[17] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[17]),
        .Q(sig_hls_fast_corner_threhold[17]),
        .R(1'b0));
  FDRE \_threhold_reg[18] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[18]),
        .Q(sig_hls_fast_corner_threhold[18]),
        .R(1'b0));
  FDRE \_threhold_reg[19] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[19]),
        .Q(sig_hls_fast_corner_threhold[19]),
        .R(1'b0));
  FDRE \_threhold_reg[1] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[1]),
        .Q(\_threhold_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \_threhold_reg[20] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[20]),
        .Q(sig_hls_fast_corner_threhold[20]),
        .R(1'b0));
  FDRE \_threhold_reg[21] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[21]),
        .Q(sig_hls_fast_corner_threhold[21]),
        .R(1'b0));
  FDRE \_threhold_reg[22] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[22]),
        .Q(sig_hls_fast_corner_threhold[22]),
        .R(1'b0));
  FDRE \_threhold_reg[23] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[23]),
        .Q(sig_hls_fast_corner_threhold[23]),
        .R(1'b0));
  FDRE \_threhold_reg[24] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[24]),
        .Q(sig_hls_fast_corner_threhold[24]),
        .R(1'b0));
  FDRE \_threhold_reg[25] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[25]),
        .Q(sig_hls_fast_corner_threhold[25]),
        .R(1'b0));
  FDRE \_threhold_reg[26] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[26]),
        .Q(sig_hls_fast_corner_threhold[26]),
        .R(1'b0));
  FDRE \_threhold_reg[27] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[27]),
        .Q(sig_hls_fast_corner_threhold[27]),
        .R(1'b0));
  FDRE \_threhold_reg[28] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[28]),
        .Q(sig_hls_fast_corner_threhold[28]),
        .R(1'b0));
  FDRE \_threhold_reg[29] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[29]),
        .Q(sig_hls_fast_corner_threhold[29]),
        .R(1'b0));
  FDRE \_threhold_reg[2] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[2]),
        .Q(\_threhold_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \_threhold_reg[30] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[30]),
        .Q(sig_hls_fast_corner_threhold[30]),
        .R(1'b0));
  FDRE \_threhold_reg[31] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[31]),
        .Q(sig_hls_fast_corner_threhold[31]),
        .R(1'b0));
  FDRE \_threhold_reg[3] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[3]),
        .Q(\_threhold_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \_threhold_reg[4] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[4]),
        .Q(\_threhold_reg[7]_1 [4]),
        .R(1'b0));
  FDRE \_threhold_reg[5] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[5]),
        .Q(\_threhold_reg[7]_1 [5]),
        .R(1'b0));
  FDRE \_threhold_reg[6] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[6]),
        .Q(\_threhold_reg[7]_1 [6]),
        .R(1'b0));
  FDRE \_threhold_reg[7] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[7]),
        .Q(\_threhold_reg[7]_1 [7]),
        .R(1'b0));
  FDRE \_threhold_reg[8] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[8]),
        .Q(sig_hls_fast_corner_threhold[8]),
        .R(1'b0));
  FDRE \_threhold_reg[9] 
       (.C(aclk),
        .CE(\_threhold[31]_i_1_n_0 ),
        .D(_threhold0[9]),
        .Q(sig_hls_fast_corner_threhold[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[0] [1]),
        .I2(sig_hls_fast_corner_ap_start),
        .I3(\ap_CS_fsm_reg[0] [0]),
        .O(D));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_start_reg_0),
        .I1(ap_start_reg_1[1]),
        .I2(sig_hls_fast_corner_ap_start),
        .I3(ap_start_reg_1[0]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(\ap_CS_fsm_reg[0]_2 [1]),
        .I2(sig_hls_fast_corner_ap_start),
        .I3(\ap_CS_fsm_reg[0]_2 [0]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h8188484424221211)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\tmp_2_i_i_reg_4488_reg[0]_i_2 [9]),
        .I1(\_rows_reg[10]_0 [10]),
        .I2(\ap_CS_fsm[0]_i_7_n_0 ),
        .I3(\_rows_reg[10]_0 [8]),
        .I4(\_rows_reg[10]_0 [9]),
        .I5(\tmp_2_i_i_reg_4488_reg[0]_i_2 [10]),
        .O(\ap_CS_fsm[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(\_rows_reg[10]_0 [2]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2 [2]),
        .I2(\tmp_2_i_i_reg_4488_reg[0]_i_2 [0]),
        .I3(\_rows_reg[10]_0 [0]),
        .I4(\tmp_2_i_i_reg_4488_reg[0]_i_2 [1]),
        .I5(\_rows_reg[10]_0 [1]),
        .O(\ap_CS_fsm[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[0]_i_7 
       (.I0(\_rows_reg[10]_0 [6]),
        .I1(\_rows_reg[10]_0 [4]),
        .I2(\_rows_reg[10]_0 [2]),
        .I3(\_rows_reg[10]_0 [3]),
        .I4(\_rows_reg[10]_0 [5]),
        .I5(\_rows_reg[10]_0 [7]),
        .O(\ap_CS_fsm[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[0]_i_9 
       (.I0(\_rows_reg[10]_0 [4]),
        .I1(\_rows_reg[10]_0 [2]),
        .I2(\_rows_reg[10]_0 [3]),
        .I3(\_rows_reg[10]_0 [5]),
        .O(\_rows_reg[4]_0 ));
  CARRY4 \ap_CS_fsm_reg[0]_i_2 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[0]_i_2_n_1 ,\ap_CS_fsm_reg[0]_i_2_n_2 ,\ap_CS_fsm_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_3_n_0 ,\ap_CS_fsm_reg[0]_0 ,\ap_CS_fsm[0]_i_6_n_0 }));
  FDRE ap_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_done_reg_0),
        .Q(ap_done),
        .R(\isr_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    ap_start_i_1
       (.I0(auto_restart),
        .I1(ap_start_reg_0),
        .I2(ap_start_reg_1[1]),
        .I3(ap_start0),
        .I4(sig_hls_fast_corner_ap_start),
        .O(ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ap_start_i_2
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(waddr[2]),
        .I3(waddr[3]),
        .I4(\ier[1]_i_2_n_0 ),
        .O(ap_start0));
  FDRE ap_start_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ap_start_i_1_n_0),
        .Q(sig_hls_fast_corner_ap_start),
        .R(\isr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    auto_restart_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(\ier[1]_i_2_n_0 ),
        .I2(waddr[3]),
        .I3(waddr[2]),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .I5(auto_restart),
        .O(auto_restart_i_1_n_0));
  FDRE auto_restart_reg
       (.C(aclk),
        .CE(1'b1),
        .D(auto_restart_i_1_n_0),
        .Q(auto_restart),
        .R(\isr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA95400020002A954)) 
    axi_last_V_fu_288_p2_carry_i_1
       (.I0(axi_last_V_fu_288_p2_carry[6]),
        .I1(\_cols_reg[7]_0 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(axi_last_V_fu_288_p2_carry[7]),
        .O(\t_V_2_reg_236_reg[9] [2]));
  LUT6 #(
    .INIT(64'h4100001800414100)) 
    axi_last_V_fu_288_p2_carry_i_2
       (.I0(axi_last_V_fu_288_p2_carry_i_5_n_0),
        .I1(axi_last_V_fu_288_p2_carry[4]),
        .I2(Q[7]),
        .I3(\_cols_reg[5]_0 ),
        .I4(Q[6]),
        .I5(axi_last_V_fu_288_p2_carry[3]),
        .O(\t_V_2_reg_236_reg[9] [1]));
  LUT6 #(
    .INIT(64'h8421214000000008)) 
    axi_last_V_fu_288_p2_carry_i_3
       (.I0(axi_last_V_fu_288_p2_carry[1]),
        .I1(axi_last_V_fu_288_p2_carry[0]),
        .I2(Q[4]),
        .I3(\_cols_reg[2]_0 ),
        .I4(Q[3]),
        .I5(axi_last_V_fu_288_p2_carry_i_6_n_0),
        .O(\t_V_2_reg_236_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    axi_last_V_fu_288_p2_carry_i_5
       (.I0(Q[8]),
        .I1(axi_last_V_fu_288_p2_carry[5]),
        .O(axi_last_V_fu_288_p2_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h9)) 
    axi_last_V_fu_288_p2_carry_i_6
       (.I0(Q[5]),
        .I1(axi_last_V_fu_288_p2_carry[2]),
        .O(axi_last_V_fu_288_p2_carry_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \b0_1_i_i_reg_5162[2]_i_2 
       (.I0(\_threhold_reg[7]_1 [2]),
        .I1(\_threhold_reg[7]_1 [1]),
        .I2(\_threhold_reg[7]_1 [0]),
        .O(\_threhold_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \b0_1_i_i_reg_5162[31]_i_2 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\b0_1_i_i_reg_5162[31]_i_5_n_0 ),
        .I2(\_threhold_reg[7]_1 [6]),
        .O(\_threhold_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \b0_1_i_i_reg_5162[31]_i_5 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\_threhold_reg[7]_1 [3]),
        .I2(\_threhold_reg[7]_1 [0]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [2]),
        .I5(\_threhold_reg[7]_1 [4]),
        .O(\b0_1_i_i_reg_5162[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \b0_1_i_i_reg_5162[3]_i_2 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\_threhold_reg[7]_1 [0]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\_threhold_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \b0_1_i_i_reg_5162[4]_i_2 
       (.I0(\_threhold_reg[7]_1 [4]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .O(\_threhold_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \b0_1_i_i_reg_5162[5]_i_2 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\_threhold_reg[7]_1 [3]),
        .I2(\_threhold_reg[7]_1 [0]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [2]),
        .I5(\_threhold_reg[7]_1 [4]),
        .O(\_threhold_reg[5]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b0_1_i_i_reg_5162[6]_i_2 
       (.I0(\_threhold_reg[7]_1 [6]),
        .I1(\b0_1_i_i_reg_5162[31]_i_5_n_0 ),
        .O(\_threhold_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \b0_1_i_i_reg_5162[7]_i_2 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\b0_1_i_i_reg_5162[31]_i_5_n_0 ),
        .I2(\_threhold_reg[7]_1 [6]),
        .O(\_threhold_reg[7]_4 ));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \count_1_i_1_i_i_reg_4878[3]_i_16 
       (.I0(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [2]),
        .O(\r_V_6_3_i_i_reg_4699_reg[3] ));
  LUT4 #(
    .INIT(16'h6006)) 
    \count_1_i_1_i_i_reg_4878[3]_i_18 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [6]),
        .O(\r_V_6_3_i_i_reg_4699_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_1_i_i_reg_4878[3]_i_19 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [4]),
        .O(\r_V_6_3_i_i_reg_4699_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \count_1_i_1_i_i_reg_4878[3]_i_20 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [2]),
        .O(\r_V_6_3_i_i_reg_4699_reg[7] [0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_1_i_i_reg_4878[3]_i_22 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [7]),
        .I2(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_1_i_i_reg_4878[3]_i_23 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [5]),
        .I2(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_1_i_i_reg_4878[3]_i_24 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [3]),
        .I2(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_1_i_i_reg_4878[3]_i_25 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [1]),
        .I2(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_1_i_1_i_i_reg_4878[3]_i_32 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [8]),
        .O(\r_V_6_2_i_i_reg_4692_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \count_1_i_1_i_i_reg_4878[3]_i_37 
       (.I0(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [2]),
        .O(\r_V_6_2_i_i_reg_4692_reg[3] ));
  LUT4 #(
    .INIT(16'h6006)) 
    \count_1_i_1_i_i_reg_4878[3]_i_39 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [6]),
        .O(\r_V_6_2_i_i_reg_4692_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_1_i_i_reg_4878[3]_i_40 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [4]),
        .O(\r_V_6_2_i_i_reg_4692_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \count_1_i_1_i_i_reg_4878[3]_i_41 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [2]),
        .O(\r_V_6_2_i_i_reg_4692_reg[7] [0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_1_i_i_reg_4878[3]_i_43 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [7]),
        .I2(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_1_i_i_reg_4878[3]_i_44 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [5]),
        .I2(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_1_i_i_reg_4878[3]_i_45 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [3]),
        .I2(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_1_i_i_reg_4878[3]_i_46 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [1]),
        .I2(\count_1_i_1_i_i_reg_4878_reg[3]_i_12 [0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\count_1_i_1_i_i_reg_4878[3]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_1_i_1_i_i_reg_4878[3]_i_9 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\count_1_i_1_i_i_reg_4878_reg[3]_i_3 [8]),
        .O(\r_V_6_3_i_i_reg_4699_reg[8]_0 ));
  CARRY4 \count_1_i_1_i_i_reg_4878_reg[3]_i_10 
       (.CI(1'b0),
        .CO({\count_1_i_1_i_i_reg_4878_reg[3]_i_10_n_0 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_10_n_1 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_10_n_2 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_1_i_i_reg_4878[3]_i_22_n_0 ,\count_1_i_1_i_i_reg_4878[3]_i_23_n_0 ,\count_1_i_1_i_i_reg_4878[3]_i_24_n_0 ,\count_1_i_1_i_i_reg_4878[3]_i_25_n_0 }),
        .O(\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_10_O_UNCONNECTED [3:0]),
        .S(\count_1_i_1_i_i_reg_4878_reg[3]_i_4_0 ));
  CARRY4 \count_1_i_1_i_i_reg_4878_reg[3]_i_13 
       (.CI(\count_1_i_1_i_i_reg_4878_reg[3]_i_33_n_0 ),
        .CO({\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_13_CO_UNCONNECTED [3:1],\r_V_6_2_i_i_reg_4692_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\count_1_i_1_i_i_reg_4878[2]_i_2 }));
  CARRY4 \count_1_i_1_i_i_reg_4878_reg[3]_i_33 
       (.CI(1'b0),
        .CO({\count_1_i_1_i_i_reg_4878_reg[3]_i_33_n_0 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_33_n_1 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_33_n_2 ,\count_1_i_1_i_i_reg_4878_reg[3]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_1_i_i_reg_4878[3]_i_43_n_0 ,\count_1_i_1_i_i_reg_4878[3]_i_44_n_0 ,\count_1_i_1_i_i_reg_4878[3]_i_45_n_0 ,\count_1_i_1_i_i_reg_4878[3]_i_46_n_0 }),
        .O(\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_33_O_UNCONNECTED [3:0]),
        .S(\count_1_i_1_i_i_reg_4878_reg[3]_i_13_0 ));
  CARRY4 \count_1_i_1_i_i_reg_4878_reg[3]_i_4 
       (.CI(\count_1_i_1_i_i_reg_4878_reg[3]_i_10_n_0 ),
        .CO({\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_4_CO_UNCONNECTED [3:1],\r_V_6_3_i_i_reg_4699_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_count_1_i_1_i_i_reg_4878_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_10_i_i_reg_4863_reg[0] }));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_7_i_i_reg_4840[0]_i_14 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(r_V_i_i_64_fu_2199_p29_out[5]),
        .I2(\_threhold_reg[7]_1 [6]),
        .I3(r_V_i_i_64_fu_2199_p29_out[4]),
        .O(\_threhold_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_7_i_i_reg_4840[0]_i_15 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(r_V_i_i_64_fu_2199_p29_out[3]),
        .I2(\_threhold_reg[7]_1 [4]),
        .I3(r_V_i_i_64_fu_2199_p29_out[2]),
        .O(\_threhold_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_7_i_i_reg_4840[0]_i_16 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(r_V_i_i_64_fu_2199_p29_out[1]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(r_V_i_i_64_fu_2199_p29_out[0]),
        .O(\_threhold_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h8B888B8B)) 
    \count_1_i_7_i_i_reg_4840[0]_i_2 
       (.I0(\count_1_i_7_i_i_reg_4840[0]_i_5_n_0 ),
        .I1(\count_1_i_7_i_i_reg_4840[3]_i_5_n_0 ),
        .I2(p_9_in),
        .I3(p_8_in),
        .I4(p_0_in),
        .O(\or_cond5_i_i_reg_4749[0]_i_1 ));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \count_1_i_7_i_i_reg_4840[0]_i_20 
       (.I0(r_V_i_i_64_fu_2199_p29_out[1]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(r_V_i_i_64_fu_2199_p29_out[0]),
        .O(\_threhold_reg[2]_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \count_1_i_7_i_i_reg_4840[0]_i_22 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(r_V_i_i_64_fu_2199_p29_out[5]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(r_V_i_i_64_fu_2199_p29_out[4]),
        .O(\_threhold_reg[7]_7 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_7_i_i_reg_4840[0]_i_23 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(r_V_i_i_64_fu_2199_p29_out[3]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(r_V_i_i_64_fu_2199_p29_out[2]),
        .O(\_threhold_reg[7]_7 [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \count_1_i_7_i_i_reg_4840[0]_i_24 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(r_V_i_i_64_fu_2199_p29_out[1]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(r_V_i_i_64_fu_2199_p29_out[0]),
        .O(\_threhold_reg[7]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h9888)) 
    \count_1_i_7_i_i_reg_4840[0]_i_5 
       (.I0(\r_V_5_i_i_reg_4664_reg[8] ),
        .I1(\r_V_4_i_i_reg_4657_reg[8] ),
        .I2(\tmp_62_5_i_i_reg_4820_reg[0] ),
        .I3(\or_cond8_i_i_reg_4795_reg[0]_0 ),
        .O(\count_1_i_7_i_i_reg_4840[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_1_i_7_i_i_reg_4840[0]_i_9 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\count_1_i_7_i_i_reg_4840_reg[0]_i_4 ),
        .O(\_threhold_reg[7]_11 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \count_1_i_7_i_i_reg_4840[1]_i_1 
       (.I0(\count_1_i_7_i_i_reg_4840[3]_i_5_n_0 ),
        .I1(\count_1_i_7_i_i_reg_4840_reg[3]_0 ),
        .I2(\count_1_i_7_i_i_reg_4840_reg[3] ),
        .O(\count_1_i_7_i_i_reg_4840[3]_i_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \count_1_i_7_i_i_reg_4840[2]_i_1 
       (.I0(\count_1_i_7_i_i_reg_4840_reg[3] ),
        .I1(\count_1_i_7_i_i_reg_4840[3]_i_5_n_0 ),
        .I2(\count_1_i_7_i_i_reg_4840_reg[3]_0 ),
        .O(\count_1_i_7_i_i_reg_4840[3]_i_7 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \count_1_i_7_i_i_reg_4840[3]_i_11 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\or_cond12_i_i_reg_4830_reg[0]_0 ),
        .O(\_threhold_reg[7]_8 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_7_i_i_reg_4840[3]_i_12 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(r_V_8_i_i_fu_2247_p28_out[7]),
        .I2(r_V_8_i_i_fu_2247_p28_out[6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\count_1_i_7_i_i_reg_4840[3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_7_i_i_reg_4840[3]_i_13 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(r_V_8_i_i_fu_2247_p28_out[5]),
        .I2(r_V_8_i_i_fu_2247_p28_out[4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\count_1_i_7_i_i_reg_4840[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_7_i_i_reg_4840[3]_i_14 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(r_V_8_i_i_fu_2247_p28_out[3]),
        .I2(r_V_8_i_i_fu_2247_p28_out[2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\count_1_i_7_i_i_reg_4840[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \count_1_i_7_i_i_reg_4840[3]_i_15 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(r_V_8_i_i_fu_2247_p28_out[1]),
        .I2(r_V_8_i_i_fu_2247_p28_out[0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\count_1_i_7_i_i_reg_4840[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \count_1_i_7_i_i_reg_4840[3]_i_2 
       (.I0(\count_1_i_7_i_i_reg_4840[3]_i_5_n_0 ),
        .I1(\count_1_i_7_i_i_reg_4840_reg[3]_0 ),
        .I2(\count_1_i_7_i_i_reg_4840_reg[3] ),
        .O(\count_1_i_7_i_i_reg_4840[3]_i_7 [2]));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \count_1_i_7_i_i_reg_4840[3]_i_22 
       (.I0(r_V_8_i_i_fu_2247_p28_out[3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(r_V_8_i_i_fu_2247_p28_out[2]),
        .O(\_threhold_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \count_1_i_7_i_i_reg_4840[3]_i_24 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(r_V_8_i_i_fu_2247_p28_out[7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(r_V_8_i_i_fu_2247_p28_out[6]),
        .O(\_threhold_reg[7]_3 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \count_1_i_7_i_i_reg_4840[3]_i_25 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(r_V_8_i_i_fu_2247_p28_out[5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(r_V_8_i_i_fu_2247_p28_out[4]),
        .O(\_threhold_reg[7]_3 [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \count_1_i_7_i_i_reg_4840[3]_i_26 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(r_V_8_i_i_fu_2247_p28_out[3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(r_V_8_i_i_fu_2247_p28_out[2]),
        .O(\_threhold_reg[7]_3 [0]));
  LUT6 #(
    .INIT(64'h5555FFFFFFFFBFFF)) 
    \count_1_i_7_i_i_reg_4840[3]_i_5 
       (.I0(\r_V_3_i_i_reg_4650_reg[8] ),
        .I1(\or_cond8_i_i_reg_4795_reg[0] ),
        .I2(\or_cond8_i_i_reg_4795_reg[0]_0 ),
        .I3(\tmp_62_5_i_i_reg_4820_reg[0] ),
        .I4(\r_V_4_i_i_reg_4657_reg[8] ),
        .I5(\r_V_5_i_i_reg_4664_reg[8] ),
        .O(\count_1_i_7_i_i_reg_4840[3]_i_5_n_0 ));
  CARRY4 \count_1_i_7_i_i_reg_4840_reg[3]_i_3 
       (.CI(\count_1_i_7_i_i_reg_4840_reg[3]_i_8_n_0 ),
        .CO({\NLW_count_1_i_7_i_i_reg_4840_reg[3]_i_3_CO_UNCONNECTED [3:1],\r_V_8_i_i_reg_4732_reg[8]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_count_1_i_7_i_i_reg_4840_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond12_i_i_reg_4830_reg[0]_0 }));
  CARRY4 \count_1_i_7_i_i_reg_4840_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\count_1_i_7_i_i_reg_4840_reg[3]_i_8_n_0 ,\count_1_i_7_i_i_reg_4840_reg[3]_i_8_n_1 ,\count_1_i_7_i_i_reg_4840_reg[3]_i_8_n_2 ,\count_1_i_7_i_i_reg_4840_reg[3]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_1_i_7_i_i_reg_4840[3]_i_12_n_0 ,\count_1_i_7_i_i_reg_4840[3]_i_13_n_0 ,\count_1_i_7_i_i_reg_4840[3]_i_14_n_0 ,\count_1_i_7_i_i_reg_4840[3]_i_15_n_0 }),
        .O(\NLW_count_1_i_7_i_i_reg_4840_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S(\count_1_i_7_i_i_reg_4840_reg[3]_i_3_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond1_i_fu_237_p2_carry_i_1
       (.I0(\_rows_reg[10]_0 [10]),
        .I1(exitcond1_i_fu_237_p2_carry[10]),
        .I2(\_rows_reg[10]_0 [9]),
        .I3(exitcond1_i_fu_237_p2_carry[9]),
        .O(\_rows_reg[10]_3 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_fu_237_p2_carry_i_2
       (.I0(\_rows_reg[10]_0 [7]),
        .I1(exitcond1_i_fu_237_p2_carry[7]),
        .I2(exitcond1_i_fu_237_p2_carry[8]),
        .I3(\_rows_reg[10]_0 [8]),
        .I4(exitcond1_i_fu_237_p2_carry[6]),
        .I5(\_rows_reg[10]_0 [6]),
        .O(\_rows_reg[10]_3 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_fu_237_p2_carry_i_3
       (.I0(\_rows_reg[10]_0 [4]),
        .I1(exitcond1_i_fu_237_p2_carry[4]),
        .I2(exitcond1_i_fu_237_p2_carry[5]),
        .I3(\_rows_reg[10]_0 [5]),
        .I4(exitcond1_i_fu_237_p2_carry[3]),
        .I5(\_rows_reg[10]_0 [3]),
        .O(\_rows_reg[10]_3 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_fu_237_p2_carry_i_4
       (.I0(\_rows_reg[10]_0 [0]),
        .I1(exitcond1_i_fu_237_p2_carry[0]),
        .I2(exitcond1_i_fu_237_p2_carry[2]),
        .I3(\_rows_reg[10]_0 [2]),
        .I4(exitcond1_i_fu_237_p2_carry[1]),
        .I5(\_rows_reg[10]_0 [1]),
        .O(\_rows_reg[10]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond1_i_fu_322_p2_carry_i_1
       (.I0(\_rows_reg[10]_0 [10]),
        .I1(exitcond1_i_fu_322_p2_carry[10]),
        .I2(\_rows_reg[10]_0 [9]),
        .I3(exitcond1_i_fu_322_p2_carry[9]),
        .O(\_rows_reg[10]_2 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_fu_322_p2_carry_i_2
       (.I0(\_rows_reg[10]_0 [7]),
        .I1(exitcond1_i_fu_322_p2_carry[7]),
        .I2(exitcond1_i_fu_322_p2_carry[8]),
        .I3(\_rows_reg[10]_0 [8]),
        .I4(exitcond1_i_fu_322_p2_carry[6]),
        .I5(\_rows_reg[10]_0 [6]),
        .O(\_rows_reg[10]_2 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_fu_322_p2_carry_i_3
       (.I0(\_rows_reg[10]_0 [5]),
        .I1(exitcond1_i_fu_322_p2_carry[5]),
        .I2(exitcond1_i_fu_322_p2_carry[3]),
        .I3(\_rows_reg[10]_0 [3]),
        .I4(exitcond1_i_fu_322_p2_carry[4]),
        .I5(\_rows_reg[10]_0 [4]),
        .O(\_rows_reg[10]_2 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond1_i_fu_322_p2_carry_i_4
       (.I0(\_rows_reg[10]_0 [0]),
        .I1(exitcond1_i_fu_322_p2_carry[0]),
        .I2(exitcond1_i_fu_322_p2_carry[2]),
        .I3(\_rows_reg[10]_0 [2]),
        .I4(exitcond1_i_fu_322_p2_carry[1]),
        .I5(\_rows_reg[10]_0 [1]),
        .O(\_rows_reg[10]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond2_i_fu_380_p2_carry_i_1
       (.I0(\_rows_reg[10]_0 [10]),
        .I1(exitcond2_i_fu_380_p2_carry[10]),
        .I2(\_rows_reg[10]_0 [9]),
        .I3(exitcond2_i_fu_380_p2_carry[9]),
        .O(\_rows_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond2_i_fu_380_p2_carry_i_2
       (.I0(\_rows_reg[10]_0 [8]),
        .I1(exitcond2_i_fu_380_p2_carry[8]),
        .I2(exitcond2_i_fu_380_p2_carry[6]),
        .I3(\_rows_reg[10]_0 [6]),
        .I4(exitcond2_i_fu_380_p2_carry[7]),
        .I5(\_rows_reg[10]_0 [7]),
        .O(\_rows_reg[10]_1 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond2_i_fu_380_p2_carry_i_3
       (.I0(\_rows_reg[10]_0 [5]),
        .I1(exitcond2_i_fu_380_p2_carry[5]),
        .I2(exitcond2_i_fu_380_p2_carry[4]),
        .I3(\_rows_reg[10]_0 [4]),
        .I4(exitcond2_i_fu_380_p2_carry[3]),
        .I5(\_rows_reg[10]_0 [3]),
        .O(\_rows_reg[10]_1 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond2_i_fu_380_p2_carry_i_4
       (.I0(\_rows_reg[10]_0 [0]),
        .I1(exitcond2_i_fu_380_p2_carry[0]),
        .I2(exitcond2_i_fu_380_p2_carry[2]),
        .I3(\_rows_reg[10]_0 [2]),
        .I4(exitcond2_i_fu_380_p2_carry[1]),
        .I5(\_rows_reg[10]_0 [1]),
        .O(\_rows_reg[10]_1 [0]));
  LUT5 #(
    .INIT(32'h09906009)) 
    exitcond388_i_i_i_fu_622_p2_carry_i_1
       (.I0(Q[10]),
        .I1(\exitcond388_i_i_i_reg_1187_reg[0] [10]),
        .I2(Q[9]),
        .I3(exitcond388_i_i_i_fu_622_p2_carry_i_5_n_0),
        .I4(\exitcond388_i_i_i_reg_1187_reg[0] [9]),
        .O(\_cols_reg[10]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    exitcond388_i_i_i_fu_622_p2_carry_i_10
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(exitcond388_i_i_i_fu_622_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h0000A659)) 
    exitcond388_i_i_i_fu_622_p2_carry_i_2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(exitcond388_i_i_i_fu_622_p2_carry_i_6_n_0),
        .I3(\exitcond388_i_i_i_reg_1187_reg[0] [8]),
        .I4(exitcond388_i_i_i_fu_622_p2_carry_i_7_n_0),
        .O(\_cols_reg[10]_4 [2]));
  LUT4 #(
    .INIT(16'h0096)) 
    exitcond388_i_i_i_fu_622_p2_carry_i_3
       (.I0(Q[5]),
        .I1(exitcond388_i_i_i_fu_622_p2_carry_i_8_n_0),
        .I2(\exitcond388_i_i_i_reg_1187_reg[0] [5]),
        .I3(exitcond388_i_i_i_fu_622_p2_carry_i_9_n_0),
        .O(\_cols_reg[10]_4 [1]));
  LUT6 #(
    .INIT(64'h0090090009000090)) 
    exitcond388_i_i_i_fu_622_p2_carry_i_4
       (.I0(Q[0]),
        .I1(\exitcond388_i_i_i_reg_1187_reg[0] [0]),
        .I2(\exitcond388_i_i_i_reg_1187_reg[0] [1]),
        .I3(Q[1]),
        .I4(\exitcond388_i_i_i_reg_1187_reg[0] [2]),
        .I5(Q[2]),
        .O(\_cols_reg[10]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h08)) 
    exitcond388_i_i_i_fu_622_p2_carry_i_5
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(exitcond388_i_i_i_fu_622_p2_carry_i_6_n_0),
        .O(exitcond388_i_i_i_fu_622_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    exitcond388_i_i_i_fu_622_p2_carry_i_6
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(exitcond388_i_i_i_fu_622_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h7BE7DEBD)) 
    exitcond388_i_i_i_fu_622_p2_carry_i_7
       (.I0(\exitcond388_i_i_i_reg_1187_reg[0] [6]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(exitcond388_i_i_i_fu_622_p2_carry_i_10_n_0),
        .I4(\exitcond388_i_i_i_reg_1187_reg[0] [7]),
        .O(exitcond388_i_i_i_fu_622_p2_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    exitcond388_i_i_i_fu_622_p2_carry_i_8
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(exitcond388_i_i_i_fu_622_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hE77B7B7BBDDEDEDE)) 
    exitcond388_i_i_i_fu_622_p2_carry_i_9
       (.I0(\exitcond388_i_i_i_reg_1187_reg[0] [3]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\exitcond388_i_i_i_reg_1187_reg[0] [4]),
        .O(exitcond388_i_i_i_fu_622_p2_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'h09906009)) 
    exitcond389_i_i_i_fu_360_p2_carry_i_1
       (.I0(\_rows_reg[10]_0 [10]),
        .I1(\tmp_23_i_reg_1165_reg[0] [9]),
        .I2(\_rows_reg[10]_0 [9]),
        .I3(exitcond389_i_i_i_fu_360_p2_carry_i_5_n_0),
        .I4(\tmp_23_i_reg_1165_reg[0] [8]),
        .O(\_rows_reg[10]_4 [1]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    exitcond389_i_i_i_fu_360_p2_carry_i_10
       (.I0(\_rows_reg[10]_0 [5]),
        .I1(\_rows_reg[10]_0 [3]),
        .I2(\_rows_reg[10]_0 [1]),
        .I3(\_rows_reg[10]_0 [2]),
        .I4(\_rows_reg[10]_0 [4]),
        .I5(\_rows_reg[10]_0 [6]),
        .O(exitcond389_i_i_i_fu_360_p2_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000900909900000)) 
    exitcond389_i_i_i_fu_360_p2_carry_i_4
       (.I0(\_rows_reg[10]_0 [0]),
        .I1(\tmp_23_i_reg_1165_reg[0] [0]),
        .I2(\_rows_reg[10]_0 [2]),
        .I3(\tmp_23_i_reg_1165_reg[0] [2]),
        .I4(\_rows_reg[10]_0 [1]),
        .I5(\tmp_23_i_reg_1165_reg[0] [1]),
        .O(\_rows_reg[10]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h08)) 
    exitcond389_i_i_i_fu_360_p2_carry_i_5
       (.I0(\_rows_reg[10]_0 [8]),
        .I1(\_rows_reg[10]_0 [7]),
        .I2(exitcond389_i_i_i_fu_360_p2_carry_i_10_n_0),
        .O(exitcond389_i_i_i_fu_360_p2_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    exitcond389_i_i_i_fu_360_p2_carry_i_7
       (.I0(\_rows_reg[10]_0 [4]),
        .I1(\_rows_reg[10]_0 [2]),
        .I2(\_rows_reg[10]_0 [1]),
        .I3(\_rows_reg[10]_0 [3]),
        .I4(\_rows_reg[10]_0 [5]),
        .O(\_rows_reg[4]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    exitcond389_i_i_i_fu_360_p2_carry_i_8
       (.I0(\_rows_reg[10]_0 [1]),
        .I1(\_rows_reg[10]_0 [2]),
        .O(\_rows_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h9090099009096009)) 
    \exitcond4_i_i_reg_4507[0]_i_2 
       (.I0(Q[10]),
        .I1(tmp_15_fu_1445_p4[1]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\exitcond4_i_i_reg_4507[0]_i_6_n_0 ),
        .I5(tmp_15_fu_1445_p4[0]),
        .O(\exitcond4_i_i_reg_4507[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    \exitcond4_i_i_reg_4507[0]_i_5 
       (.I0(Q[0]),
        .I1(j_V_fu_1407_p2),
        .I2(Q[1]),
        .I3(\exitcond4_i_i_reg_4507_reg[0] ),
        .I4(\exitcond4_i_i_reg_4507_reg[0]_0 ),
        .I5(Q[2]),
        .O(\exitcond4_i_i_reg_4507[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \exitcond4_i_i_reg_4507[0]_i_6 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\exitcond4_i_i_reg_4507[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \exitcond4_i_i_reg_4507[0]_i_8 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\_cols_reg[4]_1 ));
  CARRY4 \exitcond4_i_i_reg_4507_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\_cols_reg[10]_0 ,\exitcond4_i_i_reg_4507_reg[0]_i_1_n_1 ,\exitcond4_i_i_reg_4507_reg[0]_i_1_n_2 ,\exitcond4_i_i_reg_4507_reg[0]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond4_i_i_reg_4507_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\exitcond4_i_i_reg_4507[0]_i_2_n_0 ,\exitcond4_i_i_reg_4507_reg[0]_1 ,\exitcond4_i_i_reg_4507[0]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_i_fu_248_p2_carry_i_1
       (.I0(Q[10]),
        .I1(exitcond_i_fu_248_p2_carry[10]),
        .I2(Q[9]),
        .I3(exitcond_i_fu_248_p2_carry[9]),
        .O(\_cols_reg[10]_3 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_248_p2_carry_i_2
       (.I0(Q[7]),
        .I1(exitcond_i_fu_248_p2_carry[7]),
        .I2(exitcond_i_fu_248_p2_carry[8]),
        .I3(Q[8]),
        .I4(exitcond_i_fu_248_p2_carry[6]),
        .I5(Q[6]),
        .O(\_cols_reg[10]_3 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_248_p2_carry_i_3
       (.I0(Q[4]),
        .I1(exitcond_i_fu_248_p2_carry[4]),
        .I2(exitcond_i_fu_248_p2_carry[5]),
        .I3(Q[5]),
        .I4(exitcond_i_fu_248_p2_carry[3]),
        .I5(Q[3]),
        .O(\_cols_reg[10]_3 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_248_p2_carry_i_4
       (.I0(Q[1]),
        .I1(exitcond_i_fu_248_p2_carry[1]),
        .I2(exitcond_i_fu_248_p2_carry[2]),
        .I3(Q[2]),
        .I4(exitcond_i_fu_248_p2_carry[0]),
        .I5(Q[0]),
        .O(\_cols_reg[10]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_i_fu_333_p2_carry_i_1
       (.I0(Q[10]),
        .I1(exitcond_i_fu_333_p2_carry[10]),
        .I2(Q[9]),
        .I3(exitcond_i_fu_333_p2_carry[9]),
        .O(\_cols_reg[10]_2 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_333_p2_carry_i_2
       (.I0(Q[8]),
        .I1(exitcond_i_fu_333_p2_carry[8]),
        .I2(exitcond_i_fu_333_p2_carry[6]),
        .I3(Q[6]),
        .I4(exitcond_i_fu_333_p2_carry[7]),
        .I5(Q[7]),
        .O(\_cols_reg[10]_2 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_333_p2_carry_i_3
       (.I0(Q[5]),
        .I1(exitcond_i_fu_333_p2_carry[5]),
        .I2(exitcond_i_fu_333_p2_carry[3]),
        .I3(Q[3]),
        .I4(exitcond_i_fu_333_p2_carry[4]),
        .I5(Q[4]),
        .O(\_cols_reg[10]_2 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_333_p2_carry_i_4
       (.I0(Q[1]),
        .I1(exitcond_i_fu_333_p2_carry[1]),
        .I2(exitcond_i_fu_333_p2_carry[2]),
        .I3(Q[2]),
        .I4(exitcond_i_fu_333_p2_carry[0]),
        .I5(Q[0]),
        .O(\_cols_reg[10]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond_i_fu_391_p2_carry_i_1
       (.I0(Q[10]),
        .I1(exitcond_i_fu_391_p2_carry[10]),
        .I2(Q[9]),
        .I3(exitcond_i_fu_391_p2_carry[9]),
        .O(\_cols_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_391_p2_carry_i_2
       (.I0(Q[7]),
        .I1(exitcond_i_fu_391_p2_carry[7]),
        .I2(exitcond_i_fu_391_p2_carry[8]),
        .I3(Q[8]),
        .I4(exitcond_i_fu_391_p2_carry[6]),
        .I5(Q[6]),
        .O(\_cols_reg[10]_1 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_391_p2_carry_i_3
       (.I0(Q[5]),
        .I1(exitcond_i_fu_391_p2_carry[5]),
        .I2(exitcond_i_fu_391_p2_carry[3]),
        .I3(Q[3]),
        .I4(exitcond_i_fu_391_p2_carry[4]),
        .I5(Q[4]),
        .O(\_cols_reg[10]_1 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_391_p2_carry_i_4
       (.I0(Q[2]),
        .I1(exitcond_i_fu_391_p2_carry[2]),
        .I2(exitcond_i_fu_391_p2_carry[0]),
        .I3(Q[0]),
        .I4(exitcond_i_fu_391_p2_carry[1]),
        .I5(Q[1]),
        .O(\_cols_reg[10]_1 [0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_3_reg_4686[0]_i_4 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(r_V_6_1_i_i_fu_1977_p26_out[7]),
        .I2(r_V_6_1_i_i_fu_1977_p26_out[6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\flag_val_V_assign_lo_3_reg_4686[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_3_reg_4686[0]_i_5 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(r_V_6_1_i_i_fu_1977_p26_out[5]),
        .I2(r_V_6_1_i_i_fu_1977_p26_out[4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\flag_val_V_assign_lo_3_reg_4686[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_3_reg_4686[0]_i_6 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(r_V_6_1_i_i_fu_1977_p26_out[3]),
        .I2(r_V_6_1_i_i_fu_1977_p26_out[2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\flag_val_V_assign_lo_3_reg_4686[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_3_reg_4686[0]_i_7 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(r_V_6_1_i_i_fu_1977_p26_out[1]),
        .I2(r_V_6_1_i_i_fu_1977_p26_out[0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\flag_val_V_assign_lo_3_reg_4686[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \flag_val_V_assign_lo_3_reg_4686[1]_i_10 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(r_V_6_1_i_i_fu_1977_p26_out[7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(r_V_6_1_i_i_fu_1977_p26_out[6]),
        .O(\_threhold_reg[7]_6 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \flag_val_V_assign_lo_3_reg_4686[1]_i_11 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(r_V_6_1_i_i_fu_1977_p26_out[5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(r_V_6_1_i_i_fu_1977_p26_out[4]),
        .O(\_threhold_reg[7]_6 [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \flag_val_V_assign_lo_3_reg_4686[1]_i_12 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(r_V_6_1_i_i_fu_1977_p26_out[3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(r_V_6_1_i_i_fu_1977_p26_out[2]),
        .O(\_threhold_reg[7]_6 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \flag_val_V_assign_lo_3_reg_4686[1]_i_5 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\flag_val_V_assign_lo_3_reg_4686_reg[0]_0 ),
        .O(\_threhold_reg[7]_10 ));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \flag_val_V_assign_lo_3_reg_4686[1]_i_8 
       (.I0(r_V_6_1_i_i_fu_1977_p26_out[3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(r_V_6_1_i_i_fu_1977_p26_out[2]),
        .O(\_threhold_reg[2]_2 ));
  CARRY4 \flag_val_V_assign_lo_3_reg_4686_reg[0]_i_1 
       (.CI(\flag_val_V_assign_lo_3_reg_4686_reg[0]_i_2_n_0 ),
        .CO({\NLW_flag_val_V_assign_lo_3_reg_4686_reg[0]_i_1_CO_UNCONNECTED [3:1],\flag_val_V_assign_lo_3_reg_4686_reg[0]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_val_V_assign_lo_3_reg_4686_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\flag_val_V_assign_lo_3_reg_4686_reg[0]_0 }));
  CARRY4 \flag_val_V_assign_lo_3_reg_4686_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\flag_val_V_assign_lo_3_reg_4686_reg[0]_i_2_n_0 ,\flag_val_V_assign_lo_3_reg_4686_reg[0]_i_2_n_1 ,\flag_val_V_assign_lo_3_reg_4686_reg[0]_i_2_n_2 ,\flag_val_V_assign_lo_3_reg_4686_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_val_V_assign_lo_3_reg_4686[0]_i_4_n_0 ,\flag_val_V_assign_lo_3_reg_4686[0]_i_5_n_0 ,\flag_val_V_assign_lo_3_reg_4686[0]_i_6_n_0 ,\flag_val_V_assign_lo_3_reg_4686[0]_i_7_n_0 }),
        .O(\NLW_flag_val_V_assign_lo_3_reg_4686_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S(\flag_val_V_assign_lo_3_reg_4686_reg[0] ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_reg_4676[0]_i_4 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_2 [7]),
        .I2(\or_cond5_i_i_reg_4749_reg[0]_i_2 [6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\flag_val_V_assign_lo_reg_4676[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_reg_4676[0]_i_5 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_2 [5]),
        .I2(\or_cond5_i_i_reg_4749_reg[0]_i_2 [4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\flag_val_V_assign_lo_reg_4676[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_reg_4676[0]_i_6 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_2 [3]),
        .I2(\or_cond5_i_i_reg_4749_reg[0]_i_2 [2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\flag_val_V_assign_lo_reg_4676[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \flag_val_V_assign_lo_reg_4676[0]_i_7 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_2 [1]),
        .I2(\or_cond5_i_i_reg_4749_reg[0]_i_2 [0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\flag_val_V_assign_lo_reg_4676[0]_i_7_n_0 ));
  CARRY4 \flag_val_V_assign_lo_reg_4676_reg[0]_i_1 
       (.CI(\flag_val_V_assign_lo_reg_4676_reg[0]_i_2_n_0 ),
        .CO({\NLW_flag_val_V_assign_lo_reg_4676_reg[0]_i_1_CO_UNCONNECTED [3:1],\r_V_i_i_reg_4629_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_flag_val_V_assign_lo_reg_4676_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\flag_val_V_assign_lo_reg_4676_reg[0]_0 }));
  CARRY4 \flag_val_V_assign_lo_reg_4676_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\flag_val_V_assign_lo_reg_4676_reg[0]_i_2_n_0 ,\flag_val_V_assign_lo_reg_4676_reg[0]_i_2_n_1 ,\flag_val_V_assign_lo_reg_4676_reg[0]_i_2_n_2 ,\flag_val_V_assign_lo_reg_4676_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\flag_val_V_assign_lo_reg_4676[0]_i_4_n_0 ,\flag_val_V_assign_lo_reg_4676[0]_i_5_n_0 ,\flag_val_V_assign_lo_reg_4676[0]_i_6_n_0 ,\flag_val_V_assign_lo_reg_4676[0]_i_7_n_0 }),
        .O(\NLW_flag_val_V_assign_lo_reg_4676_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S(\flag_val_V_assign_lo_reg_4676_reg[0] ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    gie_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\ier[1]_i_2_n_0 ),
        .I2(waddr[3]),
        .I3(waddr[2]),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .I5(gie),
        .O(gie_i_1_n_0));
  FDRE gie_reg
       (.C(aclk),
        .CE(1'b1),
        .D(gie_i_1_n_0),
        .Q(gie),
        .R(\isr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \ier[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(waddr[2]),
        .I2(s_axi_CONTROL_BUS_WSTRB[0]),
        .I3(waddr[3]),
        .I4(\ier[1]_i_2_n_0 ),
        .I5(\ier_reg_n_0_[0] ),
        .O(\ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \ier[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(waddr[2]),
        .I2(s_axi_CONTROL_BUS_WSTRB[0]),
        .I3(waddr[3]),
        .I4(\ier[1]_i_2_n_0 ),
        .I5(p_0_in_0),
        .O(\ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \ier[1]_i_2 
       (.I0(waddr[5]),
        .I1(waddr[1]),
        .I2(waddr[0]),
        .I3(s_axi_CONTROL_BUS_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 [1]),
        .I5(waddr[4]),
        .O(\ier[1]_i_2_n_0 ));
  FDRE \ier_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ier[0]_i_1_n_0 ),
        .Q(\ier_reg_n_0_[0] ),
        .R(\isr_reg[1]_0 ));
  FDRE \ier_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ier[1]_i_1_n_0 ),
        .Q(p_0_in_0),
        .R(\isr_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(gie),
        .I1(\isr_reg_n_0_[1] ),
        .I2(\isr_reg_n_0_[0] ),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \isr[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\isr[0]_i_2_n_0 ),
        .I2(\ier_reg_n_0_[0] ),
        .I3(\isr_reg[0]_0 ),
        .I4(i_V_reg_3410),
        .I5(\isr_reg_n_0_[0] ),
        .O(\isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \isr[0]_i_2 
       (.I0(waddr[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(waddr[3]),
        .I3(\ier[1]_i_2_n_0 ),
        .O(\isr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \isr[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(\isr[0]_i_2_n_0 ),
        .I2(ap_start_reg_1[1]),
        .I3(ap_start_reg_0),
        .I4(p_0_in_0),
        .I5(\isr_reg_n_0_[1] ),
        .O(\isr[1]_i_1_n_0 ));
  FDRE \isr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\isr[0]_i_1_n_0 ),
        .Q(\isr_reg_n_0_[0] ),
        .R(\isr_reg[1]_0 ));
  FDRE \isr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\isr[1]_i_1_n_0 ),
        .Q(\isr_reg_n_0_[1] ),
        .R(\isr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \or_cond13_i_i_reg_4846[0]_i_10 
       (.I0(r_V_6_i_i_fu_1907_p27_out[3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(r_V_6_i_i_fu_1907_p27_out[2]),
        .O(\_threhold_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \or_cond13_i_i_reg_4846[0]_i_12 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(r_V_6_i_i_fu_1907_p27_out[7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(r_V_6_i_i_fu_1907_p27_out[6]),
        .O(\_threhold_reg[7]_5 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond13_i_i_reg_4846[0]_i_13 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(r_V_6_i_i_fu_1907_p27_out[5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(r_V_6_i_i_fu_1907_p27_out[4]),
        .O(\_threhold_reg[7]_5 [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \or_cond13_i_i_reg_4846[0]_i_14 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(r_V_6_i_i_fu_1907_p27_out[3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(r_V_6_i_i_fu_1907_p27_out[2]),
        .O(\_threhold_reg[7]_5 [0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond13_i_i_reg_4846[0]_i_16 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(r_V_6_i_i_fu_1907_p27_out[7]),
        .I2(r_V_6_i_i_fu_1907_p27_out[6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\or_cond13_i_i_reg_4846[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond13_i_i_reg_4846[0]_i_17 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(r_V_6_i_i_fu_1907_p27_out[5]),
        .I2(r_V_6_i_i_fu_1907_p27_out[4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\or_cond13_i_i_reg_4846[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond13_i_i_reg_4846[0]_i_18 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(r_V_6_i_i_fu_1907_p27_out[3]),
        .I2(r_V_6_i_i_fu_1907_p27_out[2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\or_cond13_i_i_reg_4846[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond13_i_i_reg_4846[0]_i_19 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(r_V_6_i_i_fu_1907_p27_out[1]),
        .I2(r_V_6_i_i_fu_1907_p27_out[0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\or_cond13_i_i_reg_4846[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \or_cond13_i_i_reg_4846[0]_i_6 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\or_cond12_i_i_reg_4830_reg[0] ),
        .O(\_threhold_reg[7]_9 ));
  CARRY4 \or_cond13_i_i_reg_4846_reg[0]_i_3 
       (.CI(\or_cond13_i_i_reg_4846_reg[0]_i_7_n_0 ),
        .CO({\NLW_or_cond13_i_i_reg_4846_reg[0]_i_3_CO_UNCONNECTED [3:1],\r_V_6_i_i_reg_4671_reg[8]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond13_i_i_reg_4846_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond12_i_i_reg_4830_reg[0] }));
  CARRY4 \or_cond13_i_i_reg_4846_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\or_cond13_i_i_reg_4846_reg[0]_i_7_n_0 ,\or_cond13_i_i_reg_4846_reg[0]_i_7_n_1 ,\or_cond13_i_i_reg_4846_reg[0]_i_7_n_2 ,\or_cond13_i_i_reg_4846_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond13_i_i_reg_4846[0]_i_16_n_0 ,\or_cond13_i_i_reg_4846[0]_i_17_n_0 ,\or_cond13_i_i_reg_4846[0]_i_18_n_0 ,\or_cond13_i_i_reg_4846[0]_i_19_n_0 }),
        .O(\NLW_or_cond13_i_i_reg_4846_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S(\or_cond13_i_i_reg_4846_reg[0]_i_3_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond20_i_i_reg_4920[0]_i_10 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\or_cond20_i_i_reg_4920_reg[0]_i_4 [7]),
        .I2(\or_cond20_i_i_reg_4920_reg[0]_i_4 [6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\or_cond20_i_i_reg_4920[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond20_i_i_reg_4920[0]_i_11 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\or_cond20_i_i_reg_4920_reg[0]_i_4 [5]),
        .I2(\or_cond20_i_i_reg_4920_reg[0]_i_4 [4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\or_cond20_i_i_reg_4920[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond20_i_i_reg_4920[0]_i_12 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond20_i_i_reg_4920_reg[0]_i_4 [3]),
        .I2(\or_cond20_i_i_reg_4920_reg[0]_i_4 [2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\or_cond20_i_i_reg_4920[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond20_i_i_reg_4920[0]_i_13 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(\or_cond20_i_i_reg_4920_reg[0]_i_4 [1]),
        .I2(\or_cond20_i_i_reg_4920_reg[0]_i_4 [0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\or_cond20_i_i_reg_4920[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \or_cond20_i_i_reg_4920[0]_i_20 
       (.I0(\or_cond20_i_i_reg_4920_reg[0]_i_4 [3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(\or_cond20_i_i_reg_4920_reg[0]_i_4 [2]),
        .O(\r_V_6_7_i_i_reg_4737_reg[3] ));
  LUT4 #(
    .INIT(16'h6006)) 
    \or_cond20_i_i_reg_4920[0]_i_22 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(\or_cond20_i_i_reg_4920_reg[0]_i_4 [7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(\or_cond20_i_i_reg_4920_reg[0]_i_4 [6]),
        .O(\r_V_6_7_i_i_reg_4737_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond20_i_i_reg_4920[0]_i_23 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(\or_cond20_i_i_reg_4920_reg[0]_i_4 [5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(\or_cond20_i_i_reg_4920_reg[0]_i_4 [4]),
        .O(\r_V_6_7_i_i_reg_4737_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \or_cond20_i_i_reg_4920[0]_i_24 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond20_i_i_reg_4920_reg[0]_i_4 [3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(\or_cond20_i_i_reg_4920_reg[0]_i_4 [2]),
        .O(\r_V_6_7_i_i_reg_4737_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \or_cond20_i_i_reg_4920[0]_i_9 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\or_cond20_i_i_reg_4920_reg[0]_i_4 [8]),
        .O(\r_V_6_7_i_i_reg_4737_reg[8]_0 ));
  CARRY4 \or_cond20_i_i_reg_4920_reg[0]_i_3 
       (.CI(\or_cond20_i_i_reg_4920_reg[0]_i_5_n_0 ),
        .CO({\NLW_or_cond20_i_i_reg_4920_reg[0]_i_3_CO_UNCONNECTED [3:1],\r_V_6_7_i_i_reg_4737_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond20_i_i_reg_4920_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_13_i_i_reg_4908_reg[0] }));
  CARRY4 \or_cond20_i_i_reg_4920_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\or_cond20_i_i_reg_4920_reg[0]_i_5_n_0 ,\or_cond20_i_i_reg_4920_reg[0]_i_5_n_1 ,\or_cond20_i_i_reg_4920_reg[0]_i_5_n_2 ,\or_cond20_i_i_reg_4920_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond20_i_i_reg_4920[0]_i_10_n_0 ,\or_cond20_i_i_reg_4920[0]_i_11_n_0 ,\or_cond20_i_i_reg_4920[0]_i_12_n_0 ,\or_cond20_i_i_reg_4920[0]_i_13_n_0 }),
        .O(\NLW_or_cond20_i_i_reg_4920_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S(\or_cond20_i_i_reg_4920_reg[0]_i_3_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \or_cond5_i_i_reg_4749[0]_i_10 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_3 [8]),
        .O(\r_V_1_i_i_reg_4636_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \or_cond5_i_i_reg_4749[0]_i_15 
       (.I0(\or_cond5_i_i_reg_4749_reg[0]_i_2 [3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(\or_cond5_i_i_reg_4749_reg[0]_i_2 [2]),
        .O(\r_V_i_i_reg_4629_reg[3] ));
  LUT4 #(
    .INIT(16'h6006)) 
    \or_cond5_i_i_reg_4749[0]_i_17 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_2 [7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(\or_cond5_i_i_reg_4749_reg[0]_i_2 [6]),
        .O(\r_V_i_i_reg_4629_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond5_i_i_reg_4749[0]_i_18 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_2 [5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(\or_cond5_i_i_reg_4749_reg[0]_i_2 [4]),
        .O(\r_V_i_i_reg_4629_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \or_cond5_i_i_reg_4749[0]_i_19 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_2 [3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(\or_cond5_i_i_reg_4749_reg[0]_i_2 [2]),
        .O(\r_V_i_i_reg_4629_reg[7] [0]));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \or_cond5_i_i_reg_4749[0]_i_23 
       (.I0(\or_cond5_i_i_reg_4749_reg[0]_i_3 [3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(\or_cond5_i_i_reg_4749_reg[0]_i_3 [2]),
        .O(\r_V_1_i_i_reg_4636_reg[3] ));
  LUT4 #(
    .INIT(16'h6006)) 
    \or_cond5_i_i_reg_4749[0]_i_25 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_3 [7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(\or_cond5_i_i_reg_4749_reg[0]_i_3 [6]),
        .O(\r_V_1_i_i_reg_4636_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond5_i_i_reg_4749[0]_i_26 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_3 [5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(\or_cond5_i_i_reg_4749_reg[0]_i_3 [4]),
        .O(\r_V_1_i_i_reg_4636_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \or_cond5_i_i_reg_4749[0]_i_27 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_3 [3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(\or_cond5_i_i_reg_4749_reg[0]_i_3 [2]),
        .O(\r_V_1_i_i_reg_4636_reg[7] [0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond5_i_i_reg_4749[0]_i_29 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_3 [7]),
        .I2(\or_cond5_i_i_reg_4749_reg[0]_i_3 [6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\or_cond5_i_i_reg_4749[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond5_i_i_reg_4749[0]_i_30 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_3 [5]),
        .I2(\or_cond5_i_i_reg_4749_reg[0]_i_3 [4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\or_cond5_i_i_reg_4749[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond5_i_i_reg_4749[0]_i_31 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_3 [3]),
        .I2(\or_cond5_i_i_reg_4749_reg[0]_i_3 [2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\or_cond5_i_i_reg_4749[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond5_i_i_reg_4749[0]_i_32 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_3 [1]),
        .I2(\or_cond5_i_i_reg_4749_reg[0]_i_3 [0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\or_cond5_i_i_reg_4749[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \or_cond5_i_i_reg_4749[0]_i_7 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\or_cond5_i_i_reg_4749_reg[0]_i_2 [8]),
        .O(\r_V_i_i_reg_4629_reg[8]_0 ));
  CARRY4 \or_cond5_i_i_reg_4749_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\or_cond5_i_i_reg_4749_reg[0]_i_11_n_0 ,\or_cond5_i_i_reg_4749_reg[0]_i_11_n_1 ,\or_cond5_i_i_reg_4749_reg[0]_i_11_n_2 ,\or_cond5_i_i_reg_4749_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond5_i_i_reg_4749[0]_i_29_n_0 ,\or_cond5_i_i_reg_4749[0]_i_30_n_0 ,\or_cond5_i_i_reg_4749[0]_i_31_n_0 ,\or_cond5_i_i_reg_4749[0]_i_32_n_0 }),
        .O(\NLW_or_cond5_i_i_reg_4749_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S(\or_cond5_i_i_reg_4749_reg[0]_i_4_0 ));
  CARRY4 \or_cond5_i_i_reg_4749_reg[0]_i_4 
       (.CI(\or_cond5_i_i_reg_4749_reg[0]_i_11_n_0 ),
        .CO({\NLW_or_cond5_i_i_reg_4749_reg[0]_i_4_CO_UNCONNECTED [3:1],\r_V_1_i_i_reg_4636_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond5_i_i_reg_4749_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond6_i_i_reg_4765_reg[0]_0 }));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h55BF)) 
    \or_cond6_i_i_reg_4765[0]_i_1 
       (.I0(\r_V_2_i_i_reg_4643_reg[8] ),
        .I1(\or_cond7_i_i_reg_4780_reg[0] ),
        .I2(\or_cond6_i_i_reg_4765_reg[0] ),
        .I3(\r_V_1_i_i_reg_4636_reg[8] ),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6777)) 
    \or_cond7_i_i_reg_4780[0]_i_1 
       (.I0(\r_V_3_i_i_reg_4650_reg[8] ),
        .I1(\r_V_2_i_i_reg_4643_reg[8] ),
        .I2(\or_cond8_i_i_reg_4795_reg[0] ),
        .I3(\or_cond7_i_i_reg_4780_reg[0] ),
        .O(p_9_in));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond7_i_i_reg_4780[0]_i_10 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\or_cond7_i_i_reg_4780_reg[0]_i_3 [5]),
        .I2(\or_cond7_i_i_reg_4780_reg[0]_i_3 [4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\or_cond7_i_i_reg_4780[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond7_i_i_reg_4780[0]_i_11 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond7_i_i_reg_4780_reg[0]_i_3 [3]),
        .I2(\or_cond7_i_i_reg_4780_reg[0]_i_3 [2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\or_cond7_i_i_reg_4780[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond7_i_i_reg_4780[0]_i_12 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(\or_cond7_i_i_reg_4780_reg[0]_i_3 [1]),
        .I2(\or_cond7_i_i_reg_4780_reg[0]_i_3 [0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\or_cond7_i_i_reg_4780[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \or_cond7_i_i_reg_4780[0]_i_19 
       (.I0(\or_cond7_i_i_reg_4780_reg[0]_i_3 [3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(\or_cond7_i_i_reg_4780_reg[0]_i_3 [2]),
        .O(\r_V_2_i_i_reg_4643_reg[3] ));
  LUT4 #(
    .INIT(16'h6006)) 
    \or_cond7_i_i_reg_4780[0]_i_21 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(\or_cond7_i_i_reg_4780_reg[0]_i_3 [7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(\or_cond7_i_i_reg_4780_reg[0]_i_3 [6]),
        .O(\r_V_2_i_i_reg_4643_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond7_i_i_reg_4780[0]_i_22 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(\or_cond7_i_i_reg_4780_reg[0]_i_3 [5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(\or_cond7_i_i_reg_4780_reg[0]_i_3 [4]),
        .O(\r_V_2_i_i_reg_4643_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \or_cond7_i_i_reg_4780[0]_i_23 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond7_i_i_reg_4780_reg[0]_i_3 [3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(\or_cond7_i_i_reg_4780_reg[0]_i_3 [2]),
        .O(\r_V_2_i_i_reg_4643_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \or_cond7_i_i_reg_4780[0]_i_8 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\or_cond7_i_i_reg_4780_reg[0]_i_3 [8]),
        .O(\r_V_2_i_i_reg_4643_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond7_i_i_reg_4780[0]_i_9 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\or_cond7_i_i_reg_4780_reg[0]_i_3 [7]),
        .I2(\or_cond7_i_i_reg_4780_reg[0]_i_3 [6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\or_cond7_i_i_reg_4780[0]_i_9_n_0 ));
  CARRY4 \or_cond7_i_i_reg_4780_reg[0]_i_2 
       (.CI(\or_cond7_i_i_reg_4780_reg[0]_i_4_n_0 ),
        .CO({\NLW_or_cond7_i_i_reg_4780_reg[0]_i_2_CO_UNCONNECTED [3:1],\r_V_2_i_i_reg_4643_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond7_i_i_reg_4780_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond7_i_i_reg_4780_reg[0]_0 }));
  CARRY4 \or_cond7_i_i_reg_4780_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\or_cond7_i_i_reg_4780_reg[0]_i_4_n_0 ,\or_cond7_i_i_reg_4780_reg[0]_i_4_n_1 ,\or_cond7_i_i_reg_4780_reg[0]_i_4_n_2 ,\or_cond7_i_i_reg_4780_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond7_i_i_reg_4780[0]_i_9_n_0 ,\or_cond7_i_i_reg_4780[0]_i_10_n_0 ,\or_cond7_i_i_reg_4780[0]_i_11_n_0 ,\or_cond7_i_i_reg_4780[0]_i_12_n_0 }),
        .O(\NLW_or_cond7_i_i_reg_4780_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S(\or_cond7_i_i_reg_4780_reg[0]_i_2_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h55BF)) 
    \or_cond8_i_i_reg_4795[0]_i_1 
       (.I0(\r_V_4_i_i_reg_4657_reg[8] ),
        .I1(\or_cond8_i_i_reg_4795_reg[0]_0 ),
        .I2(\or_cond8_i_i_reg_4795_reg[0] ),
        .I3(\r_V_3_i_i_reg_4650_reg[8] ),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \or_cond8_i_i_reg_4795[0]_i_11 
       (.I0(\or_cond8_i_i_reg_4795_reg[0]_i_2 [3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(\or_cond8_i_i_reg_4795_reg[0]_i_2 [2]),
        .O(\r_V_3_i_i_reg_4650_reg[3] ));
  LUT4 #(
    .INIT(16'h6006)) 
    \or_cond8_i_i_reg_4795[0]_i_13 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(\or_cond8_i_i_reg_4795_reg[0]_i_2 [7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(\or_cond8_i_i_reg_4795_reg[0]_i_2 [6]),
        .O(\r_V_3_i_i_reg_4650_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond8_i_i_reg_4795[0]_i_14 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(\or_cond8_i_i_reg_4795_reg[0]_i_2 [5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(\or_cond8_i_i_reg_4795_reg[0]_i_2 [4]),
        .O(\r_V_3_i_i_reg_4650_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \or_cond8_i_i_reg_4795[0]_i_15 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond8_i_i_reg_4795_reg[0]_i_2 [3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(\or_cond8_i_i_reg_4795_reg[0]_i_2 [2]),
        .O(\r_V_3_i_i_reg_4650_reg[7] [0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond8_i_i_reg_4795[0]_i_17 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\or_cond8_i_i_reg_4795_reg[0]_i_2 [7]),
        .I2(\or_cond8_i_i_reg_4795_reg[0]_i_2 [6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\or_cond8_i_i_reg_4795[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond8_i_i_reg_4795[0]_i_18 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\or_cond8_i_i_reg_4795_reg[0]_i_2 [5]),
        .I2(\or_cond8_i_i_reg_4795_reg[0]_i_2 [4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\or_cond8_i_i_reg_4795[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond8_i_i_reg_4795[0]_i_19 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond8_i_i_reg_4795_reg[0]_i_2 [3]),
        .I2(\or_cond8_i_i_reg_4795_reg[0]_i_2 [2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\or_cond8_i_i_reg_4795[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond8_i_i_reg_4795[0]_i_20 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(\or_cond8_i_i_reg_4795_reg[0]_i_2 [1]),
        .I2(\or_cond8_i_i_reg_4795_reg[0]_i_2 [0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\or_cond8_i_i_reg_4795[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \or_cond8_i_i_reg_4795[0]_i_6 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\or_cond8_i_i_reg_4795_reg[0]_i_2 [8]),
        .O(\r_V_3_i_i_reg_4650_reg[8]_0 ));
  CARRY4 \or_cond8_i_i_reg_4795_reg[0]_i_3 
       (.CI(\or_cond8_i_i_reg_4795_reg[0]_i_7_n_0 ),
        .CO({\NLW_or_cond8_i_i_reg_4795_reg[0]_i_3_CO_UNCONNECTED [3:1],\r_V_3_i_i_reg_4650_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond8_i_i_reg_4795_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond8_i_i_reg_4795_reg[0]_2 }));
  CARRY4 \or_cond8_i_i_reg_4795_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\or_cond8_i_i_reg_4795_reg[0]_i_7_n_0 ,\or_cond8_i_i_reg_4795_reg[0]_i_7_n_1 ,\or_cond8_i_i_reg_4795_reg[0]_i_7_n_2 ,\or_cond8_i_i_reg_4795_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond8_i_i_reg_4795[0]_i_17_n_0 ,\or_cond8_i_i_reg_4795[0]_i_18_n_0 ,\or_cond8_i_i_reg_4795[0]_i_19_n_0 ,\or_cond8_i_i_reg_4795[0]_i_20_n_0 }),
        .O(\NLW_or_cond8_i_i_reg_4795_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S(\or_cond8_i_i_reg_4795_reg[0]_i_3_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \or_cond9_i_i_reg_4810[0]_i_12 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_4 [8]),
        .O(\r_V_5_i_i_reg_4664_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \or_cond9_i_i_reg_4810[0]_i_19 
       (.I0(\or_cond9_i_i_reg_4810_reg[0]_i_3 [3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(\or_cond9_i_i_reg_4810_reg[0]_i_3 [2]),
        .O(\r_V_4_i_i_reg_4657_reg[3] ));
  LUT4 #(
    .INIT(16'h6006)) 
    \or_cond9_i_i_reg_4810[0]_i_21 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_3 [7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(\or_cond9_i_i_reg_4810_reg[0]_i_3 [6]),
        .O(\r_V_4_i_i_reg_4657_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond9_i_i_reg_4810[0]_i_22 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_3 [5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(\or_cond9_i_i_reg_4810_reg[0]_i_3 [4]),
        .O(\r_V_4_i_i_reg_4657_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \or_cond9_i_i_reg_4810[0]_i_23 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_3 [3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(\or_cond9_i_i_reg_4810_reg[0]_i_3 [2]),
        .O(\r_V_4_i_i_reg_4657_reg[7] [0]));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \or_cond9_i_i_reg_4810[0]_i_27 
       (.I0(\or_cond9_i_i_reg_4810_reg[0]_i_4 [3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(\or_cond9_i_i_reg_4810_reg[0]_i_4 [2]),
        .O(\r_V_5_i_i_reg_4664_reg[3] ));
  LUT4 #(
    .INIT(16'h6006)) 
    \or_cond9_i_i_reg_4810[0]_i_29 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_4 [7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(\or_cond9_i_i_reg_4810_reg[0]_i_4 [6]),
        .O(\r_V_5_i_i_reg_4664_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond9_i_i_reg_4810[0]_i_30 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_4 [5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(\or_cond9_i_i_reg_4810_reg[0]_i_4 [4]),
        .O(\r_V_5_i_i_reg_4664_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \or_cond9_i_i_reg_4810[0]_i_31 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_4 [3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(\or_cond9_i_i_reg_4810_reg[0]_i_4 [2]),
        .O(\r_V_5_i_i_reg_4664_reg[7] [0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond9_i_i_reg_4810[0]_i_33 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_3 [7]),
        .I2(\or_cond9_i_i_reg_4810_reg[0]_i_3 [6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\or_cond9_i_i_reg_4810[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond9_i_i_reg_4810[0]_i_34 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_3 [5]),
        .I2(\or_cond9_i_i_reg_4810_reg[0]_i_3 [4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\or_cond9_i_i_reg_4810[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond9_i_i_reg_4810[0]_i_35 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_3 [3]),
        .I2(\or_cond9_i_i_reg_4810_reg[0]_i_3 [2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\or_cond9_i_i_reg_4810[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond9_i_i_reg_4810[0]_i_36 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_3 [1]),
        .I2(\or_cond9_i_i_reg_4810_reg[0]_i_3 [0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\or_cond9_i_i_reg_4810[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond9_i_i_reg_4810[0]_i_41 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_4 [7]),
        .I2(\or_cond9_i_i_reg_4810_reg[0]_i_4 [6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\or_cond9_i_i_reg_4810[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond9_i_i_reg_4810[0]_i_42 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_4 [5]),
        .I2(\or_cond9_i_i_reg_4810_reg[0]_i_4 [4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\or_cond9_i_i_reg_4810[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond9_i_i_reg_4810[0]_i_43 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_4 [3]),
        .I2(\or_cond9_i_i_reg_4810_reg[0]_i_4 [2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\or_cond9_i_i_reg_4810[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_cond9_i_i_reg_4810[0]_i_44 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_4 [1]),
        .I2(\or_cond9_i_i_reg_4810_reg[0]_i_4 [0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\or_cond9_i_i_reg_4810[0]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \or_cond9_i_i_reg_4810[0]_i_9 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\or_cond9_i_i_reg_4810_reg[0]_i_3 [8]),
        .O(\r_V_4_i_i_reg_4657_reg[8]_0 ));
  CARRY4 \or_cond9_i_i_reg_4810_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\or_cond9_i_i_reg_4810_reg[0]_i_13_n_0 ,\or_cond9_i_i_reg_4810_reg[0]_i_13_n_1 ,\or_cond9_i_i_reg_4810_reg[0]_i_13_n_2 ,\or_cond9_i_i_reg_4810_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond9_i_i_reg_4810[0]_i_33_n_0 ,\or_cond9_i_i_reg_4810[0]_i_34_n_0 ,\or_cond9_i_i_reg_4810[0]_i_35_n_0 ,\or_cond9_i_i_reg_4810[0]_i_36_n_0 }),
        .O(\NLW_or_cond9_i_i_reg_4810_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S(\or_cond9_i_i_reg_4810_reg[0]_i_5_0 ));
  CARRY4 \or_cond9_i_i_reg_4810_reg[0]_i_15 
       (.CI(1'b0),
        .CO({\or_cond9_i_i_reg_4810_reg[0]_i_15_n_0 ,\or_cond9_i_i_reg_4810_reg[0]_i_15_n_1 ,\or_cond9_i_i_reg_4810_reg[0]_i_15_n_2 ,\or_cond9_i_i_reg_4810_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond9_i_i_reg_4810[0]_i_41_n_0 ,\or_cond9_i_i_reg_4810[0]_i_42_n_0 ,\or_cond9_i_i_reg_4810[0]_i_43_n_0 ,\or_cond9_i_i_reg_4810[0]_i_44_n_0 }),
        .O(\NLW_or_cond9_i_i_reg_4810_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S(\or_cond9_i_i_reg_4810_reg[0]_i_6_0 ));
  CARRY4 \or_cond9_i_i_reg_4810_reg[0]_i_5 
       (.CI(\or_cond9_i_i_reg_4810_reg[0]_i_13_n_0 ),
        .CO({\NLW_or_cond9_i_i_reg_4810_reg[0]_i_5_CO_UNCONNECTED [3:1],\r_V_4_i_i_reg_4657_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond9_i_i_reg_4810_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond8_i_i_reg_4795_reg[0]_1 }));
  CARRY4 \or_cond9_i_i_reg_4810_reg[0]_i_6 
       (.CI(\or_cond9_i_i_reg_4810_reg[0]_i_15_n_0 ),
        .CO({\NLW_or_cond9_i_i_reg_4810_reg[0]_i_6_CO_UNCONNECTED [3:1],\r_V_5_i_i_reg_4664_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond9_i_i_reg_4810_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_62_5_i_i_reg_4820_reg[0]_0 }));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_19
       (.I0(Q[7]),
        .I1(\_cols_reg[5]_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\_cols_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_20
       (.I0(Q[7]),
        .I1(\_cols_reg[5]_0 ),
        .I2(Q[6]),
        .O(\_cols_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_23
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\_cols_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_27
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\_cols_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_29
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\_cols_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_31
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\_cols_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000FFE1E1)) 
    ram_reg_i_6__3
       (.I0(Q[6]),
        .I1(\_cols_reg[5]_0 ),
        .I2(Q[7]),
        .I3(ram_reg),
        .I4(ram_reg_0),
        .I5(ram_reg_1),
        .O(\_cols_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(sig_hls_fast_corner_ap_start),
        .I1(gie),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(\ier_reg_n_0_[0] ),
        .I4(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I5(\isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(\_rows_reg[10]_0 [0]),
        .I1(Q[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[10]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(Q[10]),
        .I4(\_rows_reg[10]_0 [10]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[11]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[11]),
        .I4(sig_hls_fast_corner_rows[11]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[12]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[12]),
        .I4(sig_hls_fast_corner_rows[12]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[13]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[13]),
        .I4(sig_hls_fast_corner_rows[13]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[14]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[14]),
        .I4(sig_hls_fast_corner_rows[14]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[15]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[15]),
        .I4(sig_hls_fast_corner_rows[15]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[16]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[16]),
        .I4(sig_hls_fast_corner_rows[16]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[17]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[17]),
        .I4(sig_hls_fast_corner_rows[17]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[18]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[18]),
        .I4(sig_hls_fast_corner_rows[18]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[19]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[19]),
        .I4(sig_hls_fast_corner_rows[19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_2 
       (.I0(ap_done),
        .I1(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I2(p_0_in_0),
        .I3(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I4(\isr_reg_n_0_[1] ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_3 
       (.I0(\_rows_reg[10]_0 [1]),
        .I1(Q[1]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[20]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[20]),
        .I4(sig_hls_fast_corner_rows[20]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[21]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[21]),
        .I4(sig_hls_fast_corner_rows[21]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[22]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[22]),
        .I4(sig_hls_fast_corner_rows[22]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[23]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[23]),
        .I4(sig_hls_fast_corner_rows[23]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[24]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[24]),
        .I4(sig_hls_fast_corner_rows[24]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[25]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[25]),
        .I4(sig_hls_fast_corner_rows[25]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[26]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[26]),
        .I4(sig_hls_fast_corner_rows[26]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[27]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[27]),
        .I4(sig_hls_fast_corner_rows[27]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[28]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[28]),
        .I4(sig_hls_fast_corner_rows[28]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[29]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[29]),
        .I4(sig_hls_fast_corner_rows[29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[2]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARADDR[4]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .O(s_axi_CONTROL_BUS_ARADDR_4_sn_1));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[2]_i_4 
       (.I0(\_rows_reg[10]_0 [2]),
        .I1(Q[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(\_threhold_reg[7]_1 [2]),
        .I4(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .O(\_rows_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[30]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[30]),
        .I4(sig_hls_fast_corner_rows[30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rdata[31]_i_1 
       (.I0(FSM_sequential_rstate_reg_0),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .I2(s_axi_CONTROL_BUS_ARADDR[5]),
        .I3(s_axi_CONTROL_BUS_ARADDR[1]),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .I5(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARVALID),
        .I1(FSM_sequential_rstate_reg_0),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[31]_i_3 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[31]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(sig_hls_fast_corner_cols[31]),
        .I4(sig_hls_fast_corner_rows[31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400040003)) 
    \rdata[31]_i_4 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(s_axi_CONTROL_BUS_ARADDR[5]),
        .O(s_axi_CONTROL_BUS_ARADDR_3_sn_1));
  LUT6 #(
    .INIT(64'h0100010100000001)) 
    \rdata[31]_i_5 
       (.I0(s_axi_CONTROL_BUS_ARADDR[0]),
        .I1(s_axi_CONTROL_BUS_ARADDR[1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[5]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(s_axi_CONTROL_BUS_ARADDR[2]),
        .O(s_axi_CONTROL_BUS_ARADDR_0_sn_1));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR_2_sn_1),
        .I2(ap_start_reg_1[1]),
        .I3(ap_start_reg_0),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[3]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARADDR_4_sn_1),
        .I1(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I2(\_threhold_reg[7]_1 [3]),
        .I3(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I4(Q[3]),
        .I5(\_rows_reg[10]_0 [3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(\_threhold_reg[7]_1 [4]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(Q[4]),
        .I4(\_rows_reg[10]_0 [4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(\_threhold_reg[7]_1 [5]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(Q[5]),
        .I4(\_rows_reg[10]_0 [5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(\_threhold_reg[7]_1 [6]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(Q[6]),
        .I4(\_rows_reg[10]_0 [6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR_2_sn_1),
        .I2(auto_restart),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[7]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARADDR_4_sn_1),
        .I1(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I2(\_threhold_reg[7]_1 [7]),
        .I3(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I4(Q[7]),
        .I5(\_rows_reg[10]_0 [7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[7]_i_3 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(s_axi_CONTROL_BUS_ARADDR[0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[1]),
        .I5(s_axi_CONTROL_BUS_ARADDR[5]),
        .O(s_axi_CONTROL_BUS_ARADDR_2_sn_1));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[8]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(Q[8]),
        .I4(\_rows_reg[10]_0 [8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR_3_sn_1),
        .I1(sig_hls_fast_corner_threhold[9]),
        .I2(s_axi_CONTROL_BUS_ARADDR_0_sn_1),
        .I3(Q[9]),
        .I4(\_rows_reg[10]_0 [9]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(aclk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CONTROL_BUS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .O(rdata[0]),
        .S(s_axi_CONTROL_BUS_ARADDR_4_sn_1));
  FDRE \rdata_reg[10] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(aclk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CONTROL_BUS_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .O(rdata[1]),
        .S(s_axi_CONTROL_BUS_ARADDR_4_sn_1));
  FDRE \rdata_reg[20] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata_reg[2]_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(aclk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CONTROL_BUS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(aclk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CONTROL_BUS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(aclk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_CONTROL_BUS_ARREADY_INST_0
       (.I0(FSM_sequential_rstate_reg_0),
        .O(s_axi_CONTROL_BUS_ARREADY));
  LUT4 #(
    .INIT(16'h0990)) 
    tmp_204_1_i_fu_491_p2_carry_i_8
       (.I0(\_rows_reg[10]_0 [0]),
        .I1(\tmp_23_i_reg_1165_reg[0] [0]),
        .I2(\_rows_reg[10]_0 [1]),
        .I3(\tmp_23_i_reg_1165_reg[0] [1]),
        .O(\_rows_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h2442)) 
    tmp_204_2_i_fu_530_p2_carry_i_8
       (.I0(\_rows_reg[10]_0 [0]),
        .I1(\tmp_23_i_reg_1165_reg[0] [0]),
        .I2(\tmp_23_i_reg_1165_reg[0] [1]),
        .I3(\_rows_reg[10]_0 [1]),
        .O(\_rows_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_20_i_fu_371_p2_carry__0_i_1
       (.I0(\_rows_reg[10]_0 [10]),
        .I1(\tmp_23_i_reg_1165_reg[0] [9]),
        .O(\_rows_reg[10]_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_20_i_fu_371_p2_carry_i_5
       (.I0(\_rows_reg[10]_0 [7]),
        .I1(\tmp_23_i_reg_1165_reg[0] [7]),
        .I2(\_rows_reg[10]_0 [6]),
        .I3(\tmp_23_i_reg_1165_reg[0] [6]),
        .O(\_rows_reg[7]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_20_i_fu_371_p2_carry_i_6
       (.I0(\_rows_reg[10]_0 [4]),
        .I1(\tmp_23_i_reg_1165_reg[0] [4]),
        .I2(\_rows_reg[10]_0 [5]),
        .I3(\tmp_23_i_reg_1165_reg[0] [5]),
        .O(\_rows_reg[7]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_20_i_fu_371_p2_carry_i_7
       (.I0(\_rows_reg[10]_0 [2]),
        .I1(\tmp_23_i_reg_1165_reg[0] [2]),
        .I2(\_rows_reg[10]_0 [3]),
        .I3(\tmp_23_i_reg_1165_reg[0] [3]),
        .O(\_rows_reg[7]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_20_i_fu_371_p2_carry_i_8
       (.I0(\_rows_reg[10]_0 [0]),
        .I1(\tmp_23_i_reg_1165_reg[0] [0]),
        .I2(\_rows_reg[10]_0 [1]),
        .I3(\tmp_23_i_reg_1165_reg[0] [1]),
        .O(\_rows_reg[7]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_23_i_fu_410_p2_carry__0_i_3
       (.I0(\_rows_reg[10]_0 [10]),
        .I1(\tmp_23_i_reg_1165_reg[0] [9]),
        .O(\_rows_reg[10]_6 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_23_i_fu_410_p2_carry_i_1
       (.I0(\_rows_reg[10]_0 [6]),
        .I1(\tmp_23_i_reg_1165_reg[0] [6]),
        .I2(\tmp_23_i_reg_1165_reg[0] [7]),
        .I3(\_rows_reg[10]_0 [7]),
        .O(\_rows_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_23_i_fu_410_p2_carry_i_2
       (.I0(\_rows_reg[10]_0 [4]),
        .I1(\tmp_23_i_reg_1165_reg[0] [4]),
        .I2(\tmp_23_i_reg_1165_reg[0] [5]),
        .I3(\_rows_reg[10]_0 [5]),
        .O(\_rows_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_23_i_fu_410_p2_carry_i_5
       (.I0(\_rows_reg[10]_0 [7]),
        .I1(\tmp_23_i_reg_1165_reg[0] [7]),
        .I2(\_rows_reg[10]_0 [6]),
        .I3(\tmp_23_i_reg_1165_reg[0] [6]),
        .O(\_rows_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_23_i_fu_410_p2_carry_i_6
       (.I0(\_rows_reg[10]_0 [4]),
        .I1(\tmp_23_i_reg_1165_reg[0] [4]),
        .I2(\_rows_reg[10]_0 [5]),
        .I3(\tmp_23_i_reg_1165_reg[0] [5]),
        .O(\_rows_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_23_i_fu_410_p2_carry_i_7
       (.I0(\_rows_reg[10]_0 [2]),
        .I1(\tmp_23_i_reg_1165_reg[0] [2]),
        .I2(\_rows_reg[10]_0 [3]),
        .I3(\tmp_23_i_reg_1165_reg[0] [3]),
        .O(\_rows_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_23_i_fu_410_p2_carry_i_8
       (.I0(\_rows_reg[10]_0 [0]),
        .I1(\tmp_23_i_reg_1165_reg[0] [0]),
        .I2(\_rows_reg[10]_0 [1]),
        .I3(\tmp_23_i_reg_1165_reg[0] [1]),
        .O(\_rows_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hB0C8)) 
    tmp_26_i_fu_441_p2_carry_i_4
       (.I0(\_rows_reg[10]_0 [0]),
        .I1(\tmp_23_i_reg_1165_reg[0] [0]),
        .I2(\_rows_reg[10]_0 [1]),
        .I3(\tmp_23_i_reg_1165_reg[0] [1]),
        .O(\_rows_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_i_reg_4488[0]_i_12 
       (.I0(\_rows_reg[10]_0 [6]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2 [6]),
        .I2(\_rows_reg[10]_0 [7]),
        .I3(\tmp_2_i_i_reg_4488_reg[0]_i_2 [7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_i_reg_4488[0]_i_13 
       (.I0(\_rows_reg[10]_0 [5]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2 [5]),
        .I2(\_rows_reg[10]_0 [4]),
        .I3(\tmp_2_i_i_reg_4488_reg[0]_i_2 [4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_i_reg_4488[0]_i_14 
       (.I0(\_rows_reg[10]_0 [2]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2 [2]),
        .I2(\_rows_reg[10]_0 [3]),
        .I3(\tmp_2_i_i_reg_4488_reg[0]_i_2 [3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_i_reg_4488[0]_i_15 
       (.I0(\_rows_reg[10]_0 [1]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2 [1]),
        .I2(\_rows_reg[10]_0 [0]),
        .I3(\tmp_2_i_i_reg_4488_reg[0]_i_2 [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_2_i_i_reg_4488[0]_i_4 
       (.I0(\_rows_reg[10]_0 [10]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2 [10]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_i_reg_4488[0]_i_7 
       (.I0(\_rows_reg[10]_0 [8]),
        .I1(\tmp_2_i_i_reg_4488_reg[0]_i_2 [8]),
        .I2(\_rows_reg[10]_0 [9]),
        .I3(\tmp_2_i_i_reg_4488_reg[0]_i_2 [9]),
        .O(\_rows_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    tmp_31_i_fu_675_p2_carry__0_i_2
       (.I0(Q[9]),
        .I1(tmp_31_i_fu_675_p2_carry__0),
        .I2(Q[8]),
        .I3(tmp_31_i_fu_675_p2_carry__0_0),
        .O(\_cols_reg[9]_0 ));
  LUT4 #(
    .INIT(16'hB828)) 
    tmp_31_i_fu_675_p2_carry_i_4
       (.I0(Q[1]),
        .I1(\exitcond388_i_i_i_reg_1187_reg[0] [1]),
        .I2(\exitcond388_i_i_i_reg_1187_reg[0] [0]),
        .I3(Q[0]),
        .O(\_cols_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \tmp_60_11_i_i_reg_4884[0]_i_11 
       (.I0(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [2]),
        .O(\r_V_6_4_i_i_reg_4706_reg[3] ));
  LUT4 #(
    .INIT(16'h6006)) 
    \tmp_60_11_i_i_reg_4884[0]_i_13 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [6]),
        .O(\r_V_6_4_i_i_reg_4706_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_11_i_i_reg_4884[0]_i_14 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [4]),
        .O(\r_V_6_4_i_i_reg_4706_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \tmp_60_11_i_i_reg_4884[0]_i_15 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [2]),
        .O(\r_V_6_4_i_i_reg_4706_reg[7] [0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_11_i_i_reg_4884[0]_i_17 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [7]),
        .I2(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\tmp_60_11_i_i_reg_4884[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_11_i_i_reg_4884[0]_i_18 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [5]),
        .I2(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\tmp_60_11_i_i_reg_4884[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_11_i_i_reg_4884[0]_i_19 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [3]),
        .I2(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\tmp_60_11_i_i_reg_4884[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_11_i_i_reg_4884[0]_i_20 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [1]),
        .I2(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\tmp_60_11_i_i_reg_4884[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_11_i_i_reg_4884[0]_i_6 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\tmp_60_11_i_i_reg_4884_reg[0]_i_2 [8]),
        .O(\r_V_6_4_i_i_reg_4706_reg[8]_0 ));
  CARRY4 \tmp_60_11_i_i_reg_4884_reg[0]_i_3 
       (.CI(\tmp_60_11_i_i_reg_4884_reg[0]_i_7_n_0 ),
        .CO({\NLW_tmp_60_11_i_i_reg_4884_reg[0]_i_3_CO_UNCONNECTED [3:1],\r_V_6_4_i_i_reg_4706_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_60_11_i_i_reg_4884_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_11_i_i_reg_4884_reg[0] }));
  CARRY4 \tmp_60_11_i_i_reg_4884_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\tmp_60_11_i_i_reg_4884_reg[0]_i_7_n_0 ,\tmp_60_11_i_i_reg_4884_reg[0]_i_7_n_1 ,\tmp_60_11_i_i_reg_4884_reg[0]_i_7_n_2 ,\tmp_60_11_i_i_reg_4884_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_60_11_i_i_reg_4884[0]_i_17_n_0 ,\tmp_60_11_i_i_reg_4884[0]_i_18_n_0 ,\tmp_60_11_i_i_reg_4884[0]_i_19_n_0 ,\tmp_60_11_i_i_reg_4884[0]_i_20_n_0 }),
        .O(\NLW_tmp_60_11_i_i_reg_4884_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S(\tmp_60_11_i_i_reg_4884_reg[0]_i_3_0 ));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \tmp_60_12_i_i_reg_4896[0]_i_11 
       (.I0(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [2]),
        .O(\r_V_6_5_i_i_reg_4713_reg[3] ));
  LUT4 #(
    .INIT(16'h6006)) 
    \tmp_60_12_i_i_reg_4896[0]_i_13 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [6]),
        .O(\r_V_6_5_i_i_reg_4713_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_12_i_i_reg_4896[0]_i_14 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [4]),
        .O(\r_V_6_5_i_i_reg_4713_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \tmp_60_12_i_i_reg_4896[0]_i_15 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [2]),
        .O(\r_V_6_5_i_i_reg_4713_reg[7] [0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_12_i_i_reg_4896[0]_i_17 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [7]),
        .I2(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\tmp_60_12_i_i_reg_4896[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_12_i_i_reg_4896[0]_i_18 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [5]),
        .I2(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\tmp_60_12_i_i_reg_4896[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_12_i_i_reg_4896[0]_i_19 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [3]),
        .I2(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\tmp_60_12_i_i_reg_4896[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_12_i_i_reg_4896[0]_i_20 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [1]),
        .I2(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\tmp_60_12_i_i_reg_4896[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_12_i_i_reg_4896[0]_i_6 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\tmp_60_12_i_i_reg_4896_reg[0]_i_2 [8]),
        .O(\r_V_6_5_i_i_reg_4713_reg[8]_0 ));
  CARRY4 \tmp_60_12_i_i_reg_4896_reg[0]_i_3 
       (.CI(\tmp_60_12_i_i_reg_4896_reg[0]_i_7_n_0 ),
        .CO({\NLW_tmp_60_12_i_i_reg_4896_reg[0]_i_3_CO_UNCONNECTED [3:1],\r_V_6_5_i_i_reg_4713_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_60_12_i_i_reg_4896_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_12_i_i_reg_4896_reg[0]_0 }));
  CARRY4 \tmp_60_12_i_i_reg_4896_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\tmp_60_12_i_i_reg_4896_reg[0]_i_7_n_0 ,\tmp_60_12_i_i_reg_4896_reg[0]_i_7_n_1 ,\tmp_60_12_i_i_reg_4896_reg[0]_i_7_n_2 ,\tmp_60_12_i_i_reg_4896_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_60_12_i_i_reg_4896[0]_i_17_n_0 ,\tmp_60_12_i_i_reg_4896[0]_i_18_n_0 ,\tmp_60_12_i_i_reg_4896[0]_i_19_n_0 ,\tmp_60_12_i_i_reg_4896[0]_i_20_n_0 }),
        .O(\NLW_tmp_60_12_i_i_reg_4896_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S(\tmp_60_12_i_i_reg_4896_reg[0]_i_3_0 ));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    \tmp_60_13_i_i_reg_4908[0]_i_11 
       (.I0(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [3]),
        .I1(\_threhold_reg[7]_1 [2]),
        .I2(\_threhold_reg[7]_1 [1]),
        .I3(\_threhold_reg[7]_1 [0]),
        .I4(\_threhold_reg[7]_1 [3]),
        .I5(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [2]),
        .O(\r_V_6_6_i_i_reg_4725_reg[3] ));
  LUT4 #(
    .INIT(16'h6006)) 
    \tmp_60_13_i_i_reg_4908[0]_i_13 
       (.I0(\_threhold_reg[7]_4 ),
        .I1(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [7]),
        .I2(\_threhold_reg[6]_0 ),
        .I3(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [6]),
        .O(\r_V_6_6_i_i_reg_4725_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_13_i_i_reg_4908[0]_i_14 
       (.I0(\_threhold_reg[5]_0 ),
        .I1(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [5]),
        .I2(\_threhold_reg[4]_0 ),
        .I3(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [4]),
        .O(\r_V_6_6_i_i_reg_4725_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    \tmp_60_13_i_i_reg_4908[0]_i_15 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [3]),
        .I2(\_threhold_reg[7]_1 [2]),
        .I3(\_threhold_reg[7]_1 [1]),
        .I4(\_threhold_reg[7]_1 [0]),
        .I5(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [2]),
        .O(\r_V_6_6_i_i_reg_4725_reg[7] [0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_13_i_i_reg_4908[0]_i_17 
       (.I0(\_threhold_reg[7]_1 [7]),
        .I1(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [7]),
        .I2(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [6]),
        .I3(\_threhold_reg[7]_1 [6]),
        .O(\tmp_60_13_i_i_reg_4908[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_13_i_i_reg_4908[0]_i_18 
       (.I0(\_threhold_reg[7]_1 [5]),
        .I1(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [5]),
        .I2(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [4]),
        .I3(\_threhold_reg[7]_1 [4]),
        .O(\tmp_60_13_i_i_reg_4908[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_13_i_i_reg_4908[0]_i_19 
       (.I0(\_threhold_reg[7]_1 [3]),
        .I1(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [3]),
        .I2(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [2]),
        .I3(\_threhold_reg[7]_1 [2]),
        .O(\tmp_60_13_i_i_reg_4908[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_60_13_i_i_reg_4908[0]_i_20 
       (.I0(\_threhold_reg[7]_1 [1]),
        .I1(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [1]),
        .I2(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [0]),
        .I3(\_threhold_reg[7]_1 [0]),
        .O(\tmp_60_13_i_i_reg_4908[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_13_i_i_reg_4908[0]_i_6 
       (.I0(\_threhold_reg[7]_2 ),
        .I1(\tmp_60_13_i_i_reg_4908_reg[0]_i_2 [8]),
        .O(\r_V_6_6_i_i_reg_4725_reg[8]_0 ));
  CARRY4 \tmp_60_13_i_i_reg_4908_reg[0]_i_3 
       (.CI(\tmp_60_13_i_i_reg_4908_reg[0]_i_7_n_0 ),
        .CO({\NLW_tmp_60_13_i_i_reg_4908_reg[0]_i_3_CO_UNCONNECTED [3:1],\r_V_6_6_i_i_reg_4725_reg[8] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_60_13_i_i_reg_4908_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_60_12_i_i_reg_4896_reg[0] }));
  CARRY4 \tmp_60_13_i_i_reg_4908_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\tmp_60_13_i_i_reg_4908_reg[0]_i_7_n_0 ,\tmp_60_13_i_i_reg_4908_reg[0]_i_7_n_1 ,\tmp_60_13_i_i_reg_4908_reg[0]_i_7_n_2 ,\tmp_60_13_i_i_reg_4908_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_60_13_i_i_reg_4908[0]_i_17_n_0 ,\tmp_60_13_i_i_reg_4908[0]_i_18_n_0 ,\tmp_60_13_i_i_reg_4908[0]_i_19_n_0 ,\tmp_60_13_i_i_reg_4908[0]_i_20_n_0 }),
        .O(\NLW_tmp_60_13_i_i_reg_4908_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S(\tmp_60_13_i_i_reg_4908_reg[0]_i_3_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_62_1_i_i_reg_4760[0]_i_1 
       (.I0(\r_V_1_i_i_reg_4636_reg[8] ),
        .I1(\or_cond6_i_i_reg_4765_reg[0] ),
        .O(tmp_62_1_i_i_fu_2316_p2));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_62_2_i_i_reg_4775[0]_i_1 
       (.I0(\r_V_2_i_i_reg_4643_reg[8] ),
        .I1(\or_cond7_i_i_reg_4780_reg[0] ),
        .O(tmp_62_2_i_i_fu_2334_p2));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_62_3_i_i_reg_4790[0]_i_1 
       (.I0(\r_V_3_i_i_reg_4650_reg[8] ),
        .I1(\or_cond8_i_i_reg_4795_reg[0] ),
        .O(tmp_62_3_i_i_fu_2352_p2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_62_4_i_i_reg_4805[0]_i_1 
       (.I0(\r_V_4_i_i_reg_4657_reg[8] ),
        .I1(\or_cond8_i_i_reg_4795_reg[0]_0 ),
        .O(tmp_62_4_i_i_fu_2370_p2));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_62_5_i_i_reg_4820[0]_i_1 
       (.I0(\r_V_5_i_i_reg_4664_reg[8] ),
        .I1(\tmp_62_5_i_i_reg_4820_reg[0] ),
        .O(tmp_62_5_i_i_fu_2388_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_62_i_i_reg_4744[0]_i_1 
       (.I0(\r_V_i_i_reg_4629_reg[8] ),
        .I1(\tmp_62_i_i_reg_4744_reg[0] ),
        .O(tmp_62_i_i_fu_2298_p2));
  LUT5 #(
    .INIT(32'h00000002)) 
    \tmp_64_7_i_i_reg_4835[0]_i_1 
       (.I0(\count_1_i_7_i_i_reg_4840_reg[3] ),
        .I1(p_0_in),
        .I2(p_8_in),
        .I3(p_9_in),
        .I4(\count_1_i_7_i_i_reg_4840[3]_i_5_n_0 ),
        .O(tmp_64_7_i_i_fu_2510_p2));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 [0]),
        .I1(s_axi_CONTROL_BUS_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(aclk),
        .CE(aw_hs),
        .D(s_axi_CONTROL_BUS_AWADDR[0]),
        .Q(waddr[0]),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(aclk),
        .CE(aw_hs),
        .D(s_axi_CONTROL_BUS_AWADDR[1]),
        .Q(waddr[1]),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(aclk),
        .CE(aw_hs),
        .D(s_axi_CONTROL_BUS_AWADDR[2]),
        .Q(waddr[2]),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(aclk),
        .CE(aw_hs),
        .D(s_axi_CONTROL_BUS_AWADDR[3]),
        .Q(waddr[3]),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(aclk),
        .CE(aw_hs),
        .D(s_axi_CONTROL_BUS_AWADDR[4]),
        .Q(waddr[4]),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(aclk),
        .CE(aw_hs),
        .D(s_axi_CONTROL_BUS_AWADDR[5]),
        .Q(waddr[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "hls_fast_corner_mbkb" *) 
module miz_sys_hls_fast_corner_0_1_hls_fast_corner_mbkb
   (out,
    Q);
  output [28:0]out;
  input [7:0]Q;

  wire [7:0]Q;
  wire [28:0]out;

  miz_sys_hls_fast_corner_0_1_hls_fast_corner_mbkb_DSP48_0 hls_fast_corner_mbkb_DSP48_0_U
       (.Q(Q),
        .out(out));
endmodule

(* ORIG_REF_NAME = "hls_fast_corner_mbkb_DSP48_0" *) 
module miz_sys_hls_fast_corner_0_1_hls_fast_corner_mbkb_DSP48_0
   (out,
    Q);
  output [28:0]out;
  input [7:0]Q;

  (* RTL_KEEP = "true" *) wire [7:0]Q;
  wire in00_n_76;
  (* RTL_KEEP = "true" *) wire [28:0]out;
  (* RTL_KEEP = "true" *) wire [21:0]p_0_in;
  wire NLW_in00_CARRYCASCOUT_UNCONNECTED;
  wire NLW_in00_MULTSIGNOUT_UNCONNECTED;
  wire NLW_in00_OVERFLOW_UNCONNECTED;
  wire NLW_in00_PATTERNBDETECT_UNCONNECTED;
  wire NLW_in00_PATTERNDETECT_UNCONNECTED;
  wire NLW_in00_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_in00_ACOUT_UNCONNECTED;
  wire [17:0]NLW_in00_BCOUT_UNCONNECTED;
  wire [3:0]NLW_in00_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_in00_P_UNCONNECTED;
  wire [47:0]NLW_in00_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b1),
        .O(p_0_in[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b1),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_0_in[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    in00
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_in00_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_in00_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_in00_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_in00_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_in00_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_in00_OVERFLOW_UNCONNECTED),
        .P({NLW_in00_P_UNCONNECTED[47:30],in00_n_76,out}),
        .PATTERNBDETECT(NLW_in00_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_in00_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_in00_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_in00_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "hls_fast_corner_mcud" *) 
module miz_sys_hls_fast_corner_0_1_hls_fast_corner_mcud
   (P,
    E,
    ap_block_pp0_stage0_subdone2_in,
    aclk,
    B,
    out,
    ap_reg_pp0_iter1_exitcond_i_reg_374,
    p);
  output [28:0]P;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone2_in;
  input aclk;
  input [7:0]B;
  input [28:0]out;
  input ap_reg_pp0_iter1_exitcond_i_reg_374;
  input p;

  wire [7:0]B;
  wire [0:0]E;
  wire [28:0]P;
  wire aclk;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_reg_pp0_iter1_exitcond_i_reg_374;
  wire [28:0]out;
  wire p;

  miz_sys_hls_fast_corner_0_1_hls_fast_corner_mcud_DSP48_1 hls_fast_corner_mcud_DSP48_1_U
       (.B(B),
        .E(E),
        .P(P),
        .aclk(aclk),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_reg_pp0_iter1_exitcond_i_reg_374(ap_reg_pp0_iter1_exitcond_i_reg_374),
        .out(out),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "hls_fast_corner_mcud_DSP48_1" *) 
module miz_sys_hls_fast_corner_0_1_hls_fast_corner_mcud_DSP48_1
   (P,
    E,
    ap_block_pp0_stage0_subdone2_in,
    aclk,
    B,
    out,
    ap_reg_pp0_iter1_exitcond_i_reg_374,
    p_0);
  output [28:0]P;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone2_in;
  input aclk;
  input [7:0]B;
  input [28:0]out;
  input ap_reg_pp0_iter1_exitcond_i_reg_374;
  input p_0;

  wire [7:0]B;
  wire [0:0]E;
  wire [28:0]P;
  wire aclk;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_reg_pp0_iter1_exitcond_i_reg_374;
  wire [28:0]out;
  wire p_0;
  wire r_V_4_i_i_reg_3980;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_block_pp0_stage0_subdone2_in),
        .CEC(r_V_4_i_i_reg_3980),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    p_i_3
       (.I0(ap_reg_pp0_iter1_exitcond_i_reg_374),
        .I1(p_0),
        .O(r_V_4_i_i_reg_3980));
endmodule

(* ORIG_REF_NAME = "hls_fast_corner_mdEe" *) 
module miz_sys_hls_fast_corner_0_1_hls_fast_corner_mdEe
   (P,
    E,
    ap_block_pp0_stage0_subdone2_in,
    internal_full_n_reg,
    \ap_reg_pp0_iter2_exitcond_i_reg_374_reg[0] ,
    aclk,
    p,
    p_0,
    p_1,
    Q,
    gray_data_stream_0_s_full_n,
    \r_V_1_reg_403_reg[29] ,
    ap_reg_pp0_iter3_exitcond_i_reg_374,
    src0_data_stream_0_s_empty_n,
    src0_data_stream_2_s_empty_n,
    src0_data_stream_1_s_empty_n,
    p_i_12,
    ap_reg_pp0_iter2_exitcond_i_reg_374,
    ap_enable_reg_pp0_iter3,
    tmp_42_fu_290_p3);
  output [8:0]P;
  output [0:0]E;
  output ap_block_pp0_stage0_subdone2_in;
  output internal_full_n_reg;
  output \ap_reg_pp0_iter2_exitcond_i_reg_374_reg[0] ;
  input aclk;
  input [7:0]p;
  input [28:0]p_0;
  input p_1;
  input [0:0]Q;
  input gray_data_stream_0_s_full_n;
  input \r_V_1_reg_403_reg[29] ;
  input ap_reg_pp0_iter3_exitcond_i_reg_374;
  input src0_data_stream_0_s_empty_n;
  input src0_data_stream_2_s_empty_n;
  input src0_data_stream_1_s_empty_n;
  input p_i_12;
  input ap_reg_pp0_iter2_exitcond_i_reg_374;
  input ap_enable_reg_pp0_iter3;
  input tmp_42_fu_290_p3;

  wire [0:0]E;
  wire [8:0]P;
  wire [0:0]Q;
  wire aclk;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_enable_reg_pp0_iter3;
  wire ap_reg_pp0_iter2_exitcond_i_reg_374;
  wire \ap_reg_pp0_iter2_exitcond_i_reg_374_reg[0] ;
  wire ap_reg_pp0_iter3_exitcond_i_reg_374;
  wire gray_data_stream_0_s_full_n;
  wire internal_full_n_reg;
  wire [7:0]p;
  wire [28:0]p_0;
  wire p_1;
  wire p_i_12;
  wire \r_V_1_reg_403_reg[29] ;
  wire src0_data_stream_0_s_empty_n;
  wire src0_data_stream_1_s_empty_n;
  wire src0_data_stream_2_s_empty_n;
  wire tmp_42_fu_290_p3;

  miz_sys_hls_fast_corner_0_1_hls_fast_corner_mdEe_DSP48_2 hls_fast_corner_mdEe_DSP48_2_U
       (.E(E),
        .P(P),
        .Q(Q),
        .aclk(aclk),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_reg_pp0_iter2_exitcond_i_reg_374(ap_reg_pp0_iter2_exitcond_i_reg_374),
        .\ap_reg_pp0_iter2_exitcond_i_reg_374_reg[0] (\ap_reg_pp0_iter2_exitcond_i_reg_374_reg[0] ),
        .ap_reg_pp0_iter3_exitcond_i_reg_374(ap_reg_pp0_iter3_exitcond_i_reg_374),
        .gray_data_stream_0_s_full_n(gray_data_stream_0_s_full_n),
        .internal_full_n_reg(internal_full_n_reg),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_i_12_0(p_i_12),
        .\r_V_1_reg_403_reg[29] (\r_V_1_reg_403_reg[29] ),
        .src0_data_stream_0_s_empty_n(src0_data_stream_0_s_empty_n),
        .src0_data_stream_1_s_empty_n(src0_data_stream_1_s_empty_n),
        .src0_data_stream_2_s_empty_n(src0_data_stream_2_s_empty_n),
        .tmp_42_fu_290_p3(tmp_42_fu_290_p3));
endmodule

(* ORIG_REF_NAME = "hls_fast_corner_mdEe_DSP48_2" *) 
module miz_sys_hls_fast_corner_0_1_hls_fast_corner_mdEe_DSP48_2
   (P,
    E,
    ap_block_pp0_stage0_subdone2_in,
    internal_full_n_reg,
    \ap_reg_pp0_iter2_exitcond_i_reg_374_reg[0] ,
    aclk,
    p_0,
    p_1,
    p_2,
    Q,
    gray_data_stream_0_s_full_n,
    \r_V_1_reg_403_reg[29] ,
    ap_reg_pp0_iter3_exitcond_i_reg_374,
    src0_data_stream_0_s_empty_n,
    src0_data_stream_2_s_empty_n,
    src0_data_stream_1_s_empty_n,
    p_i_12_0,
    ap_reg_pp0_iter2_exitcond_i_reg_374,
    ap_enable_reg_pp0_iter3,
    tmp_42_fu_290_p3);
  output [8:0]P;
  output [0:0]E;
  output ap_block_pp0_stage0_subdone2_in;
  output internal_full_n_reg;
  output \ap_reg_pp0_iter2_exitcond_i_reg_374_reg[0] ;
  input aclk;
  input [7:0]p_0;
  input [28:0]p_1;
  input p_2;
  input [0:0]Q;
  input gray_data_stream_0_s_full_n;
  input \r_V_1_reg_403_reg[29] ;
  input ap_reg_pp0_iter3_exitcond_i_reg_374;
  input src0_data_stream_0_s_empty_n;
  input src0_data_stream_2_s_empty_n;
  input src0_data_stream_1_s_empty_n;
  input p_i_12_0;
  input ap_reg_pp0_iter2_exitcond_i_reg_374;
  input ap_enable_reg_pp0_iter3;
  input tmp_42_fu_290_p3;

  wire [0:0]E;
  wire [8:0]P;
  wire [0:0]Q;
  wire aclk;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_enable_reg_pp0_iter3;
  wire ap_reg_pp0_iter2_exitcond_i_reg_374;
  wire \ap_reg_pp0_iter2_exitcond_i_reg_374_reg[0] ;
  wire ap_reg_pp0_iter3_exitcond_i_reg_374;
  wire gray_data_stream_0_s_full_n;
  wire internal_full_n_reg;
  wire [7:0]p_0;
  wire [28:0]p_1;
  wire p_2;
  wire p_i_12_0;
  wire p_i_13_n_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \r_V_1_reg_403_reg[29] ;
  wire src0_data_stream_0_s_empty_n;
  wire src0_data_stream_1_s_empty_n;
  wire src0_data_stream_2_s_empty_n;
  wire tmp_42_fu_290_p3;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_block_pp0_stage0_subdone2_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h04)) 
    p_i_1
       (.I0(p_2),
        .I1(Q),
        .I2(internal_full_n_reg),
        .O(E));
  LUT4 #(
    .INIT(16'hAABA)) 
    p_i_12
       (.I0(p_i_13_n_0),
        .I1(gray_data_stream_0_s_full_n),
        .I2(\r_V_1_reg_403_reg[29] ),
        .I3(ap_reg_pp0_iter3_exitcond_i_reg_374),
        .O(internal_full_n_reg));
  LUT5 #(
    .INIT(32'h00007F00)) 
    p_i_13
       (.I0(src0_data_stream_0_s_empty_n),
        .I1(src0_data_stream_2_s_empty_n),
        .I2(src0_data_stream_1_s_empty_n),
        .I3(p_i_12_0),
        .I4(p_2),
        .O(p_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_2
       (.I0(internal_full_n_reg),
        .O(ap_block_pp0_stage0_subdone2_in));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    \r_V_1_reg_403[29]_i_1 
       (.I0(ap_reg_pp0_iter2_exitcond_i_reg_374),
        .I1(internal_full_n_reg),
        .I2(P[8]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(tmp_42_fu_290_p3),
        .O(\ap_reg_pp0_iter2_exitcond_i_reg_374_reg[0] ));
endmodule

(* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) (* ORIG_REF_NAME = "hls_fast_corner_top" *) 
(* RESET_ACTIVE_LOW = "1" *) (* hls_module = "yes" *) 
module miz_sys_hls_fast_corner_0_1_hls_fast_corner_top
   (s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_BRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    interrupt,
    aresetn,
    aclk,
    INPUT_STREAM_TDATA,
    INPUT_STREAM_TKEEP,
    INPUT_STREAM_TSTRB,
    INPUT_STREAM_TUSER,
    INPUT_STREAM_TLAST,
    INPUT_STREAM_TID,
    INPUT_STREAM_TDEST,
    INPUT_STREAM_TVALID,
    INPUT_STREAM_TREADY,
    OUTPUT_STREAM_TDATA,
    OUTPUT_STREAM_TKEEP,
    OUTPUT_STREAM_TSTRB,
    OUTPUT_STREAM_TUSER,
    OUTPUT_STREAM_TLAST,
    OUTPUT_STREAM_TID,
    OUTPUT_STREAM_TDEST,
    OUTPUT_STREAM_TVALID,
    OUTPUT_STREAM_TREADY);
  input [5:0]s_axi_CONTROL_BUS_AWADDR;
  input s_axi_CONTROL_BUS_AWVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_WVALID;
  output s_axi_CONTROL_BUS_WREADY;
  output [1:0]s_axi_CONTROL_BUS_BRESP;
  output s_axi_CONTROL_BUS_BVALID;
  input s_axi_CONTROL_BUS_BREADY;
  input [5:0]s_axi_CONTROL_BUS_ARADDR;
  input s_axi_CONTROL_BUS_ARVALID;
  output s_axi_CONTROL_BUS_ARREADY;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output [1:0]s_axi_CONTROL_BUS_RRESP;
  output s_axi_CONTROL_BUS_RVALID;
  input s_axi_CONTROL_BUS_RREADY;
  output interrupt;
  input aresetn;
  input aclk;
  input [31:0]INPUT_STREAM_TDATA;
  input [3:0]INPUT_STREAM_TKEEP;
  input [3:0]INPUT_STREAM_TSTRB;
  input [0:0]INPUT_STREAM_TUSER;
  input [0:0]INPUT_STREAM_TLAST;
  input [0:0]INPUT_STREAM_TID;
  input [0:0]INPUT_STREAM_TDEST;
  input INPUT_STREAM_TVALID;
  output INPUT_STREAM_TREADY;
  output [31:0]OUTPUT_STREAM_TDATA;
  output [3:0]OUTPUT_STREAM_TKEEP;
  output [3:0]OUTPUT_STREAM_TSTRB;
  output [0:0]OUTPUT_STREAM_TUSER;
  output [0:0]OUTPUT_STREAM_TLAST;
  output [0:0]OUTPUT_STREAM_TID;
  output [0:0]OUTPUT_STREAM_TDEST;
  output OUTPUT_STREAM_TVALID;
  input OUTPUT_STREAM_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire \AXIvideo2Mat_U0/ap_CS_fsm_state4 ;
  wire [0:0]\AXIvideo2Mat_U0/ap_NS_fsm ;
  wire \AXIvideo2Mat_U0/exitcond2_i_fu_380_p2 ;
  wire [10:0]\AXIvideo2Mat_U0/t_V_6_reg_248_reg ;
  wire [10:0]\AXIvideo2Mat_U0/t_V_reg_237 ;
  wire [10:0]\CvtColor_U0/j_i_reg_218_reg ;
  wire \Dilate_U0/ap_CS_fsm_state2 ;
  wire [0:0]\Dilate_U0/ap_NS_fsm ;
  wire \Dilate_U0/exitcond389_i_i_i_fu_360_p2 ;
  wire [10:1]\Dilate_U0/t_V_5_reg_285_reg ;
  wire [0:0]\Dilate_U0/t_V_5_reg_285_reg__0 ;
  wire \Dilate_U0/tmp_31_i_fu_675_p2 ;
  wire [10:0]\Duplicate_U0/t_V_4_reg_303_reg ;
  wire \FAST_t_opr_U0/ap_CS_fsm_state2 ;
  wire [0:0]\FAST_t_opr_U0/ap_NS_fsm ;
  wire [2:2]\FAST_t_opr_U0/count_1_i_6_i_i_fu_2484_p3 ;
  wire \FAST_t_opr_U0/exitcond3_i_i_fu_1352_p2 ;
  wire \FAST_t_opr_U0/exitcond4_i_i_fu_1402_p2 ;
  wire [0:0]\FAST_t_opr_U0/j_V_fu_1407_p2 ;
  wire \FAST_t_opr_U0/p_0_in ;
  wire \FAST_t_opr_U0/p_10_in ;
  wire \FAST_t_opr_U0/p_8_in ;
  wire \FAST_t_opr_U0/p_9_in ;
  wire [8:0]\FAST_t_opr_U0/r_V_1_i_i_reg_4636 ;
  wire [8:0]\FAST_t_opr_U0/r_V_2_i_i_reg_4643 ;
  wire [8:0]\FAST_t_opr_U0/r_V_3_i_i_reg_4650 ;
  wire [8:0]\FAST_t_opr_U0/r_V_4_i_i_reg_4657 ;
  wire [8:0]\FAST_t_opr_U0/r_V_5_i_i_reg_4664 ;
  wire [7:0]\FAST_t_opr_U0/r_V_6_1_i_i_fu_1977_p26_out ;
  wire [8:0]\FAST_t_opr_U0/r_V_6_2_i_i_reg_4692 ;
  wire [8:0]\FAST_t_opr_U0/r_V_6_3_i_i_reg_4699 ;
  wire [8:0]\FAST_t_opr_U0/r_V_6_4_i_i_reg_4706 ;
  wire [8:0]\FAST_t_opr_U0/r_V_6_5_i_i_reg_4713 ;
  wire [8:0]\FAST_t_opr_U0/r_V_6_6_i_i_reg_4725 ;
  wire [8:0]\FAST_t_opr_U0/r_V_6_7_i_i_reg_4737 ;
  wire [7:0]\FAST_t_opr_U0/r_V_6_i_i_fu_1907_p27_out ;
  wire [7:0]\FAST_t_opr_U0/r_V_8_i_i_fu_2247_p28_out ;
  wire [7:2]\FAST_t_opr_U0/r_V_i_i_64_fu_2199_p29_out ;
  wire [8:0]\FAST_t_opr_U0/r_V_i_i_reg_4629 ;
  wire [8:7]\FAST_t_opr_U0/tmp_15_fu_1445_p4 ;
  wire \FAST_t_opr_U0/tmp_55_1_i_i_fu_1982_p2 ;
  wire \FAST_t_opr_U0/tmp_55_2_i_i_fu_2052_p2 ;
  wire \FAST_t_opr_U0/tmp_55_3_i_i_fu_2090_p2 ;
  wire \FAST_t_opr_U0/tmp_55_4_i_i_fu_2128_p2 ;
  wire \FAST_t_opr_U0/tmp_55_5_i_i_fu_2166_p2 ;
  wire \FAST_t_opr_U0/tmp_55_7_i_i_fu_2260_p2 ;
  wire \FAST_t_opr_U0/tmp_55_i_i_fu_1912_p2 ;
  wire \FAST_t_opr_U0/tmp_56_1_i_i_fu_1986_p2 ;
  wire \FAST_t_opr_U0/tmp_56_2_i_i_fu_2056_p2 ;
  wire \FAST_t_opr_U0/tmp_56_3_i_i_fu_2094_p2 ;
  wire \FAST_t_opr_U0/tmp_56_4_i_i_fu_2132_p2 ;
  wire \FAST_t_opr_U0/tmp_56_5_i_i_fu_2170_p2 ;
  wire \FAST_t_opr_U0/tmp_56_i_i_fu_1916_p2 ;
  wire \FAST_t_opr_U0/tmp_61_1_i_i_fu_2012_p2 ;
  wire \FAST_t_opr_U0/tmp_61_2_i_i_fu_2548_p2 ;
  wire \FAST_t_opr_U0/tmp_61_3_i_i_fu_2578_p2 ;
  wire \FAST_t_opr_U0/tmp_61_4_i_i_fu_2608_p2 ;
  wire \FAST_t_opr_U0/tmp_61_5_i_i_fu_2638_p2 ;
  wire \FAST_t_opr_U0/tmp_61_6_i_i_fu_2668_p2 ;
  wire \FAST_t_opr_U0/tmp_61_7_i_i_fu_2698_p2 ;
  wire \FAST_t_opr_U0/tmp_61_i_i_fu_1942_p2 ;
  wire \FAST_t_opr_U0/tmp_62_1_i_i_fu_2316_p2 ;
  wire \FAST_t_opr_U0/tmp_62_2_i_i_fu_2334_p2 ;
  wire \FAST_t_opr_U0/tmp_62_3_i_i_fu_2352_p2 ;
  wire \FAST_t_opr_U0/tmp_62_4_i_i_fu_2370_p2 ;
  wire \FAST_t_opr_U0/tmp_62_5_i_i_fu_2388_p2 ;
  wire \FAST_t_opr_U0/tmp_62_i_i_fu_2298_p2 ;
  wire \FAST_t_opr_U0/tmp_64_7_i_i_fu_2510_p2 ;
  wire [8:0]\FAST_t_opr_U0/tmp_fu_1386_p4 ;
  wire [31:0]INPUT_STREAM_TDATA;
  wire [0:0]INPUT_STREAM_TLAST;
  wire INPUT_STREAM_TREADY;
  wire [0:0]INPUT_STREAM_TUSER;
  wire INPUT_STREAM_TVALID;
  wire \Mat2AXIvideo_U0/exitcond2_i_fu_266_p2 ;
  wire \Mat2AXIvideo_U0/i_V_reg_3410 ;
  wire [10:3]\Mat2AXIvideo_U0/t_V_2_reg_236_reg ;
  wire [23:0]\^OUTPUT_STREAM_TDATA ;
  wire [0:0]OUTPUT_STREAM_TLAST;
  wire OUTPUT_STREAM_TREADY;
  wire [0:0]OUTPUT_STREAM_TUSER;
  wire OUTPUT_STREAM_TVALID;
  wire aclk;
  wire ap_done;
  wire aresetn;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_100;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_101;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_102;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_103;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_104;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_105;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_106;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_107;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_108;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_109;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_110;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_111;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_112;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_113;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_114;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_115;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_116;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_117;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_118;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_119;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_120;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_121;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_122;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_123;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_124;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_125;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_126;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_127;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_128;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_129;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_130;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_131;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_132;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_133;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_134;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_146;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_147;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_148;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_149;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_150;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_151;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_152;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_153;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_154;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_155;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_156;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_157;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_158;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_159;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_16;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_161;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_162;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_163;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_164;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_165;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_166;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_167;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_168;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_169;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_170;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_171;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_172;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_173;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_174;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_175;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_176;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_177;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_178;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_179;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_18;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_180;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_181;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_182;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_183;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_184;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_185;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_186;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_187;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_188;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_189;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_190;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_191;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_192;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_193;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_194;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_195;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_196;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_197;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_198;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_199;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_200;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_201;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_202;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_203;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_204;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_205;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_206;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_207;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_208;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_209;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_21;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_210;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_211;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_212;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_213;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_218;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_219;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_222;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_223;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_224;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_225;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_226;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_227;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_228;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_229;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_230;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_231;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_232;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_233;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_46;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_47;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_48;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_49;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_50;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_51;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_52;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_53;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_54;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_55;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_64;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_65;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_66;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_67;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_68;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_69;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_70;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_71;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_72;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_73;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_74;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_75;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_76;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_77;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_78;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_79;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_80;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_81;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_82;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_83;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_84;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_85;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_86;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_87;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_88;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_89;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_90;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_91;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_92;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_93;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_94;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_95;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_96;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_97;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_98;
  wire hls_fast_corner_CONTROL_BUS_if_U_n_99;
  wire hls_fast_corner_U_n_0;
  wire hls_fast_corner_U_n_133;
  wire hls_fast_corner_U_n_134;
  wire hls_fast_corner_U_n_135;
  wire hls_fast_corner_U_n_136;
  wire hls_fast_corner_U_n_140;
  wire hls_fast_corner_U_n_144;
  wire hls_fast_corner_U_n_145;
  wire hls_fast_corner_U_n_15;
  wire hls_fast_corner_U_n_152;
  wire hls_fast_corner_U_n_16;
  wire hls_fast_corner_U_n_177;
  wire hls_fast_corner_U_n_178;
  wire hls_fast_corner_U_n_179;
  wire hls_fast_corner_U_n_18;
  wire hls_fast_corner_U_n_180;
  wire hls_fast_corner_U_n_181;
  wire hls_fast_corner_U_n_182;
  wire hls_fast_corner_U_n_183;
  wire hls_fast_corner_U_n_184;
  wire hls_fast_corner_U_n_185;
  wire hls_fast_corner_U_n_186;
  wire hls_fast_corner_U_n_187;
  wire hls_fast_corner_U_n_188;
  wire hls_fast_corner_U_n_189;
  wire hls_fast_corner_U_n_190;
  wire hls_fast_corner_U_n_191;
  wire hls_fast_corner_U_n_192;
  wire hls_fast_corner_U_n_193;
  wire hls_fast_corner_U_n_194;
  wire hls_fast_corner_U_n_195;
  wire hls_fast_corner_U_n_196;
  wire hls_fast_corner_U_n_197;
  wire hls_fast_corner_U_n_198;
  wire hls_fast_corner_U_n_199;
  wire hls_fast_corner_U_n_200;
  wire hls_fast_corner_U_n_201;
  wire hls_fast_corner_U_n_202;
  wire hls_fast_corner_U_n_203;
  wire hls_fast_corner_U_n_204;
  wire hls_fast_corner_U_n_205;
  wire hls_fast_corner_U_n_206;
  wire hls_fast_corner_U_n_207;
  wire hls_fast_corner_U_n_208;
  wire hls_fast_corner_U_n_209;
  wire hls_fast_corner_U_n_210;
  wire hls_fast_corner_U_n_211;
  wire hls_fast_corner_U_n_212;
  wire hls_fast_corner_U_n_213;
  wire hls_fast_corner_U_n_214;
  wire hls_fast_corner_U_n_215;
  wire hls_fast_corner_U_n_216;
  wire hls_fast_corner_U_n_217;
  wire hls_fast_corner_U_n_218;
  wire hls_fast_corner_U_n_219;
  wire hls_fast_corner_U_n_220;
  wire hls_fast_corner_U_n_221;
  wire hls_fast_corner_U_n_222;
  wire hls_fast_corner_U_n_223;
  wire hls_fast_corner_U_n_224;
  wire hls_fast_corner_U_n_225;
  wire hls_fast_corner_U_n_226;
  wire hls_fast_corner_U_n_227;
  wire hls_fast_corner_U_n_228;
  wire hls_fast_corner_U_n_229;
  wire hls_fast_corner_U_n_230;
  wire hls_fast_corner_U_n_231;
  wire hls_fast_corner_U_n_232;
  wire hls_fast_corner_U_n_233;
  wire hls_fast_corner_U_n_234;
  wire hls_fast_corner_U_n_235;
  wire hls_fast_corner_U_n_236;
  wire hls_fast_corner_U_n_237;
  wire hls_fast_corner_U_n_238;
  wire hls_fast_corner_U_n_239;
  wire hls_fast_corner_U_n_240;
  wire hls_fast_corner_U_n_241;
  wire hls_fast_corner_U_n_242;
  wire hls_fast_corner_U_n_243;
  wire hls_fast_corner_U_n_244;
  wire hls_fast_corner_U_n_245;
  wire hls_fast_corner_U_n_246;
  wire hls_fast_corner_U_n_247;
  wire hls_fast_corner_U_n_248;
  wire hls_fast_corner_U_n_249;
  wire hls_fast_corner_U_n_250;
  wire hls_fast_corner_U_n_251;
  wire hls_fast_corner_U_n_253;
  wire hls_fast_corner_U_n_256;
  wire hls_fast_corner_U_n_291;
  wire hls_fast_corner_U_n_292;
  wire hls_fast_corner_U_n_293;
  wire hls_fast_corner_U_n_294;
  wire hls_fast_corner_U_n_295;
  wire hls_fast_corner_U_n_296;
  wire hls_fast_corner_U_n_297;
  wire hls_fast_corner_U_n_298;
  wire hls_fast_corner_U_n_299;
  wire hls_fast_corner_U_n_300;
  wire hls_fast_corner_U_n_301;
  wire hls_fast_corner_U_n_313;
  wire hls_fast_corner_U_n_314;
  wire hls_fast_corner_U_n_315;
  wire hls_fast_corner_U_n_316;
  wire hls_fast_corner_U_n_317;
  wire hls_fast_corner_U_n_318;
  wire hls_fast_corner_U_n_319;
  wire hls_fast_corner_U_n_320;
  wire hls_fast_corner_U_n_321;
  wire hls_fast_corner_U_n_322;
  wire hls_fast_corner_U_n_323;
  wire hls_fast_corner_U_n_335;
  wire hls_fast_corner_U_n_336;
  wire hls_fast_corner_U_n_337;
  wire hls_fast_corner_U_n_338;
  wire hls_fast_corner_U_n_339;
  wire hls_fast_corner_U_n_340;
  wire hls_fast_corner_U_n_341;
  wire hls_fast_corner_U_n_342;
  wire hls_fast_corner_U_n_343;
  wire hls_fast_corner_U_n_344;
  wire hls_fast_corner_U_n_345;
  wire hls_fast_corner_U_n_346;
  wire hls_fast_corner_U_n_347;
  wire hls_fast_corner_U_n_356;
  wire hls_fast_corner_U_n_357;
  wire hls_fast_corner_U_n_5;
  wire interrupt;
  wire [2:2]rdata;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire sig_hls_fast_corner_ap_start;
  wire [10:0]sig_hls_fast_corner_cols;
  wire [10:0]sig_hls_fast_corner_rows;
  wire [7:0]sig_hls_fast_corner_threhold;

  assign OUTPUT_STREAM_TDATA[31] = \<const1> ;
  assign OUTPUT_STREAM_TDATA[30] = \<const1> ;
  assign OUTPUT_STREAM_TDATA[29] = \<const1> ;
  assign OUTPUT_STREAM_TDATA[28] = \<const1> ;
  assign OUTPUT_STREAM_TDATA[27] = \<const1> ;
  assign OUTPUT_STREAM_TDATA[26] = \<const1> ;
  assign OUTPUT_STREAM_TDATA[25] = \<const1> ;
  assign OUTPUT_STREAM_TDATA[24] = \<const1> ;
  assign OUTPUT_STREAM_TDATA[23:0] = \^OUTPUT_STREAM_TDATA [23:0];
  assign OUTPUT_STREAM_TDEST[0] = \<const0> ;
  assign OUTPUT_STREAM_TID[0] = \<const0> ;
  assign OUTPUT_STREAM_TKEEP[3] = \<const1> ;
  assign OUTPUT_STREAM_TKEEP[2] = \<const1> ;
  assign OUTPUT_STREAM_TKEEP[1] = \<const1> ;
  assign OUTPUT_STREAM_TKEEP[0] = \<const1> ;
  assign OUTPUT_STREAM_TSTRB[3] = \<const0> ;
  assign OUTPUT_STREAM_TSTRB[2] = \<const0> ;
  assign OUTPUT_STREAM_TSTRB[1] = \<const0> ;
  assign OUTPUT_STREAM_TSTRB[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  miz_sys_hls_fast_corner_0_1_hls_fast_corner_CONTROL_BUS_if hls_fast_corner_CONTROL_BUS_if_U
       (.CO(\FAST_t_opr_U0/exitcond3_i_i_fu_1352_p2 ),
        .D(\FAST_t_opr_U0/ap_NS_fsm ),
        .DI(hls_fast_corner_CONTROL_BUS_if_U_n_52),
        .\FSM_onehot_wstate_reg[2]_0 ({s_axi_CONTROL_BUS_BVALID,s_axi_CONTROL_BUS_WREADY,s_axi_CONTROL_BUS_AWREADY}),
        .FSM_sequential_rstate_reg_0(s_axi_CONTROL_BUS_RVALID),
        .Q(sig_hls_fast_corner_cols),
        .S({hls_fast_corner_CONTROL_BUS_if_U_n_46,hls_fast_corner_CONTROL_BUS_if_U_n_47,hls_fast_corner_CONTROL_BUS_if_U_n_48,hls_fast_corner_CONTROL_BUS_if_U_n_49}),
        .\_cols_reg[10]_0 (\FAST_t_opr_U0/exitcond4_i_i_fu_1402_p2 ),
        .\_cols_reg[10]_1 ({hls_fast_corner_CONTROL_BUS_if_U_n_166,hls_fast_corner_CONTROL_BUS_if_U_n_167,hls_fast_corner_CONTROL_BUS_if_U_n_168,hls_fast_corner_CONTROL_BUS_if_U_n_169}),
        .\_cols_reg[10]_2 ({hls_fast_corner_CONTROL_BUS_if_U_n_170,hls_fast_corner_CONTROL_BUS_if_U_n_171,hls_fast_corner_CONTROL_BUS_if_U_n_172,hls_fast_corner_CONTROL_BUS_if_U_n_173}),
        .\_cols_reg[10]_3 ({hls_fast_corner_CONTROL_BUS_if_U_n_178,hls_fast_corner_CONTROL_BUS_if_U_n_179,hls_fast_corner_CONTROL_BUS_if_U_n_180,hls_fast_corner_CONTROL_BUS_if_U_n_181}),
        .\_cols_reg[10]_4 ({hls_fast_corner_CONTROL_BUS_if_U_n_201,hls_fast_corner_CONTROL_BUS_if_U_n_202,hls_fast_corner_CONTROL_BUS_if_U_n_203,hls_fast_corner_CONTROL_BUS_if_U_n_204}),
        .\_cols_reg[1]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_196),
        .\_cols_reg[2]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_209),
        .\_cols_reg[3]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_213),
        .\_cols_reg[4]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_212),
        .\_cols_reg[4]_1 (hls_fast_corner_CONTROL_BUS_if_U_n_227),
        .\_cols_reg[5]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_188),
        .\_cols_reg[6]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_187),
        .\_cols_reg[7]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_210),
        .\_cols_reg[7]_1 (hls_fast_corner_CONTROL_BUS_if_U_n_211),
        .\_cols_reg[9]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_186),
        .\_rows_reg[0]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_197),
        .\_rows_reg[0]_1 (hls_fast_corner_CONTROL_BUS_if_U_n_205),
        .\_rows_reg[0]_2 (hls_fast_corner_CONTROL_BUS_if_U_n_232),
        .\_rows_reg[10]_0 (sig_hls_fast_corner_rows),
        .\_rows_reg[10]_1 ({hls_fast_corner_CONTROL_BUS_if_U_n_162,hls_fast_corner_CONTROL_BUS_if_U_n_163,hls_fast_corner_CONTROL_BUS_if_U_n_164,hls_fast_corner_CONTROL_BUS_if_U_n_165}),
        .\_rows_reg[10]_2 ({hls_fast_corner_CONTROL_BUS_if_U_n_174,hls_fast_corner_CONTROL_BUS_if_U_n_175,hls_fast_corner_CONTROL_BUS_if_U_n_176,hls_fast_corner_CONTROL_BUS_if_U_n_177}),
        .\_rows_reg[10]_3 ({hls_fast_corner_CONTROL_BUS_if_U_n_182,hls_fast_corner_CONTROL_BUS_if_U_n_183,hls_fast_corner_CONTROL_BUS_if_U_n_184,hls_fast_corner_CONTROL_BUS_if_U_n_185}),
        .\_rows_reg[10]_4 ({hls_fast_corner_CONTROL_BUS_if_U_n_189,hls_fast_corner_CONTROL_BUS_if_U_n_190}),
        .\_rows_reg[10]_5 (hls_fast_corner_CONTROL_BUS_if_U_n_200),
        .\_rows_reg[10]_6 (hls_fast_corner_CONTROL_BUS_if_U_n_226),
        .\_rows_reg[1]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_195),
        .\_rows_reg[2]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_219),
        .\_rows_reg[4]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_50),
        .\_rows_reg[4]_1 (hls_fast_corner_CONTROL_BUS_if_U_n_233),
        .\_rows_reg[6]_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_198,hls_fast_corner_CONTROL_BUS_if_U_n_199}),
        .\_rows_reg[7]_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_191,hls_fast_corner_CONTROL_BUS_if_U_n_192,hls_fast_corner_CONTROL_BUS_if_U_n_193,hls_fast_corner_CONTROL_BUS_if_U_n_194}),
        .\_rows_reg[7]_1 ({hls_fast_corner_CONTROL_BUS_if_U_n_222,hls_fast_corner_CONTROL_BUS_if_U_n_223,hls_fast_corner_CONTROL_BUS_if_U_n_224,hls_fast_corner_CONTROL_BUS_if_U_n_225}),
        .\_rows_reg[8]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_51),
        .\_threhold_reg[2]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_117),
        .\_threhold_reg[2]_1 (hls_fast_corner_CONTROL_BUS_if_U_n_118),
        .\_threhold_reg[2]_2 (hls_fast_corner_CONTROL_BUS_if_U_n_119),
        .\_threhold_reg[2]_3 (hls_fast_corner_CONTROL_BUS_if_U_n_132),
        .\_threhold_reg[2]_4 (hls_fast_corner_CONTROL_BUS_if_U_n_134),
        .\_threhold_reg[3]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_133),
        .\_threhold_reg[4]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_116),
        .\_threhold_reg[5]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_115),
        .\_threhold_reg[6]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_69),
        .\_threhold_reg[7]_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_53,hls_fast_corner_CONTROL_BUS_if_U_n_54,hls_fast_corner_CONTROL_BUS_if_U_n_55}),
        .\_threhold_reg[7]_1 (sig_hls_fast_corner_threhold),
        .\_threhold_reg[7]_10 (hls_fast_corner_CONTROL_BUS_if_U_n_230),
        .\_threhold_reg[7]_11 (hls_fast_corner_CONTROL_BUS_if_U_n_231),
        .\_threhold_reg[7]_2 (hls_fast_corner_CONTROL_BUS_if_U_n_64),
        .\_threhold_reg[7]_3 ({hls_fast_corner_CONTROL_BUS_if_U_n_65,hls_fast_corner_CONTROL_BUS_if_U_n_66,hls_fast_corner_CONTROL_BUS_if_U_n_67}),
        .\_threhold_reg[7]_4 (hls_fast_corner_CONTROL_BUS_if_U_n_68),
        .\_threhold_reg[7]_5 ({hls_fast_corner_CONTROL_BUS_if_U_n_70,hls_fast_corner_CONTROL_BUS_if_U_n_71,hls_fast_corner_CONTROL_BUS_if_U_n_72}),
        .\_threhold_reg[7]_6 ({hls_fast_corner_CONTROL_BUS_if_U_n_73,hls_fast_corner_CONTROL_BUS_if_U_n_74,hls_fast_corner_CONTROL_BUS_if_U_n_75}),
        .\_threhold_reg[7]_7 ({hls_fast_corner_CONTROL_BUS_if_U_n_112,hls_fast_corner_CONTROL_BUS_if_U_n_113,hls_fast_corner_CONTROL_BUS_if_U_n_114}),
        .\_threhold_reg[7]_8 (hls_fast_corner_CONTROL_BUS_if_U_n_228),
        .\_threhold_reg[7]_9 (hls_fast_corner_CONTROL_BUS_if_U_n_229),
        .aclk(aclk),
        .\ap_CS_fsm_reg[0] ({\FAST_t_opr_U0/ap_CS_fsm_state2 ,hls_fast_corner_U_n_18}),
        .\ap_CS_fsm_reg[0]_0 ({hls_fast_corner_U_n_144,hls_fast_corner_U_n_145}),
        .\ap_CS_fsm_reg[0]_1 (\Dilate_U0/exitcond389_i_i_i_fu_360_p2 ),
        .\ap_CS_fsm_reg[0]_2 ({\Dilate_U0/ap_CS_fsm_state2 ,hls_fast_corner_U_n_256}),
        .\ap_CS_fsm_reg[1] (\Dilate_U0/ap_NS_fsm ),
        .\ap_CS_fsm_reg[3] (\AXIvideo2Mat_U0/ap_NS_fsm ),
        .ap_done(ap_done),
        .ap_done_reg_0(hls_fast_corner_U_n_356),
        .ap_start_reg_0(\AXIvideo2Mat_U0/exitcond2_i_fu_380_p2 ),
        .ap_start_reg_1({\AXIvideo2Mat_U0/ap_CS_fsm_state4 ,hls_fast_corner_U_n_253}),
        .axi_last_V_fu_288_p2_carry(\Mat2AXIvideo_U0/t_V_2_reg_236_reg ),
        .\count_1_i_1_i_i_reg_4878[2]_i_2 (hls_fast_corner_U_n_236),
        .\count_1_i_1_i_i_reg_4878_reg[3]_i_12 (\FAST_t_opr_U0/r_V_6_2_i_i_reg_4692 ),
        .\count_1_i_1_i_i_reg_4878_reg[3]_i_13_0 ({hls_fast_corner_U_n_232,hls_fast_corner_U_n_233,hls_fast_corner_U_n_234,hls_fast_corner_U_n_235}),
        .\count_1_i_1_i_i_reg_4878_reg[3]_i_3 (\FAST_t_opr_U0/r_V_6_3_i_i_reg_4699 ),
        .\count_1_i_1_i_i_reg_4878_reg[3]_i_4_0 ({hls_fast_corner_U_n_227,hls_fast_corner_U_n_228,hls_fast_corner_U_n_229,hls_fast_corner_U_n_230}),
        .\count_1_i_7_i_i_reg_4840[3]_i_7 ({hls_fast_corner_CONTROL_BUS_if_U_n_16,\FAST_t_opr_U0/count_1_i_6_i_i_fu_2484_p3 ,hls_fast_corner_CONTROL_BUS_if_U_n_18}),
        .\count_1_i_7_i_i_reg_4840_reg[0]_i_4 (hls_fast_corner_U_n_152),
        .\count_1_i_7_i_i_reg_4840_reg[3] (hls_fast_corner_U_n_136),
        .\count_1_i_7_i_i_reg_4840_reg[3]_0 (hls_fast_corner_U_n_140),
        .\count_1_i_7_i_i_reg_4840_reg[3]_i_3_0 ({hls_fast_corner_U_n_248,hls_fast_corner_U_n_249,hls_fast_corner_U_n_250,hls_fast_corner_U_n_251}),
        .exitcond1_i_fu_237_p2_carry({hls_fast_corner_U_n_313,hls_fast_corner_U_n_314,hls_fast_corner_U_n_315,hls_fast_corner_U_n_316,hls_fast_corner_U_n_317,hls_fast_corner_U_n_318,hls_fast_corner_U_n_319,hls_fast_corner_U_n_320,hls_fast_corner_U_n_321,hls_fast_corner_U_n_322,hls_fast_corner_U_n_323}),
        .exitcond1_i_fu_322_p2_carry({hls_fast_corner_U_n_291,hls_fast_corner_U_n_292,hls_fast_corner_U_n_293,hls_fast_corner_U_n_294,hls_fast_corner_U_n_295,hls_fast_corner_U_n_296,hls_fast_corner_U_n_297,hls_fast_corner_U_n_298,hls_fast_corner_U_n_299,hls_fast_corner_U_n_300,hls_fast_corner_U_n_301}),
        .exitcond2_i_fu_380_p2_carry(\AXIvideo2Mat_U0/t_V_reg_237 ),
        .\exitcond388_i_i_i_reg_1187_reg[0] ({\Dilate_U0/t_V_5_reg_285_reg ,\Dilate_U0/t_V_5_reg_285_reg__0 }),
        .\exitcond4_i_i_reg_4507_reg[0] (hls_fast_corner_U_n_133),
        .\exitcond4_i_i_reg_4507_reg[0]_0 (hls_fast_corner_U_n_5),
        .\exitcond4_i_i_reg_4507_reg[0]_1 ({hls_fast_corner_U_n_134,hls_fast_corner_U_n_135}),
        .exitcond_i_fu_248_p2_carry(\CvtColor_U0/j_i_reg_218_reg ),
        .exitcond_i_fu_333_p2_carry(\Duplicate_U0/t_V_4_reg_303_reg ),
        .exitcond_i_fu_391_p2_carry(\AXIvideo2Mat_U0/t_V_6_reg_248_reg ),
        .\flag_val_V_assign_lo_3_reg_4686_reg[0] ({hls_fast_corner_U_n_238,hls_fast_corner_U_n_239,hls_fast_corner_U_n_240,hls_fast_corner_U_n_241}),
        .\flag_val_V_assign_lo_3_reg_4686_reg[0]_0 (hls_fast_corner_U_n_237),
        .\flag_val_V_assign_lo_3_reg_4686_reg[0]_i_3 (\FAST_t_opr_U0/tmp_61_1_i_i_fu_2012_p2 ),
        .\flag_val_V_assign_lo_reg_4676_reg[0] ({hls_fast_corner_U_n_202,hls_fast_corner_U_n_203,hls_fast_corner_U_n_204,hls_fast_corner_U_n_205}),
        .\flag_val_V_assign_lo_reg_4676_reg[0]_0 (hls_fast_corner_U_n_206),
        .i_V_reg_3410(\Mat2AXIvideo_U0/i_V_reg_3410 ),
        .interrupt(interrupt),
        .\isr_reg[0]_0 (\Mat2AXIvideo_U0/exitcond2_i_fu_266_p2 ),
        .\isr_reg[1]_0 (hls_fast_corner_U_n_0),
        .j_V_fu_1407_p2(\FAST_t_opr_U0/j_V_fu_1407_p2 ),
        .\or_cond12_i_i_reg_4830_reg[0] (hls_fast_corner_U_n_242),
        .\or_cond12_i_i_reg_4830_reg[0]_0 (hls_fast_corner_U_n_247),
        .\or_cond13_i_i_reg_4846_reg[0]_i_3_0 ({hls_fast_corner_U_n_243,hls_fast_corner_U_n_244,hls_fast_corner_U_n_245,hls_fast_corner_U_n_246}),
        .\or_cond20_i_i_reg_4920_reg[0]_i_3_0 ({hls_fast_corner_U_n_207,hls_fast_corner_U_n_208,hls_fast_corner_U_n_209,hls_fast_corner_U_n_210}),
        .\or_cond20_i_i_reg_4920_reg[0]_i_4 (\FAST_t_opr_U0/r_V_6_7_i_i_reg_4737 ),
        .\or_cond5_i_i_reg_4749[0]_i_1 (hls_fast_corner_CONTROL_BUS_if_U_n_21),
        .\or_cond5_i_i_reg_4749_reg[0]_i_2 (\FAST_t_opr_U0/r_V_i_i_reg_4629 ),
        .\or_cond5_i_i_reg_4749_reg[0]_i_3 (\FAST_t_opr_U0/r_V_1_i_i_reg_4636 ),
        .\or_cond5_i_i_reg_4749_reg[0]_i_4_0 ({hls_fast_corner_U_n_197,hls_fast_corner_U_n_198,hls_fast_corner_U_n_199,hls_fast_corner_U_n_200}),
        .\or_cond6_i_i_reg_4765_reg[0] (\FAST_t_opr_U0/tmp_56_1_i_i_fu_1986_p2 ),
        .\or_cond6_i_i_reg_4765_reg[0]_0 (hls_fast_corner_U_n_201),
        .\or_cond7_i_i_reg_4780_reg[0] (\FAST_t_opr_U0/tmp_56_2_i_i_fu_2056_p2 ),
        .\or_cond7_i_i_reg_4780_reg[0]_0 (hls_fast_corner_U_n_196),
        .\or_cond7_i_i_reg_4780_reg[0]_i_2_0 ({hls_fast_corner_U_n_192,hls_fast_corner_U_n_193,hls_fast_corner_U_n_194,hls_fast_corner_U_n_195}),
        .\or_cond7_i_i_reg_4780_reg[0]_i_3 (\FAST_t_opr_U0/r_V_2_i_i_reg_4643 ),
        .\or_cond8_i_i_reg_4795_reg[0] (\FAST_t_opr_U0/tmp_56_3_i_i_fu_2094_p2 ),
        .\or_cond8_i_i_reg_4795_reg[0]_0 (\FAST_t_opr_U0/tmp_56_4_i_i_fu_2132_p2 ),
        .\or_cond8_i_i_reg_4795_reg[0]_1 (hls_fast_corner_U_n_186),
        .\or_cond8_i_i_reg_4795_reg[0]_2 (hls_fast_corner_U_n_191),
        .\or_cond8_i_i_reg_4795_reg[0]_i_2 (\FAST_t_opr_U0/r_V_3_i_i_reg_4650 ),
        .\or_cond8_i_i_reg_4795_reg[0]_i_3_0 ({hls_fast_corner_U_n_187,hls_fast_corner_U_n_188,hls_fast_corner_U_n_189,hls_fast_corner_U_n_190}),
        .\or_cond9_i_i_reg_4810_reg[0]_i_3 (\FAST_t_opr_U0/r_V_4_i_i_reg_4657 ),
        .\or_cond9_i_i_reg_4810_reg[0]_i_4 (\FAST_t_opr_U0/r_V_5_i_i_reg_4664 ),
        .\or_cond9_i_i_reg_4810_reg[0]_i_5_0 ({hls_fast_corner_U_n_182,hls_fast_corner_U_n_183,hls_fast_corner_U_n_184,hls_fast_corner_U_n_185}),
        .\or_cond9_i_i_reg_4810_reg[0]_i_6_0 ({hls_fast_corner_U_n_177,hls_fast_corner_U_n_178,hls_fast_corner_U_n_179,hls_fast_corner_U_n_180}),
        .p_0_in(\FAST_t_opr_U0/p_0_in ),
        .p_10_in(\FAST_t_opr_U0/p_10_in ),
        .p_8_in(\FAST_t_opr_U0/p_8_in ),
        .p_9_in(\FAST_t_opr_U0/p_9_in ),
        .\r_V_1_i_i_reg_4636_reg[3] (hls_fast_corner_CONTROL_BUS_if_U_n_127),
        .\r_V_1_i_i_reg_4636_reg[7] ({hls_fast_corner_CONTROL_BUS_if_U_n_97,hls_fast_corner_CONTROL_BUS_if_U_n_98,hls_fast_corner_CONTROL_BUS_if_U_n_99}),
        .\r_V_1_i_i_reg_4636_reg[8] (\FAST_t_opr_U0/tmp_55_1_i_i_fu_1982_p2 ),
        .\r_V_1_i_i_reg_4636_reg[8]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_150),
        .\r_V_2_i_i_reg_4643_reg[3] (hls_fast_corner_CONTROL_BUS_if_U_n_128),
        .\r_V_2_i_i_reg_4643_reg[7] ({hls_fast_corner_CONTROL_BUS_if_U_n_100,hls_fast_corner_CONTROL_BUS_if_U_n_101,hls_fast_corner_CONTROL_BUS_if_U_n_102}),
        .\r_V_2_i_i_reg_4643_reg[8] (\FAST_t_opr_U0/tmp_55_2_i_i_fu_2052_p2 ),
        .\r_V_2_i_i_reg_4643_reg[8]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_149),
        .\r_V_3_i_i_reg_4650_reg[3] (hls_fast_corner_CONTROL_BUS_if_U_n_129),
        .\r_V_3_i_i_reg_4650_reg[7] ({hls_fast_corner_CONTROL_BUS_if_U_n_103,hls_fast_corner_CONTROL_BUS_if_U_n_104,hls_fast_corner_CONTROL_BUS_if_U_n_105}),
        .\r_V_3_i_i_reg_4650_reg[8] (\FAST_t_opr_U0/tmp_55_3_i_i_fu_2090_p2 ),
        .\r_V_3_i_i_reg_4650_reg[8]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_148),
        .\r_V_4_i_i_reg_4657_reg[3] (hls_fast_corner_CONTROL_BUS_if_U_n_130),
        .\r_V_4_i_i_reg_4657_reg[7] ({hls_fast_corner_CONTROL_BUS_if_U_n_106,hls_fast_corner_CONTROL_BUS_if_U_n_107,hls_fast_corner_CONTROL_BUS_if_U_n_108}),
        .\r_V_4_i_i_reg_4657_reg[8] (\FAST_t_opr_U0/tmp_55_4_i_i_fu_2128_p2 ),
        .\r_V_4_i_i_reg_4657_reg[8]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_147),
        .\r_V_5_i_i_reg_4664_reg[3] (hls_fast_corner_CONTROL_BUS_if_U_n_131),
        .\r_V_5_i_i_reg_4664_reg[7] ({hls_fast_corner_CONTROL_BUS_if_U_n_109,hls_fast_corner_CONTROL_BUS_if_U_n_110,hls_fast_corner_CONTROL_BUS_if_U_n_111}),
        .\r_V_5_i_i_reg_4664_reg[8] (\FAST_t_opr_U0/tmp_55_5_i_i_fu_2166_p2 ),
        .\r_V_5_i_i_reg_4664_reg[8]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_146),
        .r_V_6_1_i_i_fu_1977_p26_out(\FAST_t_opr_U0/r_V_6_1_i_i_fu_1977_p26_out ),
        .\r_V_6_2_i_i_reg_4692_reg[3] (hls_fast_corner_CONTROL_BUS_if_U_n_120),
        .\r_V_6_2_i_i_reg_4692_reg[7] ({hls_fast_corner_CONTROL_BUS_if_U_n_76,hls_fast_corner_CONTROL_BUS_if_U_n_77,hls_fast_corner_CONTROL_BUS_if_U_n_78}),
        .\r_V_6_2_i_i_reg_4692_reg[8] (\FAST_t_opr_U0/tmp_61_2_i_i_fu_2548_p2 ),
        .\r_V_6_2_i_i_reg_4692_reg[8]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_157),
        .\r_V_6_3_i_i_reg_4699_reg[3] (hls_fast_corner_CONTROL_BUS_if_U_n_121),
        .\r_V_6_3_i_i_reg_4699_reg[7] ({hls_fast_corner_CONTROL_BUS_if_U_n_79,hls_fast_corner_CONTROL_BUS_if_U_n_80,hls_fast_corner_CONTROL_BUS_if_U_n_81}),
        .\r_V_6_3_i_i_reg_4699_reg[8] (\FAST_t_opr_U0/tmp_61_3_i_i_fu_2578_p2 ),
        .\r_V_6_3_i_i_reg_4699_reg[8]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_156),
        .\r_V_6_4_i_i_reg_4706_reg[3] (hls_fast_corner_CONTROL_BUS_if_U_n_122),
        .\r_V_6_4_i_i_reg_4706_reg[7] ({hls_fast_corner_CONTROL_BUS_if_U_n_82,hls_fast_corner_CONTROL_BUS_if_U_n_83,hls_fast_corner_CONTROL_BUS_if_U_n_84}),
        .\r_V_6_4_i_i_reg_4706_reg[8] (\FAST_t_opr_U0/tmp_61_4_i_i_fu_2608_p2 ),
        .\r_V_6_4_i_i_reg_4706_reg[8]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_155),
        .\r_V_6_5_i_i_reg_4713_reg[3] (hls_fast_corner_CONTROL_BUS_if_U_n_123),
        .\r_V_6_5_i_i_reg_4713_reg[7] ({hls_fast_corner_CONTROL_BUS_if_U_n_85,hls_fast_corner_CONTROL_BUS_if_U_n_86,hls_fast_corner_CONTROL_BUS_if_U_n_87}),
        .\r_V_6_5_i_i_reg_4713_reg[8] (\FAST_t_opr_U0/tmp_61_5_i_i_fu_2638_p2 ),
        .\r_V_6_5_i_i_reg_4713_reg[8]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_154),
        .\r_V_6_6_i_i_reg_4725_reg[3] (hls_fast_corner_CONTROL_BUS_if_U_n_124),
        .\r_V_6_6_i_i_reg_4725_reg[7] ({hls_fast_corner_CONTROL_BUS_if_U_n_88,hls_fast_corner_CONTROL_BUS_if_U_n_89,hls_fast_corner_CONTROL_BUS_if_U_n_90}),
        .\r_V_6_6_i_i_reg_4725_reg[8] (\FAST_t_opr_U0/tmp_61_6_i_i_fu_2668_p2 ),
        .\r_V_6_6_i_i_reg_4725_reg[8]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_153),
        .\r_V_6_7_i_i_reg_4737_reg[3] (hls_fast_corner_CONTROL_BUS_if_U_n_125),
        .\r_V_6_7_i_i_reg_4737_reg[7] ({hls_fast_corner_CONTROL_BUS_if_U_n_91,hls_fast_corner_CONTROL_BUS_if_U_n_92,hls_fast_corner_CONTROL_BUS_if_U_n_93}),
        .\r_V_6_7_i_i_reg_4737_reg[8] (\FAST_t_opr_U0/tmp_61_7_i_i_fu_2698_p2 ),
        .\r_V_6_7_i_i_reg_4737_reg[8]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_152),
        .r_V_6_i_i_fu_1907_p27_out(\FAST_t_opr_U0/r_V_6_i_i_fu_1907_p27_out ),
        .\r_V_6_i_i_reg_4671_reg[8]_i_2 (\FAST_t_opr_U0/tmp_61_i_i_fu_1942_p2 ),
        .r_V_8_i_i_fu_2247_p28_out(\FAST_t_opr_U0/r_V_8_i_i_fu_2247_p28_out ),
        .\r_V_8_i_i_reg_4732_reg[8]_i_2 (\FAST_t_opr_U0/tmp_55_7_i_i_fu_2260_p2 ),
        .r_V_i_i_64_fu_2199_p29_out(\FAST_t_opr_U0/r_V_i_i_64_fu_2199_p29_out ),
        .\r_V_i_i_reg_4629_reg[3] (hls_fast_corner_CONTROL_BUS_if_U_n_126),
        .\r_V_i_i_reg_4629_reg[7] ({hls_fast_corner_CONTROL_BUS_if_U_n_94,hls_fast_corner_CONTROL_BUS_if_U_n_95,hls_fast_corner_CONTROL_BUS_if_U_n_96}),
        .\r_V_i_i_reg_4629_reg[8] (\FAST_t_opr_U0/tmp_55_i_i_fu_1912_p2 ),
        .\r_V_i_i_reg_4629_reg[8]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_151),
        .ram_reg(hls_fast_corner_U_n_357),
        .ram_reg_0(\Dilate_U0/tmp_31_i_fu_675_p2 ),
        .ram_reg_1(hls_fast_corner_U_n_337),
        .\rdata_reg[2]_0 (rdata),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARADDR_0_sp_1(hls_fast_corner_CONTROL_BUS_if_U_n_159),
        .s_axi_CONTROL_BUS_ARADDR_2_sp_1(hls_fast_corner_CONTROL_BUS_if_U_n_161),
        .s_axi_CONTROL_BUS_ARADDR_3_sp_1(hls_fast_corner_CONTROL_BUS_if_U_n_158),
        .s_axi_CONTROL_BUS_ARADDR_4_sp_1(hls_fast_corner_CONTROL_BUS_if_U_n_218),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID),
        .sig_hls_fast_corner_ap_start(sig_hls_fast_corner_ap_start),
        .\t_V_2_reg_236_reg[9] ({hls_fast_corner_CONTROL_BUS_if_U_n_206,hls_fast_corner_CONTROL_BUS_if_U_n_207,hls_fast_corner_CONTROL_BUS_if_U_n_208}),
        .tmp_15_fu_1445_p4(\FAST_t_opr_U0/tmp_15_fu_1445_p4 ),
        .\tmp_23_i_reg_1165_reg[0] ({hls_fast_corner_U_n_338,hls_fast_corner_U_n_339,hls_fast_corner_U_n_340,hls_fast_corner_U_n_341,hls_fast_corner_U_n_342,hls_fast_corner_U_n_343,hls_fast_corner_U_n_344,hls_fast_corner_U_n_345,hls_fast_corner_U_n_346,hls_fast_corner_U_n_347}),
        .\tmp_2_i_i_reg_4488_reg[0]_i_2 ({\FAST_t_opr_U0/tmp_fu_1386_p4 ,hls_fast_corner_U_n_15,hls_fast_corner_U_n_16}),
        .tmp_31_i_fu_675_p2_carry__0(hls_fast_corner_U_n_335),
        .tmp_31_i_fu_675_p2_carry__0_0(hls_fast_corner_U_n_336),
        .\tmp_60_10_i_i_reg_4863_reg[0] (hls_fast_corner_U_n_231),
        .\tmp_60_11_i_i_reg_4884_reg[0] (hls_fast_corner_U_n_226),
        .\tmp_60_11_i_i_reg_4884_reg[0]_i_2 (\FAST_t_opr_U0/r_V_6_4_i_i_reg_4706 ),
        .\tmp_60_11_i_i_reg_4884_reg[0]_i_3_0 ({hls_fast_corner_U_n_222,hls_fast_corner_U_n_223,hls_fast_corner_U_n_224,hls_fast_corner_U_n_225}),
        .\tmp_60_12_i_i_reg_4896_reg[0] (hls_fast_corner_U_n_216),
        .\tmp_60_12_i_i_reg_4896_reg[0]_0 (hls_fast_corner_U_n_221),
        .\tmp_60_12_i_i_reg_4896_reg[0]_i_2 (\FAST_t_opr_U0/r_V_6_5_i_i_reg_4713 ),
        .\tmp_60_12_i_i_reg_4896_reg[0]_i_3_0 ({hls_fast_corner_U_n_217,hls_fast_corner_U_n_218,hls_fast_corner_U_n_219,hls_fast_corner_U_n_220}),
        .\tmp_60_13_i_i_reg_4908_reg[0] (hls_fast_corner_U_n_211),
        .\tmp_60_13_i_i_reg_4908_reg[0]_i_2 (\FAST_t_opr_U0/r_V_6_6_i_i_reg_4725 ),
        .\tmp_60_13_i_i_reg_4908_reg[0]_i_3_0 ({hls_fast_corner_U_n_212,hls_fast_corner_U_n_213,hls_fast_corner_U_n_214,hls_fast_corner_U_n_215}),
        .tmp_62_1_i_i_fu_2316_p2(\FAST_t_opr_U0/tmp_62_1_i_i_fu_2316_p2 ),
        .tmp_62_2_i_i_fu_2334_p2(\FAST_t_opr_U0/tmp_62_2_i_i_fu_2334_p2 ),
        .tmp_62_3_i_i_fu_2352_p2(\FAST_t_opr_U0/tmp_62_3_i_i_fu_2352_p2 ),
        .tmp_62_4_i_i_fu_2370_p2(\FAST_t_opr_U0/tmp_62_4_i_i_fu_2370_p2 ),
        .tmp_62_5_i_i_fu_2388_p2(\FAST_t_opr_U0/tmp_62_5_i_i_fu_2388_p2 ),
        .\tmp_62_5_i_i_reg_4820_reg[0] (\FAST_t_opr_U0/tmp_56_5_i_i_fu_2170_p2 ),
        .\tmp_62_5_i_i_reg_4820_reg[0]_0 (hls_fast_corner_U_n_181),
        .tmp_62_i_i_fu_2298_p2(\FAST_t_opr_U0/tmp_62_i_i_fu_2298_p2 ),
        .\tmp_62_i_i_reg_4744_reg[0] (\FAST_t_opr_U0/tmp_56_i_i_fu_1916_p2 ),
        .tmp_64_7_i_i_fu_2510_p2(\FAST_t_opr_U0/tmp_64_7_i_i_fu_2510_p2 ));
  miz_sys_hls_fast_corner_0_1_hls_fast_corner hls_fast_corner_U
       (.CO(\FAST_t_opr_U0/exitcond3_i_i_fu_1352_p2 ),
        .D(hls_fast_corner_CONTROL_BUS_if_U_n_187),
        .DI(hls_fast_corner_CONTROL_BUS_if_U_n_52),
        .INPUT_STREAM_TDATA(INPUT_STREAM_TDATA[23:0]),
        .INPUT_STREAM_TLAST(INPUT_STREAM_TLAST),
        .INPUT_STREAM_TREADY(INPUT_STREAM_TREADY),
        .INPUT_STREAM_TUSER(INPUT_STREAM_TUSER),
        .INPUT_STREAM_TVALID(INPUT_STREAM_TVALID),
        .OUTPUT_STREAM_TDATA(\^OUTPUT_STREAM_TDATA ),
        .OUTPUT_STREAM_TLAST(OUTPUT_STREAM_TLAST),
        .OUTPUT_STREAM_TREADY(OUTPUT_STREAM_TREADY),
        .OUTPUT_STREAM_TUSER(OUTPUT_STREAM_TUSER),
        .OUTPUT_STREAM_TVALID(OUTPUT_STREAM_TVALID),
        .Q({\FAST_t_opr_U0/tmp_fu_1386_p4 ,hls_fast_corner_U_n_15,hls_fast_corner_U_n_16}),
        .S({hls_fast_corner_CONTROL_BUS_if_U_n_46,hls_fast_corner_CONTROL_BUS_if_U_n_47,hls_fast_corner_CONTROL_BUS_if_U_n_48,hls_fast_corner_CONTROL_BUS_if_U_n_49}),
        .\_cols_reg[10] (\Dilate_U0/tmp_31_i_fu_675_p2 ),
        .\_cols_reg[7] ({hls_fast_corner_U_n_134,hls_fast_corner_U_n_135}),
        .\_rows_reg[10] (\AXIvideo2Mat_U0/exitcond2_i_fu_380_p2 ),
        .\_rows_reg[10]_0 (\Dilate_U0/exitcond389_i_i_i_fu_360_p2 ),
        .\_threhold_reg[7] ({hls_fast_corner_U_n_238,hls_fast_corner_U_n_239,hls_fast_corner_U_n_240,hls_fast_corner_U_n_241}),
        .\_threhold_reg[7]_0 ({hls_fast_corner_U_n_243,hls_fast_corner_U_n_244,hls_fast_corner_U_n_245,hls_fast_corner_U_n_246}),
        .\_threhold_reg[7]_1 ({hls_fast_corner_U_n_248,hls_fast_corner_U_n_249,hls_fast_corner_U_n_250,hls_fast_corner_U_n_251}),
        .\a0_1_i_i_reg_5152_reg[7] (sig_hls_fast_corner_threhold),
        .aclk(aclk),
        .\ap_CS_fsm_reg[0] (\AXIvideo2Mat_U0/ap_NS_fsm ),
        .\ap_CS_fsm_reg[0]_0 (\FAST_t_opr_U0/ap_NS_fsm ),
        .\ap_CS_fsm_reg[0]_1 (\Dilate_U0/ap_NS_fsm ),
        .\ap_CS_fsm_reg[0]_i_2 (hls_fast_corner_CONTROL_BUS_if_U_n_50),
        .\ap_CS_fsm_reg[1] ({\FAST_t_opr_U0/ap_CS_fsm_state2 ,hls_fast_corner_U_n_18}),
        .\ap_CS_fsm_reg[1]_0 ({\Dilate_U0/ap_CS_fsm_state2 ,hls_fast_corner_U_n_256}),
        .\ap_CS_fsm_reg[3] ({\AXIvideo2Mat_U0/ap_CS_fsm_state4 ,hls_fast_corner_U_n_253}),
        .ap_done(ap_done),
        .ap_done_reg(hls_fast_corner_CONTROL_BUS_if_U_n_161),
        .aresetn(aresetn),
        .aresetn_0(hls_fast_corner_U_n_0),
        .\axi_last_V_reg_355_reg[0] ({hls_fast_corner_CONTROL_BUS_if_U_n_206,hls_fast_corner_CONTROL_BUS_if_U_n_207,hls_fast_corner_CONTROL_BUS_if_U_n_208}),
        .\b0_1_i_i_reg_5162_reg[2] (hls_fast_corner_CONTROL_BUS_if_U_n_134),
        .\b0_1_i_i_reg_5162_reg[31] (hls_fast_corner_CONTROL_BUS_if_U_n_64),
        .\b0_1_i_i_reg_5162_reg[3] (hls_fast_corner_CONTROL_BUS_if_U_n_133),
        .\b0_1_i_i_reg_5162_reg[4] (hls_fast_corner_CONTROL_BUS_if_U_n_116),
        .\b0_1_i_i_reg_5162_reg[5] (hls_fast_corner_CONTROL_BUS_if_U_n_115),
        .\b0_1_i_i_reg_5162_reg[6] (hls_fast_corner_CONTROL_BUS_if_U_n_69),
        .\b0_1_i_i_reg_5162_reg[7] (hls_fast_corner_CONTROL_BUS_if_U_n_68),
        .\count_1_i_1_i_i_reg_4878[2]_i_2 (hls_fast_corner_CONTROL_BUS_if_U_n_157),
        .\count_1_i_1_i_i_reg_4878_reg[3] (\FAST_t_opr_U0/tmp_61_2_i_i_fu_2548_p2 ),
        .\count_1_i_1_i_i_reg_4878_reg[3]_i_12 (hls_fast_corner_CONTROL_BUS_if_U_n_120),
        .\count_1_i_1_i_i_reg_4878_reg[3]_i_12_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_76,hls_fast_corner_CONTROL_BUS_if_U_n_77,hls_fast_corner_CONTROL_BUS_if_U_n_78}),
        .\count_1_i_1_i_i_reg_4878_reg[3]_i_3 (hls_fast_corner_CONTROL_BUS_if_U_n_121),
        .\count_1_i_1_i_i_reg_4878_reg[3]_i_3_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_79,hls_fast_corner_CONTROL_BUS_if_U_n_80,hls_fast_corner_CONTROL_BUS_if_U_n_81}),
        .\count_1_i_7_i_i_reg_4840_reg[0] (hls_fast_corner_CONTROL_BUS_if_U_n_21),
        .\count_1_i_7_i_i_reg_4840_reg[0]_i_3 (hls_fast_corner_U_n_136),
        .\count_1_i_7_i_i_reg_4840_reg[0]_i_3_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_53,hls_fast_corner_CONTROL_BUS_if_U_n_54,hls_fast_corner_CONTROL_BUS_if_U_n_55}),
        .\count_1_i_7_i_i_reg_4840_reg[0]_i_4 (hls_fast_corner_CONTROL_BUS_if_U_n_132),
        .\count_1_i_7_i_i_reg_4840_reg[0]_i_4_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_112,hls_fast_corner_CONTROL_BUS_if_U_n_113,hls_fast_corner_CONTROL_BUS_if_U_n_114}),
        .\count_1_i_7_i_i_reg_4840_reg[3] ({hls_fast_corner_CONTROL_BUS_if_U_n_16,\FAST_t_opr_U0/count_1_i_6_i_i_fu_2484_p3 ,hls_fast_corner_CONTROL_BUS_if_U_n_18}),
        .\count_1_i_7_i_i_reg_4840_reg[3]_i_4 (hls_fast_corner_CONTROL_BUS_if_U_n_117),
        .\count_1_i_7_i_i_reg_4840_reg[3]_i_4_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_65,hls_fast_corner_CONTROL_BUS_if_U_n_66,hls_fast_corner_CONTROL_BUS_if_U_n_67}),
        .\exitcond388_i_i_i_reg_1187_reg[0] ({hls_fast_corner_CONTROL_BUS_if_U_n_201,hls_fast_corner_CONTROL_BUS_if_U_n_202,hls_fast_corner_CONTROL_BUS_if_U_n_203,hls_fast_corner_CONTROL_BUS_if_U_n_204}),
        .exitcond389_i_i_i_fu_360_p2_carry(hls_fast_corner_CONTROL_BUS_if_U_n_233),
        .exitcond389_i_i_i_fu_360_p2_carry_0(hls_fast_corner_CONTROL_BUS_if_U_n_195),
        .\exitcond4_i_i_reg_4507_reg[0] (\FAST_t_opr_U0/exitcond4_i_i_fu_1402_p2 ),
        .\exitcond4_i_i_reg_4507_reg[0]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_227),
        .\flag_val_V_assign_lo_3_reg_4686_reg[0] (\FAST_t_opr_U0/tmp_61_1_i_i_fu_2012_p2 ),
        .\flag_val_V_assign_lo_3_reg_4686_reg[1] (hls_fast_corner_CONTROL_BUS_if_U_n_230),
        .\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2 (hls_fast_corner_CONTROL_BUS_if_U_n_119),
        .\flag_val_V_assign_lo_3_reg_4686_reg[1]_i_2_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_73,hls_fast_corner_CONTROL_BUS_if_U_n_74,hls_fast_corner_CONTROL_BUS_if_U_n_75}),
        .\flag_val_V_assign_lo_reg_4676_reg[0] (\FAST_t_opr_U0/tmp_55_i_i_fu_1912_p2 ),
        .\flag_val_V_assign_lo_reg_4676_reg[1] (hls_fast_corner_CONTROL_BUS_if_U_n_151),
        .i_V_reg_3410(\Mat2AXIvideo_U0/i_V_reg_3410 ),
        .\i_i_reg_207_reg[10] ({hls_fast_corner_U_n_313,hls_fast_corner_U_n_314,hls_fast_corner_U_n_315,hls_fast_corner_U_n_316,hls_fast_corner_U_n_317,hls_fast_corner_U_n_318,hls_fast_corner_U_n_319,hls_fast_corner_U_n_320,hls_fast_corner_U_n_321,hls_fast_corner_U_n_322,hls_fast_corner_U_n_323}),
        .\j_V_reg_4511_reg[0] (\FAST_t_opr_U0/j_V_fu_1407_p2 ),
        .\j_V_reg_4511_reg[10] (\FAST_t_opr_U0/tmp_15_fu_1445_p4 ),
        .\j_V_reg_4511_reg[1] (hls_fast_corner_U_n_133),
        .\j_V_reg_4511_reg[2] (hls_fast_corner_U_n_5),
        .\j_i_reg_218_reg[0] ({hls_fast_corner_CONTROL_BUS_if_U_n_178,hls_fast_corner_CONTROL_BUS_if_U_n_179,hls_fast_corner_CONTROL_BUS_if_U_n_180,hls_fast_corner_CONTROL_BUS_if_U_n_181}),
        .\j_i_reg_218_reg[0]_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_182,hls_fast_corner_CONTROL_BUS_if_U_n_183,hls_fast_corner_CONTROL_BUS_if_U_n_184,hls_fast_corner_CONTROL_BUS_if_U_n_185}),
        .\j_i_reg_218_reg[10] (\CvtColor_U0/j_i_reg_218_reg ),
        .\lhs_V_i_i_reg_4615_reg[7] (\FAST_t_opr_U0/r_V_i_i_64_fu_2199_p29_out ),
        .\lhs_V_i_i_reg_4615_reg[7]_0 (hls_fast_corner_U_n_152),
        .\lhs_V_i_i_reg_4615_reg[7]_1 (\FAST_t_opr_U0/r_V_6_1_i_i_fu_1977_p26_out ),
        .\lhs_V_i_i_reg_4615_reg[7]_2 (\FAST_t_opr_U0/r_V_6_i_i_fu_1907_p27_out ),
        .\lhs_V_i_i_reg_4615_reg[7]_3 (\FAST_t_opr_U0/r_V_8_i_i_fu_2247_p28_out ),
        .\lhs_V_i_i_reg_4615_reg[7]_4 (hls_fast_corner_U_n_237),
        .\lhs_V_i_i_reg_4615_reg[7]_5 (hls_fast_corner_U_n_242),
        .\lhs_V_i_i_reg_4615_reg[7]_6 (hls_fast_corner_U_n_247),
        .\not_or_cond11_i_i_reg_4852_reg[0] (hls_fast_corner_CONTROL_BUS_if_U_n_231),
        .\or_cond12_i_i_reg_4830_reg[0] (\FAST_t_opr_U0/tmp_61_i_i_fu_1942_p2 ),
        .\or_cond12_i_i_reg_4830_reg[0]_0 (\FAST_t_opr_U0/tmp_55_7_i_i_fu_2260_p2 ),
        .\or_cond12_i_i_reg_4830_reg[0]_1 (hls_fast_corner_CONTROL_BUS_if_U_n_229),
        .\or_cond12_i_i_reg_4830_reg[0]_2 (hls_fast_corner_CONTROL_BUS_if_U_n_228),
        .\or_cond13_i_i_reg_4846_reg[0]_i_2 (hls_fast_corner_CONTROL_BUS_if_U_n_118),
        .\or_cond13_i_i_reg_4846_reg[0]_i_2_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_70,hls_fast_corner_CONTROL_BUS_if_U_n_71,hls_fast_corner_CONTROL_BUS_if_U_n_72}),
        .\or_cond20_i_i_reg_4920_reg[0]_i_4 (hls_fast_corner_CONTROL_BUS_if_U_n_125),
        .\or_cond20_i_i_reg_4920_reg[0]_i_4_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_91,hls_fast_corner_CONTROL_BUS_if_U_n_92,hls_fast_corner_CONTROL_BUS_if_U_n_93}),
        .\or_cond5_i_i_reg_4749_reg[0] (\FAST_t_opr_U0/tmp_55_1_i_i_fu_1982_p2 ),
        .\or_cond5_i_i_reg_4749_reg[0]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_150),
        .\or_cond5_i_i_reg_4749_reg[0]_i_2 (hls_fast_corner_CONTROL_BUS_if_U_n_126),
        .\or_cond5_i_i_reg_4749_reg[0]_i_2_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_94,hls_fast_corner_CONTROL_BUS_if_U_n_95,hls_fast_corner_CONTROL_BUS_if_U_n_96}),
        .\or_cond5_i_i_reg_4749_reg[0]_i_3 (hls_fast_corner_CONTROL_BUS_if_U_n_127),
        .\or_cond5_i_i_reg_4749_reg[0]_i_3_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_97,hls_fast_corner_CONTROL_BUS_if_U_n_98,hls_fast_corner_CONTROL_BUS_if_U_n_99}),
        .\or_cond7_i_i_reg_4780_reg[0]_i_2 (hls_fast_corner_U_n_140),
        .\or_cond7_i_i_reg_4780_reg[0]_i_3 (hls_fast_corner_CONTROL_BUS_if_U_n_128),
        .\or_cond7_i_i_reg_4780_reg[0]_i_3_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_100,hls_fast_corner_CONTROL_BUS_if_U_n_101,hls_fast_corner_CONTROL_BUS_if_U_n_102}),
        .\or_cond8_i_i_reg_4795_reg[0]_i_2 (hls_fast_corner_CONTROL_BUS_if_U_n_129),
        .\or_cond8_i_i_reg_4795_reg[0]_i_2_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_103,hls_fast_corner_CONTROL_BUS_if_U_n_104,hls_fast_corner_CONTROL_BUS_if_U_n_105}),
        .\or_cond9_i_i_reg_4810_reg[0]_i_3 (hls_fast_corner_CONTROL_BUS_if_U_n_130),
        .\or_cond9_i_i_reg_4810_reg[0]_i_3_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_106,hls_fast_corner_CONTROL_BUS_if_U_n_107,hls_fast_corner_CONTROL_BUS_if_U_n_108}),
        .\or_cond9_i_i_reg_4810_reg[0]_i_4 (hls_fast_corner_CONTROL_BUS_if_U_n_131),
        .\or_cond9_i_i_reg_4810_reg[0]_i_4_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_109,hls_fast_corner_CONTROL_BUS_if_U_n_110,hls_fast_corner_CONTROL_BUS_if_U_n_111}),
        .\or_cond_i_i_i_i_reg_1196_reg[0] (hls_fast_corner_CONTROL_BUS_if_U_n_186),
        .p_0_in(\FAST_t_opr_U0/p_0_in ),
        .p_10_in(\FAST_t_opr_U0/p_10_in ),
        .p_8_in(\FAST_t_opr_U0/p_8_in ),
        .p_9_in(\FAST_t_opr_U0/p_9_in ),
        .\r_V_1_i_i_reg_4636_reg[7] ({hls_fast_corner_U_n_197,hls_fast_corner_U_n_198,hls_fast_corner_U_n_199,hls_fast_corner_U_n_200}),
        .\r_V_1_i_i_reg_4636_reg[8] (\FAST_t_opr_U0/r_V_1_i_i_reg_4636 ),
        .\r_V_1_i_i_reg_4636_reg[8]_0 (\FAST_t_opr_U0/tmp_56_1_i_i_fu_1986_p2 ),
        .\r_V_1_i_i_reg_4636_reg[8]_1 (hls_fast_corner_U_n_201),
        .\r_V_2_i_i_reg_4643_reg[7] ({hls_fast_corner_U_n_192,hls_fast_corner_U_n_193,hls_fast_corner_U_n_194,hls_fast_corner_U_n_195}),
        .\r_V_2_i_i_reg_4643_reg[8] (\FAST_t_opr_U0/r_V_2_i_i_reg_4643 ),
        .\r_V_2_i_i_reg_4643_reg[8]_0 (\FAST_t_opr_U0/tmp_56_2_i_i_fu_2056_p2 ),
        .\r_V_2_i_i_reg_4643_reg[8]_1 (hls_fast_corner_U_n_196),
        .\r_V_3_i_i_reg_4650_reg[7] ({hls_fast_corner_U_n_187,hls_fast_corner_U_n_188,hls_fast_corner_U_n_189,hls_fast_corner_U_n_190}),
        .\r_V_3_i_i_reg_4650_reg[8] (\FAST_t_opr_U0/r_V_3_i_i_reg_4650 ),
        .\r_V_3_i_i_reg_4650_reg[8]_0 (\FAST_t_opr_U0/tmp_56_3_i_i_fu_2094_p2 ),
        .\r_V_3_i_i_reg_4650_reg[8]_1 (hls_fast_corner_U_n_191),
        .\r_V_4_i_i_reg_4657_reg[7] ({hls_fast_corner_U_n_182,hls_fast_corner_U_n_183,hls_fast_corner_U_n_184,hls_fast_corner_U_n_185}),
        .\r_V_4_i_i_reg_4657_reg[8] (\FAST_t_opr_U0/r_V_4_i_i_reg_4657 ),
        .\r_V_4_i_i_reg_4657_reg[8]_0 (\FAST_t_opr_U0/tmp_56_4_i_i_fu_2132_p2 ),
        .\r_V_4_i_i_reg_4657_reg[8]_1 (hls_fast_corner_U_n_186),
        .\r_V_5_i_i_reg_4664_reg[7] ({hls_fast_corner_U_n_177,hls_fast_corner_U_n_178,hls_fast_corner_U_n_179,hls_fast_corner_U_n_180}),
        .\r_V_5_i_i_reg_4664_reg[8] (\FAST_t_opr_U0/r_V_5_i_i_reg_4664 ),
        .\r_V_5_i_i_reg_4664_reg[8]_0 (\FAST_t_opr_U0/tmp_56_5_i_i_fu_2170_p2 ),
        .\r_V_5_i_i_reg_4664_reg[8]_1 (hls_fast_corner_U_n_181),
        .\r_V_6_2_i_i_reg_4692_reg[7] ({hls_fast_corner_U_n_232,hls_fast_corner_U_n_233,hls_fast_corner_U_n_234,hls_fast_corner_U_n_235}),
        .\r_V_6_2_i_i_reg_4692_reg[8] (\FAST_t_opr_U0/r_V_6_2_i_i_reg_4692 ),
        .\r_V_6_2_i_i_reg_4692_reg[8]_0 (hls_fast_corner_U_n_236),
        .\r_V_6_3_i_i_reg_4699_reg[7] ({hls_fast_corner_U_n_227,hls_fast_corner_U_n_228,hls_fast_corner_U_n_229,hls_fast_corner_U_n_230}),
        .\r_V_6_3_i_i_reg_4699_reg[8] (\FAST_t_opr_U0/r_V_6_3_i_i_reg_4699 ),
        .\r_V_6_3_i_i_reg_4699_reg[8]_0 (hls_fast_corner_U_n_231),
        .\r_V_6_4_i_i_reg_4706_reg[7] ({hls_fast_corner_U_n_222,hls_fast_corner_U_n_223,hls_fast_corner_U_n_224,hls_fast_corner_U_n_225}),
        .\r_V_6_4_i_i_reg_4706_reg[8] (\FAST_t_opr_U0/r_V_6_4_i_i_reg_4706 ),
        .\r_V_6_4_i_i_reg_4706_reg[8]_0 (hls_fast_corner_U_n_226),
        .\r_V_6_5_i_i_reg_4713_reg[7] ({hls_fast_corner_U_n_217,hls_fast_corner_U_n_218,hls_fast_corner_U_n_219,hls_fast_corner_U_n_220}),
        .\r_V_6_5_i_i_reg_4713_reg[8] (\FAST_t_opr_U0/r_V_6_5_i_i_reg_4713 ),
        .\r_V_6_5_i_i_reg_4713_reg[8]_0 (hls_fast_corner_U_n_221),
        .\r_V_6_6_i_i_reg_4725_reg[7] ({hls_fast_corner_U_n_212,hls_fast_corner_U_n_213,hls_fast_corner_U_n_214,hls_fast_corner_U_n_215}),
        .\r_V_6_6_i_i_reg_4725_reg[8] (\FAST_t_opr_U0/r_V_6_6_i_i_reg_4725 ),
        .\r_V_6_6_i_i_reg_4725_reg[8]_0 (hls_fast_corner_U_n_216),
        .\r_V_6_7_i_i_reg_4737_reg[7] ({hls_fast_corner_U_n_207,hls_fast_corner_U_n_208,hls_fast_corner_U_n_209,hls_fast_corner_U_n_210}),
        .\r_V_6_7_i_i_reg_4737_reg[8] (\FAST_t_opr_U0/r_V_6_7_i_i_reg_4737 ),
        .\r_V_6_7_i_i_reg_4737_reg[8]_0 (hls_fast_corner_U_n_211),
        .\r_V_i_i_reg_4629_reg[7] ({hls_fast_corner_U_n_202,hls_fast_corner_U_n_203,hls_fast_corner_U_n_204,hls_fast_corner_U_n_205}),
        .\r_V_i_i_reg_4629_reg[8] (\FAST_t_opr_U0/r_V_i_i_reg_4629 ),
        .\r_V_i_i_reg_4629_reg[8]_0 (\FAST_t_opr_U0/tmp_56_i_i_fu_1916_p2 ),
        .\r_V_i_i_reg_4629_reg[8]_1 (hls_fast_corner_U_n_206),
        .ram_reg(sig_hls_fast_corner_cols),
        .ram_reg_0(hls_fast_corner_CONTROL_BUS_if_U_n_210),
        .ram_reg_1(hls_fast_corner_CONTROL_BUS_if_U_n_211),
        .ram_reg_2(hls_fast_corner_CONTROL_BUS_if_U_n_209),
        .ram_reg_3(hls_fast_corner_CONTROL_BUS_if_U_n_213),
        .ram_reg_4(hls_fast_corner_CONTROL_BUS_if_U_n_212),
        .ram_reg_5(hls_fast_corner_CONTROL_BUS_if_U_n_188),
        .\rdata_reg[2] (hls_fast_corner_CONTROL_BUS_if_U_n_218),
        .\rdata_reg[2]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_219),
        .\rdata_reg[2]_1 (hls_fast_corner_CONTROL_BUS_if_U_n_159),
        .\rdata_reg[2]_2 (hls_fast_corner_CONTROL_BUS_if_U_n_158),
        .\s_axi_CONTROL_BUS_ARADDR[4] (rdata),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_ARVALID_0(hls_fast_corner_U_n_356),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .sig_hls_fast_corner_ap_start(sig_hls_fast_corner_ap_start),
        .\sof_1_i_fu_162_reg[0] ({hls_fast_corner_CONTROL_BUS_if_U_n_166,hls_fast_corner_CONTROL_BUS_if_U_n_167,hls_fast_corner_CONTROL_BUS_if_U_n_168,hls_fast_corner_CONTROL_BUS_if_U_n_169}),
        .\t_V_2_reg_236_reg[10] (\Mat2AXIvideo_U0/t_V_2_reg_236_reg ),
        .\t_V_4_reg_303_reg[0] ({hls_fast_corner_CONTROL_BUS_if_U_n_170,hls_fast_corner_CONTROL_BUS_if_U_n_171,hls_fast_corner_CONTROL_BUS_if_U_n_172,hls_fast_corner_CONTROL_BUS_if_U_n_173}),
        .\t_V_4_reg_303_reg[0]_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_174,hls_fast_corner_CONTROL_BUS_if_U_n_175,hls_fast_corner_CONTROL_BUS_if_U_n_176,hls_fast_corner_CONTROL_BUS_if_U_n_177}),
        .\t_V_4_reg_303_reg[10] (\Duplicate_U0/t_V_4_reg_303_reg ),
        .\t_V_5_reg_285_reg[0] ({hls_fast_corner_CONTROL_BUS_if_U_n_189,hls_fast_corner_CONTROL_BUS_if_U_n_190}),
        .\t_V_5_reg_285_reg[10] ({\Dilate_U0/t_V_5_reg_285_reg ,\Dilate_U0/t_V_5_reg_285_reg__0 }),
        .\t_V_5_reg_285_reg[10]_0 (hls_fast_corner_U_n_337),
        .\t_V_5_reg_285_reg[7] (hls_fast_corner_U_n_357),
        .\t_V_5_reg_285_reg[8] (hls_fast_corner_U_n_336),
        .\t_V_5_reg_285_reg[9] (hls_fast_corner_U_n_335),
        .\t_V_6_reg_248_reg[0] ({hls_fast_corner_CONTROL_BUS_if_U_n_162,hls_fast_corner_CONTROL_BUS_if_U_n_163,hls_fast_corner_CONTROL_BUS_if_U_n_164,hls_fast_corner_CONTROL_BUS_if_U_n_165}),
        .\t_V_6_reg_248_reg[10] (\AXIvideo2Mat_U0/t_V_6_reg_248_reg ),
        .\t_V_reg_225_reg[10] (\Mat2AXIvideo_U0/exitcond2_i_fu_266_p2 ),
        .\t_V_reg_237_reg[10] (\AXIvideo2Mat_U0/t_V_reg_237 ),
        .\t_V_reg_274_reg[10] ({hls_fast_corner_U_n_338,hls_fast_corner_U_n_339,hls_fast_corner_U_n_340,hls_fast_corner_U_n_341,hls_fast_corner_U_n_342,hls_fast_corner_U_n_343,hls_fast_corner_U_n_344,hls_fast_corner_U_n_345,hls_fast_corner_U_n_346,hls_fast_corner_U_n_347}),
        .\t_V_reg_292_reg[10] ({hls_fast_corner_U_n_291,hls_fast_corner_U_n_292,hls_fast_corner_U_n_293,hls_fast_corner_U_n_294,hls_fast_corner_U_n_295,hls_fast_corner_U_n_296,hls_fast_corner_U_n_297,hls_fast_corner_U_n_298,hls_fast_corner_U_n_299,hls_fast_corner_U_n_300,hls_fast_corner_U_n_301}),
        .\t_V_reg_562_reg[7] ({hls_fast_corner_U_n_144,hls_fast_corner_U_n_145}),
        .tmp_204_1_i_fu_491_p2_carry__0(hls_fast_corner_CONTROL_BUS_if_U_n_197),
        .tmp_204_2_i_fu_530_p2_carry__0(hls_fast_corner_CONTROL_BUS_if_U_n_205),
        .\tmp_20_i_reg_1143_reg[0] ({hls_fast_corner_CONTROL_BUS_if_U_n_222,hls_fast_corner_CONTROL_BUS_if_U_n_223,hls_fast_corner_CONTROL_BUS_if_U_n_224,hls_fast_corner_CONTROL_BUS_if_U_n_225}),
        .\tmp_20_i_reg_1143_reg[0]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_200),
        .\tmp_23_i_reg_1165_reg[0] ({hls_fast_corner_CONTROL_BUS_if_U_n_198,hls_fast_corner_CONTROL_BUS_if_U_n_199}),
        .\tmp_23_i_reg_1165_reg[0]_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_191,hls_fast_corner_CONTROL_BUS_if_U_n_192,hls_fast_corner_CONTROL_BUS_if_U_n_193,hls_fast_corner_CONTROL_BUS_if_U_n_194}),
        .\tmp_23_i_reg_1165_reg[0]_1 (hls_fast_corner_CONTROL_BUS_if_U_n_226),
        .\tmp_23_i_reg_1165_reg[0]_2 (sig_hls_fast_corner_rows),
        .tmp_26_i_fu_441_p2_carry__0(hls_fast_corner_CONTROL_BUS_if_U_n_232),
        .\tmp_2_i_i_reg_4488_reg[0] (hls_fast_corner_CONTROL_BUS_if_U_n_51),
        .tmp_31_i_fu_675_p2_carry__0(hls_fast_corner_CONTROL_BUS_if_U_n_196),
        .\tmp_60_10_i_i_reg_4863_reg[0] (\FAST_t_opr_U0/tmp_61_3_i_i_fu_2578_p2 ),
        .\tmp_60_10_i_i_reg_4863_reg[0]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_156),
        .\tmp_60_11_i_i_reg_4884_reg[0] (\FAST_t_opr_U0/tmp_61_4_i_i_fu_2608_p2 ),
        .\tmp_60_11_i_i_reg_4884_reg[0]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_155),
        .\tmp_60_11_i_i_reg_4884_reg[0]_i_2 (hls_fast_corner_CONTROL_BUS_if_U_n_122),
        .\tmp_60_11_i_i_reg_4884_reg[0]_i_2_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_82,hls_fast_corner_CONTROL_BUS_if_U_n_83,hls_fast_corner_CONTROL_BUS_if_U_n_84}),
        .\tmp_60_12_i_i_reg_4896_reg[0] (\FAST_t_opr_U0/tmp_61_5_i_i_fu_2638_p2 ),
        .\tmp_60_12_i_i_reg_4896_reg[0]_0 (\FAST_t_opr_U0/tmp_61_6_i_i_fu_2668_p2 ),
        .\tmp_60_12_i_i_reg_4896_reg[0]_1 (hls_fast_corner_CONTROL_BUS_if_U_n_153),
        .\tmp_60_12_i_i_reg_4896_reg[0]_2 (hls_fast_corner_CONTROL_BUS_if_U_n_154),
        .\tmp_60_12_i_i_reg_4896_reg[0]_i_2 (hls_fast_corner_CONTROL_BUS_if_U_n_123),
        .\tmp_60_12_i_i_reg_4896_reg[0]_i_2_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_85,hls_fast_corner_CONTROL_BUS_if_U_n_86,hls_fast_corner_CONTROL_BUS_if_U_n_87}),
        .\tmp_60_13_i_i_reg_4908_reg[0] (\FAST_t_opr_U0/tmp_61_7_i_i_fu_2698_p2 ),
        .\tmp_60_13_i_i_reg_4908_reg[0]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_152),
        .\tmp_60_13_i_i_reg_4908_reg[0]_i_2 (hls_fast_corner_CONTROL_BUS_if_U_n_124),
        .\tmp_60_13_i_i_reg_4908_reg[0]_i_2_0 ({hls_fast_corner_CONTROL_BUS_if_U_n_88,hls_fast_corner_CONTROL_BUS_if_U_n_89,hls_fast_corner_CONTROL_BUS_if_U_n_90}),
        .\tmp_60_1_not_i_i_reg_4755_reg[0] (\FAST_t_opr_U0/tmp_55_2_i_i_fu_2052_p2 ),
        .\tmp_60_1_not_i_i_reg_4755_reg[0]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_149),
        .\tmp_60_2_not_i_i_reg_4770_reg[0] (\FAST_t_opr_U0/tmp_55_3_i_i_fu_2090_p2 ),
        .\tmp_60_2_not_i_i_reg_4770_reg[0]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_148),
        .\tmp_60_3_not_i_i_reg_4785_reg[0] (\FAST_t_opr_U0/tmp_55_4_i_i_fu_2128_p2 ),
        .\tmp_60_3_not_i_i_reg_4785_reg[0]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_147),
        .\tmp_60_4_not_i_i_reg_4800_reg[0] (\FAST_t_opr_U0/tmp_55_5_i_i_fu_2166_p2 ),
        .\tmp_60_4_not_i_i_reg_4800_reg[0]_0 (hls_fast_corner_CONTROL_BUS_if_U_n_146),
        .tmp_62_1_i_i_fu_2316_p2(\FAST_t_opr_U0/tmp_62_1_i_i_fu_2316_p2 ),
        .tmp_62_2_i_i_fu_2334_p2(\FAST_t_opr_U0/tmp_62_2_i_i_fu_2334_p2 ),
        .tmp_62_3_i_i_fu_2352_p2(\FAST_t_opr_U0/tmp_62_3_i_i_fu_2352_p2 ),
        .tmp_62_4_i_i_fu_2370_p2(\FAST_t_opr_U0/tmp_62_4_i_i_fu_2370_p2 ),
        .tmp_62_5_i_i_fu_2388_p2(\FAST_t_opr_U0/tmp_62_5_i_i_fu_2388_p2 ),
        .tmp_62_i_i_fu_2298_p2(\FAST_t_opr_U0/tmp_62_i_i_fu_2298_p2 ),
        .tmp_64_7_i_i_fu_2510_p2(\FAST_t_opr_U0/tmp_64_7_i_i_fu_2510_p2 ));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s
   (Q,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_1 ,
    CO,
    DI,
    E,
    aclk,
    ap_reg_pp0_iter6_r_V_1_i_i_reg_4636,
    ap_reg_pp0_iter6_r_V_2_i_i_reg_4643,
    D,
    \ap_return_reg[31]_2 ,
    \ap_return_reg[31]_i_4_0 ,
    \ap_return_reg[31]_i_4_1 ,
    \ap_return_reg[31]_i_3_0 ,
    \ap_return_reg[31]_i_3_1 ,
    \ap_return_reg[31]_3 ,
    \ap_return_reg[31]_4 );
  output [8:0]Q;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]\ap_return_reg[31]_1 ;
  input [0:0]CO;
  input [0:0]DI;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter6_r_V_1_i_i_reg_4636;
  input [7:0]ap_reg_pp0_iter6_r_V_2_i_i_reg_4643;
  input [0:0]D;
  input [0:0]\ap_return_reg[31]_2 ;
  input [3:0]\ap_return_reg[31]_i_4_0 ;
  input [3:0]\ap_return_reg[31]_i_4_1 ;
  input [3:0]\ap_return_reg[31]_i_3_0 ;
  input [3:0]\ap_return_reg[31]_i_3_1 ;
  input [3:0]\ap_return_reg[31]_3 ;
  input [3:0]\ap_return_reg[31]_4 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter6_r_V_1_i_i_reg_4636;
  wire [7:0]ap_reg_pp0_iter6_r_V_2_i_i_reg_4643;
  wire \ap_return[31]_i_10__15_n_0 ;
  wire \ap_return[31]_i_11__15_n_0 ;
  wire \ap_return[31]_i_13__14_n_0 ;
  wire \ap_return[31]_i_14__15_n_0 ;
  wire \ap_return[31]_i_15__15_n_0 ;
  wire \ap_return[31]_i_16__15_n_0 ;
  wire \ap_return[31]_i_17__15_n_0 ;
  wire \ap_return[31]_i_18__15_n_0 ;
  wire \ap_return[31]_i_19__15_n_0 ;
  wire \ap_return[31]_i_20__15_n_0 ;
  wire \ap_return[31]_i_22__14_n_0 ;
  wire \ap_return[31]_i_23__15_n_0 ;
  wire \ap_return[31]_i_24__15_n_0 ;
  wire \ap_return[31]_i_25__15_n_0 ;
  wire \ap_return[31]_i_26__15_n_0 ;
  wire \ap_return[31]_i_27__15_n_0 ;
  wire \ap_return[31]_i_28__15_n_0 ;
  wire \ap_return[31]_i_29__15_n_0 ;
  wire \ap_return[31]_i_31_n_0 ;
  wire \ap_return[31]_i_32_n_0 ;
  wire \ap_return[31]_i_33_n_0 ;
  wire \ap_return[31]_i_34_n_0 ;
  wire \ap_return[31]_i_35_n_0 ;
  wire \ap_return[31]_i_36_n_0 ;
  wire \ap_return[31]_i_37_n_0 ;
  wire \ap_return[31]_i_38_n_0 ;
  wire \ap_return[31]_i_5__15_n_0 ;
  wire \ap_return[31]_i_6__15_n_0 ;
  wire \ap_return[31]_i_7__15_n_0 ;
  wire \ap_return[31]_i_8__15_n_0 ;
  wire \ap_return[31]_i_9__15_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire [0:0]\ap_return_reg[31]_2 ;
  wire [3:0]\ap_return_reg[31]_3 ;
  wire [3:0]\ap_return_reg[31]_4 ;
  wire \ap_return_reg[31]_i_12__3_n_0 ;
  wire \ap_return_reg[31]_i_12__3_n_1 ;
  wire \ap_return_reg[31]_i_12__3_n_2 ;
  wire \ap_return_reg[31]_i_12__3_n_3 ;
  wire \ap_return_reg[31]_i_13_n_0 ;
  wire \ap_return_reg[31]_i_13_n_1 ;
  wire \ap_return_reg[31]_i_13_n_2 ;
  wire \ap_return_reg[31]_i_13_n_3 ;
  wire \ap_return_reg[31]_i_22_n_0 ;
  wire \ap_return_reg[31]_i_22_n_1 ;
  wire \ap_return_reg[31]_i_22_n_2 ;
  wire \ap_return_reg[31]_i_22_n_3 ;
  wire \ap_return_reg[31]_i_2__3_n_1 ;
  wire \ap_return_reg[31]_i_2__3_n_2 ;
  wire \ap_return_reg[31]_i_2__3_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_3_0 ;
  wire [3:0]\ap_return_reg[31]_i_3_1 ;
  wire \ap_return_reg[31]_i_3__4_n_0 ;
  wire \ap_return_reg[31]_i_3__4_n_1 ;
  wire \ap_return_reg[31]_i_3__4_n_2 ;
  wire \ap_return_reg[31]_i_3__4_n_3 ;
  wire \ap_return_reg[31]_i_3_n_1 ;
  wire \ap_return_reg[31]_i_3_n_2 ;
  wire \ap_return_reg[31]_i_3_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_4_0 ;
  wire [3:0]\ap_return_reg[31]_i_4_1 ;
  wire \ap_return_reg[31]_i_4_n_0 ;
  wire \ap_return_reg[31]_i_4_n_1 ;
  wire \ap_return_reg[31]_i_4_n_2 ;
  wire \ap_return_reg[31]_i_4_n_3 ;
  wire \tmp_67_1_i_i_min_int_s_fu_602/p_0_in ;
  wire [31:0]tmp_67_1_i_i_min_int_s_fu_602_ap_return;
  wire \tmp_74_1_i_i_min_int_s_fu_632/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_4_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[0]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[0]),
        .I2(\tmp_67_1_i_i_min_int_s_fu_602/p_0_in ),
        .O(tmp_67_1_i_i_min_int_s_fu_602_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_1 [0]),
        .I2(\tmp_74_1_i_i_min_int_s_fu_632/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[1]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[1]),
        .I2(\tmp_67_1_i_i_min_int_s_fu_602/p_0_in ),
        .O(tmp_67_1_i_i_min_int_s_fu_602_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__4 
       (.I0(Q[1]),
        .I1(\ap_return_reg[31]_1 [1]),
        .I2(\tmp_74_1_i_i_min_int_s_fu_632/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[2]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[2]),
        .I2(\tmp_67_1_i_i_min_int_s_fu_602/p_0_in ),
        .O(tmp_67_1_i_i_min_int_s_fu_602_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__4 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_1 [2]),
        .I2(\tmp_74_1_i_i_min_int_s_fu_632/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_10__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_11__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__14 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_13__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_14__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_15__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_16__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_17__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_18__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_19__15_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__3 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .I2(\tmp_74_1_i_i_min_int_s_fu_632/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_2 
       (.I0(D),
        .I1(\ap_return_reg[31]_2 ),
        .I2(\tmp_67_1_i_i_min_int_s_fu_602/p_0_in ),
        .O(tmp_67_1_i_i_min_int_s_fu_602_ap_return[31]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_20__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__14 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_22__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_23__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_24__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_25__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_26__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_27__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_28__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_29__15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[6]),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[6]),
        .I2(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[7]),
        .I3(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[7]),
        .O(\ap_return[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[4]),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[4]),
        .I2(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[5]),
        .I3(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[5]),
        .O(\ap_return[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[2]),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[2]),
        .I2(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[3]),
        .I3(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[3]),
        .O(\ap_return[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_34 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[0]),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[0]),
        .I2(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[1]),
        .I3(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[1]),
        .O(\ap_return[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[6]),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[6]),
        .I2(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[7]),
        .I3(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[7]),
        .O(\ap_return[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[4]),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[4]),
        .I2(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[5]),
        .I3(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[5]),
        .O(\ap_return[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[2]),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[2]),
        .I2(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[3]),
        .I3(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[3]),
        .O(\ap_return[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_38 
       (.I0(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[0]),
        .I1(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[0]),
        .I2(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[1]),
        .I3(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[1]),
        .O(\ap_return[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_5__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_6__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_7__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_8__15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_9__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[3]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[3]),
        .I2(\tmp_67_1_i_i_min_int_s_fu_602/p_0_in ),
        .O(tmp_67_1_i_i_min_int_s_fu_602_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__4 
       (.I0(Q[3]),
        .I1(\ap_return_reg[31]_1 [3]),
        .I2(\tmp_74_1_i_i_min_int_s_fu_632/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[4]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[4]),
        .I2(\tmp_67_1_i_i_min_int_s_fu_602/p_0_in ),
        .O(tmp_67_1_i_i_min_int_s_fu_602_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__4 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_1 [4]),
        .I2(\tmp_74_1_i_i_min_int_s_fu_632/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[5]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[5]),
        .I2(\tmp_67_1_i_i_min_int_s_fu_602/p_0_in ),
        .O(tmp_67_1_i_i_min_int_s_fu_602_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__4 
       (.I0(Q[5]),
        .I1(\ap_return_reg[31]_1 [5]),
        .I2(\tmp_74_1_i_i_min_int_s_fu_632/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[6]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[6]),
        .I2(\tmp_67_1_i_i_min_int_s_fu_602/p_0_in ),
        .O(tmp_67_1_i_i_min_int_s_fu_602_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__4 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_1 [6]),
        .I2(\tmp_74_1_i_i_min_int_s_fu_632/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[7]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[7]),
        .I2(\tmp_67_1_i_i_min_int_s_fu_602/p_0_in ),
        .O(tmp_67_1_i_i_min_int_s_fu_602_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__4 
       (.I0(Q[7]),
        .I1(\ap_return_reg[31]_1 [7]),
        .I2(\tmp_74_1_i_i_min_int_s_fu_632/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_1_i_i_min_int_s_fu_602_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_1_i_i_min_int_s_fu_602_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_1_i_i_min_int_s_fu_602_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_1_i_i_min_int_s_fu_602_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__3 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__3_n_0 ,\ap_return_reg[31]_i_12__3_n_1 ,\ap_return_reg[31]_i_12__3_n_2 ,\ap_return_reg[31]_i_12__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__14_n_0 ,\ap_return[31]_i_23__15_n_0 ,\ap_return[31]_i_24__15_n_0 ,\ap_return[31]_i_25__15_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__3_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__15_n_0 ,\ap_return[31]_i_27__15_n_0 ,\ap_return[31]_i_28__15_n_0 ,\ap_return[31]_i_29__15_n_0 }));
  CARRY4 \ap_return_reg[31]_i_13 
       (.CI(\ap_return_reg[31]_i_22_n_0 ),
        .CO({\ap_return_reg[31]_i_13_n_0 ,\ap_return_reg[31]_i_13_n_1 ,\ap_return_reg[31]_i_13_n_2 ,\ap_return_reg[31]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_4_0 ),
        .O(\NLW_ap_return_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_4_1 ));
  CARRY4 \ap_return_reg[31]_i_22 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_22_n_0 ,\ap_return_reg[31]_i_22_n_1 ,\ap_return_reg[31]_i_22_n_2 ,\ap_return_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_31_n_0 ,\ap_return[31]_i_32_n_0 ,\ap_return[31]_i_33_n_0 ,\ap_return[31]_i_34_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_35_n_0 ,\ap_return[31]_i_36_n_0 ,\ap_return[31]_i_37_n_0 ,\ap_return[31]_i_38_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__3 
       (.CI(\ap_return_reg[31]_i_3__4_n_0 ),
        .CO({\tmp_74_1_i_i_min_int_s_fu_632/p_0_in ,\ap_return_reg[31]_i_2__3_n_1 ,\ap_return_reg[31]_i_2__3_n_2 ,\ap_return_reg[31]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__15_n_0 ,\ap_return[31]_i_6__15_n_0 ,\ap_return[31]_i_7__15_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__3_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__15_n_0 ,\ap_return[31]_i_9__15_n_0 ,\ap_return[31]_i_10__15_n_0 ,\ap_return[31]_i_11__15_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3 
       (.CI(\ap_return_reg[31]_i_4_n_0 ),
        .CO({\tmp_67_1_i_i_min_int_s_fu_602/p_0_in ,\ap_return_reg[31]_i_3_n_1 ,\ap_return_reg[31]_i_3_n_2 ,\ap_return_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_3 ),
        .O(\NLW_ap_return_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_4 ));
  CARRY4 \ap_return_reg[31]_i_3__4 
       (.CI(\ap_return_reg[31]_i_12__3_n_0 ),
        .CO({\ap_return_reg[31]_i_3__4_n_0 ,\ap_return_reg[31]_i_3__4_n_1 ,\ap_return_reg[31]_i_3__4_n_2 ,\ap_return_reg[31]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__14_n_0 ,\ap_return[31]_i_14__15_n_0 ,\ap_return[31]_i_15__15_n_0 ,\ap_return[31]_i_16__15_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__4_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__15_n_0 ,\ap_return[31]_i_18__15_n_0 ,\ap_return[31]_i_19__15_n_0 ,\ap_return[31]_i_20__15_n_0 }));
  CARRY4 \ap_return_reg[31]_i_4 
       (.CI(\ap_return_reg[31]_i_13_n_0 ),
        .CO({\ap_return_reg[31]_i_4_n_0 ,\ap_return_reg[31]_i_4_n_1 ,\ap_return_reg[31]_i_4_n_2 ,\ap_return_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3_0 ),
        .O(\NLW_ap_return_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3_1 ));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_1_i_i_min_int_s_fu_602_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_1_i_i_min_int_s_fu_602_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_1_i_i_min_int_s_fu_602_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_1_i_i_min_int_s_fu_602_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_1_i_i_min_int_s_fu_602_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_25
   (Q,
    DI,
    CO,
    \ap_return_reg[31]_i_2__22 ,
    E,
    aclk,
    ap_reg_pp0_iter6_r_V_1_i_i_reg_4636,
    ap_reg_pp0_iter6_r_V_2_i_i_reg_4643,
    D,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_i_3__18_0 ,
    \ap_return_reg[31]_i_3__18_1 ,
    \ap_return_reg[31]_i_2__17_0 ,
    \ap_return_reg[31]_i_2__17_1 ,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_2 );
  output [8:0]Q;
  output [0:0]DI;
  output [0:0]CO;
  input [8:0]\ap_return_reg[31]_i_2__22 ;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter6_r_V_1_i_i_reg_4636;
  input [7:0]ap_reg_pp0_iter6_r_V_2_i_i_reg_4643;
  input [0:0]D;
  input [0:0]\ap_return_reg[31]_0 ;
  input [3:0]\ap_return_reg[31]_i_3__18_0 ;
  input [3:0]\ap_return_reg[31]_i_3__18_1 ;
  input [3:0]\ap_return_reg[31]_i_2__17_0 ;
  input [3:0]\ap_return_reg[31]_i_2__17_1 ;
  input [3:0]\ap_return_reg[31]_1 ;
  input [3:0]\ap_return_reg[31]_2 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter6_r_V_1_i_i_reg_4636;
  wire [7:0]ap_reg_pp0_iter6_r_V_2_i_i_reg_4643;
  wire \ap_return[31]_i_30__17_n_0 ;
  wire \ap_return[31]_i_30__22_n_0 ;
  wire \ap_return[31]_i_31__18_n_0 ;
  wire \ap_return[31]_i_31__23_n_0 ;
  wire \ap_return[31]_i_32__18_n_0 ;
  wire \ap_return[31]_i_32__23_n_0 ;
  wire \ap_return[31]_i_33__18_n_0 ;
  wire \ap_return[31]_i_33__23_n_0 ;
  wire \ap_return[31]_i_34__18_n_0 ;
  wire \ap_return[31]_i_34__23_n_0 ;
  wire \ap_return[31]_i_35__18_n_0 ;
  wire \ap_return[31]_i_35__23_n_0 ;
  wire \ap_return[31]_i_36__18_n_0 ;
  wire \ap_return[31]_i_36__23_n_0 ;
  wire \ap_return[31]_i_37__18_n_0 ;
  wire \ap_return[31]_i_37__23_n_0 ;
  wire [0:0]\ap_return_reg[31]_0 ;
  wire [3:0]\ap_return_reg[31]_1 ;
  wire [3:0]\ap_return_reg[31]_2 ;
  wire \ap_return_reg[31]_i_12__17_n_0 ;
  wire \ap_return_reg[31]_i_12__17_n_1 ;
  wire \ap_return_reg[31]_i_12__17_n_2 ;
  wire \ap_return_reg[31]_i_12__17_n_3 ;
  wire \ap_return_reg[31]_i_21__17_n_0 ;
  wire \ap_return_reg[31]_i_21__17_n_1 ;
  wire \ap_return_reg[31]_i_21__17_n_2 ;
  wire \ap_return_reg[31]_i_21__17_n_3 ;
  wire \ap_return_reg[31]_i_21__22_n_1 ;
  wire \ap_return_reg[31]_i_21__22_n_2 ;
  wire \ap_return_reg[31]_i_21__22_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__17_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__17_1 ;
  wire \ap_return_reg[31]_i_2__17_n_1 ;
  wire \ap_return_reg[31]_i_2__17_n_2 ;
  wire \ap_return_reg[31]_i_2__17_n_3 ;
  wire [8:0]\ap_return_reg[31]_i_2__22 ;
  wire [3:0]\ap_return_reg[31]_i_3__18_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__18_1 ;
  wire \ap_return_reg[31]_i_3__18_n_0 ;
  wire \ap_return_reg[31]_i_3__18_n_1 ;
  wire \ap_return_reg[31]_i_3__18_n_2 ;
  wire \ap_return_reg[31]_i_3__18_n_3 ;
  wire \tmp_69_1_i_i_max_int_s_fu_945/p_0_in ;
  wire [31:0]tmp_69_1_i_i_max_int_s_fu_945_ap_return;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__17_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__17_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__17_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__18_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[0]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[0]),
        .I2(\tmp_69_1_i_i_max_int_s_fu_945/p_0_in ),
        .O(tmp_69_1_i_i_max_int_s_fu_945_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[1]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[1]),
        .I2(\tmp_69_1_i_i_max_int_s_fu_945/p_0_in ),
        .O(tmp_69_1_i_i_max_int_s_fu_945_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[2]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[2]),
        .I2(\tmp_69_1_i_i_max_int_s_fu_945/p_0_in ),
        .O(tmp_69_1_i_i_max_int_s_fu_945_ap_return[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__17 
       (.I0(D),
        .I1(\ap_return_reg[31]_0 ),
        .I2(\tmp_69_1_i_i_max_int_s_fu_945/p_0_in ),
        .O(tmp_69_1_i_i_max_int_s_fu_945_ap_return[31]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__17 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[6]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[6]),
        .I2(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[7]),
        .I3(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[7]),
        .O(\ap_return[31]_i_30__17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__22 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__22 [6]),
        .I2(\ap_return_reg[31]_i_2__22 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[4]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[4]),
        .I2(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[5]),
        .I3(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[5]),
        .O(\ap_return[31]_i_31__18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__23 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__22 [4]),
        .I2(\ap_return_reg[31]_i_2__22 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[2]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[2]),
        .I2(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[3]),
        .I3(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[3]),
        .O(\ap_return[31]_i_32__18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__23 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__22 [2]),
        .I2(\ap_return_reg[31]_i_2__22 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[0]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[0]),
        .I2(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[1]),
        .I3(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[1]),
        .O(\ap_return[31]_i_33__18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__23 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__22 [0]),
        .I2(\ap_return_reg[31]_i_2__22 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[6]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[6]),
        .I2(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[7]),
        .I3(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[7]),
        .O(\ap_return[31]_i_34__18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__23 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__22 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_i_2__22 [7]),
        .O(\ap_return[31]_i_34__23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[4]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[4]),
        .I2(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[5]),
        .I3(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[5]),
        .O(\ap_return[31]_i_35__18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__23 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__22 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_i_2__22 [5]),
        .O(\ap_return[31]_i_35__23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[2]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[2]),
        .I2(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[3]),
        .I3(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[3]),
        .O(\ap_return[31]_i_36__18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__23 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__22 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_i_2__22 [3]),
        .O(\ap_return[31]_i_36__23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[0]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[0]),
        .I2(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[1]),
        .I3(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[1]),
        .O(\ap_return[31]_i_37__18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__23 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__22 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_i_2__22 [1]),
        .O(\ap_return[31]_i_37__23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_i_2__22 [8]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[3]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[3]),
        .I2(\tmp_69_1_i_i_max_int_s_fu_945/p_0_in ),
        .O(tmp_69_1_i_i_max_int_s_fu_945_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[4]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[4]),
        .I2(\tmp_69_1_i_i_max_int_s_fu_945/p_0_in ),
        .O(tmp_69_1_i_i_max_int_s_fu_945_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[5]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[5]),
        .I2(\tmp_69_1_i_i_max_int_s_fu_945/p_0_in ),
        .O(tmp_69_1_i_i_max_int_s_fu_945_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[6]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[6]),
        .I2(\tmp_69_1_i_i_max_int_s_fu_945/p_0_in ),
        .O(tmp_69_1_i_i_max_int_s_fu_945_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__18 
       (.I0(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636[7]),
        .I1(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643[7]),
        .I2(\tmp_69_1_i_i_max_int_s_fu_945/p_0_in ),
        .O(tmp_69_1_i_i_max_int_s_fu_945_ap_return[7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_1_i_i_max_int_s_fu_945_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_1_i_i_max_int_s_fu_945_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_1_i_i_max_int_s_fu_945_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_1_i_i_max_int_s_fu_945_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__17 
       (.CI(\ap_return_reg[31]_i_21__17_n_0 ),
        .CO({\ap_return_reg[31]_i_12__17_n_0 ,\ap_return_reg[31]_i_12__17_n_1 ,\ap_return_reg[31]_i_12__17_n_2 ,\ap_return_reg[31]_i_12__17_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__18_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__17_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__18_1 ));
  CARRY4 \ap_return_reg[31]_i_21__17 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__17_n_0 ,\ap_return_reg[31]_i_21__17_n_1 ,\ap_return_reg[31]_i_21__17_n_2 ,\ap_return_reg[31]_i_21__17_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__17_n_0 ,\ap_return[31]_i_31__18_n_0 ,\ap_return[31]_i_32__18_n_0 ,\ap_return[31]_i_33__18_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__17_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__18_n_0 ,\ap_return[31]_i_35__18_n_0 ,\ap_return[31]_i_36__18_n_0 ,\ap_return[31]_i_37__18_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__22 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__22_n_1 ,\ap_return_reg[31]_i_21__22_n_2 ,\ap_return_reg[31]_i_21__22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__22_n_0 ,\ap_return[31]_i_31__23_n_0 ,\ap_return[31]_i_32__23_n_0 ,\ap_return[31]_i_33__23_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__22_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__23_n_0 ,\ap_return[31]_i_35__23_n_0 ,\ap_return[31]_i_36__23_n_0 ,\ap_return[31]_i_37__23_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__17 
       (.CI(\ap_return_reg[31]_i_3__18_n_0 ),
        .CO({\tmp_69_1_i_i_max_int_s_fu_945/p_0_in ,\ap_return_reg[31]_i_2__17_n_1 ,\ap_return_reg[31]_i_2__17_n_2 ,\ap_return_reg[31]_i_2__17_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_1 ),
        .O(\NLW_ap_return_reg[31]_i_2__17_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_2 ));
  CARRY4 \ap_return_reg[31]_i_3__18 
       (.CI(\ap_return_reg[31]_i_12__17_n_0 ),
        .CO({\ap_return_reg[31]_i_3__18_n_0 ,\ap_return_reg[31]_i_3__18_n_1 ,\ap_return_reg[31]_i_3__18_n_2 ,\ap_return_reg[31]_i_3__18_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__17_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__18_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__17_1 ));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_1_i_i_max_int_s_fu_945_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_1_i_i_max_int_s_fu_945_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_1_i_i_max_int_s_fu_945_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_1_i_i_max_int_s_fu_945_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_1_i_i_max_int_s_fu_945_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_26
   (Q,
    DI,
    CO,
    \ap_return_reg[31]_0 ,
    D,
    \tmp_74_3_i_i_reg_5052_reg[31] ,
    \tmp_74_3_i_i_reg_5052_reg[31]_i_4_0 ,
    \tmp_74_3_i_i_reg_5052_reg[31]_0 ,
    E,
    aclk,
    ap_reg_pp0_iter6_r_V_3_i_i_reg_4650,
    ap_reg_pp0_iter6_r_V_4_i_i_reg_4657,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_2 ,
    \ap_return_reg[31]_i_3__0_0 ,
    \ap_return_reg[31]_i_3__0_1 ,
    \ap_return_reg[31]_i_2_0 ,
    \ap_return_reg[31]_i_2_1 ,
    \ap_return_reg[31]_3 ,
    \ap_return_reg[31]_4 );
  output [8:0]Q;
  output [0:0]DI;
  output [0:0]CO;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]D;
  input [8:0]\tmp_74_3_i_i_reg_5052_reg[31] ;
  input [0:0]\tmp_74_3_i_i_reg_5052_reg[31]_i_4_0 ;
  input [0:0]\tmp_74_3_i_i_reg_5052_reg[31]_0 ;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter6_r_V_3_i_i_reg_4650;
  input [7:0]ap_reg_pp0_iter6_r_V_4_i_i_reg_4657;
  input [0:0]\ap_return_reg[31]_1 ;
  input [0:0]\ap_return_reg[31]_2 ;
  input [3:0]\ap_return_reg[31]_i_3__0_0 ;
  input [3:0]\ap_return_reg[31]_i_3__0_1 ;
  input [3:0]\ap_return_reg[31]_i_2_0 ;
  input [3:0]\ap_return_reg[31]_i_2_1 ;
  input [3:0]\ap_return_reg[31]_3 ;
  input [3:0]\ap_return_reg[31]_4 ;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter6_r_V_3_i_i_reg_4650;
  wire [7:0]ap_reg_pp0_iter6_r_V_4_i_i_reg_4657;
  wire \ap_return[31]_i_30__0_n_0 ;
  wire \ap_return[31]_i_30__3_n_0 ;
  wire \ap_return[31]_i_31__0_n_0 ;
  wire \ap_return[31]_i_31__4_n_0 ;
  wire \ap_return[31]_i_32__0_n_0 ;
  wire \ap_return[31]_i_32__4_n_0 ;
  wire \ap_return[31]_i_33__0_n_0 ;
  wire \ap_return[31]_i_33__4_n_0 ;
  wire \ap_return[31]_i_34__0_n_0 ;
  wire \ap_return[31]_i_34__4_n_0 ;
  wire \ap_return[31]_i_35__0_n_0 ;
  wire \ap_return[31]_i_35__4_n_0 ;
  wire \ap_return[31]_i_36__0_n_0 ;
  wire \ap_return[31]_i_36__4_n_0 ;
  wire \ap_return[31]_i_37__0_n_0 ;
  wire \ap_return[31]_i_37__4_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [0:0]\ap_return_reg[31]_1 ;
  wire [0:0]\ap_return_reg[31]_2 ;
  wire [3:0]\ap_return_reg[31]_3 ;
  wire [3:0]\ap_return_reg[31]_4 ;
  wire \ap_return_reg[31]_i_12_n_0 ;
  wire \ap_return_reg[31]_i_12_n_1 ;
  wire \ap_return_reg[31]_i_12_n_2 ;
  wire \ap_return_reg[31]_i_12_n_3 ;
  wire \ap_return_reg[31]_i_21__3_n_1 ;
  wire \ap_return_reg[31]_i_21__3_n_2 ;
  wire \ap_return_reg[31]_i_21__3_n_3 ;
  wire \ap_return_reg[31]_i_21_n_0 ;
  wire \ap_return_reg[31]_i_21_n_1 ;
  wire \ap_return_reg[31]_i_21_n_2 ;
  wire \ap_return_reg[31]_i_21_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2_0 ;
  wire [3:0]\ap_return_reg[31]_i_2_1 ;
  wire \ap_return_reg[31]_i_2_n_1 ;
  wire \ap_return_reg[31]_i_2_n_2 ;
  wire \ap_return_reg[31]_i_2_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_3__0_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__0_1 ;
  wire \ap_return_reg[31]_i_3__0_n_0 ;
  wire \ap_return_reg[31]_i_3__0_n_1 ;
  wire \ap_return_reg[31]_i_3__0_n_2 ;
  wire \ap_return_reg[31]_i_3__0_n_3 ;
  wire \tmp_67_3_i_i_min_int_s_fu_608/p_0_in ;
  wire [31:0]tmp_67_3_i_i_min_int_s_fu_608_ap_return;
  wire \tmp_74_3_i_i_min_int_s_fu_638/p_0_in ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_10_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_11_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_12_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_14_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_15_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_16_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_17_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_18_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_19_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_20_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_21_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_23_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_24_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_25_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_26_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_27_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_28_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_29_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_30_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_6_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_7_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_8_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_9_n_0 ;
  wire [8:0]\tmp_74_3_i_i_reg_5052_reg[31] ;
  wire [0:0]\tmp_74_3_i_i_reg_5052_reg[31]_0 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_13_n_0 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_13_n_1 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_13_n_2 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_13_n_3 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_3_n_1 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_3_n_2 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_3_n_3 ;
  wire [0:0]\tmp_74_3_i_i_reg_5052_reg[31]_i_4_0 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_4_n_0 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_4_n_1 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_4_n_2 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_4_n_3 ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_74_3_i_i_reg_5052_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_74_3_i_i_reg_5052_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_74_3_i_i_reg_5052_reg[31]_i_4_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[0]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[0]),
        .I2(\tmp_67_3_i_i_min_int_s_fu_608/p_0_in ),
        .O(tmp_67_3_i_i_min_int_s_fu_608_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[1]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[1]),
        .I2(\tmp_67_3_i_i_min_int_s_fu_608/p_0_in ),
        .O(tmp_67_3_i_i_min_int_s_fu_608_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[2]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[2]),
        .I2(\tmp_67_3_i_i_min_int_s_fu_608/p_0_in ),
        .O(tmp_67_3_i_i_min_int_s_fu_608_ap_return[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1 
       (.I0(\ap_return_reg[31]_1 ),
        .I1(\ap_return_reg[31]_2 ),
        .I2(\tmp_67_3_i_i_min_int_s_fu_608/p_0_in ),
        .O(tmp_67_3_i_i_min_int_s_fu_608_ap_return[31]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__0 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[6]),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[6]),
        .I2(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[7]),
        .I3(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[7]),
        .O(\ap_return[31]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__3 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__0 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[4]),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[4]),
        .I2(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[5]),
        .I3(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[5]),
        .O(\ap_return[31]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__4 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(D[5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__0 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[2]),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[2]),
        .I2(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[3]),
        .I3(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[3]),
        .O(\ap_return[31]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__4 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(D[3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__0 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[0]),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[0]),
        .I2(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[1]),
        .I3(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[1]),
        .O(\ap_return[31]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__4 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__0 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[6]),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[6]),
        .I2(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[7]),
        .I3(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[7]),
        .O(\ap_return[31]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__4 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(Q[7]),
        .I3(D[7]),
        .O(\ap_return[31]_i_34__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__0 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[4]),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[4]),
        .I2(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[5]),
        .I3(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[5]),
        .O(\ap_return[31]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__4 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(Q[5]),
        .I3(D[5]),
        .O(\ap_return[31]_i_35__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__0 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[2]),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[2]),
        .I2(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[3]),
        .I3(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[3]),
        .O(\ap_return[31]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__4 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(Q[3]),
        .I3(D[3]),
        .O(\ap_return[31]_i_36__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__0 
       (.I0(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[0]),
        .I1(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[0]),
        .I2(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[1]),
        .I3(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[1]),
        .O(\ap_return[31]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__4 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(Q[1]),
        .I3(D[1]),
        .O(\ap_return[31]_i_37__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__14 
       (.I0(Q[8]),
        .I1(D[8]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[3]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[3]),
        .I2(\tmp_67_3_i_i_min_int_s_fu_608/p_0_in ),
        .O(tmp_67_3_i_i_min_int_s_fu_608_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[4]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[4]),
        .I2(\tmp_67_3_i_i_min_int_s_fu_608/p_0_in ),
        .O(tmp_67_3_i_i_min_int_s_fu_608_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[5]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[5]),
        .I2(\tmp_67_3_i_i_min_int_s_fu_608/p_0_in ),
        .O(tmp_67_3_i_i_min_int_s_fu_608_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[6]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[6]),
        .I2(\tmp_67_3_i_i_min_int_s_fu_608/p_0_in ),
        .O(tmp_67_3_i_i_min_int_s_fu_608_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__0 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[7]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[7]),
        .I2(\tmp_67_3_i_i_min_int_s_fu_608/p_0_in ),
        .O(tmp_67_3_i_i_min_int_s_fu_608_ap_return[7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_3_i_i_min_int_s_fu_608_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_3_i_i_min_int_s_fu_608_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_3_i_i_min_int_s_fu_608_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_3_i_i_min_int_s_fu_608_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12 
       (.CI(\ap_return_reg[31]_i_21_n_0 ),
        .CO({\ap_return_reg[31]_i_12_n_0 ,\ap_return_reg[31]_i_12_n_1 ,\ap_return_reg[31]_i_12_n_2 ,\ap_return_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__0_0 ),
        .O(\NLW_ap_return_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__0_1 ));
  CARRY4 \ap_return_reg[31]_i_2 
       (.CI(\ap_return_reg[31]_i_3__0_n_0 ),
        .CO({\tmp_67_3_i_i_min_int_s_fu_608/p_0_in ,\ap_return_reg[31]_i_2_n_1 ,\ap_return_reg[31]_i_2_n_2 ,\ap_return_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_3 ),
        .O(\NLW_ap_return_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_4 ));
  CARRY4 \ap_return_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21_n_0 ,\ap_return_reg[31]_i_21_n_1 ,\ap_return_reg[31]_i_21_n_2 ,\ap_return_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__0_n_0 ,\ap_return[31]_i_31__0_n_0 ,\ap_return[31]_i_32__0_n_0 ,\ap_return[31]_i_33__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__0_n_0 ,\ap_return[31]_i_35__0_n_0 ,\ap_return[31]_i_36__0_n_0 ,\ap_return[31]_i_37__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__3 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__3_n_1 ,\ap_return_reg[31]_i_21__3_n_2 ,\ap_return_reg[31]_i_21__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__3_n_0 ,\ap_return[31]_i_31__4_n_0 ,\ap_return[31]_i_32__4_n_0 ,\ap_return[31]_i_33__4_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__3_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__4_n_0 ,\ap_return[31]_i_35__4_n_0 ,\ap_return[31]_i_36__4_n_0 ,\ap_return[31]_i_37__4_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__0 
       (.CI(\ap_return_reg[31]_i_12_n_0 ),
        .CO({\ap_return_reg[31]_i_3__0_n_0 ,\ap_return_reg[31]_i_3__0_n_1 ,\ap_return_reg[31]_i_3__0_n_2 ,\ap_return_reg[31]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__0_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2_1 ));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_3_i_i_min_int_s_fu_608_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_3_i_i_min_int_s_fu_608_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_3_i_i_min_int_s_fu_608_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_3_i_i_min_int_s_fu_608_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_3_i_i_min_int_s_fu_608_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_74_3_i_i_reg_5052[0]_i_1 
       (.I0(Q[0]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [0]),
        .I2(\tmp_74_3_i_i_min_int_s_fu_638/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_74_3_i_i_reg_5052[1]_i_1 
       (.I0(Q[1]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [1]),
        .I2(\tmp_74_3_i_i_min_int_s_fu_638/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_74_3_i_i_reg_5052[2]_i_1 
       (.I0(Q[2]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [2]),
        .I2(\tmp_74_3_i_i_min_int_s_fu_638/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_74_3_i_i_reg_5052[31]_i_10 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_74_3_i_i_reg_5052[31]_i_11 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_74_3_i_i_reg_5052[31]_i_12 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_74_3_i_i_reg_5052[31]_i_14 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_74_3_i_i_reg_5052[31]_i_15 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_74_3_i_i_reg_5052[31]_i_16 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_74_3_i_i_reg_5052[31]_i_17 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_74_3_i_i_reg_5052[31]_i_18 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_74_3_i_i_reg_5052[31]_i_19 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_74_3_i_i_reg_5052[31]_i_2 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .I2(\tmp_74_3_i_i_min_int_s_fu_638/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_74_3_i_i_reg_5052[31]_i_20 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_74_3_i_i_reg_5052[31]_i_21 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_74_3_i_i_reg_5052[31]_i_23 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_74_3_i_i_reg_5052[31]_i_24 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_74_3_i_i_reg_5052[31]_i_25 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_74_3_i_i_reg_5052[31]_i_26 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_74_3_i_i_reg_5052[31]_i_27 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_74_3_i_i_reg_5052[31]_i_28 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_74_3_i_i_reg_5052[31]_i_29 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_74_3_i_i_reg_5052[31]_i_30 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_74_3_i_i_reg_5052[31]_i_6 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_74_3_i_i_reg_5052[31]_i_7 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_74_3_i_i_reg_5052[31]_i_8 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_74_3_i_i_reg_5052[31]_i_9 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [8]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_74_3_i_i_reg_5052[3]_i_1 
       (.I0(Q[3]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [3]),
        .I2(\tmp_74_3_i_i_min_int_s_fu_638/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_74_3_i_i_reg_5052[4]_i_1 
       (.I0(Q[4]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [4]),
        .I2(\tmp_74_3_i_i_min_int_s_fu_638/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_74_3_i_i_reg_5052[5]_i_1 
       (.I0(Q[5]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [5]),
        .I2(\tmp_74_3_i_i_min_int_s_fu_638/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_74_3_i_i_reg_5052[6]_i_1 
       (.I0(Q[6]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [6]),
        .I2(\tmp_74_3_i_i_min_int_s_fu_638/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_74_3_i_i_reg_5052[7]_i_1 
       (.I0(Q[7]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31] [7]),
        .I2(\tmp_74_3_i_i_min_int_s_fu_638/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_74_3_i_i_reg_5052_reg[31]_i_13 
       (.CI(\tmp_74_3_i_i_reg_5052_reg[31]_i_4_0 ),
        .CO({\tmp_74_3_i_i_reg_5052_reg[31]_i_13_n_0 ,\tmp_74_3_i_i_reg_5052_reg[31]_i_13_n_1 ,\tmp_74_3_i_i_reg_5052_reg[31]_i_13_n_2 ,\tmp_74_3_i_i_reg_5052_reg[31]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_74_3_i_i_reg_5052[31]_i_23_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_24_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_25_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_26_n_0 }),
        .O(\NLW_tmp_74_3_i_i_reg_5052_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S({\tmp_74_3_i_i_reg_5052[31]_i_27_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_28_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_29_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_30_n_0 }));
  CARRY4 \tmp_74_3_i_i_reg_5052_reg[31]_i_3 
       (.CI(\tmp_74_3_i_i_reg_5052_reg[31]_i_4_n_0 ),
        .CO({\tmp_74_3_i_i_min_int_s_fu_638/p_0_in ,\tmp_74_3_i_i_reg_5052_reg[31]_i_3_n_1 ,\tmp_74_3_i_i_reg_5052_reg[31]_i_3_n_2 ,\tmp_74_3_i_i_reg_5052_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_74_3_i_i_reg_5052_reg[31]_0 ,\tmp_74_3_i_i_reg_5052[31]_i_6_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_7_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_8_n_0 }),
        .O(\NLW_tmp_74_3_i_i_reg_5052_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_74_3_i_i_reg_5052[31]_i_9_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_10_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_11_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_12_n_0 }));
  CARRY4 \tmp_74_3_i_i_reg_5052_reg[31]_i_4 
       (.CI(\tmp_74_3_i_i_reg_5052_reg[31]_i_13_n_0 ),
        .CO({\tmp_74_3_i_i_reg_5052_reg[31]_i_4_n_0 ,\tmp_74_3_i_i_reg_5052_reg[31]_i_4_n_1 ,\tmp_74_3_i_i_reg_5052_reg[31]_i_4_n_2 ,\tmp_74_3_i_i_reg_5052_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_74_3_i_i_reg_5052[31]_i_14_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_15_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_16_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_17_n_0 }),
        .O(\NLW_tmp_74_3_i_i_reg_5052_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_74_3_i_i_reg_5052[31]_i_18_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_19_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_20_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_21_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_27
   (Q,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[6]_0 ,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_2 ,
    CO,
    DI,
    \tmp_76_3_i_i_reg_5057_reg[31]_i_2 ,
    E,
    aclk,
    ap_reg_pp0_iter6_r_V_3_i_i_reg_4650,
    ap_reg_pp0_iter6_r_V_4_i_i_reg_4657,
    D,
    \ap_return_reg[31]_3 ,
    \ap_return_reg[31]_i_3__19_0 ,
    \ap_return_reg[31]_i_3__19_1 ,
    \ap_return_reg[31]_i_2__18_0 ,
    \ap_return_reg[31]_i_2__18_1 ,
    \ap_return_reg[31]_4 ,
    \ap_return_reg[31]_5 );
  output [8:0]Q;
  output [0:0]\ap_return_reg[31]_0 ;
  output [0:0]\ap_return_reg[6]_0 ;
  output [8:0]\ap_return_reg[31]_1 ;
  input [8:0]\ap_return_reg[31]_2 ;
  input [0:0]CO;
  input [0:0]DI;
  input [8:0]\tmp_76_3_i_i_reg_5057_reg[31]_i_2 ;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter6_r_V_3_i_i_reg_4650;
  input [7:0]ap_reg_pp0_iter6_r_V_4_i_i_reg_4657;
  input [0:0]D;
  input [0:0]\ap_return_reg[31]_3 ;
  input [3:0]\ap_return_reg[31]_i_3__19_0 ;
  input [3:0]\ap_return_reg[31]_i_3__19_1 ;
  input [3:0]\ap_return_reg[31]_i_2__18_0 ;
  input [3:0]\ap_return_reg[31]_i_2__18_1 ;
  input [3:0]\ap_return_reg[31]_4 ;
  input [3:0]\ap_return_reg[31]_5 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter6_r_V_3_i_i_reg_4650;
  wire [7:0]ap_reg_pp0_iter6_r_V_4_i_i_reg_4657;
  wire \ap_return[31]_i_10__10__0_n_0 ;
  wire \ap_return[31]_i_11__10__0_n_0 ;
  wire \ap_return[31]_i_13__10__0_n_0 ;
  wire \ap_return[31]_i_14__10__0_n_0 ;
  wire \ap_return[31]_i_15__10__0_n_0 ;
  wire \ap_return[31]_i_16__10__0_n_0 ;
  wire \ap_return[31]_i_17__10__0_n_0 ;
  wire \ap_return[31]_i_18__10__0_n_0 ;
  wire \ap_return[31]_i_19__10__0_n_0 ;
  wire \ap_return[31]_i_20__10__0_n_0 ;
  wire \ap_return[31]_i_22__10__0_n_0 ;
  wire \ap_return[31]_i_23__10__0_n_0 ;
  wire \ap_return[31]_i_24__10__0_n_0 ;
  wire \ap_return[31]_i_25__10__0_n_0 ;
  wire \ap_return[31]_i_26__10__0_n_0 ;
  wire \ap_return[31]_i_27__10__0_n_0 ;
  wire \ap_return[31]_i_28__10__0_n_0 ;
  wire \ap_return[31]_i_29__10__0_n_0 ;
  wire \ap_return[31]_i_30__18_n_0 ;
  wire \ap_return[31]_i_31__19_n_0 ;
  wire \ap_return[31]_i_32__19_n_0 ;
  wire \ap_return[31]_i_33__19_n_0 ;
  wire \ap_return[31]_i_34__19_n_0 ;
  wire \ap_return[31]_i_35__19_n_0 ;
  wire \ap_return[31]_i_36__19_n_0 ;
  wire \ap_return[31]_i_37__19_n_0 ;
  wire \ap_return[31]_i_5__10__0_n_0 ;
  wire \ap_return[31]_i_6__10__0_n_0 ;
  wire \ap_return[31]_i_7__10__0_n_0 ;
  wire \ap_return[31]_i_8__10__0_n_0 ;
  wire \ap_return[31]_i_9__10__0_n_0 ;
  wire [0:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire [8:0]\ap_return_reg[31]_2 ;
  wire [0:0]\ap_return_reg[31]_3 ;
  wire [3:0]\ap_return_reg[31]_4 ;
  wire [3:0]\ap_return_reg[31]_5 ;
  wire \ap_return_reg[31]_i_12__18_n_0 ;
  wire \ap_return_reg[31]_i_12__18_n_1 ;
  wire \ap_return_reg[31]_i_12__18_n_2 ;
  wire \ap_return_reg[31]_i_12__18_n_3 ;
  wire \ap_return_reg[31]_i_12__22_n_0 ;
  wire \ap_return_reg[31]_i_12__22_n_1 ;
  wire \ap_return_reg[31]_i_12__22_n_2 ;
  wire \ap_return_reg[31]_i_12__22_n_3 ;
  wire \ap_return_reg[31]_i_21__18_n_0 ;
  wire \ap_return_reg[31]_i_21__18_n_1 ;
  wire \ap_return_reg[31]_i_21__18_n_2 ;
  wire \ap_return_reg[31]_i_21__18_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__18_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__18_1 ;
  wire \ap_return_reg[31]_i_2__18_n_1 ;
  wire \ap_return_reg[31]_i_2__18_n_2 ;
  wire \ap_return_reg[31]_i_2__18_n_3 ;
  wire \ap_return_reg[31]_i_2__22_n_1 ;
  wire \ap_return_reg[31]_i_2__22_n_2 ;
  wire \ap_return_reg[31]_i_2__22_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_3__19_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__19_1 ;
  wire \ap_return_reg[31]_i_3__19_n_0 ;
  wire \ap_return_reg[31]_i_3__19_n_1 ;
  wire \ap_return_reg[31]_i_3__19_n_2 ;
  wire \ap_return_reg[31]_i_3__19_n_3 ;
  wire \ap_return_reg[31]_i_3__23_n_0 ;
  wire \ap_return_reg[31]_i_3__23_n_1 ;
  wire \ap_return_reg[31]_i_3__23_n_2 ;
  wire \ap_return_reg[31]_i_3__23_n_3 ;
  wire [0:0]\ap_return_reg[6]_0 ;
  wire \tmp_69_3_i_i_max_int_s_fu_951/p_0_in ;
  wire [31:0]tmp_69_3_i_i_max_int_s_fu_951_ap_return;
  wire \tmp_76_1_i_i_max_int_s_fu_975/p_0_in ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_30_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_31_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_32_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_33_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_34_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_35_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_36_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_37_n_0 ;
  wire [8:0]\tmp_76_3_i_i_reg_5057_reg[31]_i_2 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_21_n_1 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_21_n_2 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_21_n_3 ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__18_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__18_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__18_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__19_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__23_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_76_3_i_i_reg_5057_reg[31]_i_21_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[0]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[0]),
        .I2(\tmp_69_3_i_i_max_int_s_fu_951/p_0_in ),
        .O(tmp_69_3_i_i_max_int_s_fu_951_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__23 
       (.I0(\ap_return_reg[31]_2 [0]),
        .I1(Q[0]),
        .I2(\tmp_76_1_i_i_max_int_s_fu_975/p_0_in ),
        .O(\ap_return_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[1]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[1]),
        .I2(\tmp_69_3_i_i_max_int_s_fu_951/p_0_in ),
        .O(tmp_69_3_i_i_max_int_s_fu_951_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__23 
       (.I0(\ap_return_reg[31]_2 [1]),
        .I1(Q[1]),
        .I2(\tmp_76_1_i_i_max_int_s_fu_975/p_0_in ),
        .O(\ap_return_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[2]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[2]),
        .I2(\tmp_69_3_i_i_max_int_s_fu_951/p_0_in ),
        .O(tmp_69_3_i_i_max_int_s_fu_951_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__23 
       (.I0(\ap_return_reg[31]_2 [2]),
        .I1(Q[2]),
        .I2(\tmp_76_1_i_i_max_int_s_fu_975/p_0_in ),
        .O(\ap_return_reg[31]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_10__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_11__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_13__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_14__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_15__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_16__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_17__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_18__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_19__10__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__18 
       (.I0(D),
        .I1(\ap_return_reg[31]_3 ),
        .I2(\tmp_69_3_i_i_max_int_s_fu_951/p_0_in ),
        .O(tmp_69_3_i_i_max_int_s_fu_951_ap_return[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__22 
       (.I0(\ap_return_reg[31]_2 [8]),
        .I1(Q[8]),
        .I2(\tmp_76_1_i_i_max_int_s_fu_975/p_0_in ),
        .O(\ap_return_reg[31]_1 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_20__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_22__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_23__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_24__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_25__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_26__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_27__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_28__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_29__10__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__18 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[6]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[6]),
        .I2(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[7]),
        .I3(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[7]),
        .O(\ap_return[31]_i_30__18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[4]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[4]),
        .I2(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[5]),
        .I3(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[5]),
        .O(\ap_return[31]_i_31__19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[2]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[2]),
        .I2(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[3]),
        .I3(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[3]),
        .O(\ap_return[31]_i_32__19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[0]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[0]),
        .I2(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[1]),
        .I3(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[1]),
        .O(\ap_return[31]_i_33__19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[6]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[6]),
        .I2(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[7]),
        .I3(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[7]),
        .O(\ap_return[31]_i_34__19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[4]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[4]),
        .I2(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[5]),
        .I3(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[5]),
        .O(\ap_return[31]_i_35__19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[2]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[2]),
        .I2(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[3]),
        .I3(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[3]),
        .O(\ap_return[31]_i_36__19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[0]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[0]),
        .I2(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[1]),
        .I3(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[1]),
        .O(\ap_return[31]_i_37__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_5__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_6__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_7__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_8__10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__10__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_9__10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[3]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[3]),
        .I2(\tmp_69_3_i_i_max_int_s_fu_951/p_0_in ),
        .O(tmp_69_3_i_i_max_int_s_fu_951_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__23 
       (.I0(\ap_return_reg[31]_2 [3]),
        .I1(Q[3]),
        .I2(\tmp_76_1_i_i_max_int_s_fu_975/p_0_in ),
        .O(\ap_return_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[4]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[4]),
        .I2(\tmp_69_3_i_i_max_int_s_fu_951/p_0_in ),
        .O(tmp_69_3_i_i_max_int_s_fu_951_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__23 
       (.I0(\ap_return_reg[31]_2 [4]),
        .I1(Q[4]),
        .I2(\tmp_76_1_i_i_max_int_s_fu_975/p_0_in ),
        .O(\ap_return_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[5]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[5]),
        .I2(\tmp_69_3_i_i_max_int_s_fu_951/p_0_in ),
        .O(tmp_69_3_i_i_max_int_s_fu_951_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__23 
       (.I0(\ap_return_reg[31]_2 [5]),
        .I1(Q[5]),
        .I2(\tmp_76_1_i_i_max_int_s_fu_975/p_0_in ),
        .O(\ap_return_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[6]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[6]),
        .I2(\tmp_69_3_i_i_max_int_s_fu_951/p_0_in ),
        .O(tmp_69_3_i_i_max_int_s_fu_951_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__23 
       (.I0(\ap_return_reg[31]_2 [6]),
        .I1(Q[6]),
        .I2(\tmp_76_1_i_i_max_int_s_fu_975/p_0_in ),
        .O(\ap_return_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__19 
       (.I0(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650[7]),
        .I1(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657[7]),
        .I2(\tmp_69_3_i_i_max_int_s_fu_951/p_0_in ),
        .O(tmp_69_3_i_i_max_int_s_fu_951_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__23 
       (.I0(\ap_return_reg[31]_2 [7]),
        .I1(Q[7]),
        .I2(\tmp_76_1_i_i_max_int_s_fu_975/p_0_in ),
        .O(\ap_return_reg[31]_1 [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_3_i_i_max_int_s_fu_951_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_3_i_i_max_int_s_fu_951_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_3_i_i_max_int_s_fu_951_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_3_i_i_max_int_s_fu_951_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__18 
       (.CI(\ap_return_reg[31]_i_21__18_n_0 ),
        .CO({\ap_return_reg[31]_i_12__18_n_0 ,\ap_return_reg[31]_i_12__18_n_1 ,\ap_return_reg[31]_i_12__18_n_2 ,\ap_return_reg[31]_i_12__18_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__19_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__18_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__19_1 ));
  CARRY4 \ap_return_reg[31]_i_12__22 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__22_n_0 ,\ap_return_reg[31]_i_12__22_n_1 ,\ap_return_reg[31]_i_12__22_n_2 ,\ap_return_reg[31]_i_12__22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__10__0_n_0 ,\ap_return[31]_i_23__10__0_n_0 ,\ap_return[31]_i_24__10__0_n_0 ,\ap_return[31]_i_25__10__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__22_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__10__0_n_0 ,\ap_return[31]_i_27__10__0_n_0 ,\ap_return[31]_i_28__10__0_n_0 ,\ap_return[31]_i_29__10__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__18 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__18_n_0 ,\ap_return_reg[31]_i_21__18_n_1 ,\ap_return_reg[31]_i_21__18_n_2 ,\ap_return_reg[31]_i_21__18_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__18_n_0 ,\ap_return[31]_i_31__19_n_0 ,\ap_return[31]_i_32__19_n_0 ,\ap_return[31]_i_33__19_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__18_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__19_n_0 ,\ap_return[31]_i_35__19_n_0 ,\ap_return[31]_i_36__19_n_0 ,\ap_return[31]_i_37__19_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__18 
       (.CI(\ap_return_reg[31]_i_3__19_n_0 ),
        .CO({\tmp_69_3_i_i_max_int_s_fu_951/p_0_in ,\ap_return_reg[31]_i_2__18_n_1 ,\ap_return_reg[31]_i_2__18_n_2 ,\ap_return_reg[31]_i_2__18_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_4 ),
        .O(\NLW_ap_return_reg[31]_i_2__18_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_5 ));
  CARRY4 \ap_return_reg[31]_i_2__22 
       (.CI(\ap_return_reg[31]_i_3__23_n_0 ),
        .CO({\tmp_76_1_i_i_max_int_s_fu_975/p_0_in ,\ap_return_reg[31]_i_2__22_n_1 ,\ap_return_reg[31]_i_2__22_n_2 ,\ap_return_reg[31]_i_2__22_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__10__0_n_0 ,\ap_return[31]_i_6__10__0_n_0 ,\ap_return[31]_i_7__10__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__22_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__10__0_n_0 ,\ap_return[31]_i_9__10__0_n_0 ,\ap_return[31]_i_10__10__0_n_0 ,\ap_return[31]_i_11__10__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__19 
       (.CI(\ap_return_reg[31]_i_12__18_n_0 ),
        .CO({\ap_return_reg[31]_i_3__19_n_0 ,\ap_return_reg[31]_i_3__19_n_1 ,\ap_return_reg[31]_i_3__19_n_2 ,\ap_return_reg[31]_i_3__19_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__18_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__19_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__18_1 ));
  CARRY4 \ap_return_reg[31]_i_3__23 
       (.CI(\ap_return_reg[31]_i_12__22_n_0 ),
        .CO({\ap_return_reg[31]_i_3__23_n_0 ,\ap_return_reg[31]_i_3__23_n_1 ,\ap_return_reg[31]_i_3__23_n_2 ,\ap_return_reg[31]_i_3__23_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__10__0_n_0 ,\ap_return[31]_i_14__10__0_n_0 ,\ap_return[31]_i_15__10__0_n_0 ,\ap_return[31]_i_16__10__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__23_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__10__0_n_0 ,\ap_return[31]_i_18__10__0_n_0 ,\ap_return[31]_i_19__10__0_n_0 ,\ap_return[31]_i_20__10__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_3_i_i_max_int_s_fu_951_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_3_i_i_max_int_s_fu_951_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_3_i_i_max_int_s_fu_951_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_3_i_i_max_int_s_fu_951_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_3_i_i_max_int_s_fu_951_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_76_3_i_i_reg_5057[31]_i_30 
       (.I0(Q[6]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [6]),
        .I2(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [7]),
        .I3(Q[7]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_76_3_i_i_reg_5057[31]_i_31 
       (.I0(Q[4]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [4]),
        .I2(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [5]),
        .I3(Q[5]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_76_3_i_i_reg_5057[31]_i_32 
       (.I0(Q[2]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [2]),
        .I2(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [3]),
        .I3(Q[3]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_76_3_i_i_reg_5057[31]_i_33 
       (.I0(Q[0]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [0]),
        .I2(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [1]),
        .I3(Q[1]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_76_3_i_i_reg_5057[31]_i_34 
       (.I0(Q[6]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [6]),
        .I2(Q[7]),
        .I3(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [7]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_76_3_i_i_reg_5057[31]_i_35 
       (.I0(Q[4]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [4]),
        .I2(Q[5]),
        .I3(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [5]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_76_3_i_i_reg_5057[31]_i_36 
       (.I0(Q[2]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [2]),
        .I2(Q[3]),
        .I3(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [3]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_76_3_i_i_reg_5057[31]_i_37 
       (.I0(Q[0]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [0]),
        .I2(Q[1]),
        .I3(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [1]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_76_3_i_i_reg_5057[31]_i_4 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31]_i_2 [8]),
        .O(\ap_return_reg[31]_0 ));
  CARRY4 \tmp_76_3_i_i_reg_5057_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\ap_return_reg[6]_0 ,\tmp_76_3_i_i_reg_5057_reg[31]_i_21_n_1 ,\tmp_76_3_i_i_reg_5057_reg[31]_i_21_n_2 ,\tmp_76_3_i_i_reg_5057_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_76_3_i_i_reg_5057[31]_i_30_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_31_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_32_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_33_n_0 }),
        .O(\NLW_tmp_76_3_i_i_reg_5057_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_76_3_i_i_reg_5057[31]_i_34_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_35_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_36_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_37_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_28
   (Q,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[6]_0 ,
    \ap_return_reg[31]_1 ,
    \tmp_74_3_i_i_reg_5052_reg[31]_i_3 ,
    \ap_return_reg[31]_2 ,
    CO,
    DI,
    E,
    aclk,
    ap_reg_pp0_iter6_r_V_5_i_i_reg_4664,
    ap_reg_pp0_iter6_r_V_i_i_64_reg_4720,
    D,
    \ap_return_reg[31]_3 ,
    \ap_return_reg[31]_i_3__1_0 ,
    \ap_return_reg[31]_i_3__1_1 ,
    \ap_return_reg[31]_i_2__0_0 ,
    \ap_return_reg[31]_i_2__0_1 ,
    \ap_return_reg[31]_4 ,
    \ap_return_reg[31]_5 );
  output [8:0]Q;
  output [0:0]\ap_return_reg[31]_0 ;
  output [0:0]\ap_return_reg[6]_0 ;
  output [8:0]\ap_return_reg[31]_1 ;
  input [8:0]\tmp_74_3_i_i_reg_5052_reg[31]_i_3 ;
  input [8:0]\ap_return_reg[31]_2 ;
  input [0:0]CO;
  input [0:0]DI;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter6_r_V_5_i_i_reg_4664;
  input [7:0]ap_reg_pp0_iter6_r_V_i_i_64_reg_4720;
  input [0:0]D;
  input [0:0]\ap_return_reg[31]_3 ;
  input [3:0]\ap_return_reg[31]_i_3__1_0 ;
  input [3:0]\ap_return_reg[31]_i_3__1_1 ;
  input [3:0]\ap_return_reg[31]_i_2__0_0 ;
  input [3:0]\ap_return_reg[31]_i_2__0_1 ;
  input [3:0]\ap_return_reg[31]_4 ;
  input [3:0]\ap_return_reg[31]_5 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter6_r_V_5_i_i_reg_4664;
  wire [7:0]ap_reg_pp0_iter6_r_V_i_i_64_reg_4720;
  wire \ap_return[31]_i_10__0__0_n_0 ;
  wire \ap_return[31]_i_11__0__0_n_0 ;
  wire \ap_return[31]_i_13__0__0_n_0 ;
  wire \ap_return[31]_i_14__0__0_n_0 ;
  wire \ap_return[31]_i_15__0__0_n_0 ;
  wire \ap_return[31]_i_16__0__0_n_0 ;
  wire \ap_return[31]_i_17__0__0_n_0 ;
  wire \ap_return[31]_i_18__0__0_n_0 ;
  wire \ap_return[31]_i_19__0__0_n_0 ;
  wire \ap_return[31]_i_20__0__0_n_0 ;
  wire \ap_return[31]_i_22__0__0_n_0 ;
  wire \ap_return[31]_i_23__0__0_n_0 ;
  wire \ap_return[31]_i_24__0__0_n_0 ;
  wire \ap_return[31]_i_25__0__0_n_0 ;
  wire \ap_return[31]_i_26__0__0_n_0 ;
  wire \ap_return[31]_i_27__0__0_n_0 ;
  wire \ap_return[31]_i_28__0__0_n_0 ;
  wire \ap_return[31]_i_29__0__0_n_0 ;
  wire \ap_return[31]_i_30__0__0_n_0 ;
  wire \ap_return[31]_i_31__1_n_0 ;
  wire \ap_return[31]_i_32__1_n_0 ;
  wire \ap_return[31]_i_33__1_n_0 ;
  wire \ap_return[31]_i_34__1_n_0 ;
  wire \ap_return[31]_i_35__1_n_0 ;
  wire \ap_return[31]_i_36__1_n_0 ;
  wire \ap_return[31]_i_37__1_n_0 ;
  wire \ap_return[31]_i_5__0__0_n_0 ;
  wire \ap_return[31]_i_6__0__0_n_0 ;
  wire \ap_return[31]_i_7__0__0_n_0 ;
  wire \ap_return[31]_i_8__0__0_n_0 ;
  wire \ap_return[31]_i_9__0__0_n_0 ;
  wire [0:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire [8:0]\ap_return_reg[31]_2 ;
  wire [0:0]\ap_return_reg[31]_3 ;
  wire [3:0]\ap_return_reg[31]_4 ;
  wire [3:0]\ap_return_reg[31]_5 ;
  wire \ap_return_reg[31]_i_12__0_n_0 ;
  wire \ap_return_reg[31]_i_12__0_n_1 ;
  wire \ap_return_reg[31]_i_12__0_n_2 ;
  wire \ap_return_reg[31]_i_12__0_n_3 ;
  wire \ap_return_reg[31]_i_12__4_n_0 ;
  wire \ap_return_reg[31]_i_12__4_n_1 ;
  wire \ap_return_reg[31]_i_12__4_n_2 ;
  wire \ap_return_reg[31]_i_12__4_n_3 ;
  wire \ap_return_reg[31]_i_21__0_n_0 ;
  wire \ap_return_reg[31]_i_21__0_n_1 ;
  wire \ap_return_reg[31]_i_21__0_n_2 ;
  wire \ap_return_reg[31]_i_21__0_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__0_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__0_1 ;
  wire \ap_return_reg[31]_i_2__0_n_1 ;
  wire \ap_return_reg[31]_i_2__0_n_2 ;
  wire \ap_return_reg[31]_i_2__0_n_3 ;
  wire \ap_return_reg[31]_i_2__4_n_1 ;
  wire \ap_return_reg[31]_i_2__4_n_2 ;
  wire \ap_return_reg[31]_i_2__4_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_3__1_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__1_1 ;
  wire \ap_return_reg[31]_i_3__1_n_0 ;
  wire \ap_return_reg[31]_i_3__1_n_1 ;
  wire \ap_return_reg[31]_i_3__1_n_2 ;
  wire \ap_return_reg[31]_i_3__1_n_3 ;
  wire \ap_return_reg[31]_i_3__5_n_0 ;
  wire \ap_return_reg[31]_i_3__5_n_1 ;
  wire \ap_return_reg[31]_i_3__5_n_2 ;
  wire \ap_return_reg[31]_i_3__5_n_3 ;
  wire [0:0]\ap_return_reg[6]_0 ;
  wire \tmp_67_5_i_i_min_int_s_fu_614/p_0_in ;
  wire [31:0]tmp_67_5_i_i_min_int_s_fu_614_ap_return;
  wire \tmp_74_3_i_i_reg_5052[31]_i_31_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_32_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_33_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_34_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_35_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_36_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_37_n_0 ;
  wire \tmp_74_3_i_i_reg_5052[31]_i_38_n_0 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_22_n_1 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_22_n_2 ;
  wire \tmp_74_3_i_i_reg_5052_reg[31]_i_22_n_3 ;
  wire [8:0]\tmp_74_3_i_i_reg_5052_reg[31]_i_3 ;
  wire \tmp_74_5_i_i_min_int_s_fu_644/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_74_3_i_i_reg_5052_reg[31]_i_22_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[0]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[0]),
        .I2(\tmp_67_5_i_i_min_int_s_fu_614/p_0_in ),
        .O(tmp_67_5_i_i_min_int_s_fu_614_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__5 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_2 [0]),
        .I2(\tmp_74_5_i_i_min_int_s_fu_644/p_0_in ),
        .O(\ap_return_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[1]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[1]),
        .I2(\tmp_67_5_i_i_min_int_s_fu_614/p_0_in ),
        .O(tmp_67_5_i_i_min_int_s_fu_614_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__5 
       (.I0(Q[1]),
        .I1(\ap_return_reg[31]_2 [1]),
        .I2(\tmp_74_5_i_i_min_int_s_fu_644/p_0_in ),
        .O(\ap_return_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[2]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[2]),
        .I2(\tmp_67_5_i_i_min_int_s_fu_614/p_0_in ),
        .O(tmp_67_5_i_i_min_int_s_fu_614_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__5 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_2 [2]),
        .I2(\tmp_74_5_i_i_min_int_s_fu_644/p_0_in ),
        .O(\ap_return_reg[31]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_10__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_11__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_13__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_14__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_15__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_16__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_17__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_18__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_19__0__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__0 
       (.I0(D),
        .I1(\ap_return_reg[31]_3 ),
        .I2(\tmp_67_5_i_i_min_int_s_fu_614/p_0_in ),
        .O(tmp_67_5_i_i_min_int_s_fu_614_ap_return[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__4 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .I2(\tmp_74_5_i_i_min_int_s_fu_644/p_0_in ),
        .O(\ap_return_reg[31]_1 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_20__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_22__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_23__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_24__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_25__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_26__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_27__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_28__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_29__0__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__0__0 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[6]),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[6]),
        .I2(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[7]),
        .I3(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[7]),
        .O(\ap_return[31]_i_30__0__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__1 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[4]),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[4]),
        .I2(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[5]),
        .I3(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[5]),
        .O(\ap_return[31]_i_31__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__1 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[2]),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[2]),
        .I2(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[3]),
        .I3(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[3]),
        .O(\ap_return[31]_i_32__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__1 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[0]),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[0]),
        .I2(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[1]),
        .I3(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[1]),
        .O(\ap_return[31]_i_33__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__1 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[6]),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[6]),
        .I2(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[7]),
        .I3(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[7]),
        .O(\ap_return[31]_i_34__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__1 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[4]),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[4]),
        .I2(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[5]),
        .I3(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[5]),
        .O(\ap_return[31]_i_35__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__1 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[2]),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[2]),
        .I2(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[3]),
        .I3(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[3]),
        .O(\ap_return[31]_i_36__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__1 
       (.I0(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[0]),
        .I1(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[0]),
        .I2(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[1]),
        .I3(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[1]),
        .O(\ap_return[31]_i_37__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_5__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_6__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_7__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_8__0__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_9__0__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[3]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[3]),
        .I2(\tmp_67_5_i_i_min_int_s_fu_614/p_0_in ),
        .O(tmp_67_5_i_i_min_int_s_fu_614_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__5 
       (.I0(Q[3]),
        .I1(\ap_return_reg[31]_2 [3]),
        .I2(\tmp_74_5_i_i_min_int_s_fu_644/p_0_in ),
        .O(\ap_return_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[4]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[4]),
        .I2(\tmp_67_5_i_i_min_int_s_fu_614/p_0_in ),
        .O(tmp_67_5_i_i_min_int_s_fu_614_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__5 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_2 [4]),
        .I2(\tmp_74_5_i_i_min_int_s_fu_644/p_0_in ),
        .O(\ap_return_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[5]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[5]),
        .I2(\tmp_67_5_i_i_min_int_s_fu_614/p_0_in ),
        .O(tmp_67_5_i_i_min_int_s_fu_614_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__5 
       (.I0(Q[5]),
        .I1(\ap_return_reg[31]_2 [5]),
        .I2(\tmp_74_5_i_i_min_int_s_fu_644/p_0_in ),
        .O(\ap_return_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[6]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[6]),
        .I2(\tmp_67_5_i_i_min_int_s_fu_614/p_0_in ),
        .O(tmp_67_5_i_i_min_int_s_fu_614_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__5 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_2 [6]),
        .I2(\tmp_74_5_i_i_min_int_s_fu_644/p_0_in ),
        .O(\ap_return_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__1 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[7]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[7]),
        .I2(\tmp_67_5_i_i_min_int_s_fu_614/p_0_in ),
        .O(tmp_67_5_i_i_min_int_s_fu_614_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__5 
       (.I0(Q[7]),
        .I1(\ap_return_reg[31]_2 [7]),
        .I2(\tmp_74_5_i_i_min_int_s_fu_644/p_0_in ),
        .O(\ap_return_reg[31]_1 [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_5_i_i_min_int_s_fu_614_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_5_i_i_min_int_s_fu_614_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_5_i_i_min_int_s_fu_614_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_5_i_i_min_int_s_fu_614_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__0 
       (.CI(\ap_return_reg[31]_i_21__0_n_0 ),
        .CO({\ap_return_reg[31]_i_12__0_n_0 ,\ap_return_reg[31]_i_12__0_n_1 ,\ap_return_reg[31]_i_12__0_n_2 ,\ap_return_reg[31]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__1_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__0_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__1_1 ));
  CARRY4 \ap_return_reg[31]_i_12__4 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__4_n_0 ,\ap_return_reg[31]_i_12__4_n_1 ,\ap_return_reg[31]_i_12__4_n_2 ,\ap_return_reg[31]_i_12__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__0__0_n_0 ,\ap_return[31]_i_23__0__0_n_0 ,\ap_return[31]_i_24__0__0_n_0 ,\ap_return[31]_i_25__0__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__4_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__0__0_n_0 ,\ap_return[31]_i_27__0__0_n_0 ,\ap_return[31]_i_28__0__0_n_0 ,\ap_return[31]_i_29__0__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__0 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__0_n_0 ,\ap_return_reg[31]_i_21__0_n_1 ,\ap_return_reg[31]_i_21__0_n_2 ,\ap_return_reg[31]_i_21__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__0__0_n_0 ,\ap_return[31]_i_31__1_n_0 ,\ap_return[31]_i_32__1_n_0 ,\ap_return[31]_i_33__1_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__0_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__1_n_0 ,\ap_return[31]_i_35__1_n_0 ,\ap_return[31]_i_36__1_n_0 ,\ap_return[31]_i_37__1_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__0 
       (.CI(\ap_return_reg[31]_i_3__1_n_0 ),
        .CO({\tmp_67_5_i_i_min_int_s_fu_614/p_0_in ,\ap_return_reg[31]_i_2__0_n_1 ,\ap_return_reg[31]_i_2__0_n_2 ,\ap_return_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_4 ),
        .O(\NLW_ap_return_reg[31]_i_2__0_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_5 ));
  CARRY4 \ap_return_reg[31]_i_2__4 
       (.CI(\ap_return_reg[31]_i_3__5_n_0 ),
        .CO({\tmp_74_5_i_i_min_int_s_fu_644/p_0_in ,\ap_return_reg[31]_i_2__4_n_1 ,\ap_return_reg[31]_i_2__4_n_2 ,\ap_return_reg[31]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__0__0_n_0 ,\ap_return[31]_i_6__0__0_n_0 ,\ap_return[31]_i_7__0__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__4_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__0__0_n_0 ,\ap_return[31]_i_9__0__0_n_0 ,\ap_return[31]_i_10__0__0_n_0 ,\ap_return[31]_i_11__0__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__1 
       (.CI(\ap_return_reg[31]_i_12__0_n_0 ),
        .CO({\ap_return_reg[31]_i_3__1_n_0 ,\ap_return_reg[31]_i_3__1_n_1 ,\ap_return_reg[31]_i_3__1_n_2 ,\ap_return_reg[31]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__0_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__1_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__0_1 ));
  CARRY4 \ap_return_reg[31]_i_3__5 
       (.CI(\ap_return_reg[31]_i_12__4_n_0 ),
        .CO({\ap_return_reg[31]_i_3__5_n_0 ,\ap_return_reg[31]_i_3__5_n_1 ,\ap_return_reg[31]_i_3__5_n_2 ,\ap_return_reg[31]_i_3__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__0__0_n_0 ,\ap_return[31]_i_14__0__0_n_0 ,\ap_return[31]_i_15__0__0_n_0 ,\ap_return[31]_i_16__0__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__5_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__0__0_n_0 ,\ap_return[31]_i_18__0__0_n_0 ,\ap_return[31]_i_19__0__0_n_0 ,\ap_return[31]_i_20__0__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_5_i_i_min_int_s_fu_614_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_5_i_i_min_int_s_fu_614_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_5_i_i_min_int_s_fu_614_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_5_i_i_min_int_s_fu_614_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_5_i_i_min_int_s_fu_614_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_74_3_i_i_reg_5052[31]_i_31 
       (.I0(Q[6]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [6]),
        .I2(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [7]),
        .I3(Q[7]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_74_3_i_i_reg_5052[31]_i_32 
       (.I0(Q[4]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [4]),
        .I2(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [5]),
        .I3(Q[5]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_74_3_i_i_reg_5052[31]_i_33 
       (.I0(Q[2]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [2]),
        .I2(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [3]),
        .I3(Q[3]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_74_3_i_i_reg_5052[31]_i_34 
       (.I0(Q[0]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [0]),
        .I2(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [1]),
        .I3(Q[1]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_74_3_i_i_reg_5052[31]_i_35 
       (.I0(Q[6]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [6]),
        .I2(Q[7]),
        .I3(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [7]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_74_3_i_i_reg_5052[31]_i_36 
       (.I0(Q[4]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [4]),
        .I2(Q[5]),
        .I3(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [5]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_74_3_i_i_reg_5052[31]_i_37 
       (.I0(Q[2]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [2]),
        .I2(Q[3]),
        .I3(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [3]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_74_3_i_i_reg_5052[31]_i_38 
       (.I0(Q[0]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [0]),
        .I2(Q[1]),
        .I3(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [1]),
        .O(\tmp_74_3_i_i_reg_5052[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_74_3_i_i_reg_5052[31]_i_5 
       (.I0(Q[8]),
        .I1(\tmp_74_3_i_i_reg_5052_reg[31]_i_3 [8]),
        .O(\ap_return_reg[31]_0 ));
  CARRY4 \tmp_74_3_i_i_reg_5052_reg[31]_i_22 
       (.CI(1'b0),
        .CO({\ap_return_reg[6]_0 ,\tmp_74_3_i_i_reg_5052_reg[31]_i_22_n_1 ,\tmp_74_3_i_i_reg_5052_reg[31]_i_22_n_2 ,\tmp_74_3_i_i_reg_5052_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_74_3_i_i_reg_5052[31]_i_31_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_32_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_33_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_34_n_0 }),
        .O(\NLW_tmp_74_3_i_i_reg_5052_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_74_3_i_i_reg_5052[31]_i_35_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_36_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_37_n_0 ,\tmp_74_3_i_i_reg_5052[31]_i_38_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_29
   (Q,
    DI,
    CO,
    \ap_return_reg[31]_0 ,
    \tmp_76_3_i_i_reg_5057_reg[31] ,
    \tmp_76_3_i_i_reg_5057_reg[31]_i_3_0 ,
    \tmp_76_3_i_i_reg_5057_reg[31]_0 ,
    \ap_return_reg[31]_i_2__23 ,
    E,
    aclk,
    ap_reg_pp0_iter6_r_V_5_i_i_reg_4664,
    ap_reg_pp0_iter6_r_V_i_i_64_reg_4720,
    D,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_i_3__20_0 ,
    \ap_return_reg[31]_i_3__20_1 ,
    \ap_return_reg[31]_i_2__19_0 ,
    \ap_return_reg[31]_i_2__19_1 ,
    \ap_return_reg[31]_2 ,
    \ap_return_reg[31]_3 );
  output [8:0]Q;
  output [0:0]DI;
  output [0:0]CO;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]\tmp_76_3_i_i_reg_5057_reg[31] ;
  input [0:0]\tmp_76_3_i_i_reg_5057_reg[31]_i_3_0 ;
  input [0:0]\tmp_76_3_i_i_reg_5057_reg[31]_0 ;
  input [8:0]\ap_return_reg[31]_i_2__23 ;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter6_r_V_5_i_i_reg_4664;
  input [7:0]ap_reg_pp0_iter6_r_V_i_i_64_reg_4720;
  input [0:0]D;
  input [0:0]\ap_return_reg[31]_1 ;
  input [3:0]\ap_return_reg[31]_i_3__20_0 ;
  input [3:0]\ap_return_reg[31]_i_3__20_1 ;
  input [3:0]\ap_return_reg[31]_i_2__19_0 ;
  input [3:0]\ap_return_reg[31]_i_2__19_1 ;
  input [3:0]\ap_return_reg[31]_2 ;
  input [3:0]\ap_return_reg[31]_3 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter6_r_V_5_i_i_reg_4664;
  wire [7:0]ap_reg_pp0_iter6_r_V_i_i_64_reg_4720;
  wire \ap_return[31]_i_30__19_n_0 ;
  wire \ap_return[31]_i_30__23_n_0 ;
  wire \ap_return[31]_i_31__20_n_0 ;
  wire \ap_return[31]_i_31__24_n_0 ;
  wire \ap_return[31]_i_32__20_n_0 ;
  wire \ap_return[31]_i_32__24_n_0 ;
  wire \ap_return[31]_i_33__20_n_0 ;
  wire \ap_return[31]_i_33__24_n_0 ;
  wire \ap_return[31]_i_34__20_n_0 ;
  wire \ap_return[31]_i_34__24_n_0 ;
  wire \ap_return[31]_i_35__20_n_0 ;
  wire \ap_return[31]_i_35__24_n_0 ;
  wire \ap_return[31]_i_36__20_n_0 ;
  wire \ap_return[31]_i_36__24_n_0 ;
  wire \ap_return[31]_i_37__20_n_0 ;
  wire \ap_return[31]_i_37__24_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [0:0]\ap_return_reg[31]_1 ;
  wire [3:0]\ap_return_reg[31]_2 ;
  wire [3:0]\ap_return_reg[31]_3 ;
  wire \ap_return_reg[31]_i_12__19_n_0 ;
  wire \ap_return_reg[31]_i_12__19_n_1 ;
  wire \ap_return_reg[31]_i_12__19_n_2 ;
  wire \ap_return_reg[31]_i_12__19_n_3 ;
  wire \ap_return_reg[31]_i_21__19_n_0 ;
  wire \ap_return_reg[31]_i_21__19_n_1 ;
  wire \ap_return_reg[31]_i_21__19_n_2 ;
  wire \ap_return_reg[31]_i_21__19_n_3 ;
  wire \ap_return_reg[31]_i_21__23_n_1 ;
  wire \ap_return_reg[31]_i_21__23_n_2 ;
  wire \ap_return_reg[31]_i_21__23_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__19_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__19_1 ;
  wire \ap_return_reg[31]_i_2__19_n_1 ;
  wire \ap_return_reg[31]_i_2__19_n_2 ;
  wire \ap_return_reg[31]_i_2__19_n_3 ;
  wire [8:0]\ap_return_reg[31]_i_2__23 ;
  wire [3:0]\ap_return_reg[31]_i_3__20_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__20_1 ;
  wire \ap_return_reg[31]_i_3__20_n_0 ;
  wire \ap_return_reg[31]_i_3__20_n_1 ;
  wire \ap_return_reg[31]_i_3__20_n_2 ;
  wire \ap_return_reg[31]_i_3__20_n_3 ;
  wire \tmp_69_5_i_i_max_int_s_fu_957/p_0_in ;
  wire [31:0]tmp_69_5_i_i_max_int_s_fu_957_ap_return;
  wire \tmp_76_3_i_i_max_int_s_fu_981/p_0_in ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_10_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_11_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_13_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_14_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_15_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_16_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_17_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_18_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_19_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_20_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_22_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_23_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_24_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_25_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_26_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_27_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_28_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_29_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_5_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_6_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_7_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_8_n_0 ;
  wire \tmp_76_3_i_i_reg_5057[31]_i_9_n_0 ;
  wire [8:0]\tmp_76_3_i_i_reg_5057_reg[31] ;
  wire [0:0]\tmp_76_3_i_i_reg_5057_reg[31]_0 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_12_n_0 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_12_n_1 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_12_n_2 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_12_n_3 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_2_n_1 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_2_n_2 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_2_n_3 ;
  wire [0:0]\tmp_76_3_i_i_reg_5057_reg[31]_i_3_0 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_3_n_0 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_3_n_1 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_3_n_2 ;
  wire \tmp_76_3_i_i_reg_5057_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__19_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__19_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__23_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__19_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__20_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_76_3_i_i_reg_5057_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_76_3_i_i_reg_5057_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_76_3_i_i_reg_5057_reg[31]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[0]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[0]),
        .I2(\tmp_69_5_i_i_max_int_s_fu_957/p_0_in ),
        .O(tmp_69_5_i_i_max_int_s_fu_957_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[1]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[1]),
        .I2(\tmp_69_5_i_i_max_int_s_fu_957/p_0_in ),
        .O(tmp_69_5_i_i_max_int_s_fu_957_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[2]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[2]),
        .I2(\tmp_69_5_i_i_max_int_s_fu_957/p_0_in ),
        .O(tmp_69_5_i_i_max_int_s_fu_957_ap_return[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__19 
       (.I0(D),
        .I1(\ap_return_reg[31]_1 ),
        .I2(\tmp_69_5_i_i_max_int_s_fu_957/p_0_in ),
        .O(tmp_69_5_i_i_max_int_s_fu_957_ap_return[31]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__19 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[6]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[6]),
        .I2(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[7]),
        .I3(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[7]),
        .O(\ap_return[31]_i_30__19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__23 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__23 [6]),
        .I2(\ap_return_reg[31]_i_2__23 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[4]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[4]),
        .I2(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[5]),
        .I3(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[5]),
        .O(\ap_return[31]_i_31__20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__24 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__23 [4]),
        .I2(\ap_return_reg[31]_i_2__23 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[2]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[2]),
        .I2(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[3]),
        .I3(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[3]),
        .O(\ap_return[31]_i_32__20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__24 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__23 [2]),
        .I2(\ap_return_reg[31]_i_2__23 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[0]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[0]),
        .I2(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[1]),
        .I3(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[1]),
        .O(\ap_return[31]_i_33__20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__24 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__23 [0]),
        .I2(\ap_return_reg[31]_i_2__23 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[6]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[6]),
        .I2(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[7]),
        .I3(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[7]),
        .O(\ap_return[31]_i_34__20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__24 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__23 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_i_2__23 [7]),
        .O(\ap_return[31]_i_34__24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[4]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[4]),
        .I2(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[5]),
        .I3(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[5]),
        .O(\ap_return[31]_i_35__20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__24 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__23 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_i_2__23 [5]),
        .O(\ap_return[31]_i_35__24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[2]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[2]),
        .I2(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[3]),
        .I3(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[3]),
        .O(\ap_return[31]_i_36__20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__24 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__23 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_i_2__23 [3]),
        .O(\ap_return[31]_i_36__24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[0]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[0]),
        .I2(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[1]),
        .I3(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[1]),
        .O(\ap_return[31]_i_37__20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__24 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__23 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_i_2__23 [1]),
        .O(\ap_return[31]_i_37__24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_i_2__23 [8]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[3]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[3]),
        .I2(\tmp_69_5_i_i_max_int_s_fu_957/p_0_in ),
        .O(tmp_69_5_i_i_max_int_s_fu_957_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[4]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[4]),
        .I2(\tmp_69_5_i_i_max_int_s_fu_957/p_0_in ),
        .O(tmp_69_5_i_i_max_int_s_fu_957_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[5]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[5]),
        .I2(\tmp_69_5_i_i_max_int_s_fu_957/p_0_in ),
        .O(tmp_69_5_i_i_max_int_s_fu_957_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[6]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[6]),
        .I2(\tmp_69_5_i_i_max_int_s_fu_957/p_0_in ),
        .O(tmp_69_5_i_i_max_int_s_fu_957_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__20 
       (.I0(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664[7]),
        .I1(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720[7]),
        .I2(\tmp_69_5_i_i_max_int_s_fu_957/p_0_in ),
        .O(tmp_69_5_i_i_max_int_s_fu_957_ap_return[7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_5_i_i_max_int_s_fu_957_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_5_i_i_max_int_s_fu_957_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_5_i_i_max_int_s_fu_957_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_5_i_i_max_int_s_fu_957_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__19 
       (.CI(\ap_return_reg[31]_i_21__19_n_0 ),
        .CO({\ap_return_reg[31]_i_12__19_n_0 ,\ap_return_reg[31]_i_12__19_n_1 ,\ap_return_reg[31]_i_12__19_n_2 ,\ap_return_reg[31]_i_12__19_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__20_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__19_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__20_1 ));
  CARRY4 \ap_return_reg[31]_i_21__19 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__19_n_0 ,\ap_return_reg[31]_i_21__19_n_1 ,\ap_return_reg[31]_i_21__19_n_2 ,\ap_return_reg[31]_i_21__19_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__19_n_0 ,\ap_return[31]_i_31__20_n_0 ,\ap_return[31]_i_32__20_n_0 ,\ap_return[31]_i_33__20_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__19_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__20_n_0 ,\ap_return[31]_i_35__20_n_0 ,\ap_return[31]_i_36__20_n_0 ,\ap_return[31]_i_37__20_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__23 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__23_n_1 ,\ap_return_reg[31]_i_21__23_n_2 ,\ap_return_reg[31]_i_21__23_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__23_n_0 ,\ap_return[31]_i_31__24_n_0 ,\ap_return[31]_i_32__24_n_0 ,\ap_return[31]_i_33__24_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__23_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__24_n_0 ,\ap_return[31]_i_35__24_n_0 ,\ap_return[31]_i_36__24_n_0 ,\ap_return[31]_i_37__24_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__19 
       (.CI(\ap_return_reg[31]_i_3__20_n_0 ),
        .CO({\tmp_69_5_i_i_max_int_s_fu_957/p_0_in ,\ap_return_reg[31]_i_2__19_n_1 ,\ap_return_reg[31]_i_2__19_n_2 ,\ap_return_reg[31]_i_2__19_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_2 ),
        .O(\NLW_ap_return_reg[31]_i_2__19_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_3 ));
  CARRY4 \ap_return_reg[31]_i_3__20 
       (.CI(\ap_return_reg[31]_i_12__19_n_0 ),
        .CO({\ap_return_reg[31]_i_3__20_n_0 ,\ap_return_reg[31]_i_3__20_n_1 ,\ap_return_reg[31]_i_3__20_n_2 ,\ap_return_reg[31]_i_3__20_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__19_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__20_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__19_1 ));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_5_i_i_max_int_s_fu_957_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_5_i_i_max_int_s_fu_957_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_5_i_i_max_int_s_fu_957_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_5_i_i_max_int_s_fu_957_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_5_i_i_max_int_s_fu_957_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_76_3_i_i_reg_5057[0]_i_1 
       (.I0(\tmp_76_3_i_i_reg_5057_reg[31] [0]),
        .I1(Q[0]),
        .I2(\tmp_76_3_i_i_max_int_s_fu_981/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_76_3_i_i_reg_5057[1]_i_1 
       (.I0(\tmp_76_3_i_i_reg_5057_reg[31] [1]),
        .I1(Q[1]),
        .I2(\tmp_76_3_i_i_max_int_s_fu_981/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_76_3_i_i_reg_5057[2]_i_1 
       (.I0(\tmp_76_3_i_i_reg_5057_reg[31] [2]),
        .I1(Q[2]),
        .I2(\tmp_76_3_i_i_max_int_s_fu_981/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_76_3_i_i_reg_5057[31]_i_1 
       (.I0(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .I1(Q[8]),
        .I2(\tmp_76_3_i_i_max_int_s_fu_981/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_76_3_i_i_reg_5057[31]_i_10 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_76_3_i_i_reg_5057[31]_i_11 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_76_3_i_i_reg_5057[31]_i_13 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_76_3_i_i_reg_5057[31]_i_14 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_76_3_i_i_reg_5057[31]_i_15 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_76_3_i_i_reg_5057[31]_i_16 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_76_3_i_i_reg_5057[31]_i_17 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_76_3_i_i_reg_5057[31]_i_18 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_76_3_i_i_reg_5057[31]_i_19 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_76_3_i_i_reg_5057[31]_i_20 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_76_3_i_i_reg_5057[31]_i_22 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_76_3_i_i_reg_5057[31]_i_23 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_76_3_i_i_reg_5057[31]_i_24 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_76_3_i_i_reg_5057[31]_i_25 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_76_3_i_i_reg_5057[31]_i_26 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_76_3_i_i_reg_5057[31]_i_27 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_76_3_i_i_reg_5057[31]_i_28 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_76_3_i_i_reg_5057[31]_i_29 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_76_3_i_i_reg_5057[31]_i_5 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_76_3_i_i_reg_5057[31]_i_6 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_76_3_i_i_reg_5057[31]_i_7 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_76_3_i_i_reg_5057[31]_i_8 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_76_3_i_i_reg_5057[31]_i_9 
       (.I0(Q[8]),
        .I1(\tmp_76_3_i_i_reg_5057_reg[31] [8]),
        .O(\tmp_76_3_i_i_reg_5057[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_76_3_i_i_reg_5057[3]_i_1 
       (.I0(\tmp_76_3_i_i_reg_5057_reg[31] [3]),
        .I1(Q[3]),
        .I2(\tmp_76_3_i_i_max_int_s_fu_981/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_76_3_i_i_reg_5057[4]_i_1 
       (.I0(\tmp_76_3_i_i_reg_5057_reg[31] [4]),
        .I1(Q[4]),
        .I2(\tmp_76_3_i_i_max_int_s_fu_981/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_76_3_i_i_reg_5057[5]_i_1 
       (.I0(\tmp_76_3_i_i_reg_5057_reg[31] [5]),
        .I1(Q[5]),
        .I2(\tmp_76_3_i_i_max_int_s_fu_981/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_76_3_i_i_reg_5057[6]_i_1 
       (.I0(\tmp_76_3_i_i_reg_5057_reg[31] [6]),
        .I1(Q[6]),
        .I2(\tmp_76_3_i_i_max_int_s_fu_981/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_76_3_i_i_reg_5057[7]_i_1 
       (.I0(\tmp_76_3_i_i_reg_5057_reg[31] [7]),
        .I1(Q[7]),
        .I2(\tmp_76_3_i_i_max_int_s_fu_981/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_76_3_i_i_reg_5057_reg[31]_i_12 
       (.CI(\tmp_76_3_i_i_reg_5057_reg[31]_i_3_0 ),
        .CO({\tmp_76_3_i_i_reg_5057_reg[31]_i_12_n_0 ,\tmp_76_3_i_i_reg_5057_reg[31]_i_12_n_1 ,\tmp_76_3_i_i_reg_5057_reg[31]_i_12_n_2 ,\tmp_76_3_i_i_reg_5057_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_76_3_i_i_reg_5057[31]_i_22_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_23_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_24_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_25_n_0 }),
        .O(\NLW_tmp_76_3_i_i_reg_5057_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_76_3_i_i_reg_5057[31]_i_26_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_27_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_28_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_29_n_0 }));
  CARRY4 \tmp_76_3_i_i_reg_5057_reg[31]_i_2 
       (.CI(\tmp_76_3_i_i_reg_5057_reg[31]_i_3_n_0 ),
        .CO({\tmp_76_3_i_i_max_int_s_fu_981/p_0_in ,\tmp_76_3_i_i_reg_5057_reg[31]_i_2_n_1 ,\tmp_76_3_i_i_reg_5057_reg[31]_i_2_n_2 ,\tmp_76_3_i_i_reg_5057_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_76_3_i_i_reg_5057_reg[31]_0 ,\tmp_76_3_i_i_reg_5057[31]_i_5_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_6_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_7_n_0 }),
        .O(\NLW_tmp_76_3_i_i_reg_5057_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_76_3_i_i_reg_5057[31]_i_8_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_9_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_10_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_11_n_0 }));
  CARRY4 \tmp_76_3_i_i_reg_5057_reg[31]_i_3 
       (.CI(\tmp_76_3_i_i_reg_5057_reg[31]_i_12_n_0 ),
        .CO({\tmp_76_3_i_i_reg_5057_reg[31]_i_3_n_0 ,\tmp_76_3_i_i_reg_5057_reg[31]_i_3_n_1 ,\tmp_76_3_i_i_reg_5057_reg[31]_i_3_n_2 ,\tmp_76_3_i_i_reg_5057_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_76_3_i_i_reg_5057[31]_i_13_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_14_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_15_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_16_n_0 }),
        .O(\NLW_tmp_76_3_i_i_reg_5057_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_76_3_i_i_reg_5057[31]_i_17_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_18_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_19_n_0 ,\tmp_76_3_i_i_reg_5057[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_30
   (Q,
    DI,
    CO,
    \ap_return_reg[31]_i_2__4 ,
    E,
    aclk,
    ap_reg_pp0_iter6_r_V_8_i_i_reg_4732,
    ap_reg_pp0_iter6_r_V_6_i_i_reg_4671,
    D,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_i_3__2_0 ,
    \ap_return_reg[31]_i_3__2_1 ,
    \ap_return_reg[31]_i_2__1_0 ,
    \ap_return_reg[31]_i_2__1_1 ,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_2 );
  output [8:0]Q;
  output [0:0]DI;
  output [0:0]CO;
  input [8:0]\ap_return_reg[31]_i_2__4 ;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter6_r_V_8_i_i_reg_4732;
  input [7:0]ap_reg_pp0_iter6_r_V_6_i_i_reg_4671;
  input [0:0]D;
  input [0:0]\ap_return_reg[31]_0 ;
  input [3:0]\ap_return_reg[31]_i_3__2_0 ;
  input [3:0]\ap_return_reg[31]_i_3__2_1 ;
  input [3:0]\ap_return_reg[31]_i_2__1_0 ;
  input [3:0]\ap_return_reg[31]_i_2__1_1 ;
  input [3:0]\ap_return_reg[31]_1 ;
  input [3:0]\ap_return_reg[31]_2 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter6_r_V_6_i_i_reg_4671;
  wire [7:0]ap_reg_pp0_iter6_r_V_8_i_i_reg_4732;
  wire \ap_return[31]_i_30__1_n_0 ;
  wire \ap_return[31]_i_30__4_n_0 ;
  wire \ap_return[31]_i_31__2_n_0 ;
  wire \ap_return[31]_i_31__5_n_0 ;
  wire \ap_return[31]_i_32__2_n_0 ;
  wire \ap_return[31]_i_32__5_n_0 ;
  wire \ap_return[31]_i_33__2_n_0 ;
  wire \ap_return[31]_i_33__5_n_0 ;
  wire \ap_return[31]_i_34__2_n_0 ;
  wire \ap_return[31]_i_34__5_n_0 ;
  wire \ap_return[31]_i_35__2_n_0 ;
  wire \ap_return[31]_i_35__5_n_0 ;
  wire \ap_return[31]_i_36__2_n_0 ;
  wire \ap_return[31]_i_36__5_n_0 ;
  wire \ap_return[31]_i_37__2_n_0 ;
  wire \ap_return[31]_i_37__5_n_0 ;
  wire [0:0]\ap_return_reg[31]_0 ;
  wire [3:0]\ap_return_reg[31]_1 ;
  wire [3:0]\ap_return_reg[31]_2 ;
  wire \ap_return_reg[31]_i_12__1_n_0 ;
  wire \ap_return_reg[31]_i_12__1_n_1 ;
  wire \ap_return_reg[31]_i_12__1_n_2 ;
  wire \ap_return_reg[31]_i_12__1_n_3 ;
  wire \ap_return_reg[31]_i_21__1_n_0 ;
  wire \ap_return_reg[31]_i_21__1_n_1 ;
  wire \ap_return_reg[31]_i_21__1_n_2 ;
  wire \ap_return_reg[31]_i_21__1_n_3 ;
  wire \ap_return_reg[31]_i_21__4_n_1 ;
  wire \ap_return_reg[31]_i_21__4_n_2 ;
  wire \ap_return_reg[31]_i_21__4_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__1_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__1_1 ;
  wire \ap_return_reg[31]_i_2__1_n_1 ;
  wire \ap_return_reg[31]_i_2__1_n_2 ;
  wire \ap_return_reg[31]_i_2__1_n_3 ;
  wire [8:0]\ap_return_reg[31]_i_2__4 ;
  wire [3:0]\ap_return_reg[31]_i_3__2_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__2_1 ;
  wire \ap_return_reg[31]_i_3__2_n_0 ;
  wire \ap_return_reg[31]_i_3__2_n_1 ;
  wire \ap_return_reg[31]_i_3__2_n_2 ;
  wire \ap_return_reg[31]_i_3__2_n_3 ;
  wire \tmp_67_7_i_i_min_int_s_fu_620/p_0_in ;
  wire [31:0]tmp_67_7_i_i_min_int_s_fu_620_ap_return;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[0]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[0]),
        .I2(\tmp_67_7_i_i_min_int_s_fu_620/p_0_in ),
        .O(tmp_67_7_i_i_min_int_s_fu_620_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[1]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[1]),
        .I2(\tmp_67_7_i_i_min_int_s_fu_620/p_0_in ),
        .O(tmp_67_7_i_i_min_int_s_fu_620_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[2]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[2]),
        .I2(\tmp_67_7_i_i_min_int_s_fu_620/p_0_in ),
        .O(tmp_67_7_i_i_min_int_s_fu_620_ap_return[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__1 
       (.I0(D),
        .I1(\ap_return_reg[31]_0 ),
        .I2(\tmp_67_7_i_i_min_int_s_fu_620/p_0_in ),
        .O(tmp_67_7_i_i_min_int_s_fu_620_ap_return[31]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__1 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[6]),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[6]),
        .I2(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[7]),
        .I3(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[7]),
        .O(\ap_return[31]_i_30__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__4 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__4 [6]),
        .I2(\ap_return_reg[31]_i_2__4 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__2 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[4]),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[4]),
        .I2(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[5]),
        .I3(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[5]),
        .O(\ap_return[31]_i_31__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__5 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__4 [4]),
        .I2(\ap_return_reg[31]_i_2__4 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__2 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[2]),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[2]),
        .I2(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[3]),
        .I3(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[3]),
        .O(\ap_return[31]_i_32__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__5 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__4 [2]),
        .I2(\ap_return_reg[31]_i_2__4 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__2 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[0]),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[0]),
        .I2(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[1]),
        .I3(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[1]),
        .O(\ap_return[31]_i_33__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__5 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__4 [0]),
        .I2(\ap_return_reg[31]_i_2__4 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__2 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[6]),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[6]),
        .I2(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[7]),
        .I3(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[7]),
        .O(\ap_return[31]_i_34__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__5 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__4 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_i_2__4 [7]),
        .O(\ap_return[31]_i_34__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__2 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[4]),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[4]),
        .I2(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[5]),
        .I3(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[5]),
        .O(\ap_return[31]_i_35__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__5 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__4 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_i_2__4 [5]),
        .O(\ap_return[31]_i_35__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__2 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[2]),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[2]),
        .I2(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[3]),
        .I3(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[3]),
        .O(\ap_return[31]_i_36__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__5 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__4 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_i_2__4 [3]),
        .O(\ap_return[31]_i_36__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__2 
       (.I0(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[0]),
        .I1(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[0]),
        .I2(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[1]),
        .I3(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[1]),
        .O(\ap_return[31]_i_37__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__5 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__4 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_i_2__4 [1]),
        .O(\ap_return[31]_i_37__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__0__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_i_2__4 [8]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[3]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[3]),
        .I2(\tmp_67_7_i_i_min_int_s_fu_620/p_0_in ),
        .O(tmp_67_7_i_i_min_int_s_fu_620_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[4]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[4]),
        .I2(\tmp_67_7_i_i_min_int_s_fu_620/p_0_in ),
        .O(tmp_67_7_i_i_min_int_s_fu_620_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[5]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[5]),
        .I2(\tmp_67_7_i_i_min_int_s_fu_620/p_0_in ),
        .O(tmp_67_7_i_i_min_int_s_fu_620_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[6]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[6]),
        .I2(\tmp_67_7_i_i_min_int_s_fu_620/p_0_in ),
        .O(tmp_67_7_i_i_min_int_s_fu_620_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__2 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[7]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[7]),
        .I2(\tmp_67_7_i_i_min_int_s_fu_620/p_0_in ),
        .O(tmp_67_7_i_i_min_int_s_fu_620_ap_return[7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_7_i_i_min_int_s_fu_620_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_7_i_i_min_int_s_fu_620_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_7_i_i_min_int_s_fu_620_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_7_i_i_min_int_s_fu_620_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__1 
       (.CI(\ap_return_reg[31]_i_21__1_n_0 ),
        .CO({\ap_return_reg[31]_i_12__1_n_0 ,\ap_return_reg[31]_i_12__1_n_1 ,\ap_return_reg[31]_i_12__1_n_2 ,\ap_return_reg[31]_i_12__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__2_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__1_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__2_1 ));
  CARRY4 \ap_return_reg[31]_i_21__1 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__1_n_0 ,\ap_return_reg[31]_i_21__1_n_1 ,\ap_return_reg[31]_i_21__1_n_2 ,\ap_return_reg[31]_i_21__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__1_n_0 ,\ap_return[31]_i_31__2_n_0 ,\ap_return[31]_i_32__2_n_0 ,\ap_return[31]_i_33__2_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__1_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__2_n_0 ,\ap_return[31]_i_35__2_n_0 ,\ap_return[31]_i_36__2_n_0 ,\ap_return[31]_i_37__2_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__4 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__4_n_1 ,\ap_return_reg[31]_i_21__4_n_2 ,\ap_return_reg[31]_i_21__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__4_n_0 ,\ap_return[31]_i_31__5_n_0 ,\ap_return[31]_i_32__5_n_0 ,\ap_return[31]_i_33__5_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__4_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__5_n_0 ,\ap_return[31]_i_35__5_n_0 ,\ap_return[31]_i_36__5_n_0 ,\ap_return[31]_i_37__5_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__1 
       (.CI(\ap_return_reg[31]_i_3__2_n_0 ),
        .CO({\tmp_67_7_i_i_min_int_s_fu_620/p_0_in ,\ap_return_reg[31]_i_2__1_n_1 ,\ap_return_reg[31]_i_2__1_n_2 ,\ap_return_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_1 ),
        .O(\NLW_ap_return_reg[31]_i_2__1_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_2 ));
  CARRY4 \ap_return_reg[31]_i_3__2 
       (.CI(\ap_return_reg[31]_i_12__1_n_0 ),
        .CO({\ap_return_reg[31]_i_3__2_n_0 ,\ap_return_reg[31]_i_3__2_n_1 ,\ap_return_reg[31]_i_3__2_n_2 ,\ap_return_reg[31]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__1_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__2_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__1_1 ));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_7_i_i_min_int_s_fu_620_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_7_i_i_min_int_s_fu_620_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_7_i_i_min_int_s_fu_620_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_7_i_i_min_int_s_fu_620_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_7_i_i_min_int_s_fu_620_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_31
   (Q,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_1 ,
    CO,
    DI,
    E,
    aclk,
    ap_reg_pp0_iter6_r_V_8_i_i_reg_4732,
    ap_reg_pp0_iter6_r_V_6_i_i_reg_4671,
    D,
    \ap_return_reg[31]_2 ,
    \ap_return_reg[31]_i_3__21_0 ,
    \ap_return_reg[31]_i_3__21_1 ,
    \ap_return_reg[31]_i_2__20_0 ,
    \ap_return_reg[31]_i_2__20_1 ,
    \ap_return_reg[31]_3 ,
    \ap_return_reg[31]_4 );
  output [8:0]Q;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]\ap_return_reg[31]_1 ;
  input [0:0]CO;
  input [0:0]DI;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter6_r_V_8_i_i_reg_4732;
  input [7:0]ap_reg_pp0_iter6_r_V_6_i_i_reg_4671;
  input [0:0]D;
  input [0:0]\ap_return_reg[31]_2 ;
  input [3:0]\ap_return_reg[31]_i_3__21_0 ;
  input [3:0]\ap_return_reg[31]_i_3__21_1 ;
  input [3:0]\ap_return_reg[31]_i_2__20_0 ;
  input [3:0]\ap_return_reg[31]_i_2__20_1 ;
  input [3:0]\ap_return_reg[31]_3 ;
  input [3:0]\ap_return_reg[31]_4 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter6_r_V_6_i_i_reg_4671;
  wire [7:0]ap_reg_pp0_iter6_r_V_8_i_i_reg_4732;
  wire \ap_return[31]_i_10__11__0_n_0 ;
  wire \ap_return[31]_i_11__11__0_n_0 ;
  wire \ap_return[31]_i_13__11__0_n_0 ;
  wire \ap_return[31]_i_14__11__0_n_0 ;
  wire \ap_return[31]_i_15__11__0_n_0 ;
  wire \ap_return[31]_i_16__11__0_n_0 ;
  wire \ap_return[31]_i_17__11__0_n_0 ;
  wire \ap_return[31]_i_18__11__0_n_0 ;
  wire \ap_return[31]_i_19__11__0_n_0 ;
  wire \ap_return[31]_i_20__11__0_n_0 ;
  wire \ap_return[31]_i_22__11__0_n_0 ;
  wire \ap_return[31]_i_23__11__0_n_0 ;
  wire \ap_return[31]_i_24__11__0_n_0 ;
  wire \ap_return[31]_i_25__11__0_n_0 ;
  wire \ap_return[31]_i_26__11__0_n_0 ;
  wire \ap_return[31]_i_27__11__0_n_0 ;
  wire \ap_return[31]_i_28__11__0_n_0 ;
  wire \ap_return[31]_i_29__11__0_n_0 ;
  wire \ap_return[31]_i_30__20_n_0 ;
  wire \ap_return[31]_i_31__21_n_0 ;
  wire \ap_return[31]_i_32__21_n_0 ;
  wire \ap_return[31]_i_33__21_n_0 ;
  wire \ap_return[31]_i_34__21_n_0 ;
  wire \ap_return[31]_i_35__21_n_0 ;
  wire \ap_return[31]_i_36__21_n_0 ;
  wire \ap_return[31]_i_37__21_n_0 ;
  wire \ap_return[31]_i_5__11__0_n_0 ;
  wire \ap_return[31]_i_6__11__0_n_0 ;
  wire \ap_return[31]_i_7__11__0_n_0 ;
  wire \ap_return[31]_i_8__11__0_n_0 ;
  wire \ap_return[31]_i_9__11__0_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire [0:0]\ap_return_reg[31]_2 ;
  wire [3:0]\ap_return_reg[31]_3 ;
  wire [3:0]\ap_return_reg[31]_4 ;
  wire \ap_return_reg[31]_i_12__20_n_0 ;
  wire \ap_return_reg[31]_i_12__20_n_1 ;
  wire \ap_return_reg[31]_i_12__20_n_2 ;
  wire \ap_return_reg[31]_i_12__20_n_3 ;
  wire \ap_return_reg[31]_i_12__23_n_0 ;
  wire \ap_return_reg[31]_i_12__23_n_1 ;
  wire \ap_return_reg[31]_i_12__23_n_2 ;
  wire \ap_return_reg[31]_i_12__23_n_3 ;
  wire \ap_return_reg[31]_i_21__20_n_0 ;
  wire \ap_return_reg[31]_i_21__20_n_1 ;
  wire \ap_return_reg[31]_i_21__20_n_2 ;
  wire \ap_return_reg[31]_i_21__20_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__20_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__20_1 ;
  wire \ap_return_reg[31]_i_2__20_n_1 ;
  wire \ap_return_reg[31]_i_2__20_n_2 ;
  wire \ap_return_reg[31]_i_2__20_n_3 ;
  wire \ap_return_reg[31]_i_2__23_n_1 ;
  wire \ap_return_reg[31]_i_2__23_n_2 ;
  wire \ap_return_reg[31]_i_2__23_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_3__21_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__21_1 ;
  wire \ap_return_reg[31]_i_3__21_n_0 ;
  wire \ap_return_reg[31]_i_3__21_n_1 ;
  wire \ap_return_reg[31]_i_3__21_n_2 ;
  wire \ap_return_reg[31]_i_3__21_n_3 ;
  wire \ap_return_reg[31]_i_3__24_n_0 ;
  wire \ap_return_reg[31]_i_3__24_n_1 ;
  wire \ap_return_reg[31]_i_3__24_n_2 ;
  wire \ap_return_reg[31]_i_3__24_n_3 ;
  wire \tmp_69_7_i_i_max_int_s_fu_963/p_0_in ;
  wire [31:0]tmp_69_7_i_i_max_int_s_fu_963_ap_return;
  wire \tmp_76_5_i_i_max_int_s_fu_987/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__20_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__23_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__20_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__20_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__23_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__24_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[0]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[0]),
        .I2(\tmp_69_7_i_i_max_int_s_fu_963/p_0_in ),
        .O(tmp_69_7_i_i_max_int_s_fu_963_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__24 
       (.I0(\ap_return_reg[31]_1 [0]),
        .I1(Q[0]),
        .I2(\tmp_76_5_i_i_max_int_s_fu_987/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[1]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[1]),
        .I2(\tmp_69_7_i_i_max_int_s_fu_963/p_0_in ),
        .O(tmp_69_7_i_i_max_int_s_fu_963_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__24 
       (.I0(\ap_return_reg[31]_1 [1]),
        .I1(Q[1]),
        .I2(\tmp_76_5_i_i_max_int_s_fu_987/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[2]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[2]),
        .I2(\tmp_69_7_i_i_max_int_s_fu_963/p_0_in ),
        .O(tmp_69_7_i_i_max_int_s_fu_963_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__24 
       (.I0(\ap_return_reg[31]_1 [2]),
        .I1(Q[2]),
        .I2(\tmp_76_5_i_i_max_int_s_fu_987/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_10__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_11__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_13__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_14__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_15__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_16__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_17__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_18__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_19__11__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__20 
       (.I0(D),
        .I1(\ap_return_reg[31]_2 ),
        .I2(\tmp_69_7_i_i_max_int_s_fu_963/p_0_in ),
        .O(tmp_69_7_i_i_max_int_s_fu_963_ap_return[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__23 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .I2(\tmp_76_5_i_i_max_int_s_fu_987/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_20__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_22__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_23__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_24__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_25__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_26__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_27__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_28__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_29__11__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__20 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[6]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[6]),
        .I2(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[7]),
        .I3(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[7]),
        .O(\ap_return[31]_i_30__20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[4]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[4]),
        .I2(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[5]),
        .I3(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[5]),
        .O(\ap_return[31]_i_31__21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[2]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[2]),
        .I2(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[3]),
        .I3(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[3]),
        .O(\ap_return[31]_i_32__21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[0]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[0]),
        .I2(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[1]),
        .I3(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[1]),
        .O(\ap_return[31]_i_33__21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[6]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[6]),
        .I2(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[7]),
        .I3(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[7]),
        .O(\ap_return[31]_i_34__21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[4]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[4]),
        .I2(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[5]),
        .I3(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[5]),
        .O(\ap_return[31]_i_35__21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[2]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[2]),
        .I2(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[3]),
        .I3(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[3]),
        .O(\ap_return[31]_i_36__21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[0]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[0]),
        .I2(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[1]),
        .I3(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[1]),
        .O(\ap_return[31]_i_37__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_5__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_6__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_7__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_8__11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__11__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_9__11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[3]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[3]),
        .I2(\tmp_69_7_i_i_max_int_s_fu_963/p_0_in ),
        .O(tmp_69_7_i_i_max_int_s_fu_963_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__24 
       (.I0(\ap_return_reg[31]_1 [3]),
        .I1(Q[3]),
        .I2(\tmp_76_5_i_i_max_int_s_fu_987/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[4]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[4]),
        .I2(\tmp_69_7_i_i_max_int_s_fu_963/p_0_in ),
        .O(tmp_69_7_i_i_max_int_s_fu_963_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__24 
       (.I0(\ap_return_reg[31]_1 [4]),
        .I1(Q[4]),
        .I2(\tmp_76_5_i_i_max_int_s_fu_987/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[5]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[5]),
        .I2(\tmp_69_7_i_i_max_int_s_fu_963/p_0_in ),
        .O(tmp_69_7_i_i_max_int_s_fu_963_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__24 
       (.I0(\ap_return_reg[31]_1 [5]),
        .I1(Q[5]),
        .I2(\tmp_76_5_i_i_max_int_s_fu_987/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[6]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[6]),
        .I2(\tmp_69_7_i_i_max_int_s_fu_963/p_0_in ),
        .O(tmp_69_7_i_i_max_int_s_fu_963_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__24 
       (.I0(\ap_return_reg[31]_1 [6]),
        .I1(Q[6]),
        .I2(\tmp_76_5_i_i_max_int_s_fu_987/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__21 
       (.I0(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732[7]),
        .I1(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671[7]),
        .I2(\tmp_69_7_i_i_max_int_s_fu_963/p_0_in ),
        .O(tmp_69_7_i_i_max_int_s_fu_963_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__24 
       (.I0(\ap_return_reg[31]_1 [7]),
        .I1(Q[7]),
        .I2(\tmp_76_5_i_i_max_int_s_fu_987/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_7_i_i_max_int_s_fu_963_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_7_i_i_max_int_s_fu_963_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_7_i_i_max_int_s_fu_963_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_7_i_i_max_int_s_fu_963_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__20 
       (.CI(\ap_return_reg[31]_i_21__20_n_0 ),
        .CO({\ap_return_reg[31]_i_12__20_n_0 ,\ap_return_reg[31]_i_12__20_n_1 ,\ap_return_reg[31]_i_12__20_n_2 ,\ap_return_reg[31]_i_12__20_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__21_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__20_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__21_1 ));
  CARRY4 \ap_return_reg[31]_i_12__23 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__23_n_0 ,\ap_return_reg[31]_i_12__23_n_1 ,\ap_return_reg[31]_i_12__23_n_2 ,\ap_return_reg[31]_i_12__23_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__11__0_n_0 ,\ap_return[31]_i_23__11__0_n_0 ,\ap_return[31]_i_24__11__0_n_0 ,\ap_return[31]_i_25__11__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__23_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__11__0_n_0 ,\ap_return[31]_i_27__11__0_n_0 ,\ap_return[31]_i_28__11__0_n_0 ,\ap_return[31]_i_29__11__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__20 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__20_n_0 ,\ap_return_reg[31]_i_21__20_n_1 ,\ap_return_reg[31]_i_21__20_n_2 ,\ap_return_reg[31]_i_21__20_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__20_n_0 ,\ap_return[31]_i_31__21_n_0 ,\ap_return[31]_i_32__21_n_0 ,\ap_return[31]_i_33__21_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__20_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__21_n_0 ,\ap_return[31]_i_35__21_n_0 ,\ap_return[31]_i_36__21_n_0 ,\ap_return[31]_i_37__21_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__20 
       (.CI(\ap_return_reg[31]_i_3__21_n_0 ),
        .CO({\tmp_69_7_i_i_max_int_s_fu_963/p_0_in ,\ap_return_reg[31]_i_2__20_n_1 ,\ap_return_reg[31]_i_2__20_n_2 ,\ap_return_reg[31]_i_2__20_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_3 ),
        .O(\NLW_ap_return_reg[31]_i_2__20_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_4 ));
  CARRY4 \ap_return_reg[31]_i_2__23 
       (.CI(\ap_return_reg[31]_i_3__24_n_0 ),
        .CO({\tmp_76_5_i_i_max_int_s_fu_987/p_0_in ,\ap_return_reg[31]_i_2__23_n_1 ,\ap_return_reg[31]_i_2__23_n_2 ,\ap_return_reg[31]_i_2__23_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__11__0_n_0 ,\ap_return[31]_i_6__11__0_n_0 ,\ap_return[31]_i_7__11__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__23_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__11__0_n_0 ,\ap_return[31]_i_9__11__0_n_0 ,\ap_return[31]_i_10__11__0_n_0 ,\ap_return[31]_i_11__11__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__21 
       (.CI(\ap_return_reg[31]_i_12__20_n_0 ),
        .CO({\ap_return_reg[31]_i_3__21_n_0 ,\ap_return_reg[31]_i_3__21_n_1 ,\ap_return_reg[31]_i_3__21_n_2 ,\ap_return_reg[31]_i_3__21_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__20_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__21_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__20_1 ));
  CARRY4 \ap_return_reg[31]_i_3__24 
       (.CI(\ap_return_reg[31]_i_12__23_n_0 ),
        .CO({\ap_return_reg[31]_i_3__24_n_0 ,\ap_return_reg[31]_i_3__24_n_1 ,\ap_return_reg[31]_i_3__24_n_2 ,\ap_return_reg[31]_i_3__24_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__11__0_n_0 ,\ap_return[31]_i_14__11__0_n_0 ,\ap_return[31]_i_15__11__0_n_0 ,\ap_return[31]_i_16__11__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__24_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__11__0_n_0 ,\ap_return[31]_i_18__11__0_n_0 ,\ap_return[31]_i_19__11__0_n_0 ,\ap_return[31]_i_20__11__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_7_i_i_max_int_s_fu_963_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_7_i_i_max_int_s_fu_963_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_7_i_i_max_int_s_fu_963_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_7_i_i_max_int_s_fu_963_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_7_i_i_max_int_s_fu_963_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_32
   (Q,
    \flag_d_min2_7_reg_5042_reg[31] ,
    E,
    aclk,
    ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681,
    ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692,
    D,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_i_3__3_0 ,
    \ap_return_reg[31]_i_3__3_1 ,
    \ap_return_reg[31]_i_2__2_0 ,
    \ap_return_reg[31]_i_2__2_1 ,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_2 ,
    \ap_return_reg[31]_3 );
  output [8:0]Q;
  output [8:0]\flag_d_min2_7_reg_5042_reg[31] ;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681;
  input [7:0]ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692;
  input [0:0]D;
  input [0:0]\ap_return_reg[31]_0 ;
  input [3:0]\ap_return_reg[31]_i_3__3_0 ;
  input [3:0]\ap_return_reg[31]_i_3__3_1 ;
  input [3:0]\ap_return_reg[31]_i_2__2_0 ;
  input [3:0]\ap_return_reg[31]_i_2__2_1 ;
  input [3:0]\ap_return_reg[31]_1 ;
  input [3:0]\ap_return_reg[31]_2 ;
  input [8:0]\ap_return_reg[31]_3 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681;
  wire [7:0]ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692;
  wire \ap_return[31]_i_10__1__0_n_0 ;
  wire \ap_return[31]_i_11__1__0_n_0 ;
  wire \ap_return[31]_i_13__1__0_n_0 ;
  wire \ap_return[31]_i_14__1__0_n_0 ;
  wire \ap_return[31]_i_15__1__0_n_0 ;
  wire \ap_return[31]_i_16__1__0_n_0 ;
  wire \ap_return[31]_i_17__1__0_n_0 ;
  wire \ap_return[31]_i_18__1__0_n_0 ;
  wire \ap_return[31]_i_19__1__0_n_0 ;
  wire \ap_return[31]_i_20__1__0_n_0 ;
  wire \ap_return[31]_i_22__1__0_n_0 ;
  wire \ap_return[31]_i_23__1__0_n_0 ;
  wire \ap_return[31]_i_24__1__0_n_0 ;
  wire \ap_return[31]_i_25__1__0_n_0 ;
  wire \ap_return[31]_i_26__1__0_n_0 ;
  wire \ap_return[31]_i_27__1__0_n_0 ;
  wire \ap_return[31]_i_28__1__0_n_0 ;
  wire \ap_return[31]_i_29__1__0_n_0 ;
  wire \ap_return[31]_i_30__2_n_0 ;
  wire \ap_return[31]_i_30__6_n_0 ;
  wire \ap_return[31]_i_31__3_n_0 ;
  wire \ap_return[31]_i_31__7_n_0 ;
  wire \ap_return[31]_i_32__3_n_0 ;
  wire \ap_return[31]_i_32__7_n_0 ;
  wire \ap_return[31]_i_33__3_n_0 ;
  wire \ap_return[31]_i_33__7_n_0 ;
  wire \ap_return[31]_i_34__3_n_0 ;
  wire \ap_return[31]_i_34__7_n_0 ;
  wire \ap_return[31]_i_35__3_n_0 ;
  wire \ap_return[31]_i_35__7_n_0 ;
  wire \ap_return[31]_i_36__3_n_0 ;
  wire \ap_return[31]_i_36__7_n_0 ;
  wire \ap_return[31]_i_37__3_n_0 ;
  wire \ap_return[31]_i_37__7_n_0 ;
  wire \ap_return[31]_i_4__1__0_n_0 ;
  wire \ap_return[31]_i_5__1__0_n_0 ;
  wire \ap_return[31]_i_6__1__0_n_0 ;
  wire \ap_return[31]_i_7__1__0_n_0 ;
  wire \ap_return[31]_i_8__1__0_n_0 ;
  wire \ap_return[31]_i_9__1__0_n_0 ;
  wire [0:0]\ap_return_reg[31]_0 ;
  wire [3:0]\ap_return_reg[31]_1 ;
  wire [3:0]\ap_return_reg[31]_2 ;
  wire [8:0]\ap_return_reg[31]_3 ;
  wire \ap_return_reg[31]_i_12__2_n_0 ;
  wire \ap_return_reg[31]_i_12__2_n_1 ;
  wire \ap_return_reg[31]_i_12__2_n_2 ;
  wire \ap_return_reg[31]_i_12__2_n_3 ;
  wire \ap_return_reg[31]_i_12__6_n_0 ;
  wire \ap_return_reg[31]_i_12__6_n_1 ;
  wire \ap_return_reg[31]_i_12__6_n_2 ;
  wire \ap_return_reg[31]_i_12__6_n_3 ;
  wire \ap_return_reg[31]_i_21__2_n_0 ;
  wire \ap_return_reg[31]_i_21__2_n_1 ;
  wire \ap_return_reg[31]_i_21__2_n_2 ;
  wire \ap_return_reg[31]_i_21__2_n_3 ;
  wire \ap_return_reg[31]_i_21__6_n_0 ;
  wire \ap_return_reg[31]_i_21__6_n_1 ;
  wire \ap_return_reg[31]_i_21__6_n_2 ;
  wire \ap_return_reg[31]_i_21__6_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__2_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__2_1 ;
  wire \ap_return_reg[31]_i_2__2_n_1 ;
  wire \ap_return_reg[31]_i_2__2_n_2 ;
  wire \ap_return_reg[31]_i_2__2_n_3 ;
  wire \ap_return_reg[31]_i_2__6_n_1 ;
  wire \ap_return_reg[31]_i_2__6_n_2 ;
  wire \ap_return_reg[31]_i_2__6_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_3__3_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__3_1 ;
  wire \ap_return_reg[31]_i_3__3_n_0 ;
  wire \ap_return_reg[31]_i_3__3_n_1 ;
  wire \ap_return_reg[31]_i_3__3_n_2 ;
  wire \ap_return_reg[31]_i_3__3_n_3 ;
  wire \ap_return_reg[31]_i_3__7_n_0 ;
  wire \ap_return_reg[31]_i_3__7_n_1 ;
  wire \ap_return_reg[31]_i_3__7_n_2 ;
  wire \ap_return_reg[31]_i_3__7_n_3 ;
  wire [8:0]\flag_d_min2_7_reg_5042_reg[31] ;
  wire \tmp_67_9_i_i_min_int_s_fu_626/p_0_in ;
  wire [31:0]tmp_67_9_i_i_min_int_s_fu_626_ap_return;
  wire \tmp_74_7_i_i_min_int_s_fu_656/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__7_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[0]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[0]),
        .I2(\tmp_67_9_i_i_min_int_s_fu_626/p_0_in ),
        .O(tmp_67_9_i_i_min_int_s_fu_626_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__7 
       (.I0(\ap_return_reg[31]_3 [0]),
        .I1(Q[0]),
        .I2(\tmp_74_7_i_i_min_int_s_fu_656/p_0_in ),
        .O(\flag_d_min2_7_reg_5042_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[1]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[1]),
        .I2(\tmp_67_9_i_i_min_int_s_fu_626/p_0_in ),
        .O(tmp_67_9_i_i_min_int_s_fu_626_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__7 
       (.I0(\ap_return_reg[31]_3 [1]),
        .I1(Q[1]),
        .I2(\tmp_74_7_i_i_min_int_s_fu_656/p_0_in ),
        .O(\flag_d_min2_7_reg_5042_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[2]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[2]),
        .I2(\tmp_67_9_i_i_min_int_s_fu_626/p_0_in ),
        .O(tmp_67_9_i_i_min_int_s_fu_626_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__7 
       (.I0(\ap_return_reg[31]_3 [2]),
        .I1(Q[2]),
        .I2(\tmp_74_7_i_i_min_int_s_fu_656/p_0_in ),
        .O(\flag_d_min2_7_reg_5042_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_10__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_11__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_13__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_14__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_15__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_16__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_17__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_18__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_19__1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__2 
       (.I0(D),
        .I1(\ap_return_reg[31]_0 ),
        .I2(\tmp_67_9_i_i_min_int_s_fu_626/p_0_in ),
        .O(tmp_67_9_i_i_min_int_s_fu_626_ap_return[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__6 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .I2(\tmp_74_7_i_i_min_int_s_fu_656/p_0_in ),
        .O(\flag_d_min2_7_reg_5042_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_20__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_22__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_23__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_24__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_25__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_26__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_27__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_28__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_29__1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__2 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[6]),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[6]),
        .I2(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[7]),
        .I3(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[7]),
        .O(\ap_return[31]_i_30__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__6 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_3 [6]),
        .I2(\ap_return_reg[31]_3 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[4]),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[4]),
        .I2(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[5]),
        .I3(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[5]),
        .O(\ap_return[31]_i_31__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__7 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_3 [4]),
        .I2(\ap_return_reg[31]_3 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[2]),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[2]),
        .I2(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[3]),
        .I3(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[3]),
        .O(\ap_return[31]_i_32__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__7 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_3 [2]),
        .I2(\ap_return_reg[31]_3 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[0]),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[0]),
        .I2(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[1]),
        .I3(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[1]),
        .O(\ap_return[31]_i_33__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__7 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_3 [0]),
        .I2(\ap_return_reg[31]_3 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[6]),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[6]),
        .I2(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[7]),
        .I3(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[7]),
        .O(\ap_return[31]_i_34__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__7 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_3 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_3 [7]),
        .O(\ap_return[31]_i_34__7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[4]),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[4]),
        .I2(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[5]),
        .I3(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[5]),
        .O(\ap_return[31]_i_35__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__7 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_3 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_3 [5]),
        .O(\ap_return[31]_i_35__7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[2]),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[2]),
        .I2(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[3]),
        .I3(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[3]),
        .O(\ap_return[31]_i_36__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__7 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_3 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_3 [3]),
        .O(\ap_return[31]_i_36__7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[0]),
        .I1(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[0]),
        .I2(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[1]),
        .I3(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[1]),
        .O(\ap_return[31]_i_37__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__7 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_3 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_3 [1]),
        .O(\ap_return[31]_i_37__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__1__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_4__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_5__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_6__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_7__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_8__1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__1__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_9__1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[3]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[3]),
        .I2(\tmp_67_9_i_i_min_int_s_fu_626/p_0_in ),
        .O(tmp_67_9_i_i_min_int_s_fu_626_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__7 
       (.I0(\ap_return_reg[31]_3 [3]),
        .I1(Q[3]),
        .I2(\tmp_74_7_i_i_min_int_s_fu_656/p_0_in ),
        .O(\flag_d_min2_7_reg_5042_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[4]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[4]),
        .I2(\tmp_67_9_i_i_min_int_s_fu_626/p_0_in ),
        .O(tmp_67_9_i_i_min_int_s_fu_626_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__7 
       (.I0(\ap_return_reg[31]_3 [4]),
        .I1(Q[4]),
        .I2(\tmp_74_7_i_i_min_int_s_fu_656/p_0_in ),
        .O(\flag_d_min2_7_reg_5042_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[5]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[5]),
        .I2(\tmp_67_9_i_i_min_int_s_fu_626/p_0_in ),
        .O(tmp_67_9_i_i_min_int_s_fu_626_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__7 
       (.I0(\ap_return_reg[31]_3 [5]),
        .I1(Q[5]),
        .I2(\tmp_74_7_i_i_min_int_s_fu_656/p_0_in ),
        .O(\flag_d_min2_7_reg_5042_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[6]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[6]),
        .I2(\tmp_67_9_i_i_min_int_s_fu_626/p_0_in ),
        .O(tmp_67_9_i_i_min_int_s_fu_626_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__7 
       (.I0(\ap_return_reg[31]_3 [6]),
        .I1(Q[6]),
        .I2(\tmp_74_7_i_i_min_int_s_fu_656/p_0_in ),
        .O(\flag_d_min2_7_reg_5042_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__3 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[7]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[7]),
        .I2(\tmp_67_9_i_i_min_int_s_fu_626/p_0_in ),
        .O(tmp_67_9_i_i_min_int_s_fu_626_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__7 
       (.I0(\ap_return_reg[31]_3 [7]),
        .I1(Q[7]),
        .I2(\tmp_74_7_i_i_min_int_s_fu_656/p_0_in ),
        .O(\flag_d_min2_7_reg_5042_reg[31] [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_9_i_i_min_int_s_fu_626_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_9_i_i_min_int_s_fu_626_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_9_i_i_min_int_s_fu_626_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_9_i_i_min_int_s_fu_626_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__2 
       (.CI(\ap_return_reg[31]_i_21__2_n_0 ),
        .CO({\ap_return_reg[31]_i_12__2_n_0 ,\ap_return_reg[31]_i_12__2_n_1 ,\ap_return_reg[31]_i_12__2_n_2 ,\ap_return_reg[31]_i_12__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__3_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__2_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__3_1 ));
  CARRY4 \ap_return_reg[31]_i_12__6 
       (.CI(\ap_return_reg[31]_i_21__6_n_0 ),
        .CO({\ap_return_reg[31]_i_12__6_n_0 ,\ap_return_reg[31]_i_12__6_n_1 ,\ap_return_reg[31]_i_12__6_n_2 ,\ap_return_reg[31]_i_12__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__1__0_n_0 ,\ap_return[31]_i_23__1__0_n_0 ,\ap_return[31]_i_24__1__0_n_0 ,\ap_return[31]_i_25__1__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__6_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__1__0_n_0 ,\ap_return[31]_i_27__1__0_n_0 ,\ap_return[31]_i_28__1__0_n_0 ,\ap_return[31]_i_29__1__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__2 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__2_n_0 ,\ap_return_reg[31]_i_21__2_n_1 ,\ap_return_reg[31]_i_21__2_n_2 ,\ap_return_reg[31]_i_21__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__2_n_0 ,\ap_return[31]_i_31__3_n_0 ,\ap_return[31]_i_32__3_n_0 ,\ap_return[31]_i_33__3_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__2_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__3_n_0 ,\ap_return[31]_i_35__3_n_0 ,\ap_return[31]_i_36__3_n_0 ,\ap_return[31]_i_37__3_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__6 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__6_n_0 ,\ap_return_reg[31]_i_21__6_n_1 ,\ap_return_reg[31]_i_21__6_n_2 ,\ap_return_reg[31]_i_21__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__6_n_0 ,\ap_return[31]_i_31__7_n_0 ,\ap_return[31]_i_32__7_n_0 ,\ap_return[31]_i_33__7_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__6_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__7_n_0 ,\ap_return[31]_i_35__7_n_0 ,\ap_return[31]_i_36__7_n_0 ,\ap_return[31]_i_37__7_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__2 
       (.CI(\ap_return_reg[31]_i_3__3_n_0 ),
        .CO({\tmp_67_9_i_i_min_int_s_fu_626/p_0_in ,\ap_return_reg[31]_i_2__2_n_1 ,\ap_return_reg[31]_i_2__2_n_2 ,\ap_return_reg[31]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_1 ),
        .O(\NLW_ap_return_reg[31]_i_2__2_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_2 ));
  CARRY4 \ap_return_reg[31]_i_2__6 
       (.CI(\ap_return_reg[31]_i_3__7_n_0 ),
        .CO({\tmp_74_7_i_i_min_int_s_fu_656/p_0_in ,\ap_return_reg[31]_i_2__6_n_1 ,\ap_return_reg[31]_i_2__6_n_2 ,\ap_return_reg[31]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__1__0_n_0 ,\ap_return[31]_i_5__1__0_n_0 ,\ap_return[31]_i_6__1__0_n_0 ,\ap_return[31]_i_7__1__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__6_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__1__0_n_0 ,\ap_return[31]_i_9__1__0_n_0 ,\ap_return[31]_i_10__1__0_n_0 ,\ap_return[31]_i_11__1__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__3 
       (.CI(\ap_return_reg[31]_i_12__2_n_0 ),
        .CO({\ap_return_reg[31]_i_3__3_n_0 ,\ap_return_reg[31]_i_3__3_n_1 ,\ap_return_reg[31]_i_3__3_n_2 ,\ap_return_reg[31]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__2_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__3_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__2_1 ));
  CARRY4 \ap_return_reg[31]_i_3__7 
       (.CI(\ap_return_reg[31]_i_12__6_n_0 ),
        .CO({\ap_return_reg[31]_i_3__7_n_0 ,\ap_return_reg[31]_i_3__7_n_1 ,\ap_return_reg[31]_i_3__7_n_2 ,\ap_return_reg[31]_i_3__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__1__0_n_0 ,\ap_return[31]_i_14__1__0_n_0 ,\ap_return[31]_i_15__1__0_n_0 ,\ap_return[31]_i_16__1__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__7_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__1__0_n_0 ,\ap_return[31]_i_18__1__0_n_0 ,\ap_return[31]_i_19__1__0_n_0 ,\ap_return[31]_i_20__1__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_9_i_i_min_int_s_fu_626_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_9_i_i_min_int_s_fu_626_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_9_i_i_min_int_s_fu_626_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_9_i_i_min_int_s_fu_626_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_9_i_i_min_int_s_fu_626_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_33
   (Q,
    \flag_d_max2_7_reg_5047_reg[31] ,
    E,
    aclk,
    ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681,
    ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692,
    D,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_i_3__22_0 ,
    \ap_return_reg[31]_i_3__22_1 ,
    \ap_return_reg[31]_i_2__21_0 ,
    \ap_return_reg[31]_i_2__21_1 ,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_2 ,
    \ap_return_reg[31]_3 );
  output [8:0]Q;
  output [8:0]\flag_d_max2_7_reg_5047_reg[31] ;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681;
  input [7:0]ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692;
  input [0:0]D;
  input [0:0]\ap_return_reg[31]_0 ;
  input [3:0]\ap_return_reg[31]_i_3__22_0 ;
  input [3:0]\ap_return_reg[31]_i_3__22_1 ;
  input [3:0]\ap_return_reg[31]_i_2__21_0 ;
  input [3:0]\ap_return_reg[31]_i_2__21_1 ;
  input [3:0]\ap_return_reg[31]_1 ;
  input [3:0]\ap_return_reg[31]_2 ;
  input [8:0]\ap_return_reg[31]_3 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681;
  wire [7:0]ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692;
  wire \ap_return[31]_i_10__12__0_n_0 ;
  wire \ap_return[31]_i_11__12__0_n_0 ;
  wire \ap_return[31]_i_13__12__0_n_0 ;
  wire \ap_return[31]_i_14__12__0_n_0 ;
  wire \ap_return[31]_i_15__12__0_n_0 ;
  wire \ap_return[31]_i_16__12__0_n_0 ;
  wire \ap_return[31]_i_17__12__0_n_0 ;
  wire \ap_return[31]_i_18__12__0_n_0 ;
  wire \ap_return[31]_i_19__12__0_n_0 ;
  wire \ap_return[31]_i_20__12__0_n_0 ;
  wire \ap_return[31]_i_22__12__0_n_0 ;
  wire \ap_return[31]_i_23__12__0_n_0 ;
  wire \ap_return[31]_i_24__12__0_n_0 ;
  wire \ap_return[31]_i_25__12__0_n_0 ;
  wire \ap_return[31]_i_26__12__0_n_0 ;
  wire \ap_return[31]_i_27__12__0_n_0 ;
  wire \ap_return[31]_i_28__12__0_n_0 ;
  wire \ap_return[31]_i_29__12__0_n_0 ;
  wire \ap_return[31]_i_30__21_n_0 ;
  wire \ap_return[31]_i_30__25_n_0 ;
  wire \ap_return[31]_i_31__22_n_0 ;
  wire \ap_return[31]_i_31__26_n_0 ;
  wire \ap_return[31]_i_32__22_n_0 ;
  wire \ap_return[31]_i_32__26_n_0 ;
  wire \ap_return[31]_i_33__22_n_0 ;
  wire \ap_return[31]_i_33__26_n_0 ;
  wire \ap_return[31]_i_34__22_n_0 ;
  wire \ap_return[31]_i_34__26_n_0 ;
  wire \ap_return[31]_i_35__22_n_0 ;
  wire \ap_return[31]_i_35__26_n_0 ;
  wire \ap_return[31]_i_36__22_n_0 ;
  wire \ap_return[31]_i_36__26_n_0 ;
  wire \ap_return[31]_i_37__22_n_0 ;
  wire \ap_return[31]_i_37__26_n_0 ;
  wire \ap_return[31]_i_4__12__0_n_0 ;
  wire \ap_return[31]_i_5__12__0_n_0 ;
  wire \ap_return[31]_i_6__12__0_n_0 ;
  wire \ap_return[31]_i_7__12__0_n_0 ;
  wire \ap_return[31]_i_8__12__0_n_0 ;
  wire \ap_return[31]_i_9__12__0_n_0 ;
  wire [0:0]\ap_return_reg[31]_0 ;
  wire [3:0]\ap_return_reg[31]_1 ;
  wire [3:0]\ap_return_reg[31]_2 ;
  wire [8:0]\ap_return_reg[31]_3 ;
  wire \ap_return_reg[31]_i_12__21_n_0 ;
  wire \ap_return_reg[31]_i_12__21_n_1 ;
  wire \ap_return_reg[31]_i_12__21_n_2 ;
  wire \ap_return_reg[31]_i_12__21_n_3 ;
  wire \ap_return_reg[31]_i_12__25_n_0 ;
  wire \ap_return_reg[31]_i_12__25_n_1 ;
  wire \ap_return_reg[31]_i_12__25_n_2 ;
  wire \ap_return_reg[31]_i_12__25_n_3 ;
  wire \ap_return_reg[31]_i_21__21_n_0 ;
  wire \ap_return_reg[31]_i_21__21_n_1 ;
  wire \ap_return_reg[31]_i_21__21_n_2 ;
  wire \ap_return_reg[31]_i_21__21_n_3 ;
  wire \ap_return_reg[31]_i_21__25_n_0 ;
  wire \ap_return_reg[31]_i_21__25_n_1 ;
  wire \ap_return_reg[31]_i_21__25_n_2 ;
  wire \ap_return_reg[31]_i_21__25_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__21_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__21_1 ;
  wire \ap_return_reg[31]_i_2__21_n_1 ;
  wire \ap_return_reg[31]_i_2__21_n_2 ;
  wire \ap_return_reg[31]_i_2__21_n_3 ;
  wire \ap_return_reg[31]_i_2__25_n_1 ;
  wire \ap_return_reg[31]_i_2__25_n_2 ;
  wire \ap_return_reg[31]_i_2__25_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_3__22_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__22_1 ;
  wire \ap_return_reg[31]_i_3__22_n_0 ;
  wire \ap_return_reg[31]_i_3__22_n_1 ;
  wire \ap_return_reg[31]_i_3__22_n_2 ;
  wire \ap_return_reg[31]_i_3__22_n_3 ;
  wire \ap_return_reg[31]_i_3__26_n_0 ;
  wire \ap_return_reg[31]_i_3__26_n_1 ;
  wire \ap_return_reg[31]_i_3__26_n_2 ;
  wire \ap_return_reg[31]_i_3__26_n_3 ;
  wire [8:0]\flag_d_max2_7_reg_5047_reg[31] ;
  wire \tmp_69_9_i_i_max_int_s_fu_969/p_0_in ;
  wire [31:0]tmp_69_9_i_i_max_int_s_fu_969_ap_return;
  wire \tmp_76_7_i_i_max_int_s_fu_999/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__25_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__25_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__25_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__26_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[0]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[0]),
        .I2(\tmp_69_9_i_i_max_int_s_fu_969/p_0_in ),
        .O(tmp_69_9_i_i_max_int_s_fu_969_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__26 
       (.I0(\ap_return_reg[31]_3 [0]),
        .I1(Q[0]),
        .I2(\tmp_76_7_i_i_max_int_s_fu_999/p_0_in ),
        .O(\flag_d_max2_7_reg_5047_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[1]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[1]),
        .I2(\tmp_69_9_i_i_max_int_s_fu_969/p_0_in ),
        .O(tmp_69_9_i_i_max_int_s_fu_969_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__26 
       (.I0(\ap_return_reg[31]_3 [1]),
        .I1(Q[1]),
        .I2(\tmp_76_7_i_i_max_int_s_fu_999/p_0_in ),
        .O(\flag_d_max2_7_reg_5047_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[2]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[2]),
        .I2(\tmp_69_9_i_i_max_int_s_fu_969/p_0_in ),
        .O(tmp_69_9_i_i_max_int_s_fu_969_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__26 
       (.I0(\ap_return_reg[31]_3 [2]),
        .I1(Q[2]),
        .I2(\tmp_76_7_i_i_max_int_s_fu_999/p_0_in ),
        .O(\flag_d_max2_7_reg_5047_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_10__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_11__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_13__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_14__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_15__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_16__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_17__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_18__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_19__12__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__21 
       (.I0(D),
        .I1(\ap_return_reg[31]_0 ),
        .I2(\tmp_69_9_i_i_max_int_s_fu_969/p_0_in ),
        .O(tmp_69_9_i_i_max_int_s_fu_969_ap_return[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__25 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .I2(\tmp_76_7_i_i_max_int_s_fu_999/p_0_in ),
        .O(\flag_d_max2_7_reg_5047_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_20__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_22__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_23__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_24__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_25__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_26__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_27__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_28__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_29__12__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__21 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[6]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[6]),
        .I2(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[7]),
        .I3(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[7]),
        .O(\ap_return[31]_i_30__21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__25 
       (.I0(\ap_return_reg[31]_3 [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_3 [7]),
        .O(\ap_return[31]_i_30__25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[4]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[4]),
        .I2(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[5]),
        .I3(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[5]),
        .O(\ap_return[31]_i_31__22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__26 
       (.I0(\ap_return_reg[31]_3 [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_3 [5]),
        .O(\ap_return[31]_i_31__26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[2]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[2]),
        .I2(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[3]),
        .I3(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[3]),
        .O(\ap_return[31]_i_32__22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__26 
       (.I0(\ap_return_reg[31]_3 [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_3 [3]),
        .O(\ap_return[31]_i_32__26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[0]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[0]),
        .I2(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[1]),
        .I3(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[1]),
        .O(\ap_return[31]_i_33__22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__26 
       (.I0(\ap_return_reg[31]_3 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_3 [1]),
        .O(\ap_return[31]_i_33__26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[6]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[6]),
        .I2(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[7]),
        .I3(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[7]),
        .O(\ap_return[31]_i_34__22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__26 
       (.I0(\ap_return_reg[31]_3 [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[31]_3 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_34__26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[4]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[4]),
        .I2(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[5]),
        .I3(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[5]),
        .O(\ap_return[31]_i_35__22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__26 
       (.I0(\ap_return_reg[31]_3 [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[31]_3 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_35__26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[2]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[2]),
        .I2(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[3]),
        .I3(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[3]),
        .O(\ap_return[31]_i_36__22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__26 
       (.I0(\ap_return_reg[31]_3 [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[31]_3 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_36__26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[0]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[0]),
        .I2(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[1]),
        .I3(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[1]),
        .O(\ap_return[31]_i_37__22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__26 
       (.I0(\ap_return_reg[31]_3 [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[31]_3 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_37__26_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__12__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_4__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_5__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_6__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_7__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_8__12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__12__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_9__12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[3]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[3]),
        .I2(\tmp_69_9_i_i_max_int_s_fu_969/p_0_in ),
        .O(tmp_69_9_i_i_max_int_s_fu_969_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__26 
       (.I0(\ap_return_reg[31]_3 [3]),
        .I1(Q[3]),
        .I2(\tmp_76_7_i_i_max_int_s_fu_999/p_0_in ),
        .O(\flag_d_max2_7_reg_5047_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[4]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[4]),
        .I2(\tmp_69_9_i_i_max_int_s_fu_969/p_0_in ),
        .O(tmp_69_9_i_i_max_int_s_fu_969_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__26 
       (.I0(\ap_return_reg[31]_3 [4]),
        .I1(Q[4]),
        .I2(\tmp_76_7_i_i_max_int_s_fu_999/p_0_in ),
        .O(\flag_d_max2_7_reg_5047_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[5]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[5]),
        .I2(\tmp_69_9_i_i_max_int_s_fu_969/p_0_in ),
        .O(tmp_69_9_i_i_max_int_s_fu_969_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__26 
       (.I0(\ap_return_reg[31]_3 [5]),
        .I1(Q[5]),
        .I2(\tmp_76_7_i_i_max_int_s_fu_999/p_0_in ),
        .O(\flag_d_max2_7_reg_5047_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[6]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[6]),
        .I2(\tmp_69_9_i_i_max_int_s_fu_969/p_0_in ),
        .O(tmp_69_9_i_i_max_int_s_fu_969_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__26 
       (.I0(\ap_return_reg[31]_3 [6]),
        .I1(Q[6]),
        .I2(\tmp_76_7_i_i_max_int_s_fu_999/p_0_in ),
        .O(\flag_d_max2_7_reg_5047_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__22 
       (.I0(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681[7]),
        .I1(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692[7]),
        .I2(\tmp_69_9_i_i_max_int_s_fu_969/p_0_in ),
        .O(tmp_69_9_i_i_max_int_s_fu_969_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__26 
       (.I0(\ap_return_reg[31]_3 [7]),
        .I1(Q[7]),
        .I2(\tmp_76_7_i_i_max_int_s_fu_999/p_0_in ),
        .O(\flag_d_max2_7_reg_5047_reg[31] [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_9_i_i_max_int_s_fu_969_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_9_i_i_max_int_s_fu_969_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_9_i_i_max_int_s_fu_969_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_9_i_i_max_int_s_fu_969_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__21 
       (.CI(\ap_return_reg[31]_i_21__21_n_0 ),
        .CO({\ap_return_reg[31]_i_12__21_n_0 ,\ap_return_reg[31]_i_12__21_n_1 ,\ap_return_reg[31]_i_12__21_n_2 ,\ap_return_reg[31]_i_12__21_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__22_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__21_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__22_1 ));
  CARRY4 \ap_return_reg[31]_i_12__25 
       (.CI(\ap_return_reg[31]_i_21__25_n_0 ),
        .CO({\ap_return_reg[31]_i_12__25_n_0 ,\ap_return_reg[31]_i_12__25_n_1 ,\ap_return_reg[31]_i_12__25_n_2 ,\ap_return_reg[31]_i_12__25_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__12__0_n_0 ,\ap_return[31]_i_23__12__0_n_0 ,\ap_return[31]_i_24__12__0_n_0 ,\ap_return[31]_i_25__12__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__25_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__12__0_n_0 ,\ap_return[31]_i_27__12__0_n_0 ,\ap_return[31]_i_28__12__0_n_0 ,\ap_return[31]_i_29__12__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__21 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__21_n_0 ,\ap_return_reg[31]_i_21__21_n_1 ,\ap_return_reg[31]_i_21__21_n_2 ,\ap_return_reg[31]_i_21__21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__21_n_0 ,\ap_return[31]_i_31__22_n_0 ,\ap_return[31]_i_32__22_n_0 ,\ap_return[31]_i_33__22_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__21_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__22_n_0 ,\ap_return[31]_i_35__22_n_0 ,\ap_return[31]_i_36__22_n_0 ,\ap_return[31]_i_37__22_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__25 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__25_n_0 ,\ap_return_reg[31]_i_21__25_n_1 ,\ap_return_reg[31]_i_21__25_n_2 ,\ap_return_reg[31]_i_21__25_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__25_n_0 ,\ap_return[31]_i_31__26_n_0 ,\ap_return[31]_i_32__26_n_0 ,\ap_return[31]_i_33__26_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__25_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__26_n_0 ,\ap_return[31]_i_35__26_n_0 ,\ap_return[31]_i_36__26_n_0 ,\ap_return[31]_i_37__26_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__21 
       (.CI(\ap_return_reg[31]_i_3__22_n_0 ),
        .CO({\tmp_69_9_i_i_max_int_s_fu_969/p_0_in ,\ap_return_reg[31]_i_2__21_n_1 ,\ap_return_reg[31]_i_2__21_n_2 ,\ap_return_reg[31]_i_2__21_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_1 ),
        .O(\NLW_ap_return_reg[31]_i_2__21_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_2 ));
  CARRY4 \ap_return_reg[31]_i_2__25 
       (.CI(\ap_return_reg[31]_i_3__26_n_0 ),
        .CO({\tmp_76_7_i_i_max_int_s_fu_999/p_0_in ,\ap_return_reg[31]_i_2__25_n_1 ,\ap_return_reg[31]_i_2__25_n_2 ,\ap_return_reg[31]_i_2__25_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__12__0_n_0 ,\ap_return[31]_i_5__12__0_n_0 ,\ap_return[31]_i_6__12__0_n_0 ,\ap_return[31]_i_7__12__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__25_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__12__0_n_0 ,\ap_return[31]_i_9__12__0_n_0 ,\ap_return[31]_i_10__12__0_n_0 ,\ap_return[31]_i_11__12__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__22 
       (.CI(\ap_return_reg[31]_i_12__21_n_0 ),
        .CO({\ap_return_reg[31]_i_3__22_n_0 ,\ap_return_reg[31]_i_3__22_n_1 ,\ap_return_reg[31]_i_3__22_n_2 ,\ap_return_reg[31]_i_3__22_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__21_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__22_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__21_1 ));
  CARRY4 \ap_return_reg[31]_i_3__26 
       (.CI(\ap_return_reg[31]_i_12__25_n_0 ),
        .CO({\ap_return_reg[31]_i_3__26_n_0 ,\ap_return_reg[31]_i_3__26_n_1 ,\ap_return_reg[31]_i_3__26_n_2 ,\ap_return_reg[31]_i_3__26_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__12__0_n_0 ,\ap_return[31]_i_14__12__0_n_0 ,\ap_return[31]_i_15__12__0_n_0 ,\ap_return[31]_i_16__12__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__26_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__12__0_n_0 ,\ap_return[31]_i_18__12__0_n_0 ,\ap_return[31]_i_19__12__0_n_0 ,\ap_return[31]_i_20__12__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_9_i_i_max_int_s_fu_969_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_9_i_i_max_int_s_fu_969_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_9_i_i_max_int_s_fu_969_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_9_i_i_max_int_s_fu_969_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_9_i_i_max_int_s_fu_969_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_34
   (Q,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_1 ,
    CO,
    DI,
    E,
    D,
    aclk);
  output [8:0]Q;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]\ap_return_reg[31]_1 ;
  input [0:0]CO;
  input [0:0]DI;
  input [0:0]E;
  input [8:0]D;
  input aclk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire \ap_return[31]_i_10__2__0_n_0 ;
  wire \ap_return[31]_i_11__2__0_n_0 ;
  wire \ap_return[31]_i_13__2__0_n_0 ;
  wire \ap_return[31]_i_14__2__0_n_0 ;
  wire \ap_return[31]_i_15__2__0_n_0 ;
  wire \ap_return[31]_i_16__2__0_n_0 ;
  wire \ap_return[31]_i_17__2__0_n_0 ;
  wire \ap_return[31]_i_18__2__0_n_0 ;
  wire \ap_return[31]_i_19__2__0_n_0 ;
  wire \ap_return[31]_i_20__2__0_n_0 ;
  wire \ap_return[31]_i_22__2__0_n_0 ;
  wire \ap_return[31]_i_23__2__0_n_0 ;
  wire \ap_return[31]_i_24__2__0_n_0 ;
  wire \ap_return[31]_i_25__2__0_n_0 ;
  wire \ap_return[31]_i_26__2__0_n_0 ;
  wire \ap_return[31]_i_27__2__0_n_0 ;
  wire \ap_return[31]_i_28__2__0_n_0 ;
  wire \ap_return[31]_i_29__2__0_n_0 ;
  wire \ap_return[31]_i_5__2__0_n_0 ;
  wire \ap_return[31]_i_6__2__0_n_0 ;
  wire \ap_return[31]_i_7__2__0_n_0 ;
  wire \ap_return[31]_i_8__2__0_n_0 ;
  wire \ap_return[31]_i_9__2__0_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__7_n_0 ;
  wire \ap_return_reg[31]_i_12__7_n_1 ;
  wire \ap_return_reg[31]_i_12__7_n_2 ;
  wire \ap_return_reg[31]_i_12__7_n_3 ;
  wire \ap_return_reg[31]_i_2__7_n_1 ;
  wire \ap_return_reg[31]_i_2__7_n_2 ;
  wire \ap_return_reg[31]_i_2__7_n_3 ;
  wire \ap_return_reg[31]_i_3__8_n_0 ;
  wire \ap_return_reg[31]_i_3__8_n_1 ;
  wire \ap_return_reg[31]_i_3__8_n_2 ;
  wire \ap_return_reg[31]_i_3__8_n_3 ;
  wire \tmp_81_1_i_i_min_int_s_fu_662/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__8_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__8 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_1 [0]),
        .I2(\tmp_81_1_i_i_min_int_s_fu_662/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__8 
       (.I0(Q[1]),
        .I1(\ap_return_reg[31]_1 [1]),
        .I2(\tmp_81_1_i_i_min_int_s_fu_662/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__8 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_1 [2]),
        .I2(\tmp_81_1_i_i_min_int_s_fu_662/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_10__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_11__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_13__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_14__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_15__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_16__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_17__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_18__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_19__2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__7 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .I2(\tmp_81_1_i_i_min_int_s_fu_662/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_20__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_22__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_23__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_24__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_25__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_26__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_27__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_28__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_29__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_5__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_6__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_7__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_8__2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__2__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_9__2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__8 
       (.I0(Q[3]),
        .I1(\ap_return_reg[31]_1 [3]),
        .I2(\tmp_81_1_i_i_min_int_s_fu_662/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__8 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_1 [4]),
        .I2(\tmp_81_1_i_i_min_int_s_fu_662/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__8 
       (.I0(Q[5]),
        .I1(\ap_return_reg[31]_1 [5]),
        .I2(\tmp_81_1_i_i_min_int_s_fu_662/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__8 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_1 [6]),
        .I2(\tmp_81_1_i_i_min_int_s_fu_662/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__8 
       (.I0(Q[7]),
        .I1(\ap_return_reg[31]_1 [7]),
        .I2(\tmp_81_1_i_i_min_int_s_fu_662/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__7 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__7_n_0 ,\ap_return_reg[31]_i_12__7_n_1 ,\ap_return_reg[31]_i_12__7_n_2 ,\ap_return_reg[31]_i_12__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__2__0_n_0 ,\ap_return[31]_i_23__2__0_n_0 ,\ap_return[31]_i_24__2__0_n_0 ,\ap_return[31]_i_25__2__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__7_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__2__0_n_0 ,\ap_return[31]_i_27__2__0_n_0 ,\ap_return[31]_i_28__2__0_n_0 ,\ap_return[31]_i_29__2__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__7 
       (.CI(\ap_return_reg[31]_i_3__8_n_0 ),
        .CO({\tmp_81_1_i_i_min_int_s_fu_662/p_0_in ,\ap_return_reg[31]_i_2__7_n_1 ,\ap_return_reg[31]_i_2__7_n_2 ,\ap_return_reg[31]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__2__0_n_0 ,\ap_return[31]_i_6__2__0_n_0 ,\ap_return[31]_i_7__2__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__7_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__2__0_n_0 ,\ap_return[31]_i_9__2__0_n_0 ,\ap_return[31]_i_10__2__0_n_0 ,\ap_return[31]_i_11__2__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__8 
       (.CI(\ap_return_reg[31]_i_12__7_n_0 ),
        .CO({\ap_return_reg[31]_i_3__8_n_0 ,\ap_return_reg[31]_i_3__8_n_1 ,\ap_return_reg[31]_i_3__8_n_2 ,\ap_return_reg[31]_i_3__8_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__2__0_n_0 ,\ap_return[31]_i_14__2__0_n_0 ,\ap_return[31]_i_15__2__0_n_0 ,\ap_return[31]_i_16__2__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__8_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__2__0_n_0 ,\ap_return[31]_i_18__2__0_n_0 ,\ap_return[31]_i_19__2__0_n_0 ,\ap_return[31]_i_20__2__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_35
   (Q,
    DI,
    CO,
    \ap_return_reg[31]_i_2__26 ,
    E,
    D,
    aclk);
  output [8:0]Q;
  output [0:0]DI;
  output [0:0]CO;
  input [8:0]\ap_return_reg[31]_i_2__26 ;
  input [0:0]E;
  input [8:0]D;
  input aclk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire \ap_return[31]_i_30__26_n_0 ;
  wire \ap_return[31]_i_31__27_n_0 ;
  wire \ap_return[31]_i_32__27_n_0 ;
  wire \ap_return[31]_i_33__27_n_0 ;
  wire \ap_return[31]_i_34__27_n_0 ;
  wire \ap_return[31]_i_35__27_n_0 ;
  wire \ap_return[31]_i_36__27_n_0 ;
  wire \ap_return[31]_i_37__27_n_0 ;
  wire \ap_return_reg[31]_i_21__26_n_1 ;
  wire \ap_return_reg[31]_i_21__26_n_2 ;
  wire \ap_return_reg[31]_i_21__26_n_3 ;
  wire [8:0]\ap_return_reg[31]_i_2__26 ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__26_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__26 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__26 [6]),
        .I2(\ap_return_reg[31]_i_2__26 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__27 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__26 [4]),
        .I2(\ap_return_reg[31]_i_2__26 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__27 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__26 [2]),
        .I2(\ap_return_reg[31]_i_2__26 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__27 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__26 [0]),
        .I2(\ap_return_reg[31]_i_2__26 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__27 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__26 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_i_2__26 [7]),
        .O(\ap_return[31]_i_34__27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__27 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__26 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_i_2__26 [5]),
        .O(\ap_return[31]_i_35__27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__27 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__26 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_i_2__26 [3]),
        .O(\ap_return[31]_i_36__27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__27 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__26 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_i_2__26 [1]),
        .O(\ap_return[31]_i_37__27_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_i_2__26 [8]),
        .O(DI));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_21__26 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__26_n_1 ,\ap_return_reg[31]_i_21__26_n_2 ,\ap_return_reg[31]_i_21__26_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__26_n_0 ,\ap_return[31]_i_31__27_n_0 ,\ap_return[31]_i_32__27_n_0 ,\ap_return[31]_i_33__27_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__26_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__27_n_0 ,\ap_return[31]_i_35__27_n_0 ,\ap_return[31]_i_36__27_n_0 ,\ap_return[31]_i_37__27_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_36
   (Q,
    DI,
    CO,
    D,
    E,
    \ap_return_reg[31]_0 ,
    aclk);
  output [8:0]Q;
  output [0:0]DI;
  output [0:0]CO;
  input [8:0]D;
  input [0:0]E;
  input [8:0]\ap_return_reg[31]_0 ;
  input aclk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire \ap_return[31]_i_30__7_n_0 ;
  wire \ap_return[31]_i_31__8_n_0 ;
  wire \ap_return[31]_i_32__8_n_0 ;
  wire \ap_return[31]_i_33__8_n_0 ;
  wire \ap_return[31]_i_34__8_n_0 ;
  wire \ap_return[31]_i_35__8_n_0 ;
  wire \ap_return[31]_i_36__8_n_0 ;
  wire \ap_return[31]_i_37__8_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_21__7_n_1 ;
  wire \ap_return_reg[31]_i_21__7_n_2 ;
  wire \ap_return_reg[31]_i_21__7_n_3 ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__7_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__7 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__8 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(D[5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__8 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(D[3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__8 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__8 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(Q[7]),
        .I3(D[7]),
        .O(\ap_return[31]_i_34__8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__8 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(Q[5]),
        .I3(D[5]),
        .O(\ap_return[31]_i_35__8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__8 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(Q[3]),
        .I3(D[3]),
        .O(\ap_return[31]_i_36__8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__8 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(Q[1]),
        .I3(D[1]),
        .O(\ap_return[31]_i_37__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__2__0 
       (.I0(Q[8]),
        .I1(D[8]),
        .O(DI));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_21__7 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__7_n_1 ,\ap_return_reg[31]_i_21__7_n_2 ,\ap_return_reg[31]_i_21__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__7_n_0 ,\ap_return[31]_i_31__8_n_0 ,\ap_return[31]_i_32__8_n_0 ,\ap_return[31]_i_33__8_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__7_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__8_n_0 ,\ap_return[31]_i_35__8_n_0 ,\ap_return[31]_i_36__8_n_0 ,\ap_return[31]_i_37__8_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_37
   (Q,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_1 ,
    CO,
    DI,
    E,
    D,
    aclk);
  output [8:0]Q;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]\ap_return_reg[31]_1 ;
  input [0:0]CO;
  input [0:0]DI;
  input [0:0]E;
  input [8:0]D;
  input aclk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire \ap_return[31]_i_10__13__0_n_0 ;
  wire \ap_return[31]_i_11__13__0_n_0 ;
  wire \ap_return[31]_i_13__13__0_n_0 ;
  wire \ap_return[31]_i_14__13__0_n_0 ;
  wire \ap_return[31]_i_15__13__0_n_0 ;
  wire \ap_return[31]_i_16__13__0_n_0 ;
  wire \ap_return[31]_i_17__13__0_n_0 ;
  wire \ap_return[31]_i_18__13__0_n_0 ;
  wire \ap_return[31]_i_19__13__0_n_0 ;
  wire \ap_return[31]_i_20__13__0_n_0 ;
  wire \ap_return[31]_i_22__13__0_n_0 ;
  wire \ap_return[31]_i_23__13__0_n_0 ;
  wire \ap_return[31]_i_24__13__0_n_0 ;
  wire \ap_return[31]_i_25__13__0_n_0 ;
  wire \ap_return[31]_i_26__13__0_n_0 ;
  wire \ap_return[31]_i_27__13__0_n_0 ;
  wire \ap_return[31]_i_28__13__0_n_0 ;
  wire \ap_return[31]_i_29__13__0_n_0 ;
  wire \ap_return[31]_i_5__13__0_n_0 ;
  wire \ap_return[31]_i_6__13__0_n_0 ;
  wire \ap_return[31]_i_7__13__0_n_0 ;
  wire \ap_return[31]_i_8__13__0_n_0 ;
  wire \ap_return[31]_i_9__13__0_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__26_n_0 ;
  wire \ap_return_reg[31]_i_12__26_n_1 ;
  wire \ap_return_reg[31]_i_12__26_n_2 ;
  wire \ap_return_reg[31]_i_12__26_n_3 ;
  wire \ap_return_reg[31]_i_2__26_n_1 ;
  wire \ap_return_reg[31]_i_2__26_n_2 ;
  wire \ap_return_reg[31]_i_2__26_n_3 ;
  wire \ap_return_reg[31]_i_3__27_n_0 ;
  wire \ap_return_reg[31]_i_3__27_n_1 ;
  wire \ap_return_reg[31]_i_3__27_n_2 ;
  wire \ap_return_reg[31]_i_3__27_n_3 ;
  wire \tmp_83_1_i_i_max_int_s_fu_1005/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__26_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__26_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__27_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__27 
       (.I0(\ap_return_reg[31]_1 [0]),
        .I1(Q[0]),
        .I2(\tmp_83_1_i_i_max_int_s_fu_1005/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__27 
       (.I0(\ap_return_reg[31]_1 [1]),
        .I1(Q[1]),
        .I2(\tmp_83_1_i_i_max_int_s_fu_1005/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__27 
       (.I0(\ap_return_reg[31]_1 [2]),
        .I1(Q[2]),
        .I2(\tmp_83_1_i_i_max_int_s_fu_1005/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_10__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_11__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_13__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_14__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_15__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_16__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_17__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_18__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_19__13__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__26 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .I2(\tmp_83_1_i_i_max_int_s_fu_1005/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_20__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_22__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_23__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_24__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_25__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_26__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_27__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_28__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_29__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_5__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_6__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_7__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_8__13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__13__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_9__13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__27 
       (.I0(\ap_return_reg[31]_1 [3]),
        .I1(Q[3]),
        .I2(\tmp_83_1_i_i_max_int_s_fu_1005/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__27 
       (.I0(\ap_return_reg[31]_1 [4]),
        .I1(Q[4]),
        .I2(\tmp_83_1_i_i_max_int_s_fu_1005/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__27 
       (.I0(\ap_return_reg[31]_1 [5]),
        .I1(Q[5]),
        .I2(\tmp_83_1_i_i_max_int_s_fu_1005/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__27 
       (.I0(\ap_return_reg[31]_1 [6]),
        .I1(Q[6]),
        .I2(\tmp_83_1_i_i_max_int_s_fu_1005/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__27 
       (.I0(\ap_return_reg[31]_1 [7]),
        .I1(Q[7]),
        .I2(\tmp_83_1_i_i_max_int_s_fu_1005/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__26 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__26_n_0 ,\ap_return_reg[31]_i_12__26_n_1 ,\ap_return_reg[31]_i_12__26_n_2 ,\ap_return_reg[31]_i_12__26_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__13__0_n_0 ,\ap_return[31]_i_23__13__0_n_0 ,\ap_return[31]_i_24__13__0_n_0 ,\ap_return[31]_i_25__13__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__26_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__13__0_n_0 ,\ap_return[31]_i_27__13__0_n_0 ,\ap_return[31]_i_28__13__0_n_0 ,\ap_return[31]_i_29__13__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__26 
       (.CI(\ap_return_reg[31]_i_3__27_n_0 ),
        .CO({\tmp_83_1_i_i_max_int_s_fu_1005/p_0_in ,\ap_return_reg[31]_i_2__26_n_1 ,\ap_return_reg[31]_i_2__26_n_2 ,\ap_return_reg[31]_i_2__26_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__13__0_n_0 ,\ap_return[31]_i_6__13__0_n_0 ,\ap_return[31]_i_7__13__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__26_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__13__0_n_0 ,\ap_return[31]_i_9__13__0_n_0 ,\ap_return[31]_i_10__13__0_n_0 ,\ap_return[31]_i_11__13__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__27 
       (.CI(\ap_return_reg[31]_i_12__26_n_0 ),
        .CO({\ap_return_reg[31]_i_3__27_n_0 ,\ap_return_reg[31]_i_3__27_n_1 ,\ap_return_reg[31]_i_3__27_n_2 ,\ap_return_reg[31]_i_3__27_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__13__0_n_0 ,\ap_return[31]_i_14__13__0_n_0 ,\ap_return[31]_i_15__13__0_n_0 ,\ap_return[31]_i_16__13__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__27_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__13__0_n_0 ,\ap_return[31]_i_18__13__0_n_0 ,\ap_return[31]_i_19__13__0_n_0 ,\ap_return[31]_i_20__13__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_38
   (Q,
    \flag_d_min2_9_reg_5074_reg[31] ,
    E,
    aclk,
    ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699,
    ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706,
    D,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_i_3__6_0 ,
    \ap_return_reg[31]_i_3__6_1 ,
    \ap_return_reg[31]_i_2__5_0 ,
    \ap_return_reg[31]_i_2__5_1 ,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_2 ,
    \ap_return_reg[31]_3 );
  output [8:0]Q;
  output [8:0]\flag_d_min2_9_reg_5074_reg[31] ;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699;
  input [7:0]ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706;
  input [0:0]D;
  input [0:0]\ap_return_reg[31]_0 ;
  input [3:0]\ap_return_reg[31]_i_3__6_0 ;
  input [3:0]\ap_return_reg[31]_i_3__6_1 ;
  input [3:0]\ap_return_reg[31]_i_2__5_0 ;
  input [3:0]\ap_return_reg[31]_i_2__5_1 ;
  input [3:0]\ap_return_reg[31]_1 ;
  input [3:0]\ap_return_reg[31]_2 ;
  input [8:0]\ap_return_reg[31]_3 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699;
  wire [7:0]ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706;
  wire \ap_return[31]_i_10__3__0_n_0 ;
  wire \ap_return[31]_i_11__3__0_n_0 ;
  wire \ap_return[31]_i_13__3__0_n_0 ;
  wire \ap_return[31]_i_14__3__0_n_0 ;
  wire \ap_return[31]_i_15__3__0_n_0 ;
  wire \ap_return[31]_i_16__3__0_n_0 ;
  wire \ap_return[31]_i_17__3__0_n_0 ;
  wire \ap_return[31]_i_18__3__0_n_0 ;
  wire \ap_return[31]_i_19__3__0_n_0 ;
  wire \ap_return[31]_i_20__3__0_n_0 ;
  wire \ap_return[31]_i_22__3__0_n_0 ;
  wire \ap_return[31]_i_23__3__0_n_0 ;
  wire \ap_return[31]_i_24__3__0_n_0 ;
  wire \ap_return[31]_i_25__3__0_n_0 ;
  wire \ap_return[31]_i_26__3__0_n_0 ;
  wire \ap_return[31]_i_27__3__0_n_0 ;
  wire \ap_return[31]_i_28__3__0_n_0 ;
  wire \ap_return[31]_i_29__3__0_n_0 ;
  wire \ap_return[31]_i_30__10_n_0 ;
  wire \ap_return[31]_i_30__5_n_0 ;
  wire \ap_return[31]_i_31__11_n_0 ;
  wire \ap_return[31]_i_31__6_n_0 ;
  wire \ap_return[31]_i_32__11_n_0 ;
  wire \ap_return[31]_i_32__6_n_0 ;
  wire \ap_return[31]_i_33__11_n_0 ;
  wire \ap_return[31]_i_33__6_n_0 ;
  wire \ap_return[31]_i_34__11_n_0 ;
  wire \ap_return[31]_i_34__6_n_0 ;
  wire \ap_return[31]_i_35__11_n_0 ;
  wire \ap_return[31]_i_35__6_n_0 ;
  wire \ap_return[31]_i_36__11_n_0 ;
  wire \ap_return[31]_i_36__6_n_0 ;
  wire \ap_return[31]_i_37__11_n_0 ;
  wire \ap_return[31]_i_37__6_n_0 ;
  wire \ap_return[31]_i_4__3__0_n_0 ;
  wire \ap_return[31]_i_5__3__0_n_0 ;
  wire \ap_return[31]_i_6__3__0_n_0 ;
  wire \ap_return[31]_i_7__3__0_n_0 ;
  wire \ap_return[31]_i_8__3__0_n_0 ;
  wire \ap_return[31]_i_9__3__0_n_0 ;
  wire [0:0]\ap_return_reg[31]_0 ;
  wire [3:0]\ap_return_reg[31]_1 ;
  wire [3:0]\ap_return_reg[31]_2 ;
  wire [8:0]\ap_return_reg[31]_3 ;
  wire \ap_return_reg[31]_i_12__10_n_0 ;
  wire \ap_return_reg[31]_i_12__10_n_1 ;
  wire \ap_return_reg[31]_i_12__10_n_2 ;
  wire \ap_return_reg[31]_i_12__10_n_3 ;
  wire \ap_return_reg[31]_i_12__5_n_0 ;
  wire \ap_return_reg[31]_i_12__5_n_1 ;
  wire \ap_return_reg[31]_i_12__5_n_2 ;
  wire \ap_return_reg[31]_i_12__5_n_3 ;
  wire \ap_return_reg[31]_i_21__10_n_0 ;
  wire \ap_return_reg[31]_i_21__10_n_1 ;
  wire \ap_return_reg[31]_i_21__10_n_2 ;
  wire \ap_return_reg[31]_i_21__10_n_3 ;
  wire \ap_return_reg[31]_i_21__5_n_0 ;
  wire \ap_return_reg[31]_i_21__5_n_1 ;
  wire \ap_return_reg[31]_i_21__5_n_2 ;
  wire \ap_return_reg[31]_i_21__5_n_3 ;
  wire \ap_return_reg[31]_i_2__10_n_1 ;
  wire \ap_return_reg[31]_i_2__10_n_2 ;
  wire \ap_return_reg[31]_i_2__10_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__5_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__5_1 ;
  wire \ap_return_reg[31]_i_2__5_n_1 ;
  wire \ap_return_reg[31]_i_2__5_n_2 ;
  wire \ap_return_reg[31]_i_2__5_n_3 ;
  wire \ap_return_reg[31]_i_3__11_n_0 ;
  wire \ap_return_reg[31]_i_3__11_n_1 ;
  wire \ap_return_reg[31]_i_3__11_n_2 ;
  wire \ap_return_reg[31]_i_3__11_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_3__6_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__6_1 ;
  wire \ap_return_reg[31]_i_3__6_n_0 ;
  wire \ap_return_reg[31]_i_3__6_n_1 ;
  wire \ap_return_reg[31]_i_3__6_n_2 ;
  wire \ap_return_reg[31]_i_3__6_n_3 ;
  wire [8:0]\flag_d_min2_9_reg_5074_reg[31] ;
  wire \tmp_67_i_i_min_int_s_fu_650/p_0_in ;
  wire [31:0]tmp_67_i_i_min_int_s_fu_650_ap_return;
  wire \tmp_74_9_i_i_min_int_s_fu_680/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__10_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__10_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__10_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__11_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__6_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__11 
       (.I0(\ap_return_reg[31]_3 [0]),
        .I1(Q[0]),
        .I2(\tmp_74_9_i_i_min_int_s_fu_680/p_0_in ),
        .O(\flag_d_min2_9_reg_5074_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[0]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[0]),
        .I2(\tmp_67_i_i_min_int_s_fu_650/p_0_in ),
        .O(tmp_67_i_i_min_int_s_fu_650_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__11 
       (.I0(\ap_return_reg[31]_3 [1]),
        .I1(Q[1]),
        .I2(\tmp_74_9_i_i_min_int_s_fu_680/p_0_in ),
        .O(\flag_d_min2_9_reg_5074_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[1]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[1]),
        .I2(\tmp_67_i_i_min_int_s_fu_650/p_0_in ),
        .O(tmp_67_i_i_min_int_s_fu_650_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__11 
       (.I0(\ap_return_reg[31]_3 [2]),
        .I1(Q[2]),
        .I2(\tmp_74_9_i_i_min_int_s_fu_680/p_0_in ),
        .O(\flag_d_min2_9_reg_5074_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[2]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[2]),
        .I2(\tmp_67_i_i_min_int_s_fu_650/p_0_in ),
        .O(tmp_67_i_i_min_int_s_fu_650_ap_return[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_10__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_11__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_13__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_14__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_15__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_16__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_17__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_18__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_19__3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__10 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .I2(\tmp_74_9_i_i_min_int_s_fu_680/p_0_in ),
        .O(\flag_d_min2_9_reg_5074_reg[31] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__5 
       (.I0(D),
        .I1(\ap_return_reg[31]_0 ),
        .I2(\tmp_67_i_i_min_int_s_fu_650/p_0_in ),
        .O(tmp_67_i_i_min_int_s_fu_650_ap_return[31]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_20__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_22__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_23__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_24__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_25__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_26__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_27__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_28__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_29__3__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__10 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_3 [6]),
        .I2(\ap_return_reg[31]_3 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__5 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[6]),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[6]),
        .I2(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[7]),
        .I3(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[7]),
        .O(\ap_return[31]_i_30__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__11 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_3 [4]),
        .I2(\ap_return_reg[31]_3 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[4]),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[4]),
        .I2(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[5]),
        .I3(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[5]),
        .O(\ap_return[31]_i_31__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__11 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_3 [2]),
        .I2(\ap_return_reg[31]_3 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[2]),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[2]),
        .I2(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[3]),
        .I3(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[3]),
        .O(\ap_return[31]_i_32__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__11 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_3 [0]),
        .I2(\ap_return_reg[31]_3 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[0]),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[0]),
        .I2(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[1]),
        .I3(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[1]),
        .O(\ap_return[31]_i_33__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__11 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_3 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_3 [7]),
        .O(\ap_return[31]_i_34__11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[6]),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[6]),
        .I2(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[7]),
        .I3(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[7]),
        .O(\ap_return[31]_i_34__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__11 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_3 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_3 [5]),
        .O(\ap_return[31]_i_35__11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[4]),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[4]),
        .I2(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[5]),
        .I3(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[5]),
        .O(\ap_return[31]_i_35__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__11 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_3 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_3 [3]),
        .O(\ap_return[31]_i_36__11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[2]),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[2]),
        .I2(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[3]),
        .I3(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[3]),
        .O(\ap_return[31]_i_36__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__11 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_3 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_3 [1]),
        .O(\ap_return[31]_i_37__11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[0]),
        .I1(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[0]),
        .I2(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[1]),
        .I3(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[1]),
        .O(\ap_return[31]_i_37__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__3__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_4__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_5__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_6__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_7__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_8__3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__3__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_9__3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__11 
       (.I0(\ap_return_reg[31]_3 [3]),
        .I1(Q[3]),
        .I2(\tmp_74_9_i_i_min_int_s_fu_680/p_0_in ),
        .O(\flag_d_min2_9_reg_5074_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[3]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[3]),
        .I2(\tmp_67_i_i_min_int_s_fu_650/p_0_in ),
        .O(tmp_67_i_i_min_int_s_fu_650_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__11 
       (.I0(\ap_return_reg[31]_3 [4]),
        .I1(Q[4]),
        .I2(\tmp_74_9_i_i_min_int_s_fu_680/p_0_in ),
        .O(\flag_d_min2_9_reg_5074_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[4]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[4]),
        .I2(\tmp_67_i_i_min_int_s_fu_650/p_0_in ),
        .O(tmp_67_i_i_min_int_s_fu_650_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__11 
       (.I0(\ap_return_reg[31]_3 [5]),
        .I1(Q[5]),
        .I2(\tmp_74_9_i_i_min_int_s_fu_680/p_0_in ),
        .O(\flag_d_min2_9_reg_5074_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[5]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[5]),
        .I2(\tmp_67_i_i_min_int_s_fu_650/p_0_in ),
        .O(tmp_67_i_i_min_int_s_fu_650_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__11 
       (.I0(\ap_return_reg[31]_3 [6]),
        .I1(Q[6]),
        .I2(\tmp_74_9_i_i_min_int_s_fu_680/p_0_in ),
        .O(\flag_d_min2_9_reg_5074_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[6]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[6]),
        .I2(\tmp_67_i_i_min_int_s_fu_650/p_0_in ),
        .O(tmp_67_i_i_min_int_s_fu_650_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__11 
       (.I0(\ap_return_reg[31]_3 [7]),
        .I1(Q[7]),
        .I2(\tmp_74_9_i_i_min_int_s_fu_680/p_0_in ),
        .O(\flag_d_min2_9_reg_5074_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__6 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[7]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[7]),
        .I2(\tmp_67_i_i_min_int_s_fu_650/p_0_in ),
        .O(tmp_67_i_i_min_int_s_fu_650_ap_return[7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_i_i_min_int_s_fu_650_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_i_i_min_int_s_fu_650_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_i_i_min_int_s_fu_650_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_i_i_min_int_s_fu_650_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__10 
       (.CI(\ap_return_reg[31]_i_21__10_n_0 ),
        .CO({\ap_return_reg[31]_i_12__10_n_0 ,\ap_return_reg[31]_i_12__10_n_1 ,\ap_return_reg[31]_i_12__10_n_2 ,\ap_return_reg[31]_i_12__10_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__3__0_n_0 ,\ap_return[31]_i_23__3__0_n_0 ,\ap_return[31]_i_24__3__0_n_0 ,\ap_return[31]_i_25__3__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__10_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__3__0_n_0 ,\ap_return[31]_i_27__3__0_n_0 ,\ap_return[31]_i_28__3__0_n_0 ,\ap_return[31]_i_29__3__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_12__5 
       (.CI(\ap_return_reg[31]_i_21__5_n_0 ),
        .CO({\ap_return_reg[31]_i_12__5_n_0 ,\ap_return_reg[31]_i_12__5_n_1 ,\ap_return_reg[31]_i_12__5_n_2 ,\ap_return_reg[31]_i_12__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__6_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__5_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__6_1 ));
  CARRY4 \ap_return_reg[31]_i_21__10 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__10_n_0 ,\ap_return_reg[31]_i_21__10_n_1 ,\ap_return_reg[31]_i_21__10_n_2 ,\ap_return_reg[31]_i_21__10_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__10_n_0 ,\ap_return[31]_i_31__11_n_0 ,\ap_return[31]_i_32__11_n_0 ,\ap_return[31]_i_33__11_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__10_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__11_n_0 ,\ap_return[31]_i_35__11_n_0 ,\ap_return[31]_i_36__11_n_0 ,\ap_return[31]_i_37__11_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__5 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__5_n_0 ,\ap_return_reg[31]_i_21__5_n_1 ,\ap_return_reg[31]_i_21__5_n_2 ,\ap_return_reg[31]_i_21__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__5_n_0 ,\ap_return[31]_i_31__6_n_0 ,\ap_return[31]_i_32__6_n_0 ,\ap_return[31]_i_33__6_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__5_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__6_n_0 ,\ap_return[31]_i_35__6_n_0 ,\ap_return[31]_i_36__6_n_0 ,\ap_return[31]_i_37__6_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__10 
       (.CI(\ap_return_reg[31]_i_3__11_n_0 ),
        .CO({\tmp_74_9_i_i_min_int_s_fu_680/p_0_in ,\ap_return_reg[31]_i_2__10_n_1 ,\ap_return_reg[31]_i_2__10_n_2 ,\ap_return_reg[31]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__3__0_n_0 ,\ap_return[31]_i_5__3__0_n_0 ,\ap_return[31]_i_6__3__0_n_0 ,\ap_return[31]_i_7__3__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__10_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__3__0_n_0 ,\ap_return[31]_i_9__3__0_n_0 ,\ap_return[31]_i_10__3__0_n_0 ,\ap_return[31]_i_11__3__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__5 
       (.CI(\ap_return_reg[31]_i_3__6_n_0 ),
        .CO({\tmp_67_i_i_min_int_s_fu_650/p_0_in ,\ap_return_reg[31]_i_2__5_n_1 ,\ap_return_reg[31]_i_2__5_n_2 ,\ap_return_reg[31]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_1 ),
        .O(\NLW_ap_return_reg[31]_i_2__5_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_2 ));
  CARRY4 \ap_return_reg[31]_i_3__11 
       (.CI(\ap_return_reg[31]_i_12__10_n_0 ),
        .CO({\ap_return_reg[31]_i_3__11_n_0 ,\ap_return_reg[31]_i_3__11_n_1 ,\ap_return_reg[31]_i_3__11_n_2 ,\ap_return_reg[31]_i_3__11_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__3__0_n_0 ,\ap_return[31]_i_14__3__0_n_0 ,\ap_return[31]_i_15__3__0_n_0 ,\ap_return[31]_i_16__3__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__11_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__3__0_n_0 ,\ap_return[31]_i_18__3__0_n_0 ,\ap_return[31]_i_19__3__0_n_0 ,\ap_return[31]_i_20__3__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__6 
       (.CI(\ap_return_reg[31]_i_12__5_n_0 ),
        .CO({\ap_return_reg[31]_i_3__6_n_0 ,\ap_return_reg[31]_i_3__6_n_1 ,\ap_return_reg[31]_i_3__6_n_2 ,\ap_return_reg[31]_i_3__6_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__5_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__6_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__5_1 ));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_i_i_min_int_s_fu_650_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_i_i_min_int_s_fu_650_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_i_i_min_int_s_fu_650_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_i_i_min_int_s_fu_650_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_i_i_min_int_s_fu_650_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_39
   (Q,
    \flag_d_max2_9_reg_5079_reg[31] ,
    E,
    aclk,
    ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699,
    ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706,
    D,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_i_3__25_0 ,
    \ap_return_reg[31]_i_3__25_1 ,
    \ap_return_reg[31]_i_2__24_0 ,
    \ap_return_reg[31]_i_2__24_1 ,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_2 ,
    \ap_return_reg[31]_3 );
  output [8:0]Q;
  output [8:0]\flag_d_max2_9_reg_5079_reg[31] ;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699;
  input [7:0]ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706;
  input [0:0]D;
  input [0:0]\ap_return_reg[31]_0 ;
  input [3:0]\ap_return_reg[31]_i_3__25_0 ;
  input [3:0]\ap_return_reg[31]_i_3__25_1 ;
  input [3:0]\ap_return_reg[31]_i_2__24_0 ;
  input [3:0]\ap_return_reg[31]_i_2__24_1 ;
  input [3:0]\ap_return_reg[31]_1 ;
  input [3:0]\ap_return_reg[31]_2 ;
  input [8:0]\ap_return_reg[31]_3 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699;
  wire [7:0]ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706;
  wire \ap_return[31]_i_10__14__0_n_0 ;
  wire \ap_return[31]_i_11__14__0_n_0 ;
  wire \ap_return[31]_i_13__14__0_n_0 ;
  wire \ap_return[31]_i_14__14__0_n_0 ;
  wire \ap_return[31]_i_15__14__0_n_0 ;
  wire \ap_return[31]_i_16__14__0_n_0 ;
  wire \ap_return[31]_i_17__14__0_n_0 ;
  wire \ap_return[31]_i_18__14__0_n_0 ;
  wire \ap_return[31]_i_19__14__0_n_0 ;
  wire \ap_return[31]_i_20__14__0_n_0 ;
  wire \ap_return[31]_i_22__14__0_n_0 ;
  wire \ap_return[31]_i_23__14__0_n_0 ;
  wire \ap_return[31]_i_24__14__0_n_0 ;
  wire \ap_return[31]_i_25__14__0_n_0 ;
  wire \ap_return[31]_i_26__14__0_n_0 ;
  wire \ap_return[31]_i_27__14__0_n_0 ;
  wire \ap_return[31]_i_28__14__0_n_0 ;
  wire \ap_return[31]_i_29__14__0_n_0 ;
  wire \ap_return[31]_i_30__24_n_0 ;
  wire \ap_return[31]_i_30__29_n_0 ;
  wire \ap_return[31]_i_31__25_n_0 ;
  wire \ap_return[31]_i_31__30_n_0 ;
  wire \ap_return[31]_i_32__25_n_0 ;
  wire \ap_return[31]_i_32__30_n_0 ;
  wire \ap_return[31]_i_33__25_n_0 ;
  wire \ap_return[31]_i_33__30_n_0 ;
  wire \ap_return[31]_i_34__25_n_0 ;
  wire \ap_return[31]_i_34__30_n_0 ;
  wire \ap_return[31]_i_35__25_n_0 ;
  wire \ap_return[31]_i_35__30_n_0 ;
  wire \ap_return[31]_i_36__25_n_0 ;
  wire \ap_return[31]_i_36__30_n_0 ;
  wire \ap_return[31]_i_37__25_n_0 ;
  wire \ap_return[31]_i_37__30_n_0 ;
  wire \ap_return[31]_i_4__14__0_n_0 ;
  wire \ap_return[31]_i_5__14__0_n_0 ;
  wire \ap_return[31]_i_6__14__0_n_0 ;
  wire \ap_return[31]_i_7__14__0_n_0 ;
  wire \ap_return[31]_i_8__14__0_n_0 ;
  wire \ap_return[31]_i_9__14__0_n_0 ;
  wire [0:0]\ap_return_reg[31]_0 ;
  wire [3:0]\ap_return_reg[31]_1 ;
  wire [3:0]\ap_return_reg[31]_2 ;
  wire [8:0]\ap_return_reg[31]_3 ;
  wire \ap_return_reg[31]_i_12__24_n_0 ;
  wire \ap_return_reg[31]_i_12__24_n_1 ;
  wire \ap_return_reg[31]_i_12__24_n_2 ;
  wire \ap_return_reg[31]_i_12__24_n_3 ;
  wire \ap_return_reg[31]_i_12__29_n_0 ;
  wire \ap_return_reg[31]_i_12__29_n_1 ;
  wire \ap_return_reg[31]_i_12__29_n_2 ;
  wire \ap_return_reg[31]_i_12__29_n_3 ;
  wire \ap_return_reg[31]_i_21__24_n_0 ;
  wire \ap_return_reg[31]_i_21__24_n_1 ;
  wire \ap_return_reg[31]_i_21__24_n_2 ;
  wire \ap_return_reg[31]_i_21__24_n_3 ;
  wire \ap_return_reg[31]_i_21__29_n_0 ;
  wire \ap_return_reg[31]_i_21__29_n_1 ;
  wire \ap_return_reg[31]_i_21__29_n_2 ;
  wire \ap_return_reg[31]_i_21__29_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__24_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__24_1 ;
  wire \ap_return_reg[31]_i_2__24_n_1 ;
  wire \ap_return_reg[31]_i_2__24_n_2 ;
  wire \ap_return_reg[31]_i_2__24_n_3 ;
  wire \ap_return_reg[31]_i_2__29_n_1 ;
  wire \ap_return_reg[31]_i_2__29_n_2 ;
  wire \ap_return_reg[31]_i_2__29_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_3__25_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__25_1 ;
  wire \ap_return_reg[31]_i_3__25_n_0 ;
  wire \ap_return_reg[31]_i_3__25_n_1 ;
  wire \ap_return_reg[31]_i_3__25_n_2 ;
  wire \ap_return_reg[31]_i_3__25_n_3 ;
  wire \ap_return_reg[31]_i_3__30_n_0 ;
  wire \ap_return_reg[31]_i_3__30_n_1 ;
  wire \ap_return_reg[31]_i_3__30_n_2 ;
  wire \ap_return_reg[31]_i_3__30_n_3 ;
  wire [8:0]\flag_d_max2_9_reg_5079_reg[31] ;
  wire \tmp_69_i_i_max_int_s_fu_993/p_0_in ;
  wire [31:0]tmp_69_i_i_max_int_s_fu_993_ap_return;
  wire \tmp_76_9_i_i_max_int_s_fu_1023/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__24_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__29_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__24_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__29_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__24_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__29_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__25_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__30_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[0]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[0]),
        .I2(\tmp_69_i_i_max_int_s_fu_993/p_0_in ),
        .O(tmp_69_i_i_max_int_s_fu_993_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__30 
       (.I0(\ap_return_reg[31]_3 [0]),
        .I1(Q[0]),
        .I2(\tmp_76_9_i_i_max_int_s_fu_1023/p_0_in ),
        .O(\flag_d_max2_9_reg_5079_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[1]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[1]),
        .I2(\tmp_69_i_i_max_int_s_fu_993/p_0_in ),
        .O(tmp_69_i_i_max_int_s_fu_993_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__30 
       (.I0(\ap_return_reg[31]_3 [1]),
        .I1(Q[1]),
        .I2(\tmp_76_9_i_i_max_int_s_fu_1023/p_0_in ),
        .O(\flag_d_max2_9_reg_5079_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[2]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[2]),
        .I2(\tmp_69_i_i_max_int_s_fu_993/p_0_in ),
        .O(tmp_69_i_i_max_int_s_fu_993_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__30 
       (.I0(\ap_return_reg[31]_3 [2]),
        .I1(Q[2]),
        .I2(\tmp_76_9_i_i_max_int_s_fu_1023/p_0_in ),
        .O(\flag_d_max2_9_reg_5079_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_10__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_11__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_13__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_14__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_15__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_16__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_17__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_18__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_19__14__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__24 
       (.I0(D),
        .I1(\ap_return_reg[31]_0 ),
        .I2(\tmp_69_i_i_max_int_s_fu_993/p_0_in ),
        .O(tmp_69_i_i_max_int_s_fu_993_ap_return[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__29 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .I2(\tmp_76_9_i_i_max_int_s_fu_1023/p_0_in ),
        .O(\flag_d_max2_9_reg_5079_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_20__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_22__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_23__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_24__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_25__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_26__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_27__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_28__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_29__14__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__24 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[6]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[6]),
        .I2(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[7]),
        .I3(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[7]),
        .O(\ap_return[31]_i_30__24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__29 
       (.I0(\ap_return_reg[31]_3 [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_3 [7]),
        .O(\ap_return[31]_i_30__29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[4]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[4]),
        .I2(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[5]),
        .I3(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[5]),
        .O(\ap_return[31]_i_31__25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__30 
       (.I0(\ap_return_reg[31]_3 [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_3 [5]),
        .O(\ap_return[31]_i_31__30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[2]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[2]),
        .I2(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[3]),
        .I3(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[3]),
        .O(\ap_return[31]_i_32__25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__30 
       (.I0(\ap_return_reg[31]_3 [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_3 [3]),
        .O(\ap_return[31]_i_32__30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[0]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[0]),
        .I2(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[1]),
        .I3(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[1]),
        .O(\ap_return[31]_i_33__25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__30 
       (.I0(\ap_return_reg[31]_3 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_3 [1]),
        .O(\ap_return[31]_i_33__30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[6]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[6]),
        .I2(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[7]),
        .I3(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[7]),
        .O(\ap_return[31]_i_34__25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__30 
       (.I0(\ap_return_reg[31]_3 [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[31]_3 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_34__30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[4]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[4]),
        .I2(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[5]),
        .I3(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[5]),
        .O(\ap_return[31]_i_35__25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__30 
       (.I0(\ap_return_reg[31]_3 [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[31]_3 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_35__30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[2]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[2]),
        .I2(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[3]),
        .I3(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[3]),
        .O(\ap_return[31]_i_36__25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__30 
       (.I0(\ap_return_reg[31]_3 [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[31]_3 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_36__30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[0]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[0]),
        .I2(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[1]),
        .I3(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[1]),
        .O(\ap_return[31]_i_37__25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__30 
       (.I0(\ap_return_reg[31]_3 [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[31]_3 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_37__30_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__14__0 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_4__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_5__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_6__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_7__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_8__14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__14__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_9__14__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[3]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[3]),
        .I2(\tmp_69_i_i_max_int_s_fu_993/p_0_in ),
        .O(tmp_69_i_i_max_int_s_fu_993_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__30 
       (.I0(\ap_return_reg[31]_3 [3]),
        .I1(Q[3]),
        .I2(\tmp_76_9_i_i_max_int_s_fu_1023/p_0_in ),
        .O(\flag_d_max2_9_reg_5079_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[4]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[4]),
        .I2(\tmp_69_i_i_max_int_s_fu_993/p_0_in ),
        .O(tmp_69_i_i_max_int_s_fu_993_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__30 
       (.I0(\ap_return_reg[31]_3 [4]),
        .I1(Q[4]),
        .I2(\tmp_76_9_i_i_max_int_s_fu_1023/p_0_in ),
        .O(\flag_d_max2_9_reg_5079_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[5]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[5]),
        .I2(\tmp_69_i_i_max_int_s_fu_993/p_0_in ),
        .O(tmp_69_i_i_max_int_s_fu_993_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__30 
       (.I0(\ap_return_reg[31]_3 [5]),
        .I1(Q[5]),
        .I2(\tmp_76_9_i_i_max_int_s_fu_1023/p_0_in ),
        .O(\flag_d_max2_9_reg_5079_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[6]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[6]),
        .I2(\tmp_69_i_i_max_int_s_fu_993/p_0_in ),
        .O(tmp_69_i_i_max_int_s_fu_993_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__30 
       (.I0(\ap_return_reg[31]_3 [6]),
        .I1(Q[6]),
        .I2(\tmp_76_9_i_i_max_int_s_fu_1023/p_0_in ),
        .O(\flag_d_max2_9_reg_5079_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__25 
       (.I0(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699[7]),
        .I1(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706[7]),
        .I2(\tmp_69_i_i_max_int_s_fu_993/p_0_in ),
        .O(tmp_69_i_i_max_int_s_fu_993_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__30 
       (.I0(\ap_return_reg[31]_3 [7]),
        .I1(Q[7]),
        .I2(\tmp_76_9_i_i_max_int_s_fu_1023/p_0_in ),
        .O(\flag_d_max2_9_reg_5079_reg[31] [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_i_i_max_int_s_fu_993_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_i_i_max_int_s_fu_993_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_i_i_max_int_s_fu_993_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_i_i_max_int_s_fu_993_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__24 
       (.CI(\ap_return_reg[31]_i_21__24_n_0 ),
        .CO({\ap_return_reg[31]_i_12__24_n_0 ,\ap_return_reg[31]_i_12__24_n_1 ,\ap_return_reg[31]_i_12__24_n_2 ,\ap_return_reg[31]_i_12__24_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__25_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__24_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__25_1 ));
  CARRY4 \ap_return_reg[31]_i_12__29 
       (.CI(\ap_return_reg[31]_i_21__29_n_0 ),
        .CO({\ap_return_reg[31]_i_12__29_n_0 ,\ap_return_reg[31]_i_12__29_n_1 ,\ap_return_reg[31]_i_12__29_n_2 ,\ap_return_reg[31]_i_12__29_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__14__0_n_0 ,\ap_return[31]_i_23__14__0_n_0 ,\ap_return[31]_i_24__14__0_n_0 ,\ap_return[31]_i_25__14__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__29_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__14__0_n_0 ,\ap_return[31]_i_27__14__0_n_0 ,\ap_return[31]_i_28__14__0_n_0 ,\ap_return[31]_i_29__14__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__24 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__24_n_0 ,\ap_return_reg[31]_i_21__24_n_1 ,\ap_return_reg[31]_i_21__24_n_2 ,\ap_return_reg[31]_i_21__24_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__24_n_0 ,\ap_return[31]_i_31__25_n_0 ,\ap_return[31]_i_32__25_n_0 ,\ap_return[31]_i_33__25_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__24_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__25_n_0 ,\ap_return[31]_i_35__25_n_0 ,\ap_return[31]_i_36__25_n_0 ,\ap_return[31]_i_37__25_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__29 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__29_n_0 ,\ap_return_reg[31]_i_21__29_n_1 ,\ap_return_reg[31]_i_21__29_n_2 ,\ap_return_reg[31]_i_21__29_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__29_n_0 ,\ap_return[31]_i_31__30_n_0 ,\ap_return[31]_i_32__30_n_0 ,\ap_return[31]_i_33__30_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__29_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__30_n_0 ,\ap_return[31]_i_35__30_n_0 ,\ap_return[31]_i_36__30_n_0 ,\ap_return[31]_i_37__30_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__24 
       (.CI(\ap_return_reg[31]_i_3__25_n_0 ),
        .CO({\tmp_69_i_i_max_int_s_fu_993/p_0_in ,\ap_return_reg[31]_i_2__24_n_1 ,\ap_return_reg[31]_i_2__24_n_2 ,\ap_return_reg[31]_i_2__24_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_1 ),
        .O(\NLW_ap_return_reg[31]_i_2__24_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_2 ));
  CARRY4 \ap_return_reg[31]_i_2__29 
       (.CI(\ap_return_reg[31]_i_3__30_n_0 ),
        .CO({\tmp_76_9_i_i_max_int_s_fu_1023/p_0_in ,\ap_return_reg[31]_i_2__29_n_1 ,\ap_return_reg[31]_i_2__29_n_2 ,\ap_return_reg[31]_i_2__29_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__14__0_n_0 ,\ap_return[31]_i_5__14__0_n_0 ,\ap_return[31]_i_6__14__0_n_0 ,\ap_return[31]_i_7__14__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__29_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__14__0_n_0 ,\ap_return[31]_i_9__14__0_n_0 ,\ap_return[31]_i_10__14__0_n_0 ,\ap_return[31]_i_11__14__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__25 
       (.CI(\ap_return_reg[31]_i_12__24_n_0 ),
        .CO({\ap_return_reg[31]_i_3__25_n_0 ,\ap_return_reg[31]_i_3__25_n_1 ,\ap_return_reg[31]_i_3__25_n_2 ,\ap_return_reg[31]_i_3__25_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__24_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__25_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__24_1 ));
  CARRY4 \ap_return_reg[31]_i_3__30 
       (.CI(\ap_return_reg[31]_i_12__29_n_0 ),
        .CO({\ap_return_reg[31]_i_3__30_n_0 ,\ap_return_reg[31]_i_3__30_n_1 ,\ap_return_reg[31]_i_3__30_n_2 ,\ap_return_reg[31]_i_3__30_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__14__0_n_0 ,\ap_return[31]_i_14__14__0_n_0 ,\ap_return[31]_i_15__14__0_n_0 ,\ap_return[31]_i_16__14__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__30_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__14__0_n_0 ,\ap_return[31]_i_18__14__0_n_0 ,\ap_return[31]_i_19__14__0_n_0 ,\ap_return[31]_i_20__14__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_i_i_max_int_s_fu_993_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_i_i_max_int_s_fu_993_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_i_i_max_int_s_fu_993_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_i_i_max_int_s_fu_993_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_i_i_max_int_s_fu_993_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_40
   (Q,
    D,
    \ap_return_reg[31]_0 ,
    CO,
    DI,
    E,
    \ap_return_reg[31]_1 ,
    aclk);
  output [8:0]Q;
  output [8:0]D;
  input [8:0]\ap_return_reg[31]_0 ;
  input [0:0]CO;
  input [0:0]DI;
  input [0:0]E;
  input [8:0]\ap_return_reg[31]_1 ;
  input aclk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire \ap_return[31]_i_10__4__0_n_0 ;
  wire \ap_return[31]_i_11__4__0_n_0 ;
  wire \ap_return[31]_i_13__4__0_n_0 ;
  wire \ap_return[31]_i_14__4__0_n_0 ;
  wire \ap_return[31]_i_15__4__0_n_0 ;
  wire \ap_return[31]_i_16__4__0_n_0 ;
  wire \ap_return[31]_i_17__4__0_n_0 ;
  wire \ap_return[31]_i_18__4__0_n_0 ;
  wire \ap_return[31]_i_19__4__0_n_0 ;
  wire \ap_return[31]_i_20__4__0_n_0 ;
  wire \ap_return[31]_i_22__4__0_n_0 ;
  wire \ap_return[31]_i_23__4__0_n_0 ;
  wire \ap_return[31]_i_24__4__0_n_0 ;
  wire \ap_return[31]_i_25__4__0_n_0 ;
  wire \ap_return[31]_i_26__4__0_n_0 ;
  wire \ap_return[31]_i_27__4__0_n_0 ;
  wire \ap_return[31]_i_28__4__0_n_0 ;
  wire \ap_return[31]_i_29__4__0_n_0 ;
  wire \ap_return[31]_i_5__4__0_n_0 ;
  wire \ap_return[31]_i_6__4__0_n_0 ;
  wire \ap_return[31]_i_7__4__0_n_0 ;
  wire \ap_return[31]_i_8__4__0_n_0 ;
  wire \ap_return[31]_i_9__4__0_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__11_n_0 ;
  wire \ap_return_reg[31]_i_12__11_n_1 ;
  wire \ap_return_reg[31]_i_12__11_n_2 ;
  wire \ap_return_reg[31]_i_12__11_n_3 ;
  wire \ap_return_reg[31]_i_2__11_n_1 ;
  wire \ap_return_reg[31]_i_2__11_n_2 ;
  wire \ap_return_reg[31]_i_2__11_n_3 ;
  wire \ap_return_reg[31]_i_3__12_n_0 ;
  wire \ap_return_reg[31]_i_3__12_n_1 ;
  wire \ap_return_reg[31]_i_3__12_n_2 ;
  wire \ap_return_reg[31]_i_3__12_n_3 ;
  wire \tmp_81_3_i_i_min_int_s_fu_686/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__11_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__11_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__12_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__12 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_0 [0]),
        .I2(\tmp_81_3_i_i_min_int_s_fu_686/p_0_in ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__12 
       (.I0(Q[1]),
        .I1(\ap_return_reg[31]_0 [1]),
        .I2(\tmp_81_3_i_i_min_int_s_fu_686/p_0_in ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__12 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_0 [2]),
        .I2(\tmp_81_3_i_i_min_int_s_fu_686/p_0_in ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_10__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_11__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_13__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_14__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_15__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_16__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_17__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_18__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_19__4__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__11 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .I2(\tmp_81_3_i_i_min_int_s_fu_686/p_0_in ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_20__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_22__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_23__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_24__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_25__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_26__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_27__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_28__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_29__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_5__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_6__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_7__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_8__4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__4__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_9__4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__12 
       (.I0(Q[3]),
        .I1(\ap_return_reg[31]_0 [3]),
        .I2(\tmp_81_3_i_i_min_int_s_fu_686/p_0_in ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__12 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_0 [4]),
        .I2(\tmp_81_3_i_i_min_int_s_fu_686/p_0_in ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__12 
       (.I0(Q[5]),
        .I1(\ap_return_reg[31]_0 [5]),
        .I2(\tmp_81_3_i_i_min_int_s_fu_686/p_0_in ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__12 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_0 [6]),
        .I2(\tmp_81_3_i_i_min_int_s_fu_686/p_0_in ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__12 
       (.I0(Q[7]),
        .I1(\ap_return_reg[31]_0 [7]),
        .I2(\tmp_81_3_i_i_min_int_s_fu_686/p_0_in ),
        .O(D[7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__11 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__11_n_0 ,\ap_return_reg[31]_i_12__11_n_1 ,\ap_return_reg[31]_i_12__11_n_2 ,\ap_return_reg[31]_i_12__11_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__4__0_n_0 ,\ap_return[31]_i_23__4__0_n_0 ,\ap_return[31]_i_24__4__0_n_0 ,\ap_return[31]_i_25__4__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__11_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__4__0_n_0 ,\ap_return[31]_i_27__4__0_n_0 ,\ap_return[31]_i_28__4__0_n_0 ,\ap_return[31]_i_29__4__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__11 
       (.CI(\ap_return_reg[31]_i_3__12_n_0 ),
        .CO({\tmp_81_3_i_i_min_int_s_fu_686/p_0_in ,\ap_return_reg[31]_i_2__11_n_1 ,\ap_return_reg[31]_i_2__11_n_2 ,\ap_return_reg[31]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__4__0_n_0 ,\ap_return[31]_i_6__4__0_n_0 ,\ap_return[31]_i_7__4__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__11_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__4__0_n_0 ,\ap_return[31]_i_9__4__0_n_0 ,\ap_return[31]_i_10__4__0_n_0 ,\ap_return[31]_i_11__4__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__12 
       (.CI(\ap_return_reg[31]_i_12__11_n_0 ),
        .CO({\ap_return_reg[31]_i_3__12_n_0 ,\ap_return_reg[31]_i_3__12_n_1 ,\ap_return_reg[31]_i_3__12_n_2 ,\ap_return_reg[31]_i_3__12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__4__0_n_0 ,\ap_return[31]_i_14__4__0_n_0 ,\ap_return[31]_i_15__4__0_n_0 ,\ap_return[31]_i_16__4__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__12_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__4__0_n_0 ,\ap_return[31]_i_18__4__0_n_0 ,\ap_return[31]_i_19__4__0_n_0 ,\ap_return[31]_i_20__4__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_41
   (Q,
    DI,
    CO,
    \ap_return_reg[31]_i_2__30 ,
    E,
    \ap_return_reg[31]_0 ,
    aclk);
  output [8:0]Q;
  output [0:0]DI;
  output [0:0]CO;
  input [8:0]\ap_return_reg[31]_i_2__30 ;
  input [0:0]E;
  input [8:0]\ap_return_reg[31]_0 ;
  input aclk;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire \ap_return[31]_i_30__30_n_0 ;
  wire \ap_return[31]_i_31__31_n_0 ;
  wire \ap_return[31]_i_32__31_n_0 ;
  wire \ap_return[31]_i_33__31_n_0 ;
  wire \ap_return[31]_i_34__31_n_0 ;
  wire \ap_return[31]_i_35__31_n_0 ;
  wire \ap_return[31]_i_36__31_n_0 ;
  wire \ap_return[31]_i_37__31_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_21__30_n_1 ;
  wire \ap_return_reg[31]_i_21__30_n_2 ;
  wire \ap_return_reg[31]_i_21__30_n_3 ;
  wire [8:0]\ap_return_reg[31]_i_2__30 ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__30_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__30 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__30 [6]),
        .I2(\ap_return_reg[31]_i_2__30 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__31 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__30 [4]),
        .I2(\ap_return_reg[31]_i_2__30 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__31 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__30 [2]),
        .I2(\ap_return_reg[31]_i_2__30 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__31 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__30 [0]),
        .I2(\ap_return_reg[31]_i_2__30 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__31 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__30 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_i_2__30 [7]),
        .O(\ap_return[31]_i_34__31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__31 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__30 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_i_2__30 [5]),
        .O(\ap_return[31]_i_35__31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__31 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__30 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_i_2__30 [3]),
        .O(\ap_return[31]_i_36__31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__31 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__30 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_i_2__30 [1]),
        .O(\ap_return[31]_i_37__31_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_i_2__30 [8]),
        .O(DI));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_21__30 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__30_n_1 ,\ap_return_reg[31]_i_21__30_n_2 ,\ap_return_reg[31]_i_21__30_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__30_n_0 ,\ap_return[31]_i_31__31_n_0 ,\ap_return[31]_i_32__31_n_0 ,\ap_return[31]_i_33__31_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__30_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__31_n_0 ,\ap_return[31]_i_35__31_n_0 ,\ap_return[31]_i_36__31_n_0 ,\ap_return[31]_i_37__31_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_42
   (Q,
    DI,
    CO,
    D,
    E,
    \ap_return_reg[31]_0 ,
    aclk);
  output [8:0]Q;
  output [0:0]DI;
  output [0:0]CO;
  input [8:0]D;
  input [0:0]E;
  input [8:0]\ap_return_reg[31]_0 ;
  input aclk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire \ap_return[31]_i_30__11_n_0 ;
  wire \ap_return[31]_i_31__12_n_0 ;
  wire \ap_return[31]_i_32__12_n_0 ;
  wire \ap_return[31]_i_33__12_n_0 ;
  wire \ap_return[31]_i_34__12_n_0 ;
  wire \ap_return[31]_i_35__12_n_0 ;
  wire \ap_return[31]_i_36__12_n_0 ;
  wire \ap_return[31]_i_37__12_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_21__11_n_1 ;
  wire \ap_return_reg[31]_i_21__11_n_2 ;
  wire \ap_return_reg[31]_i_21__11_n_3 ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__11_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__11 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__12 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(D[5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__12 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(D[3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__12 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__12 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(Q[7]),
        .I3(D[7]),
        .O(\ap_return[31]_i_34__12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__12 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(Q[5]),
        .I3(D[5]),
        .O(\ap_return[31]_i_35__12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__12 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(Q[3]),
        .I3(D[3]),
        .O(\ap_return[31]_i_36__12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__12 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(Q[1]),
        .I3(D[1]),
        .O(\ap_return[31]_i_37__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__4__0 
       (.I0(Q[8]),
        .I1(D[8]),
        .O(DI));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_21__11 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__11_n_1 ,\ap_return_reg[31]_i_21__11_n_2 ,\ap_return_reg[31]_i_21__11_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__11_n_0 ,\ap_return[31]_i_31__12_n_0 ,\ap_return[31]_i_32__12_n_0 ,\ap_return[31]_i_33__12_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__11_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__12_n_0 ,\ap_return[31]_i_35__12_n_0 ,\ap_return[31]_i_36__12_n_0 ,\ap_return[31]_i_37__12_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_43
   (Q,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_1 ,
    CO,
    DI,
    E,
    D,
    aclk);
  output [8:0]Q;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]\ap_return_reg[31]_1 ;
  input [0:0]CO;
  input [0:0]DI;
  input [0:0]E;
  input [8:0]D;
  input aclk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire \ap_return[31]_i_10__15__0_n_0 ;
  wire \ap_return[31]_i_11__15__0_n_0 ;
  wire \ap_return[31]_i_13__15_n_0 ;
  wire \ap_return[31]_i_14__15__0_n_0 ;
  wire \ap_return[31]_i_15__15__0_n_0 ;
  wire \ap_return[31]_i_16__15__0_n_0 ;
  wire \ap_return[31]_i_17__15__0_n_0 ;
  wire \ap_return[31]_i_18__15__0_n_0 ;
  wire \ap_return[31]_i_19__15__0_n_0 ;
  wire \ap_return[31]_i_20__15__0_n_0 ;
  wire \ap_return[31]_i_22__15_n_0 ;
  wire \ap_return[31]_i_23__15__0_n_0 ;
  wire \ap_return[31]_i_24__15__0_n_0 ;
  wire \ap_return[31]_i_25__15__0_n_0 ;
  wire \ap_return[31]_i_26__15__0_n_0 ;
  wire \ap_return[31]_i_27__15__0_n_0 ;
  wire \ap_return[31]_i_28__15__0_n_0 ;
  wire \ap_return[31]_i_29__15__0_n_0 ;
  wire \ap_return[31]_i_5__15__0_n_0 ;
  wire \ap_return[31]_i_6__15__0_n_0 ;
  wire \ap_return[31]_i_7__15__0_n_0 ;
  wire \ap_return[31]_i_8__15__0_n_0 ;
  wire \ap_return[31]_i_9__15__0_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__30_n_0 ;
  wire \ap_return_reg[31]_i_12__30_n_1 ;
  wire \ap_return_reg[31]_i_12__30_n_2 ;
  wire \ap_return_reg[31]_i_12__30_n_3 ;
  wire \ap_return_reg[31]_i_2__30_n_1 ;
  wire \ap_return_reg[31]_i_2__30_n_2 ;
  wire \ap_return_reg[31]_i_2__30_n_3 ;
  wire \ap_return_reg[31]_i_3__31_n_0 ;
  wire \ap_return_reg[31]_i_3__31_n_1 ;
  wire \ap_return_reg[31]_i_3__31_n_2 ;
  wire \ap_return_reg[31]_i_3__31_n_3 ;
  wire \tmp_83_3_i_i_max_int_s_fu_1029/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__30_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__30_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__31_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__31 
       (.I0(\ap_return_reg[31]_1 [0]),
        .I1(Q[0]),
        .I2(\tmp_83_3_i_i_max_int_s_fu_1029/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__31 
       (.I0(\ap_return_reg[31]_1 [1]),
        .I1(Q[1]),
        .I2(\tmp_83_3_i_i_max_int_s_fu_1029/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__31 
       (.I0(\ap_return_reg[31]_1 [2]),
        .I1(Q[2]),
        .I2(\tmp_83_3_i_i_max_int_s_fu_1029/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_10__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_11__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_13__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_14__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_15__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_16__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_17__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_18__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_19__15__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__30 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .I2(\tmp_83_3_i_i_max_int_s_fu_1029/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_20__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__15 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_22__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_23__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_24__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_25__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_26__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_27__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_28__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_29__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_5__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_6__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_7__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_8__15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__15__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_9__15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__31 
       (.I0(\ap_return_reg[31]_1 [3]),
        .I1(Q[3]),
        .I2(\tmp_83_3_i_i_max_int_s_fu_1029/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__31 
       (.I0(\ap_return_reg[31]_1 [4]),
        .I1(Q[4]),
        .I2(\tmp_83_3_i_i_max_int_s_fu_1029/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__31 
       (.I0(\ap_return_reg[31]_1 [5]),
        .I1(Q[5]),
        .I2(\tmp_83_3_i_i_max_int_s_fu_1029/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__31 
       (.I0(\ap_return_reg[31]_1 [6]),
        .I1(Q[6]),
        .I2(\tmp_83_3_i_i_max_int_s_fu_1029/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__31 
       (.I0(\ap_return_reg[31]_1 [7]),
        .I1(Q[7]),
        .I2(\tmp_83_3_i_i_max_int_s_fu_1029/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__30 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__30_n_0 ,\ap_return_reg[31]_i_12__30_n_1 ,\ap_return_reg[31]_i_12__30_n_2 ,\ap_return_reg[31]_i_12__30_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__15_n_0 ,\ap_return[31]_i_23__15__0_n_0 ,\ap_return[31]_i_24__15__0_n_0 ,\ap_return[31]_i_25__15__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__30_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__15__0_n_0 ,\ap_return[31]_i_27__15__0_n_0 ,\ap_return[31]_i_28__15__0_n_0 ,\ap_return[31]_i_29__15__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__30 
       (.CI(\ap_return_reg[31]_i_3__31_n_0 ),
        .CO({\tmp_83_3_i_i_max_int_s_fu_1029/p_0_in ,\ap_return_reg[31]_i_2__30_n_1 ,\ap_return_reg[31]_i_2__30_n_2 ,\ap_return_reg[31]_i_2__30_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__15__0_n_0 ,\ap_return[31]_i_6__15__0_n_0 ,\ap_return[31]_i_7__15__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__30_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__15__0_n_0 ,\ap_return[31]_i_9__15__0_n_0 ,\ap_return[31]_i_10__15__0_n_0 ,\ap_return[31]_i_11__15__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__31 
       (.CI(\ap_return_reg[31]_i_12__30_n_0 ),
        .CO({\ap_return_reg[31]_i_3__31_n_0 ,\ap_return_reg[31]_i_3__31_n_1 ,\ap_return_reg[31]_i_3__31_n_2 ,\ap_return_reg[31]_i_3__31_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__15_n_0 ,\ap_return[31]_i_14__15__0_n_0 ,\ap_return[31]_i_15__15__0_n_0 ,\ap_return[31]_i_16__15__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__31_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__15__0_n_0 ,\ap_return[31]_i_18__15__0_n_0 ,\ap_return[31]_i_19__15__0_n_0 ,\ap_return[31]_i_20__15__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_44
   (D,
    \ap_return_reg[31]_0 ,
    \a0_1_i_i_reg_5152_reg[31] ,
    E,
    \ap_return_reg[31]_1 ,
    aclk,
    ap_reg_pp0_iter9_r_V_i_i_reg_4629,
    Q,
    \a0_1_i_i_reg_5152_reg[7] );
  output [8:0]D;
  output [8:0]\ap_return_reg[31]_0 ;
  input \a0_1_i_i_reg_5152_reg[31] ;
  input [0:0]E;
  input [8:0]\ap_return_reg[31]_1 ;
  input aclk;
  input [7:0]ap_reg_pp0_iter9_r_V_i_i_reg_4629;
  input [8:0]Q;
  input [7:0]\a0_1_i_i_reg_5152_reg[7] ;

  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire \a0_1_i_i_max_int_s_fu_1035/p_0_in ;
  wire \a0_1_i_i_reg_5152[31]_i_10_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_11_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_12_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_15_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_16_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_17_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_18_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_20_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_21_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_22_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_23_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_24_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_25_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_26_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_27_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_29_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_30_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_31_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_32_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_34_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_35_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_36_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_37_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_38_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_39_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_40_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_41_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_43_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_44_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_45_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_46_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_47_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_48_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_49_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_50_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_51_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_52_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_53_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_54_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_55_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_56_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_57_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_58_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_59_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_5_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_60_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_61_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_62_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_6_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_7_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_8_n_0 ;
  wire \a0_1_i_i_reg_5152[31]_i_9_n_0 ;
  wire \a0_1_i_i_reg_5152_reg[31] ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_13_n_0 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_13_n_1 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_13_n_2 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_13_n_3 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_19_n_0 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_19_n_1 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_19_n_2 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_19_n_3 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_28_n_0 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_28_n_1 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_28_n_2 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_28_n_3 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_2_n_1 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_2_n_2 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_2_n_3 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_33_n_0 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_33_n_1 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_33_n_2 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_33_n_3 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_3_n_1 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_3_n_2 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_3_n_3 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_42_n_0 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_42_n_1 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_42_n_2 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_42_n_3 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_4_n_0 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_4_n_1 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_4_n_2 ;
  wire \a0_1_i_i_reg_5152_reg[31]_i_4_n_3 ;
  wire [7:0]\a0_1_i_i_reg_5152_reg[7] ;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter9_r_V_i_i_reg_4629;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire [31:0]grp_reg_int_s_fu_3659_ap_return;
  wire \tmp_89_i_i_min_int_s_fu_692/p_0_in ;
  wire [31:1]tmp_89_i_i_min_int_s_fu_692_ap_return;
  wire \tmp_92_i_i_min_int_s_fu_698/p_0_in ;
  wire \tmp_92_i_i_reg_5157[31]_i_10_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_11_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_13_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_14_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_15_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_16_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_17_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_18_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_19_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_20_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_22_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_23_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_24_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_25_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_26_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_27_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_28_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_29_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_30_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_31_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_32_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_33_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_34_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_35_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_36_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_37_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_4_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_5_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_6_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_7_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_8_n_0 ;
  wire \tmp_92_i_i_reg_5157[31]_i_9_n_0 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_12_n_0 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_12_n_1 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_12_n_2 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_12_n_3 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_21_n_0 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_21_n_1 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_21_n_2 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_21_n_3 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_2_n_1 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_2_n_2 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_2_n_3 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_3_n_0 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_3_n_1 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_3_n_2 ;
  wire \tmp_92_i_i_reg_5157_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_a0_1_i_i_reg_5152_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_i_i_reg_5152_reg[31]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_i_i_reg_5152_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_i_i_reg_5152_reg[31]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_i_i_reg_5152_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_i_i_reg_5152_reg[31]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_i_i_reg_5152_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_i_i_reg_5152_reg[31]_i_42_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_i_i_reg_5157_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_i_i_reg_5157_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_i_i_reg_5157_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_i_i_reg_5157_reg[31]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_i_i_reg_5152[0]_i_1 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [0]),
        .I1(grp_reg_int_s_fu_3659_ap_return[0]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I3(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I4(\a0_1_i_i_max_int_s_fu_1035/p_0_in ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_i_i_reg_5152[1]_i_1 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [1]),
        .I1(grp_reg_int_s_fu_3659_ap_return[1]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .I3(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I4(\a0_1_i_i_max_int_s_fu_1035/p_0_in ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_i_i_reg_5152[2]_i_1 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [2]),
        .I1(grp_reg_int_s_fu_3659_ap_return[2]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I3(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I4(\a0_1_i_i_max_int_s_fu_1035/p_0_in ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h00E4)) 
    \a0_1_i_i_reg_5152[31]_i_1 
       (.I0(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(grp_reg_int_s_fu_3659_ap_return[31]),
        .I3(\a0_1_i_i_max_int_s_fu_1035/p_0_in ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_i_i_reg_5152[31]_i_10 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_i_i_reg_5152[31]_i_11 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_i_i_reg_5152[31]_i_12 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_i_i_reg_5152[31]_i_14 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .O(tmp_89_i_i_min_int_s_fu_692_ap_return[31]));
  LUT3 #(
    .INIT(8'h1B)) 
    \a0_1_i_i_reg_5152[31]_i_15 
       (.I0(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\a0_1_i_i_reg_5152[31]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a0_1_i_i_reg_5152[31]_i_16 
       (.I0(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\a0_1_i_i_reg_5152[31]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a0_1_i_i_reg_5152[31]_i_17 
       (.I0(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\a0_1_i_i_reg_5152[31]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a0_1_i_i_reg_5152[31]_i_18 
       (.I0(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\a0_1_i_i_reg_5152[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_i_i_reg_5152[31]_i_20 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_i_i_reg_5152[31]_i_21 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_i_i_reg_5152[31]_i_22 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_i_i_reg_5152[31]_i_23 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_i_i_reg_5152[31]_i_24 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_i_i_reg_5152[31]_i_25 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_i_i_reg_5152[31]_i_26 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_i_i_reg_5152[31]_i_27 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a0_1_i_i_reg_5152[31]_i_29 
       (.I0(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\a0_1_i_i_reg_5152[31]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a0_1_i_i_reg_5152[31]_i_30 
       (.I0(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\a0_1_i_i_reg_5152[31]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a0_1_i_i_reg_5152[31]_i_31 
       (.I0(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\a0_1_i_i_reg_5152[31]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a0_1_i_i_reg_5152[31]_i_32 
       (.I0(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\a0_1_i_i_reg_5152[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_i_i_reg_5152[31]_i_34 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_i_i_reg_5152[31]_i_35 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_i_i_reg_5152[31]_i_36 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_i_i_reg_5152[31]_i_37 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_i_i_reg_5152[31]_i_38 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_i_i_reg_5152[31]_i_39 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_i_i_reg_5152[31]_i_40 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_i_i_reg_5152[31]_i_41 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a0_1_i_i_reg_5152[31]_i_43 
       (.I0(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\a0_1_i_i_reg_5152[31]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a0_1_i_i_reg_5152[31]_i_44 
       (.I0(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\a0_1_i_i_reg_5152[31]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a0_1_i_i_reg_5152[31]_i_45 
       (.I0(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\a0_1_i_i_reg_5152[31]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \a0_1_i_i_reg_5152[31]_i_46 
       (.I0(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .I2(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\a0_1_i_i_reg_5152[31]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_i_i_reg_5152[31]_i_47 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I1(grp_reg_int_s_fu_3659_ap_return[6]),
        .I2(grp_reg_int_s_fu_3659_ap_return[7]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .O(\a0_1_i_i_reg_5152[31]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_i_i_reg_5152[31]_i_48 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I1(grp_reg_int_s_fu_3659_ap_return[4]),
        .I2(grp_reg_int_s_fu_3659_ap_return[5]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .O(\a0_1_i_i_reg_5152[31]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_i_i_reg_5152[31]_i_49 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I1(grp_reg_int_s_fu_3659_ap_return[2]),
        .I2(grp_reg_int_s_fu_3659_ap_return[3]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .O(\a0_1_i_i_reg_5152[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_i_i_reg_5152[31]_i_5 
       (.I0(\a0_1_i_i_reg_5152_reg[31] ),
        .I1(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\a0_1_i_i_reg_5152[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_i_i_reg_5152[31]_i_50 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I1(grp_reg_int_s_fu_3659_ap_return[0]),
        .I2(grp_reg_int_s_fu_3659_ap_return[1]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .O(\a0_1_i_i_reg_5152[31]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_i_i_reg_5152[31]_i_51 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I1(grp_reg_int_s_fu_3659_ap_return[6]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .I3(grp_reg_int_s_fu_3659_ap_return[7]),
        .O(\a0_1_i_i_reg_5152[31]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_i_i_reg_5152[31]_i_52 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I1(grp_reg_int_s_fu_3659_ap_return[4]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .I3(grp_reg_int_s_fu_3659_ap_return[5]),
        .O(\a0_1_i_i_reg_5152[31]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_i_i_reg_5152[31]_i_53 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I1(grp_reg_int_s_fu_3659_ap_return[2]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .I3(grp_reg_int_s_fu_3659_ap_return[3]),
        .O(\a0_1_i_i_reg_5152[31]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_i_i_reg_5152[31]_i_54 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I1(grp_reg_int_s_fu_3659_ap_return[0]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .I3(grp_reg_int_s_fu_3659_ap_return[1]),
        .O(\a0_1_i_i_reg_5152[31]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \a0_1_i_i_reg_5152[31]_i_55 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [6]),
        .I1(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I3(grp_reg_int_s_fu_3659_ap_return[6]),
        .I4(tmp_89_i_i_min_int_s_fu_692_ap_return[7]),
        .I5(\a0_1_i_i_reg_5152_reg[7] [7]),
        .O(\a0_1_i_i_reg_5152[31]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \a0_1_i_i_reg_5152[31]_i_56 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [4]),
        .I1(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I3(grp_reg_int_s_fu_3659_ap_return[4]),
        .I4(tmp_89_i_i_min_int_s_fu_692_ap_return[5]),
        .I5(\a0_1_i_i_reg_5152_reg[7] [5]),
        .O(\a0_1_i_i_reg_5152[31]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \a0_1_i_i_reg_5152[31]_i_57 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [2]),
        .I1(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I3(grp_reg_int_s_fu_3659_ap_return[2]),
        .I4(tmp_89_i_i_min_int_s_fu_692_ap_return[3]),
        .I5(\a0_1_i_i_reg_5152_reg[7] [3]),
        .O(\a0_1_i_i_reg_5152[31]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \a0_1_i_i_reg_5152[31]_i_58 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [0]),
        .I1(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I3(grp_reg_int_s_fu_3659_ap_return[0]),
        .I4(tmp_89_i_i_min_int_s_fu_692_ap_return[1]),
        .I5(\a0_1_i_i_reg_5152_reg[7] [1]),
        .O(\a0_1_i_i_reg_5152[31]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \a0_1_i_i_reg_5152[31]_i_59 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [6]),
        .I1(grp_reg_int_s_fu_3659_ap_return[6]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I3(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I4(\a0_1_i_i_reg_5152_reg[7] [7]),
        .I5(tmp_89_i_i_min_int_s_fu_692_ap_return[7]),
        .O(\a0_1_i_i_reg_5152[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_i_i_reg_5152[31]_i_6 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \a0_1_i_i_reg_5152[31]_i_60 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [4]),
        .I1(grp_reg_int_s_fu_3659_ap_return[4]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I3(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I4(\a0_1_i_i_reg_5152_reg[7] [5]),
        .I5(tmp_89_i_i_min_int_s_fu_692_ap_return[5]),
        .O(\a0_1_i_i_reg_5152[31]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \a0_1_i_i_reg_5152[31]_i_61 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [2]),
        .I1(grp_reg_int_s_fu_3659_ap_return[2]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I3(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I4(\a0_1_i_i_reg_5152_reg[7] [3]),
        .I5(tmp_89_i_i_min_int_s_fu_692_ap_return[3]),
        .O(\a0_1_i_i_reg_5152[31]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \a0_1_i_i_reg_5152[31]_i_62 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [0]),
        .I1(grp_reg_int_s_fu_3659_ap_return[0]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I3(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I4(\a0_1_i_i_reg_5152_reg[7] [1]),
        .I5(tmp_89_i_i_min_int_s_fu_692_ap_return[1]),
        .O(\a0_1_i_i_reg_5152[31]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_i_i_reg_5152[31]_i_63 
       (.I0(grp_reg_int_s_fu_3659_ap_return[7]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .I2(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .O(tmp_89_i_i_min_int_s_fu_692_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_i_i_reg_5152[31]_i_64 
       (.I0(grp_reg_int_s_fu_3659_ap_return[5]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .I2(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .O(tmp_89_i_i_min_int_s_fu_692_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_i_i_reg_5152[31]_i_65 
       (.I0(grp_reg_int_s_fu_3659_ap_return[3]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .I2(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .O(tmp_89_i_i_min_int_s_fu_692_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_i_i_reg_5152[31]_i_66 
       (.I0(grp_reg_int_s_fu_3659_ap_return[1]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .I2(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .O(tmp_89_i_i_min_int_s_fu_692_ap_return[1]));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_i_i_reg_5152[31]_i_7 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_i_i_reg_5152[31]_i_8 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_i_i_reg_5152[31]_i_9 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(\a0_1_i_i_reg_5152_reg[31] ),
        .O(\a0_1_i_i_reg_5152[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_i_i_reg_5152[3]_i_1 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [3]),
        .I1(grp_reg_int_s_fu_3659_ap_return[3]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .I3(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I4(\a0_1_i_i_max_int_s_fu_1035/p_0_in ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_i_i_reg_5152[4]_i_1 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [4]),
        .I1(grp_reg_int_s_fu_3659_ap_return[4]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I3(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I4(\a0_1_i_i_max_int_s_fu_1035/p_0_in ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_i_i_reg_5152[5]_i_1 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [5]),
        .I1(grp_reg_int_s_fu_3659_ap_return[5]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .I3(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I4(\a0_1_i_i_max_int_s_fu_1035/p_0_in ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_i_i_reg_5152[6]_i_1 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [6]),
        .I1(grp_reg_int_s_fu_3659_ap_return[6]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I3(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I4(\a0_1_i_i_max_int_s_fu_1035/p_0_in ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \a0_1_i_i_reg_5152[7]_i_1 
       (.I0(\a0_1_i_i_reg_5152_reg[7] [7]),
        .I1(grp_reg_int_s_fu_3659_ap_return[7]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .I3(\tmp_89_i_i_min_int_s_fu_692/p_0_in ),
        .I4(\a0_1_i_i_max_int_s_fu_1035/p_0_in ),
        .O(D[7]));
  CARRY4 \a0_1_i_i_reg_5152_reg[31]_i_13 
       (.CI(\a0_1_i_i_reg_5152_reg[31]_i_28_n_0 ),
        .CO({\a0_1_i_i_reg_5152_reg[31]_i_13_n_0 ,\a0_1_i_i_reg_5152_reg[31]_i_13_n_1 ,\a0_1_i_i_reg_5152_reg[31]_i_13_n_2 ,\a0_1_i_i_reg_5152_reg[31]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_i_i_reg_5152_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S({\a0_1_i_i_reg_5152[31]_i_29_n_0 ,\a0_1_i_i_reg_5152[31]_i_30_n_0 ,\a0_1_i_i_reg_5152[31]_i_31_n_0 ,\a0_1_i_i_reg_5152[31]_i_32_n_0 }));
  CARRY4 \a0_1_i_i_reg_5152_reg[31]_i_19 
       (.CI(\a0_1_i_i_reg_5152_reg[31]_i_33_n_0 ),
        .CO({\a0_1_i_i_reg_5152_reg[31]_i_19_n_0 ,\a0_1_i_i_reg_5152_reg[31]_i_19_n_1 ,\a0_1_i_i_reg_5152_reg[31]_i_19_n_2 ,\a0_1_i_i_reg_5152_reg[31]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_i_i_reg_5152[31]_i_34_n_0 ,\a0_1_i_i_reg_5152[31]_i_35_n_0 ,\a0_1_i_i_reg_5152[31]_i_36_n_0 ,\a0_1_i_i_reg_5152[31]_i_37_n_0 }),
        .O(\NLW_a0_1_i_i_reg_5152_reg[31]_i_19_O_UNCONNECTED [3:0]),
        .S({\a0_1_i_i_reg_5152[31]_i_38_n_0 ,\a0_1_i_i_reg_5152[31]_i_39_n_0 ,\a0_1_i_i_reg_5152[31]_i_40_n_0 ,\a0_1_i_i_reg_5152[31]_i_41_n_0 }));
  CARRY4 \a0_1_i_i_reg_5152_reg[31]_i_2 
       (.CI(\a0_1_i_i_reg_5152_reg[31]_i_4_n_0 ),
        .CO({\tmp_89_i_i_min_int_s_fu_692/p_0_in ,\a0_1_i_i_reg_5152_reg[31]_i_2_n_1 ,\a0_1_i_i_reg_5152_reg[31]_i_2_n_2 ,\a0_1_i_i_reg_5152_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_i_i_reg_5152[31]_i_5_n_0 ,\a0_1_i_i_reg_5152[31]_i_6_n_0 ,\a0_1_i_i_reg_5152[31]_i_7_n_0 ,\a0_1_i_i_reg_5152[31]_i_8_n_0 }),
        .O(\NLW_a0_1_i_i_reg_5152_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\a0_1_i_i_reg_5152[31]_i_9_n_0 ,\a0_1_i_i_reg_5152[31]_i_10_n_0 ,\a0_1_i_i_reg_5152[31]_i_11_n_0 ,\a0_1_i_i_reg_5152[31]_i_12_n_0 }));
  CARRY4 \a0_1_i_i_reg_5152_reg[31]_i_28 
       (.CI(\a0_1_i_i_reg_5152_reg[31]_i_42_n_0 ),
        .CO({\a0_1_i_i_reg_5152_reg[31]_i_28_n_0 ,\a0_1_i_i_reg_5152_reg[31]_i_28_n_1 ,\a0_1_i_i_reg_5152_reg[31]_i_28_n_2 ,\a0_1_i_i_reg_5152_reg[31]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_i_i_reg_5152_reg[31]_i_28_O_UNCONNECTED [3:0]),
        .S({\a0_1_i_i_reg_5152[31]_i_43_n_0 ,\a0_1_i_i_reg_5152[31]_i_44_n_0 ,\a0_1_i_i_reg_5152[31]_i_45_n_0 ,\a0_1_i_i_reg_5152[31]_i_46_n_0 }));
  CARRY4 \a0_1_i_i_reg_5152_reg[31]_i_3 
       (.CI(\a0_1_i_i_reg_5152_reg[31]_i_13_n_0 ),
        .CO({\a0_1_i_i_max_int_s_fu_1035/p_0_in ,\a0_1_i_i_reg_5152_reg[31]_i_3_n_1 ,\a0_1_i_i_reg_5152_reg[31]_i_3_n_2 ,\a0_1_i_i_reg_5152_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_89_i_i_min_int_s_fu_692_ap_return[31],1'b0,1'b0,1'b0}),
        .O(\NLW_a0_1_i_i_reg_5152_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\a0_1_i_i_reg_5152[31]_i_15_n_0 ,\a0_1_i_i_reg_5152[31]_i_16_n_0 ,\a0_1_i_i_reg_5152[31]_i_17_n_0 ,\a0_1_i_i_reg_5152[31]_i_18_n_0 }));
  CARRY4 \a0_1_i_i_reg_5152_reg[31]_i_33 
       (.CI(1'b0),
        .CO({\a0_1_i_i_reg_5152_reg[31]_i_33_n_0 ,\a0_1_i_i_reg_5152_reg[31]_i_33_n_1 ,\a0_1_i_i_reg_5152_reg[31]_i_33_n_2 ,\a0_1_i_i_reg_5152_reg[31]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_i_i_reg_5152[31]_i_47_n_0 ,\a0_1_i_i_reg_5152[31]_i_48_n_0 ,\a0_1_i_i_reg_5152[31]_i_49_n_0 ,\a0_1_i_i_reg_5152[31]_i_50_n_0 }),
        .O(\NLW_a0_1_i_i_reg_5152_reg[31]_i_33_O_UNCONNECTED [3:0]),
        .S({\a0_1_i_i_reg_5152[31]_i_51_n_0 ,\a0_1_i_i_reg_5152[31]_i_52_n_0 ,\a0_1_i_i_reg_5152[31]_i_53_n_0 ,\a0_1_i_i_reg_5152[31]_i_54_n_0 }));
  CARRY4 \a0_1_i_i_reg_5152_reg[31]_i_4 
       (.CI(\a0_1_i_i_reg_5152_reg[31]_i_19_n_0 ),
        .CO({\a0_1_i_i_reg_5152_reg[31]_i_4_n_0 ,\a0_1_i_i_reg_5152_reg[31]_i_4_n_1 ,\a0_1_i_i_reg_5152_reg[31]_i_4_n_2 ,\a0_1_i_i_reg_5152_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_i_i_reg_5152[31]_i_20_n_0 ,\a0_1_i_i_reg_5152[31]_i_21_n_0 ,\a0_1_i_i_reg_5152[31]_i_22_n_0 ,\a0_1_i_i_reg_5152[31]_i_23_n_0 }),
        .O(\NLW_a0_1_i_i_reg_5152_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\a0_1_i_i_reg_5152[31]_i_24_n_0 ,\a0_1_i_i_reg_5152[31]_i_25_n_0 ,\a0_1_i_i_reg_5152[31]_i_26_n_0 ,\a0_1_i_i_reg_5152[31]_i_27_n_0 }));
  CARRY4 \a0_1_i_i_reg_5152_reg[31]_i_42 
       (.CI(1'b0),
        .CO({\a0_1_i_i_reg_5152_reg[31]_i_42_n_0 ,\a0_1_i_i_reg_5152_reg[31]_i_42_n_1 ,\a0_1_i_i_reg_5152_reg[31]_i_42_n_2 ,\a0_1_i_i_reg_5152_reg[31]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_i_i_reg_5152[31]_i_55_n_0 ,\a0_1_i_i_reg_5152[31]_i_56_n_0 ,\a0_1_i_i_reg_5152[31]_i_57_n_0 ,\a0_1_i_i_reg_5152[31]_i_58_n_0 }),
        .O(\NLW_a0_1_i_i_reg_5152_reg[31]_i_42_O_UNCONNECTED [3:0]),
        .S({\a0_1_i_i_reg_5152[31]_i_59_n_0 ,\a0_1_i_i_reg_5152[31]_i_60_n_0 ,\a0_1_i_i_reg_5152[31]_i_61_n_0 ,\a0_1_i_i_reg_5152[31]_i_62_n_0 }));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [0]),
        .Q(grp_reg_int_s_fu_3659_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [1]),
        .Q(grp_reg_int_s_fu_3659_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [2]),
        .Q(grp_reg_int_s_fu_3659_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [8]),
        .Q(grp_reg_int_s_fu_3659_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [3]),
        .Q(grp_reg_int_s_fu_3659_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [4]),
        .Q(grp_reg_int_s_fu_3659_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [5]),
        .Q(grp_reg_int_s_fu_3659_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [6]),
        .Q(grp_reg_int_s_fu_3659_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\ap_return_reg[31]_1 [7]),
        .Q(grp_reg_int_s_fu_3659_ap_return[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_i_i_reg_5157[0]_i_1 
       (.I0(grp_reg_int_s_fu_3659_ap_return[0]),
        .I1(Q[0]),
        .I2(\tmp_92_i_i_min_int_s_fu_698/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_i_i_reg_5157[1]_i_1 
       (.I0(grp_reg_int_s_fu_3659_ap_return[1]),
        .I1(Q[1]),
        .I2(\tmp_92_i_i_min_int_s_fu_698/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_i_i_reg_5157[2]_i_1 
       (.I0(grp_reg_int_s_fu_3659_ap_return[2]),
        .I1(Q[2]),
        .I2(\tmp_92_i_i_min_int_s_fu_698/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_i_i_reg_5157[31]_i_1 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .I2(\tmp_92_i_i_min_int_s_fu_698/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_i_i_reg_5157[31]_i_10 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_i_i_reg_5157[31]_i_11 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_i_i_reg_5157[31]_i_13 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_i_i_reg_5157[31]_i_14 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_i_i_reg_5157[31]_i_15 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_i_i_reg_5157[31]_i_16 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_i_i_reg_5157[31]_i_17 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_i_i_reg_5157[31]_i_18 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_i_i_reg_5157[31]_i_19 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_i_i_reg_5157[31]_i_20 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_i_i_reg_5157[31]_i_22 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_i_i_reg_5157[31]_i_23 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_i_i_reg_5157[31]_i_24 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_i_i_reg_5157[31]_i_25 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_i_i_reg_5157[31]_i_26 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_i_i_reg_5157[31]_i_27 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_i_i_reg_5157[31]_i_28 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_i_i_reg_5157[31]_i_29 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_i_i_reg_5157[31]_i_30 
       (.I0(Q[6]),
        .I1(grp_reg_int_s_fu_3659_ap_return[6]),
        .I2(grp_reg_int_s_fu_3659_ap_return[7]),
        .I3(Q[7]),
        .O(\tmp_92_i_i_reg_5157[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_i_i_reg_5157[31]_i_31 
       (.I0(Q[4]),
        .I1(grp_reg_int_s_fu_3659_ap_return[4]),
        .I2(grp_reg_int_s_fu_3659_ap_return[5]),
        .I3(Q[5]),
        .O(\tmp_92_i_i_reg_5157[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_i_i_reg_5157[31]_i_32 
       (.I0(Q[2]),
        .I1(grp_reg_int_s_fu_3659_ap_return[2]),
        .I2(grp_reg_int_s_fu_3659_ap_return[3]),
        .I3(Q[3]),
        .O(\tmp_92_i_i_reg_5157[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_i_i_reg_5157[31]_i_33 
       (.I0(Q[0]),
        .I1(grp_reg_int_s_fu_3659_ap_return[0]),
        .I2(grp_reg_int_s_fu_3659_ap_return[1]),
        .I3(Q[1]),
        .O(\tmp_92_i_i_reg_5157[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_i_i_reg_5157[31]_i_34 
       (.I0(Q[6]),
        .I1(grp_reg_int_s_fu_3659_ap_return[6]),
        .I2(Q[7]),
        .I3(grp_reg_int_s_fu_3659_ap_return[7]),
        .O(\tmp_92_i_i_reg_5157[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_i_i_reg_5157[31]_i_35 
       (.I0(Q[4]),
        .I1(grp_reg_int_s_fu_3659_ap_return[4]),
        .I2(Q[5]),
        .I3(grp_reg_int_s_fu_3659_ap_return[5]),
        .O(\tmp_92_i_i_reg_5157[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_i_i_reg_5157[31]_i_36 
       (.I0(Q[2]),
        .I1(grp_reg_int_s_fu_3659_ap_return[2]),
        .I2(Q[3]),
        .I3(grp_reg_int_s_fu_3659_ap_return[3]),
        .O(\tmp_92_i_i_reg_5157[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_i_i_reg_5157[31]_i_37 
       (.I0(Q[0]),
        .I1(grp_reg_int_s_fu_3659_ap_return[0]),
        .I2(Q[1]),
        .I3(grp_reg_int_s_fu_3659_ap_return[1]),
        .O(\tmp_92_i_i_reg_5157[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_i_i_reg_5157[31]_i_4 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3659_ap_return[31]),
        .O(\tmp_92_i_i_reg_5157[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_i_i_reg_5157[31]_i_5 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_i_i_reg_5157[31]_i_6 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_i_i_reg_5157[31]_i_7 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_i_i_reg_5157[31]_i_8 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_i_i_reg_5157[31]_i_9 
       (.I0(grp_reg_int_s_fu_3659_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_i_i_reg_5157[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_i_i_reg_5157[3]_i_1 
       (.I0(grp_reg_int_s_fu_3659_ap_return[3]),
        .I1(Q[3]),
        .I2(\tmp_92_i_i_min_int_s_fu_698/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_i_i_reg_5157[4]_i_1 
       (.I0(grp_reg_int_s_fu_3659_ap_return[4]),
        .I1(Q[4]),
        .I2(\tmp_92_i_i_min_int_s_fu_698/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_i_i_reg_5157[5]_i_1 
       (.I0(grp_reg_int_s_fu_3659_ap_return[5]),
        .I1(Q[5]),
        .I2(\tmp_92_i_i_min_int_s_fu_698/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_i_i_reg_5157[6]_i_1 
       (.I0(grp_reg_int_s_fu_3659_ap_return[6]),
        .I1(Q[6]),
        .I2(\tmp_92_i_i_min_int_s_fu_698/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_i_i_reg_5157[7]_i_1 
       (.I0(grp_reg_int_s_fu_3659_ap_return[7]),
        .I1(Q[7]),
        .I2(\tmp_92_i_i_min_int_s_fu_698/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_92_i_i_reg_5157_reg[31]_i_12 
       (.CI(\tmp_92_i_i_reg_5157_reg[31]_i_21_n_0 ),
        .CO({\tmp_92_i_i_reg_5157_reg[31]_i_12_n_0 ,\tmp_92_i_i_reg_5157_reg[31]_i_12_n_1 ,\tmp_92_i_i_reg_5157_reg[31]_i_12_n_2 ,\tmp_92_i_i_reg_5157_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_i_i_reg_5157[31]_i_22_n_0 ,\tmp_92_i_i_reg_5157[31]_i_23_n_0 ,\tmp_92_i_i_reg_5157[31]_i_24_n_0 ,\tmp_92_i_i_reg_5157[31]_i_25_n_0 }),
        .O(\NLW_tmp_92_i_i_reg_5157_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_92_i_i_reg_5157[31]_i_26_n_0 ,\tmp_92_i_i_reg_5157[31]_i_27_n_0 ,\tmp_92_i_i_reg_5157[31]_i_28_n_0 ,\tmp_92_i_i_reg_5157[31]_i_29_n_0 }));
  CARRY4 \tmp_92_i_i_reg_5157_reg[31]_i_2 
       (.CI(\tmp_92_i_i_reg_5157_reg[31]_i_3_n_0 ),
        .CO({\tmp_92_i_i_min_int_s_fu_698/p_0_in ,\tmp_92_i_i_reg_5157_reg[31]_i_2_n_1 ,\tmp_92_i_i_reg_5157_reg[31]_i_2_n_2 ,\tmp_92_i_i_reg_5157_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_i_i_reg_5157[31]_i_4_n_0 ,\tmp_92_i_i_reg_5157[31]_i_5_n_0 ,\tmp_92_i_i_reg_5157[31]_i_6_n_0 ,\tmp_92_i_i_reg_5157[31]_i_7_n_0 }),
        .O(\NLW_tmp_92_i_i_reg_5157_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_92_i_i_reg_5157[31]_i_8_n_0 ,\tmp_92_i_i_reg_5157[31]_i_9_n_0 ,\tmp_92_i_i_reg_5157[31]_i_10_n_0 ,\tmp_92_i_i_reg_5157[31]_i_11_n_0 }));
  CARRY4 \tmp_92_i_i_reg_5157_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_92_i_i_reg_5157_reg[31]_i_21_n_0 ,\tmp_92_i_i_reg_5157_reg[31]_i_21_n_1 ,\tmp_92_i_i_reg_5157_reg[31]_i_21_n_2 ,\tmp_92_i_i_reg_5157_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_i_i_reg_5157[31]_i_30_n_0 ,\tmp_92_i_i_reg_5157[31]_i_31_n_0 ,\tmp_92_i_i_reg_5157[31]_i_32_n_0 ,\tmp_92_i_i_reg_5157[31]_i_33_n_0 }),
        .O(\NLW_tmp_92_i_i_reg_5157_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_92_i_i_reg_5157[31]_i_34_n_0 ,\tmp_92_i_i_reg_5157[31]_i_35_n_0 ,\tmp_92_i_i_reg_5157[31]_i_36_n_0 ,\tmp_92_i_i_reg_5157[31]_i_37_n_0 }));
  CARRY4 \tmp_92_i_i_reg_5157_reg[31]_i_3 
       (.CI(\tmp_92_i_i_reg_5157_reg[31]_i_12_n_0 ),
        .CO({\tmp_92_i_i_reg_5157_reg[31]_i_3_n_0 ,\tmp_92_i_i_reg_5157_reg[31]_i_3_n_1 ,\tmp_92_i_i_reg_5157_reg[31]_i_3_n_2 ,\tmp_92_i_i_reg_5157_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_i_i_reg_5157[31]_i_13_n_0 ,\tmp_92_i_i_reg_5157[31]_i_14_n_0 ,\tmp_92_i_i_reg_5157[31]_i_15_n_0 ,\tmp_92_i_i_reg_5157[31]_i_16_n_0 }),
        .O(\NLW_tmp_92_i_i_reg_5157_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_92_i_i_reg_5157[31]_i_17_n_0 ,\tmp_92_i_i_reg_5157[31]_i_18_n_0 ,\tmp_92_i_i_reg_5157[31]_i_19_n_0 ,\tmp_92_i_i_reg_5157[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_45
   (\ap_return_reg[31]_0 ,
    \ap_return_reg[31]_1 ,
    E,
    D,
    aclk,
    \b0_1_i_i_reg_5162_reg[1] ,
    ap_reg_pp0_iter9_r_V_i_i_reg_4629,
    \b0_1_i_i_reg_5162_reg[2] ,
    \b0_1_i_i_reg_5162_reg[3] ,
    \b0_1_i_i_reg_5162_reg[4] ,
    \b0_1_i_i_reg_5162_reg[5] ,
    \b0_1_i_i_reg_5162_reg[6] ,
    \b0_1_i_i_reg_5162_reg[7] ,
    \b0_1_i_i_reg_5162_reg[31] ,
    \b0_1_i_i_reg_5162_reg[31]_0 ,
    Q);
  output [8:0]\ap_return_reg[31]_0 ;
  output [8:0]\ap_return_reg[31]_1 ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [1:0]\b0_1_i_i_reg_5162_reg[1] ;
  input [7:0]ap_reg_pp0_iter9_r_V_i_i_reg_4629;
  input \b0_1_i_i_reg_5162_reg[2] ;
  input \b0_1_i_i_reg_5162_reg[3] ;
  input \b0_1_i_i_reg_5162_reg[4] ;
  input \b0_1_i_i_reg_5162_reg[5] ;
  input \b0_1_i_i_reg_5162_reg[6] ;
  input \b0_1_i_i_reg_5162_reg[7] ;
  input \b0_1_i_i_reg_5162_reg[31] ;
  input \b0_1_i_i_reg_5162_reg[31]_0 ;
  input [8:0]Q;

  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter9_r_V_i_i_reg_4629;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \b0_1_i_i_min_int_s_fu_704/p_0_in ;
  wire \b0_1_i_i_reg_5162[31]_i_10_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_11_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_12_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_13_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_14_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_16_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_17_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_18_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_19_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_20_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_21_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_22_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_23_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_25_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_26_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_27_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_28_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_29_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_30_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_31_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_32_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_34_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_35_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_36_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_37_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_38_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_39_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_40_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_41_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_43_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_44_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_45_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_46_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_47_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_48_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_49_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_50_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_52_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_53_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_54_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_55_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_56_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_57_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_58_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_59_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_60_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_61_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_62_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_63_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_64_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_65_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_66_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_67_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_68_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_69_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_70_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_71_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_72_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_73_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_74_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_75_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_7_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_8_n_0 ;
  wire \b0_1_i_i_reg_5162[31]_i_9_n_0 ;
  wire [1:0]\b0_1_i_i_reg_5162_reg[1] ;
  wire \b0_1_i_i_reg_5162_reg[2] ;
  wire \b0_1_i_i_reg_5162_reg[31] ;
  wire \b0_1_i_i_reg_5162_reg[31]_0 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_15_n_0 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_15_n_1 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_15_n_2 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_15_n_3 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_24_n_0 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_24_n_1 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_24_n_2 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_24_n_3 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_33_n_0 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_33_n_1 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_33_n_2 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_33_n_3 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_3_n_1 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_3_n_2 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_3_n_3 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_42_n_0 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_42_n_1 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_42_n_2 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_42_n_3 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_4_n_1 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_4_n_2 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_4_n_3 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_51_n_0 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_51_n_1 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_51_n_2 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_51_n_3 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_6_n_0 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_6_n_1 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_6_n_2 ;
  wire \b0_1_i_i_reg_5162_reg[31]_i_6_n_3 ;
  wire \b0_1_i_i_reg_5162_reg[3] ;
  wire \b0_1_i_i_reg_5162_reg[4] ;
  wire \b0_1_i_i_reg_5162_reg[5] ;
  wire \b0_1_i_i_reg_5162_reg[6] ;
  wire \b0_1_i_i_reg_5162_reg[7] ;
  wire [31:0]grp_reg_int_s_fu_3667_ap_return;
  wire \tmp_100_i_i_max_int_s_fu_1049/p_0_in ;
  wire \tmp_100_i_i_reg_5167[31]_i_10_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_11_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_13_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_14_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_15_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_16_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_17_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_18_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_19_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_20_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_22_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_23_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_24_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_25_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_26_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_27_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_28_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_29_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_30_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_31_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_32_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_33_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_34_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_35_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_36_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_37_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_4_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_5_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_6_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_7_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_8_n_0 ;
  wire \tmp_100_i_i_reg_5167[31]_i_9_n_0 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_12_n_0 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_12_n_1 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_12_n_2 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_12_n_3 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_21_n_0 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_21_n_1 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_21_n_2 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_21_n_3 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_2_n_1 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_2_n_2 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_2_n_3 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_3_n_0 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_3_n_1 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_3_n_2 ;
  wire \tmp_100_i_i_reg_5167_reg[31]_i_3_n_3 ;
  wire \tmp_97_i_i_max_int_s_fu_1042/p_0_in ;
  wire [7:1]tmp_97_i_i_max_int_s_fu_1042_ap_return;
  wire [3:0]\NLW_b0_1_i_i_reg_5162_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_i_i_reg_5162_reg[31]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_i_i_reg_5162_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_i_i_reg_5162_reg[31]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_i_i_reg_5162_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_i_i_reg_5162_reg[31]_i_42_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_i_i_reg_5162_reg[31]_i_51_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_i_i_reg_5162_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_i_i_reg_5167_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_i_i_reg_5167_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_i_i_reg_5167_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_i_i_reg_5167_reg[31]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(grp_reg_int_s_fu_3667_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(grp_reg_int_s_fu_3667_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(grp_reg_int_s_fu_3667_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(grp_reg_int_s_fu_3667_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(grp_reg_int_s_fu_3667_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(grp_reg_int_s_fu_3667_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(grp_reg_int_s_fu_3667_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(grp_reg_int_s_fu_3667_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(grp_reg_int_s_fu_3667_ap_return[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_i_i_reg_5162[0]_i_1 
       (.I0(\b0_1_i_i_reg_5162_reg[1] [0]),
        .I1(grp_reg_int_s_fu_3667_ap_return[0]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I4(\b0_1_i_i_min_int_s_fu_704/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h66666666F0F0FF00)) 
    \b0_1_i_i_reg_5162[1]_i_1 
       (.I0(\b0_1_i_i_reg_5162_reg[1] [0]),
        .I1(\b0_1_i_i_reg_5162_reg[1] [1]),
        .I2(grp_reg_int_s_fu_3667_ap_return[1]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .I4(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I5(\b0_1_i_i_min_int_s_fu_704/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_i_i_reg_5162[2]_i_1 
       (.I0(\b0_1_i_i_reg_5162_reg[2] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[2]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I4(\b0_1_i_i_min_int_s_fu_704/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_i_i_reg_5162[31]_i_1 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I4(\b0_1_i_i_min_int_s_fu_704/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_i_i_reg_5162[31]_i_10 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_i_i_reg_5162[31]_i_11 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_i_i_reg_5162[31]_i_12 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_i_i_reg_5162[31]_i_13 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_i_i_reg_5162[31]_i_14 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h5300)) 
    \b0_1_i_i_reg_5162[31]_i_16 
       (.I0(grp_reg_int_s_fu_3667_ap_return[31]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I2(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I3(\b0_1_i_i_reg_5162_reg[31] ),
        .O(\b0_1_i_i_reg_5162[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_i_i_reg_5162[31]_i_17 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(\b0_1_i_i_reg_5162[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_i_i_reg_5162[31]_i_18 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(\b0_1_i_i_reg_5162[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_i_i_reg_5162[31]_i_19 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(\b0_1_i_i_reg_5162[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h99A5)) 
    \b0_1_i_i_reg_5162[31]_i_20 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(\b0_1_i_i_reg_5162[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_i_i_reg_5162[31]_i_21 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_i_i_reg_5162[31]_i_22 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_i_i_reg_5162[31]_i_23 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_i_i_reg_5162[31]_i_25 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_i_i_reg_5162[31]_i_26 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_i_i_reg_5162[31]_i_27 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_i_i_reg_5162[31]_i_28 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_i_i_reg_5162[31]_i_29 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_i_i_reg_5162[31]_i_30 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_i_i_reg_5162[31]_i_31 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_i_i_reg_5162[31]_i_32 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_i_i_reg_5162[31]_i_34 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(\b0_1_i_i_reg_5162[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_i_i_reg_5162[31]_i_35 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(\b0_1_i_i_reg_5162[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_i_i_reg_5162[31]_i_36 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(\b0_1_i_i_reg_5162[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_i_i_reg_5162[31]_i_37 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(\b0_1_i_i_reg_5162[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_i_i_reg_5162[31]_i_38 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_i_i_reg_5162[31]_i_39 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_i_i_reg_5162[31]_i_40 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_i_i_reg_5162[31]_i_41 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_i_i_reg_5162[31]_i_43 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_i_i_reg_5162[31]_i_44 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_i_i_reg_5162[31]_i_45 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_i_i_reg_5162[31]_i_46 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_i_i_reg_5162[31]_i_47 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_i_i_reg_5162[31]_i_48 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_i_i_reg_5162[31]_i_49 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_i_i_reg_5162[31]_i_50 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_i_i_reg_5162[31]_i_52 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(\b0_1_i_i_reg_5162[31]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_i_i_reg_5162[31]_i_53 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(\b0_1_i_i_reg_5162[31]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_i_i_reg_5162[31]_i_54 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(\b0_1_i_i_reg_5162[31]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h4450)) 
    \b0_1_i_i_reg_5162[31]_i_55 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(\b0_1_i_i_reg_5162[31]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_i_i_reg_5162[31]_i_56 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_i_i_reg_5162[31]_i_57 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_i_i_reg_5162[31]_i_58 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \b0_1_i_i_reg_5162[31]_i_59 
       (.I0(\b0_1_i_i_reg_5162_reg[31] ),
        .I1(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I2(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I3(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_i_i_reg_5162[31]_i_60 
       (.I0(grp_reg_int_s_fu_3667_ap_return[6]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .I3(grp_reg_int_s_fu_3667_ap_return[7]),
        .O(\b0_1_i_i_reg_5162[31]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_i_i_reg_5162[31]_i_61 
       (.I0(grp_reg_int_s_fu_3667_ap_return[4]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .I3(grp_reg_int_s_fu_3667_ap_return[5]),
        .O(\b0_1_i_i_reg_5162[31]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_i_i_reg_5162[31]_i_62 
       (.I0(grp_reg_int_s_fu_3667_ap_return[2]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .I3(grp_reg_int_s_fu_3667_ap_return[3]),
        .O(\b0_1_i_i_reg_5162[31]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_i_i_reg_5162[31]_i_63 
       (.I0(grp_reg_int_s_fu_3667_ap_return[0]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .I3(grp_reg_int_s_fu_3667_ap_return[1]),
        .O(\b0_1_i_i_reg_5162[31]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_i_i_reg_5162[31]_i_64 
       (.I0(grp_reg_int_s_fu_3667_ap_return[6]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I2(grp_reg_int_s_fu_3667_ap_return[7]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .O(\b0_1_i_i_reg_5162[31]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_i_i_reg_5162[31]_i_65 
       (.I0(grp_reg_int_s_fu_3667_ap_return[4]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I2(grp_reg_int_s_fu_3667_ap_return[5]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .O(\b0_1_i_i_reg_5162[31]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_i_i_reg_5162[31]_i_66 
       (.I0(grp_reg_int_s_fu_3667_ap_return[2]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I2(grp_reg_int_s_fu_3667_ap_return[3]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .O(\b0_1_i_i_reg_5162[31]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_i_i_reg_5162[31]_i_67 
       (.I0(grp_reg_int_s_fu_3667_ap_return[0]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I2(grp_reg_int_s_fu_3667_ap_return[1]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .O(\b0_1_i_i_reg_5162[31]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00E400E40000)) 
    \b0_1_i_i_reg_5162[31]_i_68 
       (.I0(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I2(grp_reg_int_s_fu_3667_ap_return[6]),
        .I3(\b0_1_i_i_reg_5162_reg[6] ),
        .I4(tmp_97_i_i_max_int_s_fu_1042_ap_return[7]),
        .I5(\b0_1_i_i_reg_5162_reg[7] ),
        .O(\b0_1_i_i_reg_5162[31]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_i_i_reg_5162[31]_i_69 
       (.I0(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I2(grp_reg_int_s_fu_3667_ap_return[4]),
        .I3(\b0_1_i_i_reg_5162_reg[4] ),
        .I4(\b0_1_i_i_reg_5162_reg[5] ),
        .I5(tmp_97_i_i_max_int_s_fu_1042_ap_return[5]),
        .O(\b0_1_i_i_reg_5162[31]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_i_i_reg_5162[31]_i_7 
       (.I0(grp_reg_int_s_fu_3667_ap_return[31]),
        .I1(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .O(\b0_1_i_i_reg_5162[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_i_i_reg_5162[31]_i_70 
       (.I0(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I2(grp_reg_int_s_fu_3667_ap_return[2]),
        .I3(\b0_1_i_i_reg_5162_reg[2] ),
        .I4(\b0_1_i_i_reg_5162_reg[3] ),
        .I5(tmp_97_i_i_max_int_s_fu_1042_ap_return[3]),
        .O(\b0_1_i_i_reg_5162[31]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFFE400FF000000E4)) 
    \b0_1_i_i_reg_5162[31]_i_71 
       (.I0(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I2(grp_reg_int_s_fu_3667_ap_return[0]),
        .I3(\b0_1_i_i_reg_5162_reg[1] [0]),
        .I4(\b0_1_i_i_reg_5162_reg[1] [1]),
        .I5(tmp_97_i_i_max_int_s_fu_1042_ap_return[1]),
        .O(\b0_1_i_i_reg_5162[31]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0000AC53AC530000)) 
    \b0_1_i_i_reg_5162[31]_i_72 
       (.I0(grp_reg_int_s_fu_3667_ap_return[6]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I2(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I3(\b0_1_i_i_reg_5162_reg[6] ),
        .I4(tmp_97_i_i_max_int_s_fu_1042_ap_return[7]),
        .I5(\b0_1_i_i_reg_5162_reg[7] ),
        .O(\b0_1_i_i_reg_5162[31]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \b0_1_i_i_reg_5162[31]_i_73 
       (.I0(grp_reg_int_s_fu_3667_ap_return[4]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I2(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I3(\b0_1_i_i_reg_5162_reg[4] ),
        .I4(tmp_97_i_i_max_int_s_fu_1042_ap_return[5]),
        .I5(\b0_1_i_i_reg_5162_reg[5] ),
        .O(\b0_1_i_i_reg_5162[31]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \b0_1_i_i_reg_5162[31]_i_74 
       (.I0(grp_reg_int_s_fu_3667_ap_return[2]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I2(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I3(\b0_1_i_i_reg_5162_reg[2] ),
        .I4(tmp_97_i_i_max_int_s_fu_1042_ap_return[3]),
        .I5(\b0_1_i_i_reg_5162_reg[3] ),
        .O(\b0_1_i_i_reg_5162[31]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h00AC5300AC000053)) 
    \b0_1_i_i_reg_5162[31]_i_75 
       (.I0(grp_reg_int_s_fu_3667_ap_return[0]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I2(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I3(tmp_97_i_i_max_int_s_fu_1042_ap_return[1]),
        .I4(\b0_1_i_i_reg_5162_reg[1] [0]),
        .I5(\b0_1_i_i_reg_5162_reg[1] [1]),
        .O(\b0_1_i_i_reg_5162[31]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_i_i_reg_5162[31]_i_76 
       (.I0(grp_reg_int_s_fu_3667_ap_return[7]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .I2(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(tmp_97_i_i_max_int_s_fu_1042_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_i_i_reg_5162[31]_i_77 
       (.I0(grp_reg_int_s_fu_3667_ap_return[5]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .I2(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(tmp_97_i_i_max_int_s_fu_1042_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_i_i_reg_5162[31]_i_78 
       (.I0(grp_reg_int_s_fu_3667_ap_return[3]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .I2(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(tmp_97_i_i_max_int_s_fu_1042_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_i_i_reg_5162[31]_i_79 
       (.I0(grp_reg_int_s_fu_3667_ap_return[1]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .I2(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .O(tmp_97_i_i_max_int_s_fu_1042_ap_return[1]));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_i_i_reg_5162[31]_i_8 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_i_i_reg_5162[31]_i_9 
       (.I0(\b0_1_i_i_reg_5162_reg[31]_0 ),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\b0_1_i_i_reg_5162[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_i_i_reg_5162[3]_i_1 
       (.I0(\b0_1_i_i_reg_5162_reg[3] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[3]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I4(\b0_1_i_i_min_int_s_fu_704/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_i_i_reg_5162[4]_i_1 
       (.I0(\b0_1_i_i_reg_5162_reg[4] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[4]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I4(\b0_1_i_i_min_int_s_fu_704/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_i_i_reg_5162[5]_i_1 
       (.I0(\b0_1_i_i_reg_5162_reg[5] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[5]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I4(\b0_1_i_i_min_int_s_fu_704/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \b0_1_i_i_reg_5162[6]_i_1 
       (.I0(\b0_1_i_i_reg_5162_reg[6] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[6]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I4(\b0_1_i_i_min_int_s_fu_704/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    \b0_1_i_i_reg_5162[7]_i_1 
       (.I0(\b0_1_i_i_reg_5162_reg[7] ),
        .I1(grp_reg_int_s_fu_3667_ap_return[7]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .I3(\tmp_97_i_i_max_int_s_fu_1042/p_0_in ),
        .I4(\b0_1_i_i_min_int_s_fu_704/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \b0_1_i_i_reg_5162_reg[31]_i_15 
       (.CI(\b0_1_i_i_reg_5162_reg[31]_i_33_n_0 ),
        .CO({\b0_1_i_i_reg_5162_reg[31]_i_15_n_0 ,\b0_1_i_i_reg_5162_reg[31]_i_15_n_1 ,\b0_1_i_i_reg_5162_reg[31]_i_15_n_2 ,\b0_1_i_i_reg_5162_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_i_i_reg_5162[31]_i_34_n_0 ,\b0_1_i_i_reg_5162[31]_i_35_n_0 ,\b0_1_i_i_reg_5162[31]_i_36_n_0 ,\b0_1_i_i_reg_5162[31]_i_37_n_0 }),
        .O(\NLW_b0_1_i_i_reg_5162_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\b0_1_i_i_reg_5162[31]_i_38_n_0 ,\b0_1_i_i_reg_5162[31]_i_39_n_0 ,\b0_1_i_i_reg_5162[31]_i_40_n_0 ,\b0_1_i_i_reg_5162[31]_i_41_n_0 }));
  CARRY4 \b0_1_i_i_reg_5162_reg[31]_i_24 
       (.CI(\b0_1_i_i_reg_5162_reg[31]_i_42_n_0 ),
        .CO({\b0_1_i_i_reg_5162_reg[31]_i_24_n_0 ,\b0_1_i_i_reg_5162_reg[31]_i_24_n_1 ,\b0_1_i_i_reg_5162_reg[31]_i_24_n_2 ,\b0_1_i_i_reg_5162_reg[31]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_i_i_reg_5162[31]_i_43_n_0 ,\b0_1_i_i_reg_5162[31]_i_44_n_0 ,\b0_1_i_i_reg_5162[31]_i_45_n_0 ,\b0_1_i_i_reg_5162[31]_i_46_n_0 }),
        .O(\NLW_b0_1_i_i_reg_5162_reg[31]_i_24_O_UNCONNECTED [3:0]),
        .S({\b0_1_i_i_reg_5162[31]_i_47_n_0 ,\b0_1_i_i_reg_5162[31]_i_48_n_0 ,\b0_1_i_i_reg_5162[31]_i_49_n_0 ,\b0_1_i_i_reg_5162[31]_i_50_n_0 }));
  CARRY4 \b0_1_i_i_reg_5162_reg[31]_i_3 
       (.CI(\b0_1_i_i_reg_5162_reg[31]_i_6_n_0 ),
        .CO({\tmp_97_i_i_max_int_s_fu_1042/p_0_in ,\b0_1_i_i_reg_5162_reg[31]_i_3_n_1 ,\b0_1_i_i_reg_5162_reg[31]_i_3_n_2 ,\b0_1_i_i_reg_5162_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_i_i_reg_5162[31]_i_7_n_0 ,\b0_1_i_i_reg_5162[31]_i_8_n_0 ,\b0_1_i_i_reg_5162[31]_i_9_n_0 ,\b0_1_i_i_reg_5162[31]_i_10_n_0 }),
        .O(\NLW_b0_1_i_i_reg_5162_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\b0_1_i_i_reg_5162[31]_i_11_n_0 ,\b0_1_i_i_reg_5162[31]_i_12_n_0 ,\b0_1_i_i_reg_5162[31]_i_13_n_0 ,\b0_1_i_i_reg_5162[31]_i_14_n_0 }));
  CARRY4 \b0_1_i_i_reg_5162_reg[31]_i_33 
       (.CI(\b0_1_i_i_reg_5162_reg[31]_i_51_n_0 ),
        .CO({\b0_1_i_i_reg_5162_reg[31]_i_33_n_0 ,\b0_1_i_i_reg_5162_reg[31]_i_33_n_1 ,\b0_1_i_i_reg_5162_reg[31]_i_33_n_2 ,\b0_1_i_i_reg_5162_reg[31]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_i_i_reg_5162[31]_i_52_n_0 ,\b0_1_i_i_reg_5162[31]_i_53_n_0 ,\b0_1_i_i_reg_5162[31]_i_54_n_0 ,\b0_1_i_i_reg_5162[31]_i_55_n_0 }),
        .O(\NLW_b0_1_i_i_reg_5162_reg[31]_i_33_O_UNCONNECTED [3:0]),
        .S({\b0_1_i_i_reg_5162[31]_i_56_n_0 ,\b0_1_i_i_reg_5162[31]_i_57_n_0 ,\b0_1_i_i_reg_5162[31]_i_58_n_0 ,\b0_1_i_i_reg_5162[31]_i_59_n_0 }));
  CARRY4 \b0_1_i_i_reg_5162_reg[31]_i_4 
       (.CI(\b0_1_i_i_reg_5162_reg[31]_i_15_n_0 ),
        .CO({\b0_1_i_i_min_int_s_fu_704/p_0_in ,\b0_1_i_i_reg_5162_reg[31]_i_4_n_1 ,\b0_1_i_i_reg_5162_reg[31]_i_4_n_2 ,\b0_1_i_i_reg_5162_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_i_i_reg_5162[31]_i_16_n_0 ,\b0_1_i_i_reg_5162[31]_i_17_n_0 ,\b0_1_i_i_reg_5162[31]_i_18_n_0 ,\b0_1_i_i_reg_5162[31]_i_19_n_0 }),
        .O(\NLW_b0_1_i_i_reg_5162_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\b0_1_i_i_reg_5162[31]_i_20_n_0 ,\b0_1_i_i_reg_5162[31]_i_21_n_0 ,\b0_1_i_i_reg_5162[31]_i_22_n_0 ,\b0_1_i_i_reg_5162[31]_i_23_n_0 }));
  CARRY4 \b0_1_i_i_reg_5162_reg[31]_i_42 
       (.CI(1'b0),
        .CO({\b0_1_i_i_reg_5162_reg[31]_i_42_n_0 ,\b0_1_i_i_reg_5162_reg[31]_i_42_n_1 ,\b0_1_i_i_reg_5162_reg[31]_i_42_n_2 ,\b0_1_i_i_reg_5162_reg[31]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_i_i_reg_5162[31]_i_60_n_0 ,\b0_1_i_i_reg_5162[31]_i_61_n_0 ,\b0_1_i_i_reg_5162[31]_i_62_n_0 ,\b0_1_i_i_reg_5162[31]_i_63_n_0 }),
        .O(\NLW_b0_1_i_i_reg_5162_reg[31]_i_42_O_UNCONNECTED [3:0]),
        .S({\b0_1_i_i_reg_5162[31]_i_64_n_0 ,\b0_1_i_i_reg_5162[31]_i_65_n_0 ,\b0_1_i_i_reg_5162[31]_i_66_n_0 ,\b0_1_i_i_reg_5162[31]_i_67_n_0 }));
  CARRY4 \b0_1_i_i_reg_5162_reg[31]_i_51 
       (.CI(1'b0),
        .CO({\b0_1_i_i_reg_5162_reg[31]_i_51_n_0 ,\b0_1_i_i_reg_5162_reg[31]_i_51_n_1 ,\b0_1_i_i_reg_5162_reg[31]_i_51_n_2 ,\b0_1_i_i_reg_5162_reg[31]_i_51_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_i_i_reg_5162[31]_i_68_n_0 ,\b0_1_i_i_reg_5162[31]_i_69_n_0 ,\b0_1_i_i_reg_5162[31]_i_70_n_0 ,\b0_1_i_i_reg_5162[31]_i_71_n_0 }),
        .O(\NLW_b0_1_i_i_reg_5162_reg[31]_i_51_O_UNCONNECTED [3:0]),
        .S({\b0_1_i_i_reg_5162[31]_i_72_n_0 ,\b0_1_i_i_reg_5162[31]_i_73_n_0 ,\b0_1_i_i_reg_5162[31]_i_74_n_0 ,\b0_1_i_i_reg_5162[31]_i_75_n_0 }));
  CARRY4 \b0_1_i_i_reg_5162_reg[31]_i_6 
       (.CI(\b0_1_i_i_reg_5162_reg[31]_i_24_n_0 ),
        .CO({\b0_1_i_i_reg_5162_reg[31]_i_6_n_0 ,\b0_1_i_i_reg_5162_reg[31]_i_6_n_1 ,\b0_1_i_i_reg_5162_reg[31]_i_6_n_2 ,\b0_1_i_i_reg_5162_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_i_i_reg_5162[31]_i_25_n_0 ,\b0_1_i_i_reg_5162[31]_i_26_n_0 ,\b0_1_i_i_reg_5162[31]_i_27_n_0 ,\b0_1_i_i_reg_5162[31]_i_28_n_0 }),
        .O(\NLW_b0_1_i_i_reg_5162_reg[31]_i_6_O_UNCONNECTED [3:0]),
        .S({\b0_1_i_i_reg_5162[31]_i_29_n_0 ,\b0_1_i_i_reg_5162[31]_i_30_n_0 ,\b0_1_i_i_reg_5162[31]_i_31_n_0 ,\b0_1_i_i_reg_5162[31]_i_32_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_i_i_reg_5167[0]_i_1 
       (.I0(grp_reg_int_s_fu_3667_ap_return[0]),
        .I1(Q[0]),
        .I2(\tmp_100_i_i_max_int_s_fu_1049/p_0_in ),
        .O(\ap_return_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_i_i_reg_5167[1]_i_1 
       (.I0(grp_reg_int_s_fu_3667_ap_return[1]),
        .I1(Q[1]),
        .I2(\tmp_100_i_i_max_int_s_fu_1049/p_0_in ),
        .O(\ap_return_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_i_i_reg_5167[2]_i_1 
       (.I0(grp_reg_int_s_fu_3667_ap_return[2]),
        .I1(Q[2]),
        .I2(\tmp_100_i_i_max_int_s_fu_1049/p_0_in ),
        .O(\ap_return_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_i_i_reg_5167[31]_i_1 
       (.I0(grp_reg_int_s_fu_3667_ap_return[31]),
        .I1(Q[8]),
        .I2(\tmp_100_i_i_max_int_s_fu_1049/p_0_in ),
        .O(\ap_return_reg[31]_1 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_i_i_reg_5167[31]_i_10 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_i_i_reg_5167[31]_i_11 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_i_i_reg_5167[31]_i_13 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_i_i_reg_5167[31]_i_14 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_i_i_reg_5167[31]_i_15 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_i_i_reg_5167[31]_i_16 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_i_i_reg_5167[31]_i_17 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_i_i_reg_5167[31]_i_18 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_i_i_reg_5167[31]_i_19 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_i_i_reg_5167[31]_i_20 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_i_i_reg_5167[31]_i_22 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_i_i_reg_5167[31]_i_23 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_i_i_reg_5167[31]_i_24 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_i_i_reg_5167[31]_i_25 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_i_i_reg_5167[31]_i_26 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_i_i_reg_5167[31]_i_27 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_i_i_reg_5167[31]_i_28 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_i_i_reg_5167[31]_i_29 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_i_i_reg_5167[31]_i_30 
       (.I0(grp_reg_int_s_fu_3667_ap_return[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(grp_reg_int_s_fu_3667_ap_return[7]),
        .O(\tmp_100_i_i_reg_5167[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_i_i_reg_5167[31]_i_31 
       (.I0(grp_reg_int_s_fu_3667_ap_return[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_reg_int_s_fu_3667_ap_return[5]),
        .O(\tmp_100_i_i_reg_5167[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_i_i_reg_5167[31]_i_32 
       (.I0(grp_reg_int_s_fu_3667_ap_return[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(grp_reg_int_s_fu_3667_ap_return[3]),
        .O(\tmp_100_i_i_reg_5167[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_i_i_reg_5167[31]_i_33 
       (.I0(grp_reg_int_s_fu_3667_ap_return[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_reg_int_s_fu_3667_ap_return[1]),
        .O(\tmp_100_i_i_reg_5167[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_i_i_reg_5167[31]_i_34 
       (.I0(grp_reg_int_s_fu_3667_ap_return[6]),
        .I1(Q[6]),
        .I2(grp_reg_int_s_fu_3667_ap_return[7]),
        .I3(Q[7]),
        .O(\tmp_100_i_i_reg_5167[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_i_i_reg_5167[31]_i_35 
       (.I0(grp_reg_int_s_fu_3667_ap_return[4]),
        .I1(Q[4]),
        .I2(grp_reg_int_s_fu_3667_ap_return[5]),
        .I3(Q[5]),
        .O(\tmp_100_i_i_reg_5167[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_i_i_reg_5167[31]_i_36 
       (.I0(grp_reg_int_s_fu_3667_ap_return[2]),
        .I1(Q[2]),
        .I2(grp_reg_int_s_fu_3667_ap_return[3]),
        .I3(Q[3]),
        .O(\tmp_100_i_i_reg_5167[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_i_i_reg_5167[31]_i_37 
       (.I0(grp_reg_int_s_fu_3667_ap_return[0]),
        .I1(Q[0]),
        .I2(grp_reg_int_s_fu_3667_ap_return[1]),
        .I3(Q[1]),
        .O(\tmp_100_i_i_reg_5167[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_i_i_reg_5167[31]_i_4 
       (.I0(grp_reg_int_s_fu_3667_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_100_i_i_reg_5167[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_i_i_reg_5167[31]_i_5 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_i_i_reg_5167[31]_i_6 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_i_i_reg_5167[31]_i_7 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_i_i_reg_5167[31]_i_8 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_i_i_reg_5167[31]_i_9 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3667_ap_return[31]),
        .O(\tmp_100_i_i_reg_5167[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_i_i_reg_5167[3]_i_1 
       (.I0(grp_reg_int_s_fu_3667_ap_return[3]),
        .I1(Q[3]),
        .I2(\tmp_100_i_i_max_int_s_fu_1049/p_0_in ),
        .O(\ap_return_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_i_i_reg_5167[4]_i_1 
       (.I0(grp_reg_int_s_fu_3667_ap_return[4]),
        .I1(Q[4]),
        .I2(\tmp_100_i_i_max_int_s_fu_1049/p_0_in ),
        .O(\ap_return_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_i_i_reg_5167[5]_i_1 
       (.I0(grp_reg_int_s_fu_3667_ap_return[5]),
        .I1(Q[5]),
        .I2(\tmp_100_i_i_max_int_s_fu_1049/p_0_in ),
        .O(\ap_return_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_i_i_reg_5167[6]_i_1 
       (.I0(grp_reg_int_s_fu_3667_ap_return[6]),
        .I1(Q[6]),
        .I2(\tmp_100_i_i_max_int_s_fu_1049/p_0_in ),
        .O(\ap_return_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_i_i_reg_5167[7]_i_1 
       (.I0(grp_reg_int_s_fu_3667_ap_return[7]),
        .I1(Q[7]),
        .I2(\tmp_100_i_i_max_int_s_fu_1049/p_0_in ),
        .O(\ap_return_reg[31]_1 [7]));
  CARRY4 \tmp_100_i_i_reg_5167_reg[31]_i_12 
       (.CI(\tmp_100_i_i_reg_5167_reg[31]_i_21_n_0 ),
        .CO({\tmp_100_i_i_reg_5167_reg[31]_i_12_n_0 ,\tmp_100_i_i_reg_5167_reg[31]_i_12_n_1 ,\tmp_100_i_i_reg_5167_reg[31]_i_12_n_2 ,\tmp_100_i_i_reg_5167_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_i_i_reg_5167[31]_i_22_n_0 ,\tmp_100_i_i_reg_5167[31]_i_23_n_0 ,\tmp_100_i_i_reg_5167[31]_i_24_n_0 ,\tmp_100_i_i_reg_5167[31]_i_25_n_0 }),
        .O(\NLW_tmp_100_i_i_reg_5167_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_100_i_i_reg_5167[31]_i_26_n_0 ,\tmp_100_i_i_reg_5167[31]_i_27_n_0 ,\tmp_100_i_i_reg_5167[31]_i_28_n_0 ,\tmp_100_i_i_reg_5167[31]_i_29_n_0 }));
  CARRY4 \tmp_100_i_i_reg_5167_reg[31]_i_2 
       (.CI(\tmp_100_i_i_reg_5167_reg[31]_i_3_n_0 ),
        .CO({\tmp_100_i_i_max_int_s_fu_1049/p_0_in ,\tmp_100_i_i_reg_5167_reg[31]_i_2_n_1 ,\tmp_100_i_i_reg_5167_reg[31]_i_2_n_2 ,\tmp_100_i_i_reg_5167_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_i_i_reg_5167[31]_i_4_n_0 ,\tmp_100_i_i_reg_5167[31]_i_5_n_0 ,\tmp_100_i_i_reg_5167[31]_i_6_n_0 ,\tmp_100_i_i_reg_5167[31]_i_7_n_0 }),
        .O(\NLW_tmp_100_i_i_reg_5167_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_100_i_i_reg_5167[31]_i_8_n_0 ,\tmp_100_i_i_reg_5167[31]_i_9_n_0 ,\tmp_100_i_i_reg_5167[31]_i_10_n_0 ,\tmp_100_i_i_reg_5167[31]_i_11_n_0 }));
  CARRY4 \tmp_100_i_i_reg_5167_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_100_i_i_reg_5167_reg[31]_i_21_n_0 ,\tmp_100_i_i_reg_5167_reg[31]_i_21_n_1 ,\tmp_100_i_i_reg_5167_reg[31]_i_21_n_2 ,\tmp_100_i_i_reg_5167_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_i_i_reg_5167[31]_i_30_n_0 ,\tmp_100_i_i_reg_5167[31]_i_31_n_0 ,\tmp_100_i_i_reg_5167[31]_i_32_n_0 ,\tmp_100_i_i_reg_5167[31]_i_33_n_0 }),
        .O(\NLW_tmp_100_i_i_reg_5167_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_100_i_i_reg_5167[31]_i_34_n_0 ,\tmp_100_i_i_reg_5167[31]_i_35_n_0 ,\tmp_100_i_i_reg_5167[31]_i_36_n_0 ,\tmp_100_i_i_reg_5167[31]_i_37_n_0 }));
  CARRY4 \tmp_100_i_i_reg_5167_reg[31]_i_3 
       (.CI(\tmp_100_i_i_reg_5167_reg[31]_i_12_n_0 ),
        .CO({\tmp_100_i_i_reg_5167_reg[31]_i_3_n_0 ,\tmp_100_i_i_reg_5167_reg[31]_i_3_n_1 ,\tmp_100_i_i_reg_5167_reg[31]_i_3_n_2 ,\tmp_100_i_i_reg_5167_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_i_i_reg_5167[31]_i_13_n_0 ,\tmp_100_i_i_reg_5167[31]_i_14_n_0 ,\tmp_100_i_i_reg_5167[31]_i_15_n_0 ,\tmp_100_i_i_reg_5167[31]_i_16_n_0 }),
        .O(\NLW_tmp_100_i_i_reg_5167_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_100_i_i_reg_5167[31]_i_17_n_0 ,\tmp_100_i_i_reg_5167[31]_i_18_n_0 ,\tmp_100_i_i_reg_5167[31]_i_19_n_0 ,\tmp_100_i_i_reg_5167[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_46
   (Q,
    \flag_d_min2_11_reg_5122_reg[31] ,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_1 ,
    CO,
    DI,
    E,
    aclk,
    ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713,
    ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725,
    D,
    \ap_return_reg[31]_2 ,
    \ap_return_reg[31]_i_3__9_0 ,
    \ap_return_reg[31]_i_3__9_1 ,
    \ap_return_reg[31]_i_2__8_0 ,
    \ap_return_reg[31]_i_2__8_1 ,
    \ap_return_reg[31]_3 ,
    \ap_return_reg[31]_4 ,
    \ap_return_reg[31]_5 );
  output [8:0]Q;
  output [8:0]\flag_d_min2_11_reg_5122_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]\ap_return_reg[31]_1 ;
  input [0:0]CO;
  input [0:0]DI;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713;
  input [7:0]ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725;
  input [0:0]D;
  input [0:0]\ap_return_reg[31]_2 ;
  input [3:0]\ap_return_reg[31]_i_3__9_0 ;
  input [3:0]\ap_return_reg[31]_i_3__9_1 ;
  input [3:0]\ap_return_reg[31]_i_2__8_0 ;
  input [3:0]\ap_return_reg[31]_i_2__8_1 ;
  input [3:0]\ap_return_reg[31]_3 ;
  input [3:0]\ap_return_reg[31]_4 ;
  input [8:0]\ap_return_reg[31]_5 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713;
  wire [7:0]ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725;
  wire \ap_return[31]_i_10__5__0_n_0 ;
  wire \ap_return[31]_i_10__6__0_n_0 ;
  wire \ap_return[31]_i_11__5__0_n_0 ;
  wire \ap_return[31]_i_11__6__0_n_0 ;
  wire \ap_return[31]_i_13__5__0_n_0 ;
  wire \ap_return[31]_i_13__6__0_n_0 ;
  wire \ap_return[31]_i_14__5__0_n_0 ;
  wire \ap_return[31]_i_14__6__0_n_0 ;
  wire \ap_return[31]_i_15__5__0_n_0 ;
  wire \ap_return[31]_i_15__6__0_n_0 ;
  wire \ap_return[31]_i_16__5__0_n_0 ;
  wire \ap_return[31]_i_16__6__0_n_0 ;
  wire \ap_return[31]_i_17__5__0_n_0 ;
  wire \ap_return[31]_i_17__6__0_n_0 ;
  wire \ap_return[31]_i_18__5__0_n_0 ;
  wire \ap_return[31]_i_18__6__0_n_0 ;
  wire \ap_return[31]_i_19__5__0_n_0 ;
  wire \ap_return[31]_i_19__6__0_n_0 ;
  wire \ap_return[31]_i_20__5__0_n_0 ;
  wire \ap_return[31]_i_20__6__0_n_0 ;
  wire \ap_return[31]_i_22__5__0_n_0 ;
  wire \ap_return[31]_i_22__6__0_n_0 ;
  wire \ap_return[31]_i_23__5__0_n_0 ;
  wire \ap_return[31]_i_23__6__0_n_0 ;
  wire \ap_return[31]_i_24__5__0_n_0 ;
  wire \ap_return[31]_i_24__6__0_n_0 ;
  wire \ap_return[31]_i_25__5__0_n_0 ;
  wire \ap_return[31]_i_25__6__0_n_0 ;
  wire \ap_return[31]_i_26__5__0_n_0 ;
  wire \ap_return[31]_i_26__6__0_n_0 ;
  wire \ap_return[31]_i_27__5__0_n_0 ;
  wire \ap_return[31]_i_27__6__0_n_0 ;
  wire \ap_return[31]_i_28__5__0_n_0 ;
  wire \ap_return[31]_i_28__6__0_n_0 ;
  wire \ap_return[31]_i_29__5__0_n_0 ;
  wire \ap_return[31]_i_29__6__0_n_0 ;
  wire \ap_return[31]_i_30__12_n_0 ;
  wire \ap_return[31]_i_30__8_n_0 ;
  wire \ap_return[31]_i_31__13_n_0 ;
  wire \ap_return[31]_i_31__9_n_0 ;
  wire \ap_return[31]_i_32__13_n_0 ;
  wire \ap_return[31]_i_32__9_n_0 ;
  wire \ap_return[31]_i_33__13_n_0 ;
  wire \ap_return[31]_i_33__9_n_0 ;
  wire \ap_return[31]_i_34__13_n_0 ;
  wire \ap_return[31]_i_34__9_n_0 ;
  wire \ap_return[31]_i_35__13_n_0 ;
  wire \ap_return[31]_i_35__9_n_0 ;
  wire \ap_return[31]_i_36__13_n_0 ;
  wire \ap_return[31]_i_36__9_n_0 ;
  wire \ap_return[31]_i_37__13_n_0 ;
  wire \ap_return[31]_i_37__9_n_0 ;
  wire \ap_return[31]_i_4__5__0_n_0 ;
  wire \ap_return[31]_i_5__5__0_n_0 ;
  wire \ap_return[31]_i_5__6__0_n_0 ;
  wire \ap_return[31]_i_6__5__0_n_0 ;
  wire \ap_return[31]_i_6__6__0_n_0 ;
  wire \ap_return[31]_i_7__5__0_n_0 ;
  wire \ap_return[31]_i_7__6__0_n_0 ;
  wire \ap_return[31]_i_8__5__0_n_0 ;
  wire \ap_return[31]_i_8__6__0_n_0 ;
  wire \ap_return[31]_i_9__5__0_n_0 ;
  wire \ap_return[31]_i_9__6__0_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire [0:0]\ap_return_reg[31]_2 ;
  wire [3:0]\ap_return_reg[31]_3 ;
  wire [3:0]\ap_return_reg[31]_4 ;
  wire [8:0]\ap_return_reg[31]_5 ;
  wire \ap_return_reg[31]_i_12__12_n_0 ;
  wire \ap_return_reg[31]_i_12__12_n_1 ;
  wire \ap_return_reg[31]_i_12__12_n_2 ;
  wire \ap_return_reg[31]_i_12__12_n_3 ;
  wire \ap_return_reg[31]_i_12__13_n_0 ;
  wire \ap_return_reg[31]_i_12__13_n_1 ;
  wire \ap_return_reg[31]_i_12__13_n_2 ;
  wire \ap_return_reg[31]_i_12__13_n_3 ;
  wire \ap_return_reg[31]_i_12__8_n_0 ;
  wire \ap_return_reg[31]_i_12__8_n_1 ;
  wire \ap_return_reg[31]_i_12__8_n_2 ;
  wire \ap_return_reg[31]_i_12__8_n_3 ;
  wire \ap_return_reg[31]_i_21__12_n_0 ;
  wire \ap_return_reg[31]_i_21__12_n_1 ;
  wire \ap_return_reg[31]_i_21__12_n_2 ;
  wire \ap_return_reg[31]_i_21__12_n_3 ;
  wire \ap_return_reg[31]_i_21__8_n_0 ;
  wire \ap_return_reg[31]_i_21__8_n_1 ;
  wire \ap_return_reg[31]_i_21__8_n_2 ;
  wire \ap_return_reg[31]_i_21__8_n_3 ;
  wire \ap_return_reg[31]_i_2__12_n_1 ;
  wire \ap_return_reg[31]_i_2__12_n_2 ;
  wire \ap_return_reg[31]_i_2__12_n_3 ;
  wire \ap_return_reg[31]_i_2__13_n_1 ;
  wire \ap_return_reg[31]_i_2__13_n_2 ;
  wire \ap_return_reg[31]_i_2__13_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__8_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__8_1 ;
  wire \ap_return_reg[31]_i_2__8_n_1 ;
  wire \ap_return_reg[31]_i_2__8_n_2 ;
  wire \ap_return_reg[31]_i_2__8_n_3 ;
  wire \ap_return_reg[31]_i_3__13_n_0 ;
  wire \ap_return_reg[31]_i_3__13_n_1 ;
  wire \ap_return_reg[31]_i_3__13_n_2 ;
  wire \ap_return_reg[31]_i_3__13_n_3 ;
  wire \ap_return_reg[31]_i_3__14_n_0 ;
  wire \ap_return_reg[31]_i_3__14_n_1 ;
  wire \ap_return_reg[31]_i_3__14_n_2 ;
  wire \ap_return_reg[31]_i_3__14_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_3__9_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__9_1 ;
  wire \ap_return_reg[31]_i_3__9_n_0 ;
  wire \ap_return_reg[31]_i_3__9_n_1 ;
  wire \ap_return_reg[31]_i_3__9_n_2 ;
  wire \ap_return_reg[31]_i_3__9_n_3 ;
  wire [8:0]\flag_d_min2_11_reg_5122_reg[31] ;
  wire \tmp_67_2_i_i_min_int_s_fu_668/p_0_in ;
  wire [31:0]tmp_67_2_i_i_min_int_s_fu_668_ap_return;
  wire \tmp_74_2_i_i_min_int_s_fu_716/p_0_in ;
  wire \tmp_74_i_i_min_int_s_fu_710/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__8_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__8_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__8_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__14_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__13 
       (.I0(\ap_return_reg[31]_5 [0]),
        .I1(Q[0]),
        .I2(\tmp_74_i_i_min_int_s_fu_710/p_0_in ),
        .O(\flag_d_min2_11_reg_5122_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__14 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_1 [0]),
        .I2(\tmp_74_2_i_i_min_int_s_fu_716/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[0]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[0]),
        .I2(\tmp_67_2_i_i_min_int_s_fu_668/p_0_in ),
        .O(tmp_67_2_i_i_min_int_s_fu_668_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__13 
       (.I0(\ap_return_reg[31]_5 [1]),
        .I1(Q[1]),
        .I2(\tmp_74_i_i_min_int_s_fu_710/p_0_in ),
        .O(\flag_d_min2_11_reg_5122_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__14 
       (.I0(Q[1]),
        .I1(\ap_return_reg[31]_1 [1]),
        .I2(\tmp_74_2_i_i_min_int_s_fu_716/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[1]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[1]),
        .I2(\tmp_67_2_i_i_min_int_s_fu_668/p_0_in ),
        .O(tmp_67_2_i_i_min_int_s_fu_668_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__13 
       (.I0(\ap_return_reg[31]_5 [2]),
        .I1(Q[2]),
        .I2(\tmp_74_i_i_min_int_s_fu_710/p_0_in ),
        .O(\flag_d_min2_11_reg_5122_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__14 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_1 [2]),
        .I2(\tmp_74_2_i_i_min_int_s_fu_716/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[2]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[2]),
        .I2(\tmp_67_2_i_i_min_int_s_fu_668/p_0_in ),
        .O(tmp_67_2_i_i_min_int_s_fu_668_ap_return[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_10__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_10__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_11__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_11__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_13__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_13__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_14__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_14__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_15__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_15__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_16__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_16__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_17__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_17__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_18__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_18__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_19__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_19__6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__12 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .I2(\tmp_74_i_i_min_int_s_fu_710/p_0_in ),
        .O(\flag_d_min2_11_reg_5122_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__13 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .I2(\tmp_74_2_i_i_min_int_s_fu_716/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__8 
       (.I0(D),
        .I1(\ap_return_reg[31]_2 ),
        .I2(\tmp_67_2_i_i_min_int_s_fu_668/p_0_in ),
        .O(tmp_67_2_i_i_min_int_s_fu_668_ap_return[31]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_20__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_20__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_22__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_22__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_23__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_23__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_24__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_24__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_25__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_25__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_26__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_26__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_27__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_27__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_28__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_28__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_29__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_29__6__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__12 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_5 [6]),
        .I2(\ap_return_reg[31]_5 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__8 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[6]),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[6]),
        .I2(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[7]),
        .I3(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[7]),
        .O(\ap_return[31]_i_30__8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__13 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_5 [4]),
        .I2(\ap_return_reg[31]_5 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[4]),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[4]),
        .I2(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[5]),
        .I3(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[5]),
        .O(\ap_return[31]_i_31__9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__13 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_5 [2]),
        .I2(\ap_return_reg[31]_5 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[2]),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[2]),
        .I2(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[3]),
        .I3(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[3]),
        .O(\ap_return[31]_i_32__9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__13 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_5 [0]),
        .I2(\ap_return_reg[31]_5 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[0]),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[0]),
        .I2(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[1]),
        .I3(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[1]),
        .O(\ap_return[31]_i_33__9_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__13 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_5 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_5 [7]),
        .O(\ap_return[31]_i_34__13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[6]),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[6]),
        .I2(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[7]),
        .I3(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[7]),
        .O(\ap_return[31]_i_34__9_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__13 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_5 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_5 [5]),
        .O(\ap_return[31]_i_35__13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[4]),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[4]),
        .I2(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[5]),
        .I3(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[5]),
        .O(\ap_return[31]_i_35__9_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__13 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_5 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_5 [3]),
        .O(\ap_return[31]_i_36__13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[2]),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[2]),
        .I2(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[3]),
        .I3(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[3]),
        .O(\ap_return[31]_i_36__9_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__13 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_5 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_5 [1]),
        .O(\ap_return[31]_i_37__13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[0]),
        .I1(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[0]),
        .I2(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[1]),
        .I3(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[1]),
        .O(\ap_return[31]_i_37__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__5__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_5 [8]),
        .O(\ap_return[31]_i_4__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_5__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_5__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_6__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_6__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_7__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_7__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_8__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_8__6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__5__0 
       (.I0(\ap_return_reg[31]_5 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_9__5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_9__6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__13 
       (.I0(\ap_return_reg[31]_5 [3]),
        .I1(Q[3]),
        .I2(\tmp_74_i_i_min_int_s_fu_710/p_0_in ),
        .O(\flag_d_min2_11_reg_5122_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__14 
       (.I0(Q[3]),
        .I1(\ap_return_reg[31]_1 [3]),
        .I2(\tmp_74_2_i_i_min_int_s_fu_716/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[3]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[3]),
        .I2(\tmp_67_2_i_i_min_int_s_fu_668/p_0_in ),
        .O(tmp_67_2_i_i_min_int_s_fu_668_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__13 
       (.I0(\ap_return_reg[31]_5 [4]),
        .I1(Q[4]),
        .I2(\tmp_74_i_i_min_int_s_fu_710/p_0_in ),
        .O(\flag_d_min2_11_reg_5122_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__14 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_1 [4]),
        .I2(\tmp_74_2_i_i_min_int_s_fu_716/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[4]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[4]),
        .I2(\tmp_67_2_i_i_min_int_s_fu_668/p_0_in ),
        .O(tmp_67_2_i_i_min_int_s_fu_668_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__13 
       (.I0(\ap_return_reg[31]_5 [5]),
        .I1(Q[5]),
        .I2(\tmp_74_i_i_min_int_s_fu_710/p_0_in ),
        .O(\flag_d_min2_11_reg_5122_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__14 
       (.I0(Q[5]),
        .I1(\ap_return_reg[31]_1 [5]),
        .I2(\tmp_74_2_i_i_min_int_s_fu_716/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[5]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[5]),
        .I2(\tmp_67_2_i_i_min_int_s_fu_668/p_0_in ),
        .O(tmp_67_2_i_i_min_int_s_fu_668_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__13 
       (.I0(\ap_return_reg[31]_5 [6]),
        .I1(Q[6]),
        .I2(\tmp_74_i_i_min_int_s_fu_710/p_0_in ),
        .O(\flag_d_min2_11_reg_5122_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__14 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_1 [6]),
        .I2(\tmp_74_2_i_i_min_int_s_fu_716/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[6]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[6]),
        .I2(\tmp_67_2_i_i_min_int_s_fu_668/p_0_in ),
        .O(tmp_67_2_i_i_min_int_s_fu_668_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__13 
       (.I0(\ap_return_reg[31]_5 [7]),
        .I1(Q[7]),
        .I2(\tmp_74_i_i_min_int_s_fu_710/p_0_in ),
        .O(\flag_d_min2_11_reg_5122_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__14 
       (.I0(Q[7]),
        .I1(\ap_return_reg[31]_1 [7]),
        .I2(\tmp_74_2_i_i_min_int_s_fu_716/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__9 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[7]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[7]),
        .I2(\tmp_67_2_i_i_min_int_s_fu_668/p_0_in ),
        .O(tmp_67_2_i_i_min_int_s_fu_668_ap_return[7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_2_i_i_min_int_s_fu_668_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_2_i_i_min_int_s_fu_668_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_2_i_i_min_int_s_fu_668_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_2_i_i_min_int_s_fu_668_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__12 
       (.CI(\ap_return_reg[31]_i_21__12_n_0 ),
        .CO({\ap_return_reg[31]_i_12__12_n_0 ,\ap_return_reg[31]_i_12__12_n_1 ,\ap_return_reg[31]_i_12__12_n_2 ,\ap_return_reg[31]_i_12__12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__5__0_n_0 ,\ap_return[31]_i_23__5__0_n_0 ,\ap_return[31]_i_24__5__0_n_0 ,\ap_return[31]_i_25__5__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__12_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__5__0_n_0 ,\ap_return[31]_i_27__5__0_n_0 ,\ap_return[31]_i_28__5__0_n_0 ,\ap_return[31]_i_29__5__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_12__13 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__13_n_0 ,\ap_return_reg[31]_i_12__13_n_1 ,\ap_return_reg[31]_i_12__13_n_2 ,\ap_return_reg[31]_i_12__13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__6__0_n_0 ,\ap_return[31]_i_23__6__0_n_0 ,\ap_return[31]_i_24__6__0_n_0 ,\ap_return[31]_i_25__6__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__13_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__6__0_n_0 ,\ap_return[31]_i_27__6__0_n_0 ,\ap_return[31]_i_28__6__0_n_0 ,\ap_return[31]_i_29__6__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_12__8 
       (.CI(\ap_return_reg[31]_i_21__8_n_0 ),
        .CO({\ap_return_reg[31]_i_12__8_n_0 ,\ap_return_reg[31]_i_12__8_n_1 ,\ap_return_reg[31]_i_12__8_n_2 ,\ap_return_reg[31]_i_12__8_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__9_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__8_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__9_1 ));
  CARRY4 \ap_return_reg[31]_i_21__12 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__12_n_0 ,\ap_return_reg[31]_i_21__12_n_1 ,\ap_return_reg[31]_i_21__12_n_2 ,\ap_return_reg[31]_i_21__12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__12_n_0 ,\ap_return[31]_i_31__13_n_0 ,\ap_return[31]_i_32__13_n_0 ,\ap_return[31]_i_33__13_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__12_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__13_n_0 ,\ap_return[31]_i_35__13_n_0 ,\ap_return[31]_i_36__13_n_0 ,\ap_return[31]_i_37__13_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__8 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__8_n_0 ,\ap_return_reg[31]_i_21__8_n_1 ,\ap_return_reg[31]_i_21__8_n_2 ,\ap_return_reg[31]_i_21__8_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__8_n_0 ,\ap_return[31]_i_31__9_n_0 ,\ap_return[31]_i_32__9_n_0 ,\ap_return[31]_i_33__9_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__8_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__9_n_0 ,\ap_return[31]_i_35__9_n_0 ,\ap_return[31]_i_36__9_n_0 ,\ap_return[31]_i_37__9_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__12 
       (.CI(\ap_return_reg[31]_i_3__13_n_0 ),
        .CO({\tmp_74_i_i_min_int_s_fu_710/p_0_in ,\ap_return_reg[31]_i_2__12_n_1 ,\ap_return_reg[31]_i_2__12_n_2 ,\ap_return_reg[31]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__5__0_n_0 ,\ap_return[31]_i_5__5__0_n_0 ,\ap_return[31]_i_6__5__0_n_0 ,\ap_return[31]_i_7__5__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__12_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__5__0_n_0 ,\ap_return[31]_i_9__5__0_n_0 ,\ap_return[31]_i_10__5__0_n_0 ,\ap_return[31]_i_11__5__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__13 
       (.CI(\ap_return_reg[31]_i_3__14_n_0 ),
        .CO({\tmp_74_2_i_i_min_int_s_fu_716/p_0_in ,\ap_return_reg[31]_i_2__13_n_1 ,\ap_return_reg[31]_i_2__13_n_2 ,\ap_return_reg[31]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__6__0_n_0 ,\ap_return[31]_i_6__6__0_n_0 ,\ap_return[31]_i_7__6__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__13_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__6__0_n_0 ,\ap_return[31]_i_9__6__0_n_0 ,\ap_return[31]_i_10__6__0_n_0 ,\ap_return[31]_i_11__6__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__8 
       (.CI(\ap_return_reg[31]_i_3__9_n_0 ),
        .CO({\tmp_67_2_i_i_min_int_s_fu_668/p_0_in ,\ap_return_reg[31]_i_2__8_n_1 ,\ap_return_reg[31]_i_2__8_n_2 ,\ap_return_reg[31]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_3 ),
        .O(\NLW_ap_return_reg[31]_i_2__8_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_4 ));
  CARRY4 \ap_return_reg[31]_i_3__13 
       (.CI(\ap_return_reg[31]_i_12__12_n_0 ),
        .CO({\ap_return_reg[31]_i_3__13_n_0 ,\ap_return_reg[31]_i_3__13_n_1 ,\ap_return_reg[31]_i_3__13_n_2 ,\ap_return_reg[31]_i_3__13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__5__0_n_0 ,\ap_return[31]_i_14__5__0_n_0 ,\ap_return[31]_i_15__5__0_n_0 ,\ap_return[31]_i_16__5__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__13_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__5__0_n_0 ,\ap_return[31]_i_18__5__0_n_0 ,\ap_return[31]_i_19__5__0_n_0 ,\ap_return[31]_i_20__5__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__14 
       (.CI(\ap_return_reg[31]_i_12__13_n_0 ),
        .CO({\ap_return_reg[31]_i_3__14_n_0 ,\ap_return_reg[31]_i_3__14_n_1 ,\ap_return_reg[31]_i_3__14_n_2 ,\ap_return_reg[31]_i_3__14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__6__0_n_0 ,\ap_return[31]_i_14__6__0_n_0 ,\ap_return[31]_i_15__6__0_n_0 ,\ap_return[31]_i_16__6__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__14_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__6__0_n_0 ,\ap_return[31]_i_18__6__0_n_0 ,\ap_return[31]_i_19__6__0_n_0 ,\ap_return[31]_i_20__6__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__9 
       (.CI(\ap_return_reg[31]_i_12__8_n_0 ),
        .CO({\ap_return_reg[31]_i_3__9_n_0 ,\ap_return_reg[31]_i_3__9_n_1 ,\ap_return_reg[31]_i_3__9_n_2 ,\ap_return_reg[31]_i_3__9_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__8_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__9_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__8_1 ));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_2_i_i_min_int_s_fu_668_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_2_i_i_min_int_s_fu_668_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_2_i_i_min_int_s_fu_668_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_2_i_i_min_int_s_fu_668_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_2_i_i_min_int_s_fu_668_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_47
   (Q,
    DI,
    CO,
    \flag_d_max2_11_reg_5127_reg[31] ,
    \ap_return_reg[31]_i_2__32 ,
    E,
    aclk,
    ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713,
    ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725,
    D,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_i_3__28_0 ,
    \ap_return_reg[31]_i_3__28_1 ,
    \ap_return_reg[31]_i_2__27_0 ,
    \ap_return_reg[31]_i_2__27_1 ,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_2 ,
    \ap_return_reg[31]_3 );
  output [8:0]Q;
  output [0:0]DI;
  output [0:0]CO;
  output [8:0]\flag_d_max2_11_reg_5127_reg[31] ;
  input [8:0]\ap_return_reg[31]_i_2__32 ;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713;
  input [7:0]ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725;
  input [0:0]D;
  input [0:0]\ap_return_reg[31]_0 ;
  input [3:0]\ap_return_reg[31]_i_3__28_0 ;
  input [3:0]\ap_return_reg[31]_i_3__28_1 ;
  input [3:0]\ap_return_reg[31]_i_2__27_0 ;
  input [3:0]\ap_return_reg[31]_i_2__27_1 ;
  input [3:0]\ap_return_reg[31]_1 ;
  input [3:0]\ap_return_reg[31]_2 ;
  input [8:0]\ap_return_reg[31]_3 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713;
  wire [7:0]ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725;
  wire \ap_return[31]_i_10__16_n_0 ;
  wire \ap_return[31]_i_11__16_n_0 ;
  wire \ap_return[31]_i_13__16_n_0 ;
  wire \ap_return[31]_i_14__16_n_0 ;
  wire \ap_return[31]_i_15__16_n_0 ;
  wire \ap_return[31]_i_16__16_n_0 ;
  wire \ap_return[31]_i_17__16_n_0 ;
  wire \ap_return[31]_i_18__16_n_0 ;
  wire \ap_return[31]_i_19__16_n_0 ;
  wire \ap_return[31]_i_20__16_n_0 ;
  wire \ap_return[31]_i_22__16_n_0 ;
  wire \ap_return[31]_i_23__16_n_0 ;
  wire \ap_return[31]_i_24__16_n_0 ;
  wire \ap_return[31]_i_25__16_n_0 ;
  wire \ap_return[31]_i_26__16_n_0 ;
  wire \ap_return[31]_i_27__16_n_0 ;
  wire \ap_return[31]_i_28__16_n_0 ;
  wire \ap_return[31]_i_29__16_n_0 ;
  wire \ap_return[31]_i_30__27_n_0 ;
  wire \ap_return[31]_i_30__31_n_0 ;
  wire \ap_return[31]_i_30__32_n_0 ;
  wire \ap_return[31]_i_31__28_n_0 ;
  wire \ap_return[31]_i_31__32_n_0 ;
  wire \ap_return[31]_i_31__33_n_0 ;
  wire \ap_return[31]_i_32__28_n_0 ;
  wire \ap_return[31]_i_32__32_n_0 ;
  wire \ap_return[31]_i_32__33_n_0 ;
  wire \ap_return[31]_i_33__28_n_0 ;
  wire \ap_return[31]_i_33__32_n_0 ;
  wire \ap_return[31]_i_33__33_n_0 ;
  wire \ap_return[31]_i_34__28_n_0 ;
  wire \ap_return[31]_i_34__32_n_0 ;
  wire \ap_return[31]_i_34__33_n_0 ;
  wire \ap_return[31]_i_35__28_n_0 ;
  wire \ap_return[31]_i_35__32_n_0 ;
  wire \ap_return[31]_i_35__33_n_0 ;
  wire \ap_return[31]_i_36__28_n_0 ;
  wire \ap_return[31]_i_36__32_n_0 ;
  wire \ap_return[31]_i_36__33_n_0 ;
  wire \ap_return[31]_i_37__28_n_0 ;
  wire \ap_return[31]_i_37__32_n_0 ;
  wire \ap_return[31]_i_37__33_n_0 ;
  wire \ap_return[31]_i_4__16_n_0 ;
  wire \ap_return[31]_i_5__16_n_0 ;
  wire \ap_return[31]_i_6__16_n_0 ;
  wire \ap_return[31]_i_7__16_n_0 ;
  wire \ap_return[31]_i_8__16_n_0 ;
  wire \ap_return[31]_i_9__16_n_0 ;
  wire [0:0]\ap_return_reg[31]_0 ;
  wire [3:0]\ap_return_reg[31]_1 ;
  wire [3:0]\ap_return_reg[31]_2 ;
  wire [8:0]\ap_return_reg[31]_3 ;
  wire \ap_return_reg[31]_i_12__27_n_0 ;
  wire \ap_return_reg[31]_i_12__27_n_1 ;
  wire \ap_return_reg[31]_i_12__27_n_2 ;
  wire \ap_return_reg[31]_i_12__27_n_3 ;
  wire \ap_return_reg[31]_i_12__31_n_0 ;
  wire \ap_return_reg[31]_i_12__31_n_1 ;
  wire \ap_return_reg[31]_i_12__31_n_2 ;
  wire \ap_return_reg[31]_i_12__31_n_3 ;
  wire \ap_return_reg[31]_i_21__27_n_0 ;
  wire \ap_return_reg[31]_i_21__27_n_1 ;
  wire \ap_return_reg[31]_i_21__27_n_2 ;
  wire \ap_return_reg[31]_i_21__27_n_3 ;
  wire \ap_return_reg[31]_i_21__31_n_0 ;
  wire \ap_return_reg[31]_i_21__31_n_1 ;
  wire \ap_return_reg[31]_i_21__31_n_2 ;
  wire \ap_return_reg[31]_i_21__31_n_3 ;
  wire \ap_return_reg[31]_i_21__32_n_1 ;
  wire \ap_return_reg[31]_i_21__32_n_2 ;
  wire \ap_return_reg[31]_i_21__32_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__27_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__27_1 ;
  wire \ap_return_reg[31]_i_2__27_n_1 ;
  wire \ap_return_reg[31]_i_2__27_n_2 ;
  wire \ap_return_reg[31]_i_2__27_n_3 ;
  wire \ap_return_reg[31]_i_2__31_n_1 ;
  wire \ap_return_reg[31]_i_2__31_n_2 ;
  wire \ap_return_reg[31]_i_2__31_n_3 ;
  wire [8:0]\ap_return_reg[31]_i_2__32 ;
  wire [3:0]\ap_return_reg[31]_i_3__28_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__28_1 ;
  wire \ap_return_reg[31]_i_3__28_n_0 ;
  wire \ap_return_reg[31]_i_3__28_n_1 ;
  wire \ap_return_reg[31]_i_3__28_n_2 ;
  wire \ap_return_reg[31]_i_3__28_n_3 ;
  wire \ap_return_reg[31]_i_3__32_n_0 ;
  wire \ap_return_reg[31]_i_3__32_n_1 ;
  wire \ap_return_reg[31]_i_3__32_n_2 ;
  wire \ap_return_reg[31]_i_3__32_n_3 ;
  wire [8:0]\flag_d_max2_11_reg_5127_reg[31] ;
  wire \tmp_69_2_i_i_max_int_s_fu_1011/p_0_in ;
  wire [31:0]tmp_69_2_i_i_max_int_s_fu_1011_ap_return;
  wire \tmp_76_i_i_max_int_s_fu_1055/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__27_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__31_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__27_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__31_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__32_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__27_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__31_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__28_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__32_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[0]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[0]),
        .I2(\tmp_69_2_i_i_max_int_s_fu_1011/p_0_in ),
        .O(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__32 
       (.I0(\ap_return_reg[31]_3 [0]),
        .I1(Q[0]),
        .I2(\tmp_76_i_i_max_int_s_fu_1055/p_0_in ),
        .O(\flag_d_max2_11_reg_5127_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[1]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[1]),
        .I2(\tmp_69_2_i_i_max_int_s_fu_1011/p_0_in ),
        .O(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__32 
       (.I0(\ap_return_reg[31]_3 [1]),
        .I1(Q[1]),
        .I2(\tmp_76_i_i_max_int_s_fu_1055/p_0_in ),
        .O(\flag_d_max2_11_reg_5127_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[2]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[2]),
        .I2(\tmp_69_2_i_i_max_int_s_fu_1011/p_0_in ),
        .O(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__32 
       (.I0(\ap_return_reg[31]_3 [2]),
        .I1(Q[2]),
        .I2(\tmp_76_i_i_max_int_s_fu_1055/p_0_in ),
        .O(\flag_d_max2_11_reg_5127_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_10__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_11__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_13__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_14__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_15__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_16__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_17__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_18__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_19__16_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__27 
       (.I0(D),
        .I1(\ap_return_reg[31]_0 ),
        .I2(\tmp_69_2_i_i_max_int_s_fu_1011/p_0_in ),
        .O(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__31 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .I2(\tmp_76_i_i_max_int_s_fu_1055/p_0_in ),
        .O(\flag_d_max2_11_reg_5127_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_20__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_22__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_23__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_24__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_25__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_26__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_27__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_28__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_29__16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__27 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[6]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[6]),
        .I2(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[7]),
        .I3(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[7]),
        .O(\ap_return[31]_i_30__27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__31 
       (.I0(\ap_return_reg[31]_3 [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_3 [7]),
        .O(\ap_return[31]_i_30__31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__32 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__32 [6]),
        .I2(\ap_return_reg[31]_i_2__32 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[4]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[4]),
        .I2(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[5]),
        .I3(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[5]),
        .O(\ap_return[31]_i_31__28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__32 
       (.I0(\ap_return_reg[31]_3 [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_3 [5]),
        .O(\ap_return[31]_i_31__32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__33 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__32 [4]),
        .I2(\ap_return_reg[31]_i_2__32 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[2]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[2]),
        .I2(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[3]),
        .I3(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[3]),
        .O(\ap_return[31]_i_32__28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__32 
       (.I0(\ap_return_reg[31]_3 [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_3 [3]),
        .O(\ap_return[31]_i_32__32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__33 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__32 [2]),
        .I2(\ap_return_reg[31]_i_2__32 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[0]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[0]),
        .I2(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[1]),
        .I3(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[1]),
        .O(\ap_return[31]_i_33__28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__32 
       (.I0(\ap_return_reg[31]_3 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_3 [1]),
        .O(\ap_return[31]_i_33__32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__33 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__32 [0]),
        .I2(\ap_return_reg[31]_i_2__32 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[6]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[6]),
        .I2(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[7]),
        .I3(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[7]),
        .O(\ap_return[31]_i_34__28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__32 
       (.I0(\ap_return_reg[31]_3 [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[31]_3 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_34__32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__33 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__32 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_i_2__32 [7]),
        .O(\ap_return[31]_i_34__33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[4]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[4]),
        .I2(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[5]),
        .I3(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[5]),
        .O(\ap_return[31]_i_35__28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__32 
       (.I0(\ap_return_reg[31]_3 [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[31]_3 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_35__32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__33 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__32 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_i_2__32 [5]),
        .O(\ap_return[31]_i_35__33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[2]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[2]),
        .I2(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[3]),
        .I3(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[3]),
        .O(\ap_return[31]_i_36__28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__32 
       (.I0(\ap_return_reg[31]_3 [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[31]_3 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_36__32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__33 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__32 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_i_2__32 [3]),
        .O(\ap_return[31]_i_36__33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[0]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[0]),
        .I2(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[1]),
        .I3(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[1]),
        .O(\ap_return[31]_i_37__28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__32 
       (.I0(\ap_return_reg[31]_3 [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[31]_3 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_37__32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__33 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__32 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_i_2__32 [1]),
        .O(\ap_return[31]_i_37__33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__16 
       (.I0(\ap_return_reg[31]_3 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_4__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_i_2__32 [8]),
        .O(DI));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_5__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_6__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_7__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_8__16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__16 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_3 [8]),
        .O(\ap_return[31]_i_9__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[3]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[3]),
        .I2(\tmp_69_2_i_i_max_int_s_fu_1011/p_0_in ),
        .O(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__32 
       (.I0(\ap_return_reg[31]_3 [3]),
        .I1(Q[3]),
        .I2(\tmp_76_i_i_max_int_s_fu_1055/p_0_in ),
        .O(\flag_d_max2_11_reg_5127_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[4]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[4]),
        .I2(\tmp_69_2_i_i_max_int_s_fu_1011/p_0_in ),
        .O(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__32 
       (.I0(\ap_return_reg[31]_3 [4]),
        .I1(Q[4]),
        .I2(\tmp_76_i_i_max_int_s_fu_1055/p_0_in ),
        .O(\flag_d_max2_11_reg_5127_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[5]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[5]),
        .I2(\tmp_69_2_i_i_max_int_s_fu_1011/p_0_in ),
        .O(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__32 
       (.I0(\ap_return_reg[31]_3 [5]),
        .I1(Q[5]),
        .I2(\tmp_76_i_i_max_int_s_fu_1055/p_0_in ),
        .O(\flag_d_max2_11_reg_5127_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[6]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[6]),
        .I2(\tmp_69_2_i_i_max_int_s_fu_1011/p_0_in ),
        .O(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__32 
       (.I0(\ap_return_reg[31]_3 [6]),
        .I1(Q[6]),
        .I2(\tmp_76_i_i_max_int_s_fu_1055/p_0_in ),
        .O(\flag_d_max2_11_reg_5127_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713[7]),
        .I1(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725[7]),
        .I2(\tmp_69_2_i_i_max_int_s_fu_1011/p_0_in ),
        .O(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__32 
       (.I0(\ap_return_reg[31]_3 [7]),
        .I1(Q[7]),
        .I2(\tmp_76_i_i_max_int_s_fu_1055/p_0_in ),
        .O(\flag_d_max2_11_reg_5127_reg[31] [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__27 
       (.CI(\ap_return_reg[31]_i_21__27_n_0 ),
        .CO({\ap_return_reg[31]_i_12__27_n_0 ,\ap_return_reg[31]_i_12__27_n_1 ,\ap_return_reg[31]_i_12__27_n_2 ,\ap_return_reg[31]_i_12__27_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__28_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__27_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__28_1 ));
  CARRY4 \ap_return_reg[31]_i_12__31 
       (.CI(\ap_return_reg[31]_i_21__31_n_0 ),
        .CO({\ap_return_reg[31]_i_12__31_n_0 ,\ap_return_reg[31]_i_12__31_n_1 ,\ap_return_reg[31]_i_12__31_n_2 ,\ap_return_reg[31]_i_12__31_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__16_n_0 ,\ap_return[31]_i_23__16_n_0 ,\ap_return[31]_i_24__16_n_0 ,\ap_return[31]_i_25__16_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__31_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__16_n_0 ,\ap_return[31]_i_27__16_n_0 ,\ap_return[31]_i_28__16_n_0 ,\ap_return[31]_i_29__16_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__27 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__27_n_0 ,\ap_return_reg[31]_i_21__27_n_1 ,\ap_return_reg[31]_i_21__27_n_2 ,\ap_return_reg[31]_i_21__27_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__27_n_0 ,\ap_return[31]_i_31__28_n_0 ,\ap_return[31]_i_32__28_n_0 ,\ap_return[31]_i_33__28_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__27_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__28_n_0 ,\ap_return[31]_i_35__28_n_0 ,\ap_return[31]_i_36__28_n_0 ,\ap_return[31]_i_37__28_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__31 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__31_n_0 ,\ap_return_reg[31]_i_21__31_n_1 ,\ap_return_reg[31]_i_21__31_n_2 ,\ap_return_reg[31]_i_21__31_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__31_n_0 ,\ap_return[31]_i_31__32_n_0 ,\ap_return[31]_i_32__32_n_0 ,\ap_return[31]_i_33__32_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__31_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__32_n_0 ,\ap_return[31]_i_35__32_n_0 ,\ap_return[31]_i_36__32_n_0 ,\ap_return[31]_i_37__32_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__32 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__32_n_1 ,\ap_return_reg[31]_i_21__32_n_2 ,\ap_return_reg[31]_i_21__32_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__32_n_0 ,\ap_return[31]_i_31__33_n_0 ,\ap_return[31]_i_32__33_n_0 ,\ap_return[31]_i_33__33_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__32_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__33_n_0 ,\ap_return[31]_i_35__33_n_0 ,\ap_return[31]_i_36__33_n_0 ,\ap_return[31]_i_37__33_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__27 
       (.CI(\ap_return_reg[31]_i_3__28_n_0 ),
        .CO({\tmp_69_2_i_i_max_int_s_fu_1011/p_0_in ,\ap_return_reg[31]_i_2__27_n_1 ,\ap_return_reg[31]_i_2__27_n_2 ,\ap_return_reg[31]_i_2__27_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_1 ),
        .O(\NLW_ap_return_reg[31]_i_2__27_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_2 ));
  CARRY4 \ap_return_reg[31]_i_2__31 
       (.CI(\ap_return_reg[31]_i_3__32_n_0 ),
        .CO({\tmp_76_i_i_max_int_s_fu_1055/p_0_in ,\ap_return_reg[31]_i_2__31_n_1 ,\ap_return_reg[31]_i_2__31_n_2 ,\ap_return_reg[31]_i_2__31_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__16_n_0 ,\ap_return[31]_i_5__16_n_0 ,\ap_return[31]_i_6__16_n_0 ,\ap_return[31]_i_7__16_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__31_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__16_n_0 ,\ap_return[31]_i_9__16_n_0 ,\ap_return[31]_i_10__16_n_0 ,\ap_return[31]_i_11__16_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__28 
       (.CI(\ap_return_reg[31]_i_12__27_n_0 ),
        .CO({\ap_return_reg[31]_i_3__28_n_0 ,\ap_return_reg[31]_i_3__28_n_1 ,\ap_return_reg[31]_i_3__28_n_2 ,\ap_return_reg[31]_i_3__28_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__27_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__28_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__27_1 ));
  CARRY4 \ap_return_reg[31]_i_3__32 
       (.CI(\ap_return_reg[31]_i_12__31_n_0 ),
        .CO({\ap_return_reg[31]_i_3__32_n_0 ,\ap_return_reg[31]_i_3__32_n_1 ,\ap_return_reg[31]_i_3__32_n_2 ,\ap_return_reg[31]_i_3__32_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__16_n_0 ,\ap_return[31]_i_14__16_n_0 ,\ap_return[31]_i_15__16_n_0 ,\ap_return[31]_i_16__16_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__32_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__16_n_0 ,\ap_return[31]_i_18__16_n_0 ,\ap_return[31]_i_19__16_n_0 ,\ap_return[31]_i_20__16_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_2_i_i_max_int_s_fu_1011_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_48
   (Q,
    DI,
    CO,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_i_2__13 ,
    E,
    aclk,
    ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737,
    ap_reg_pp0_iter9_r_V_i_i_reg_4629,
    D,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_i_3__10_0 ,
    \ap_return_reg[31]_i_3__10_1 ,
    \ap_return_reg[31]_i_2__9_0 ,
    \ap_return_reg[31]_i_2__9_1 ,
    \ap_return_reg[31]_2 ,
    \ap_return_reg[31]_3 ,
    \ap_return_reg[31]_4 );
  output [8:0]Q;
  output [0:0]DI;
  output [0:0]CO;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]\ap_return_reg[31]_i_2__13 ;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737;
  input [7:0]ap_reg_pp0_iter9_r_V_i_i_reg_4629;
  input [0:0]D;
  input \ap_return_reg[31]_1 ;
  input [3:0]\ap_return_reg[31]_i_3__10_0 ;
  input [3:0]\ap_return_reg[31]_i_3__10_1 ;
  input [3:0]\ap_return_reg[31]_i_2__9_0 ;
  input [3:0]\ap_return_reg[31]_i_2__9_1 ;
  input [3:0]\ap_return_reg[31]_2 ;
  input [3:0]\ap_return_reg[31]_3 ;
  input [8:0]\ap_return_reg[31]_4 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737;
  wire [7:0]ap_reg_pp0_iter9_r_V_i_i_reg_4629;
  wire \ap_return[31]_i_10__7__0_n_0 ;
  wire \ap_return[31]_i_11__7__0_n_0 ;
  wire \ap_return[31]_i_13__7__0_n_0 ;
  wire \ap_return[31]_i_14__7__0_n_0 ;
  wire \ap_return[31]_i_15__7__0_n_0 ;
  wire \ap_return[31]_i_16__7__0_n_0 ;
  wire \ap_return[31]_i_17__7__0_n_0 ;
  wire \ap_return[31]_i_18__7__0_n_0 ;
  wire \ap_return[31]_i_19__7__0_n_0 ;
  wire \ap_return[31]_i_20__7__0_n_0 ;
  wire \ap_return[31]_i_22__7__0_n_0 ;
  wire \ap_return[31]_i_23__7__0_n_0 ;
  wire \ap_return[31]_i_24__7__0_n_0 ;
  wire \ap_return[31]_i_25__7__0_n_0 ;
  wire \ap_return[31]_i_26__7__0_n_0 ;
  wire \ap_return[31]_i_27__7__0_n_0 ;
  wire \ap_return[31]_i_28__7__0_n_0 ;
  wire \ap_return[31]_i_29__7__0_n_0 ;
  wire \ap_return[31]_i_30__13_n_0 ;
  wire \ap_return[31]_i_30__14_n_0 ;
  wire \ap_return[31]_i_30__9_n_0 ;
  wire \ap_return[31]_i_31__10_n_0 ;
  wire \ap_return[31]_i_31__14_n_0 ;
  wire \ap_return[31]_i_31__15_n_0 ;
  wire \ap_return[31]_i_32__10_n_0 ;
  wire \ap_return[31]_i_32__14_n_0 ;
  wire \ap_return[31]_i_32__15_n_0 ;
  wire \ap_return[31]_i_33__10_n_0 ;
  wire \ap_return[31]_i_33__14_n_0 ;
  wire \ap_return[31]_i_33__15_n_0 ;
  wire \ap_return[31]_i_34__10_n_0 ;
  wire \ap_return[31]_i_34__14_n_0 ;
  wire \ap_return[31]_i_34__15_n_0 ;
  wire \ap_return[31]_i_35__10_n_0 ;
  wire \ap_return[31]_i_35__14_n_0 ;
  wire \ap_return[31]_i_35__15_n_0 ;
  wire \ap_return[31]_i_36__10_n_0 ;
  wire \ap_return[31]_i_36__14_n_0 ;
  wire \ap_return[31]_i_36__15_n_0 ;
  wire \ap_return[31]_i_37__10_n_0 ;
  wire \ap_return[31]_i_37__14_n_0 ;
  wire \ap_return[31]_i_37__15_n_0 ;
  wire \ap_return[31]_i_4__7__0_n_0 ;
  wire \ap_return[31]_i_5__7__0_n_0 ;
  wire \ap_return[31]_i_6__7__0_n_0 ;
  wire \ap_return[31]_i_7__7__0_n_0 ;
  wire \ap_return[31]_i_8__7__0_n_0 ;
  wire \ap_return[31]_i_9__7__0_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_1 ;
  wire [3:0]\ap_return_reg[31]_2 ;
  wire [3:0]\ap_return_reg[31]_3 ;
  wire [8:0]\ap_return_reg[31]_4 ;
  wire \ap_return_reg[31]_i_12__14_n_0 ;
  wire \ap_return_reg[31]_i_12__14_n_1 ;
  wire \ap_return_reg[31]_i_12__14_n_2 ;
  wire \ap_return_reg[31]_i_12__14_n_3 ;
  wire \ap_return_reg[31]_i_12__9_n_0 ;
  wire \ap_return_reg[31]_i_12__9_n_1 ;
  wire \ap_return_reg[31]_i_12__9_n_2 ;
  wire \ap_return_reg[31]_i_12__9_n_3 ;
  wire \ap_return_reg[31]_i_21__13_n_1 ;
  wire \ap_return_reg[31]_i_21__13_n_2 ;
  wire \ap_return_reg[31]_i_21__13_n_3 ;
  wire \ap_return_reg[31]_i_21__14_n_0 ;
  wire \ap_return_reg[31]_i_21__14_n_1 ;
  wire \ap_return_reg[31]_i_21__14_n_2 ;
  wire \ap_return_reg[31]_i_21__14_n_3 ;
  wire \ap_return_reg[31]_i_21__9_n_0 ;
  wire \ap_return_reg[31]_i_21__9_n_1 ;
  wire \ap_return_reg[31]_i_21__9_n_2 ;
  wire \ap_return_reg[31]_i_21__9_n_3 ;
  wire [8:0]\ap_return_reg[31]_i_2__13 ;
  wire \ap_return_reg[31]_i_2__14_n_1 ;
  wire \ap_return_reg[31]_i_2__14_n_2 ;
  wire \ap_return_reg[31]_i_2__14_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__9_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__9_1 ;
  wire \ap_return_reg[31]_i_2__9_n_1 ;
  wire \ap_return_reg[31]_i_2__9_n_2 ;
  wire \ap_return_reg[31]_i_2__9_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_3__10_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__10_1 ;
  wire \ap_return_reg[31]_i_3__10_n_0 ;
  wire \ap_return_reg[31]_i_3__10_n_1 ;
  wire \ap_return_reg[31]_i_3__10_n_2 ;
  wire \ap_return_reg[31]_i_3__10_n_3 ;
  wire \ap_return_reg[31]_i_3__15_n_0 ;
  wire \ap_return_reg[31]_i_3__15_n_1 ;
  wire \ap_return_reg[31]_i_3__15_n_2 ;
  wire \ap_return_reg[31]_i_3__15_n_3 ;
  wire \tmp_67_4_i_i_min_int_s_fu_674/p_0_in ;
  wire [31:0]tmp_67_4_i_i_min_int_s_fu_674_ap_return;
  wire \tmp_74_4_i_i_min_int_s_fu_722/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__14_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__9_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__14_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__9_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__14_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__9_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__10_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__15_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__10 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[0]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I2(\tmp_67_4_i_i_min_int_s_fu_674/p_0_in ),
        .O(tmp_67_4_i_i_min_int_s_fu_674_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__15 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_4 [0]),
        .I2(\tmp_74_4_i_i_min_int_s_fu_722/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__10 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[1]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .I2(\tmp_67_4_i_i_min_int_s_fu_674/p_0_in ),
        .O(tmp_67_4_i_i_min_int_s_fu_674_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__15 
       (.I0(Q[1]),
        .I1(\ap_return_reg[31]_4 [1]),
        .I2(\tmp_74_4_i_i_min_int_s_fu_722/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__10 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[2]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I2(\tmp_67_4_i_i_min_int_s_fu_674/p_0_in ),
        .O(tmp_67_4_i_i_min_int_s_fu_674_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__15 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_4 [2]),
        .I2(\tmp_74_4_i_i_min_int_s_fu_722/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_10__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_11__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_13__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_14__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_15__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_16__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_17__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_18__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_19__7__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__14 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .I2(\tmp_74_4_i_i_min_int_s_fu_722/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__9 
       (.I0(D),
        .I1(\ap_return_reg[31]_1 ),
        .I2(\tmp_67_4_i_i_min_int_s_fu_674/p_0_in ),
        .O(tmp_67_4_i_i_min_int_s_fu_674_ap_return[31]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_20__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_22__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_23__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_24__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_25__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_26__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_27__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_28__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_29__7__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__13 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__13 [6]),
        .I2(\ap_return_reg[31]_i_2__13 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__14 
       (.I0(\ap_return_reg[31]_4 [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_4 [7]),
        .O(\ap_return[31]_i_30__14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__9 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[6]),
        .I2(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[7]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .O(\ap_return[31]_i_30__9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__10 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[4]),
        .I2(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[5]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .O(\ap_return[31]_i_31__10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__14 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__13 [4]),
        .I2(\ap_return_reg[31]_i_2__13 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__15 
       (.I0(\ap_return_reg[31]_4 [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_4 [5]),
        .O(\ap_return[31]_i_31__15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__10 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[2]),
        .I2(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[3]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .O(\ap_return[31]_i_32__10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__14 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__13 [2]),
        .I2(\ap_return_reg[31]_i_2__13 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__15 
       (.I0(\ap_return_reg[31]_4 [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_4 [3]),
        .O(\ap_return[31]_i_32__15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__10 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[0]),
        .I2(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[1]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .O(\ap_return[31]_i_33__10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__14 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__13 [0]),
        .I2(\ap_return_reg[31]_i_2__13 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__15 
       (.I0(\ap_return_reg[31]_4 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_4 [1]),
        .O(\ap_return[31]_i_33__15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__10 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[6]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .I3(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[7]),
        .O(\ap_return[31]_i_34__10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__14 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_i_2__13 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_i_2__13 [7]),
        .O(\ap_return[31]_i_34__14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__15 
       (.I0(\ap_return_reg[31]_4 [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[31]_4 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_34__15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__10 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[4]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .I3(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[5]),
        .O(\ap_return[31]_i_35__10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__14 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_i_2__13 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_i_2__13 [5]),
        .O(\ap_return[31]_i_35__14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__15 
       (.I0(\ap_return_reg[31]_4 [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[31]_4 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_35__15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__10 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[2]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .I3(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[3]),
        .O(\ap_return[31]_i_36__10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__14 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_i_2__13 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_i_2__13 [3]),
        .O(\ap_return[31]_i_36__14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__15 
       (.I0(\ap_return_reg[31]_4 [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[31]_4 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_36__15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__10 
       (.I0(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I1(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[0]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .I3(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[1]),
        .O(\ap_return[31]_i_37__10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__14 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_i_2__13 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_i_2__13 [1]),
        .O(\ap_return[31]_i_37__14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__15 
       (.I0(\ap_return_reg[31]_4 [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[31]_4 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_37__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__6__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_i_2__13 [8]),
        .O(DI));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__7__0 
       (.I0(\ap_return_reg[31]_4 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_4__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_5__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_6__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_7__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_8__7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__7__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_4 [8]),
        .O(\ap_return[31]_i_9__7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__10 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[3]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .I2(\tmp_67_4_i_i_min_int_s_fu_674/p_0_in ),
        .O(tmp_67_4_i_i_min_int_s_fu_674_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__15 
       (.I0(Q[3]),
        .I1(\ap_return_reg[31]_4 [3]),
        .I2(\tmp_74_4_i_i_min_int_s_fu_722/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__10 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[4]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I2(\tmp_67_4_i_i_min_int_s_fu_674/p_0_in ),
        .O(tmp_67_4_i_i_min_int_s_fu_674_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__15 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_4 [4]),
        .I2(\tmp_74_4_i_i_min_int_s_fu_722/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__10 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[5]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .I2(\tmp_67_4_i_i_min_int_s_fu_674/p_0_in ),
        .O(tmp_67_4_i_i_min_int_s_fu_674_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__15 
       (.I0(Q[5]),
        .I1(\ap_return_reg[31]_4 [5]),
        .I2(\tmp_74_4_i_i_min_int_s_fu_722/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__10 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[6]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I2(\tmp_67_4_i_i_min_int_s_fu_674/p_0_in ),
        .O(tmp_67_4_i_i_min_int_s_fu_674_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__15 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_4 [6]),
        .I2(\tmp_74_4_i_i_min_int_s_fu_722/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__10 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[7]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .I2(\tmp_67_4_i_i_min_int_s_fu_674/p_0_in ),
        .O(tmp_67_4_i_i_min_int_s_fu_674_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__15 
       (.I0(Q[7]),
        .I1(\ap_return_reg[31]_4 [7]),
        .I2(\tmp_74_4_i_i_min_int_s_fu_722/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_4_i_i_min_int_s_fu_674_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_4_i_i_min_int_s_fu_674_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_4_i_i_min_int_s_fu_674_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_4_i_i_min_int_s_fu_674_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__14 
       (.CI(\ap_return_reg[31]_i_21__14_n_0 ),
        .CO({\ap_return_reg[31]_i_12__14_n_0 ,\ap_return_reg[31]_i_12__14_n_1 ,\ap_return_reg[31]_i_12__14_n_2 ,\ap_return_reg[31]_i_12__14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__7__0_n_0 ,\ap_return[31]_i_23__7__0_n_0 ,\ap_return[31]_i_24__7__0_n_0 ,\ap_return[31]_i_25__7__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__14_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__7__0_n_0 ,\ap_return[31]_i_27__7__0_n_0 ,\ap_return[31]_i_28__7__0_n_0 ,\ap_return[31]_i_29__7__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_12__9 
       (.CI(\ap_return_reg[31]_i_21__9_n_0 ),
        .CO({\ap_return_reg[31]_i_12__9_n_0 ,\ap_return_reg[31]_i_12__9_n_1 ,\ap_return_reg[31]_i_12__9_n_2 ,\ap_return_reg[31]_i_12__9_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__10_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__9_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__10_1 ));
  CARRY4 \ap_return_reg[31]_i_21__13 
       (.CI(1'b0),
        .CO({CO,\ap_return_reg[31]_i_21__13_n_1 ,\ap_return_reg[31]_i_21__13_n_2 ,\ap_return_reg[31]_i_21__13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__13_n_0 ,\ap_return[31]_i_31__14_n_0 ,\ap_return[31]_i_32__14_n_0 ,\ap_return[31]_i_33__14_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__13_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__14_n_0 ,\ap_return[31]_i_35__14_n_0 ,\ap_return[31]_i_36__14_n_0 ,\ap_return[31]_i_37__14_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__14 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__14_n_0 ,\ap_return_reg[31]_i_21__14_n_1 ,\ap_return_reg[31]_i_21__14_n_2 ,\ap_return_reg[31]_i_21__14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__14_n_0 ,\ap_return[31]_i_31__15_n_0 ,\ap_return[31]_i_32__15_n_0 ,\ap_return[31]_i_33__15_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__14_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__15_n_0 ,\ap_return[31]_i_35__15_n_0 ,\ap_return[31]_i_36__15_n_0 ,\ap_return[31]_i_37__15_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__9 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__9_n_0 ,\ap_return_reg[31]_i_21__9_n_1 ,\ap_return_reg[31]_i_21__9_n_2 ,\ap_return_reg[31]_i_21__9_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__9_n_0 ,\ap_return[31]_i_31__10_n_0 ,\ap_return[31]_i_32__10_n_0 ,\ap_return[31]_i_33__10_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__9_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__10_n_0 ,\ap_return[31]_i_35__10_n_0 ,\ap_return[31]_i_36__10_n_0 ,\ap_return[31]_i_37__10_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__14 
       (.CI(\ap_return_reg[31]_i_3__15_n_0 ),
        .CO({\tmp_74_4_i_i_min_int_s_fu_722/p_0_in ,\ap_return_reg[31]_i_2__14_n_1 ,\ap_return_reg[31]_i_2__14_n_2 ,\ap_return_reg[31]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__7__0_n_0 ,\ap_return[31]_i_5__7__0_n_0 ,\ap_return[31]_i_6__7__0_n_0 ,\ap_return[31]_i_7__7__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__14_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__7__0_n_0 ,\ap_return[31]_i_9__7__0_n_0 ,\ap_return[31]_i_10__7__0_n_0 ,\ap_return[31]_i_11__7__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__9 
       (.CI(\ap_return_reg[31]_i_3__10_n_0 ),
        .CO({\tmp_67_4_i_i_min_int_s_fu_674/p_0_in ,\ap_return_reg[31]_i_2__9_n_1 ,\ap_return_reg[31]_i_2__9_n_2 ,\ap_return_reg[31]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_2 ),
        .O(\NLW_ap_return_reg[31]_i_2__9_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_3 ));
  CARRY4 \ap_return_reg[31]_i_3__10 
       (.CI(\ap_return_reg[31]_i_12__9_n_0 ),
        .CO({\ap_return_reg[31]_i_3__10_n_0 ,\ap_return_reg[31]_i_3__10_n_1 ,\ap_return_reg[31]_i_3__10_n_2 ,\ap_return_reg[31]_i_3__10_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__9_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__10_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__9_1 ));
  CARRY4 \ap_return_reg[31]_i_3__15 
       (.CI(\ap_return_reg[31]_i_12__14_n_0 ),
        .CO({\ap_return_reg[31]_i_3__15_n_0 ,\ap_return_reg[31]_i_3__15_n_1 ,\ap_return_reg[31]_i_3__15_n_2 ,\ap_return_reg[31]_i_3__15_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__7__0_n_0 ,\ap_return[31]_i_14__7__0_n_0 ,\ap_return[31]_i_15__7__0_n_0 ,\ap_return[31]_i_16__7__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__15_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__7__0_n_0 ,\ap_return[31]_i_18__7__0_n_0 ,\ap_return[31]_i_19__7__0_n_0 ,\ap_return[31]_i_20__7__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_4_i_i_min_int_s_fu_674_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_4_i_i_min_int_s_fu_674_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_4_i_i_min_int_s_fu_674_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_4_i_i_min_int_s_fu_674_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_67_4_i_i_min_int_s_fu_674_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_49
   (Q,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_1 ,
    \ap_return_reg[31]_2 ,
    CO,
    DI,
    E,
    aclk,
    ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737,
    ap_reg_pp0_iter9_r_V_i_i_reg_4629,
    D,
    \ap_return_reg[31]_3 ,
    \ap_return_reg[31]_i_3__29_0 ,
    \ap_return_reg[31]_i_3__29_1 ,
    \ap_return_reg[31]_i_2__28_0 ,
    \ap_return_reg[31]_i_2__28_1 ,
    \ap_return_reg[31]_4 ,
    \ap_return_reg[31]_5 ,
    \ap_return_reg[31]_6 );
  output [8:0]Q;
  output [8:0]\ap_return_reg[31]_0 ;
  output [8:0]\ap_return_reg[31]_1 ;
  input [8:0]\ap_return_reg[31]_2 ;
  input [0:0]CO;
  input [0:0]DI;
  input [0:0]E;
  input aclk;
  input [7:0]ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737;
  input [7:0]ap_reg_pp0_iter9_r_V_i_i_reg_4629;
  input [0:0]D;
  input \ap_return_reg[31]_3 ;
  input [3:0]\ap_return_reg[31]_i_3__29_0 ;
  input [3:0]\ap_return_reg[31]_i_3__29_1 ;
  input [3:0]\ap_return_reg[31]_i_2__28_0 ;
  input [3:0]\ap_return_reg[31]_i_2__28_1 ;
  input [3:0]\ap_return_reg[31]_4 ;
  input [3:0]\ap_return_reg[31]_5 ;
  input [8:0]\ap_return_reg[31]_6 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737;
  wire [7:0]ap_reg_pp0_iter9_r_V_i_i_reg_4629;
  wire \ap_return[31]_i_10__17_n_0 ;
  wire \ap_return[31]_i_10__18_n_0 ;
  wire \ap_return[31]_i_11__17_n_0 ;
  wire \ap_return[31]_i_11__18_n_0 ;
  wire \ap_return[31]_i_13__17_n_0 ;
  wire \ap_return[31]_i_13__18_n_0 ;
  wire \ap_return[31]_i_14__17_n_0 ;
  wire \ap_return[31]_i_14__18_n_0 ;
  wire \ap_return[31]_i_15__17_n_0 ;
  wire \ap_return[31]_i_15__18_n_0 ;
  wire \ap_return[31]_i_16__17_n_0 ;
  wire \ap_return[31]_i_16__18_n_0 ;
  wire \ap_return[31]_i_17__17_n_0 ;
  wire \ap_return[31]_i_17__18_n_0 ;
  wire \ap_return[31]_i_18__17_n_0 ;
  wire \ap_return[31]_i_18__18_n_0 ;
  wire \ap_return[31]_i_19__17_n_0 ;
  wire \ap_return[31]_i_19__18_n_0 ;
  wire \ap_return[31]_i_20__17_n_0 ;
  wire \ap_return[31]_i_20__18_n_0 ;
  wire \ap_return[31]_i_22__17_n_0 ;
  wire \ap_return[31]_i_22__18_n_0 ;
  wire \ap_return[31]_i_23__17_n_0 ;
  wire \ap_return[31]_i_23__18_n_0 ;
  wire \ap_return[31]_i_24__17_n_0 ;
  wire \ap_return[31]_i_24__18_n_0 ;
  wire \ap_return[31]_i_25__17_n_0 ;
  wire \ap_return[31]_i_25__18_n_0 ;
  wire \ap_return[31]_i_26__17_n_0 ;
  wire \ap_return[31]_i_26__18_n_0 ;
  wire \ap_return[31]_i_27__17_n_0 ;
  wire \ap_return[31]_i_27__18_n_0 ;
  wire \ap_return[31]_i_28__17_n_0 ;
  wire \ap_return[31]_i_28__18_n_0 ;
  wire \ap_return[31]_i_29__17_n_0 ;
  wire \ap_return[31]_i_29__18_n_0 ;
  wire \ap_return[31]_i_30__28_n_0 ;
  wire \ap_return[31]_i_30__33_n_0 ;
  wire \ap_return[31]_i_31__29_n_0 ;
  wire \ap_return[31]_i_31__34_n_0 ;
  wire \ap_return[31]_i_32__29_n_0 ;
  wire \ap_return[31]_i_32__34_n_0 ;
  wire \ap_return[31]_i_33__29_n_0 ;
  wire \ap_return[31]_i_33__34_n_0 ;
  wire \ap_return[31]_i_34__29_n_0 ;
  wire \ap_return[31]_i_34__34_n_0 ;
  wire \ap_return[31]_i_35__29_n_0 ;
  wire \ap_return[31]_i_35__34_n_0 ;
  wire \ap_return[31]_i_36__29_n_0 ;
  wire \ap_return[31]_i_36__34_n_0 ;
  wire \ap_return[31]_i_37__29_n_0 ;
  wire \ap_return[31]_i_37__34_n_0 ;
  wire \ap_return[31]_i_4__18_n_0 ;
  wire \ap_return[31]_i_5__17_n_0 ;
  wire \ap_return[31]_i_5__18_n_0 ;
  wire \ap_return[31]_i_6__17_n_0 ;
  wire \ap_return[31]_i_6__18_n_0 ;
  wire \ap_return[31]_i_7__17_n_0 ;
  wire \ap_return[31]_i_7__18_n_0 ;
  wire \ap_return[31]_i_8__17_n_0 ;
  wire \ap_return[31]_i_8__18_n_0 ;
  wire \ap_return[31]_i_9__17_n_0 ;
  wire \ap_return[31]_i_9__18_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire [8:0]\ap_return_reg[31]_2 ;
  wire \ap_return_reg[31]_3 ;
  wire [3:0]\ap_return_reg[31]_4 ;
  wire [3:0]\ap_return_reg[31]_5 ;
  wire [8:0]\ap_return_reg[31]_6 ;
  wire \ap_return_reg[31]_i_12__28_n_0 ;
  wire \ap_return_reg[31]_i_12__28_n_1 ;
  wire \ap_return_reg[31]_i_12__28_n_2 ;
  wire \ap_return_reg[31]_i_12__28_n_3 ;
  wire \ap_return_reg[31]_i_12__32_n_0 ;
  wire \ap_return_reg[31]_i_12__32_n_1 ;
  wire \ap_return_reg[31]_i_12__32_n_2 ;
  wire \ap_return_reg[31]_i_12__32_n_3 ;
  wire \ap_return_reg[31]_i_12__33_n_0 ;
  wire \ap_return_reg[31]_i_12__33_n_1 ;
  wire \ap_return_reg[31]_i_12__33_n_2 ;
  wire \ap_return_reg[31]_i_12__33_n_3 ;
  wire \ap_return_reg[31]_i_21__28_n_0 ;
  wire \ap_return_reg[31]_i_21__28_n_1 ;
  wire \ap_return_reg[31]_i_21__28_n_2 ;
  wire \ap_return_reg[31]_i_21__28_n_3 ;
  wire \ap_return_reg[31]_i_21__33_n_0 ;
  wire \ap_return_reg[31]_i_21__33_n_1 ;
  wire \ap_return_reg[31]_i_21__33_n_2 ;
  wire \ap_return_reg[31]_i_21__33_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_2__28_0 ;
  wire [3:0]\ap_return_reg[31]_i_2__28_1 ;
  wire \ap_return_reg[31]_i_2__28_n_1 ;
  wire \ap_return_reg[31]_i_2__28_n_2 ;
  wire \ap_return_reg[31]_i_2__28_n_3 ;
  wire \ap_return_reg[31]_i_2__32_n_1 ;
  wire \ap_return_reg[31]_i_2__32_n_2 ;
  wire \ap_return_reg[31]_i_2__32_n_3 ;
  wire \ap_return_reg[31]_i_2__33_n_1 ;
  wire \ap_return_reg[31]_i_2__33_n_2 ;
  wire \ap_return_reg[31]_i_2__33_n_3 ;
  wire [3:0]\ap_return_reg[31]_i_3__29_0 ;
  wire [3:0]\ap_return_reg[31]_i_3__29_1 ;
  wire \ap_return_reg[31]_i_3__29_n_0 ;
  wire \ap_return_reg[31]_i_3__29_n_1 ;
  wire \ap_return_reg[31]_i_3__29_n_2 ;
  wire \ap_return_reg[31]_i_3__29_n_3 ;
  wire \ap_return_reg[31]_i_3__33_n_0 ;
  wire \ap_return_reg[31]_i_3__33_n_1 ;
  wire \ap_return_reg[31]_i_3__33_n_2 ;
  wire \ap_return_reg[31]_i_3__33_n_3 ;
  wire \ap_return_reg[31]_i_3__34_n_0 ;
  wire \ap_return_reg[31]_i_3__34_n_1 ;
  wire \ap_return_reg[31]_i_3__34_n_2 ;
  wire \ap_return_reg[31]_i_3__34_n_3 ;
  wire \tmp_69_4_i_i_max_int_s_fu_1017/p_0_in ;
  wire [31:0]tmp_69_4_i_i_max_int_s_fu_1017_ap_return;
  wire \tmp_76_2_i_i_max_int_s_fu_1061/p_0_in ;
  wire \tmp_76_4_i_i_max_int_s_fu_1067/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__28_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__32_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__33_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__28_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__33_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__28_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__32_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__33_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__29_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__33_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__34_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[0]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I2(\tmp_69_4_i_i_max_int_s_fu_1017/p_0_in ),
        .O(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__33 
       (.I0(\ap_return_reg[31]_2 [0]),
        .I1(Q[0]),
        .I2(\tmp_76_2_i_i_max_int_s_fu_1061/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__34 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_6 [0]),
        .I2(\tmp_76_4_i_i_max_int_s_fu_1067/p_0_in ),
        .O(\ap_return_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[1]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .I2(\tmp_69_4_i_i_max_int_s_fu_1017/p_0_in ),
        .O(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__33 
       (.I0(\ap_return_reg[31]_2 [1]),
        .I1(Q[1]),
        .I2(\tmp_76_2_i_i_max_int_s_fu_1061/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__34 
       (.I0(Q[1]),
        .I1(\ap_return_reg[31]_6 [1]),
        .I2(\tmp_76_4_i_i_max_int_s_fu_1067/p_0_in ),
        .O(\ap_return_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[2]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I2(\tmp_69_4_i_i_max_int_s_fu_1017/p_0_in ),
        .O(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__33 
       (.I0(\ap_return_reg[31]_2 [2]),
        .I1(Q[2]),
        .I2(\tmp_76_2_i_i_max_int_s_fu_1061/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__34 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_6 [2]),
        .I2(\tmp_76_4_i_i_max_int_s_fu_1067/p_0_in ),
        .O(\ap_return_reg[31]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_10__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_10__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_11__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_11__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_13__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_13__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_14__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_14__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_15__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_15__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_16__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_16__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_17__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_17__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_18__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_18__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_19__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_19__18_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__28 
       (.I0(D),
        .I1(\ap_return_reg[31]_3 ),
        .I2(\tmp_69_4_i_i_max_int_s_fu_1017/p_0_in ),
        .O(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[31]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__32 
       (.I0(\ap_return_reg[31]_2 [8]),
        .I1(Q[8]),
        .I2(\tmp_76_2_i_i_max_int_s_fu_1061/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__33 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_6 [8]),
        .I2(\tmp_76_4_i_i_max_int_s_fu_1067/p_0_in ),
        .O(\ap_return_reg[31]_1 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_20__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_20__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_22__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_22__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_23__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_23__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_24__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_24__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_25__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_25__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_26__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_26__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_27__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_27__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_28__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_28__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_29__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_29__18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__28 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[6]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .I3(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[7]),
        .O(\ap_return[31]_i_30__28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__33 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_6 [6]),
        .I2(\ap_return_reg[31]_6 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[4]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .I3(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[5]),
        .O(\ap_return[31]_i_31__29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__34 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_6 [4]),
        .I2(\ap_return_reg[31]_6 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[2]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .I3(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[3]),
        .O(\ap_return[31]_i_32__29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__34 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_6 [2]),
        .I2(\ap_return_reg[31]_6 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[0]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I2(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .I3(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[1]),
        .O(\ap_return[31]_i_33__29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__34 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_6 [0]),
        .I2(\ap_return_reg[31]_6 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[6]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I2(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[7]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .O(\ap_return[31]_i_34__29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__34 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_6 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_6 [7]),
        .O(\ap_return[31]_i_34__34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[4]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I2(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[5]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .O(\ap_return[31]_i_35__29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__34 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_6 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_6 [5]),
        .O(\ap_return[31]_i_35__34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[2]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[2]),
        .I2(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[3]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .O(\ap_return[31]_i_36__29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__34 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_6 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_6 [3]),
        .O(\ap_return[31]_i_36__34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[0]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[0]),
        .I2(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[1]),
        .I3(ap_reg_pp0_iter9_r_V_i_i_reg_4629[1]),
        .O(\ap_return[31]_i_37__29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__34 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_6 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_6 [1]),
        .O(\ap_return[31]_i_37__34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__18 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_6 [8]),
        .O(\ap_return[31]_i_4__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_5__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_5__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_6__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_6__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_7__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_7__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_8__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_8__18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__17 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_2 [8]),
        .O(\ap_return[31]_i_9__17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__18 
       (.I0(\ap_return_reg[31]_6 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_9__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[3]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[3]),
        .I2(\tmp_69_4_i_i_max_int_s_fu_1017/p_0_in ),
        .O(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__33 
       (.I0(\ap_return_reg[31]_2 [3]),
        .I1(Q[3]),
        .I2(\tmp_76_2_i_i_max_int_s_fu_1061/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__34 
       (.I0(Q[3]),
        .I1(\ap_return_reg[31]_6 [3]),
        .I2(\tmp_76_4_i_i_max_int_s_fu_1067/p_0_in ),
        .O(\ap_return_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[4]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[4]),
        .I2(\tmp_69_4_i_i_max_int_s_fu_1017/p_0_in ),
        .O(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__33 
       (.I0(\ap_return_reg[31]_2 [4]),
        .I1(Q[4]),
        .I2(\tmp_76_2_i_i_max_int_s_fu_1061/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__34 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_6 [4]),
        .I2(\tmp_76_4_i_i_max_int_s_fu_1067/p_0_in ),
        .O(\ap_return_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[5]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[5]),
        .I2(\tmp_69_4_i_i_max_int_s_fu_1017/p_0_in ),
        .O(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__33 
       (.I0(\ap_return_reg[31]_2 [5]),
        .I1(Q[5]),
        .I2(\tmp_76_2_i_i_max_int_s_fu_1061/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__34 
       (.I0(Q[5]),
        .I1(\ap_return_reg[31]_6 [5]),
        .I2(\tmp_76_4_i_i_max_int_s_fu_1067/p_0_in ),
        .O(\ap_return_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[6]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[6]),
        .I2(\tmp_69_4_i_i_max_int_s_fu_1017/p_0_in ),
        .O(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__33 
       (.I0(\ap_return_reg[31]_2 [6]),
        .I1(Q[6]),
        .I2(\tmp_76_2_i_i_max_int_s_fu_1061/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__34 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_6 [6]),
        .I2(\tmp_76_4_i_i_max_int_s_fu_1067/p_0_in ),
        .O(\ap_return_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__29 
       (.I0(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737[7]),
        .I1(ap_reg_pp0_iter9_r_V_i_i_reg_4629[7]),
        .I2(\tmp_69_4_i_i_max_int_s_fu_1017/p_0_in ),
        .O(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__33 
       (.I0(\ap_return_reg[31]_2 [7]),
        .I1(Q[7]),
        .I2(\tmp_76_2_i_i_max_int_s_fu_1061/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__34 
       (.I0(Q[7]),
        .I1(\ap_return_reg[31]_6 [7]),
        .I2(\tmp_76_4_i_i_max_int_s_fu_1067/p_0_in ),
        .O(\ap_return_reg[31]_1 [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[31]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__28 
       (.CI(\ap_return_reg[31]_i_21__28_n_0 ),
        .CO({\ap_return_reg[31]_i_12__28_n_0 ,\ap_return_reg[31]_i_12__28_n_1 ,\ap_return_reg[31]_i_12__28_n_2 ,\ap_return_reg[31]_i_12__28_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_3__29_0 ),
        .O(\NLW_ap_return_reg[31]_i_12__28_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_3__29_1 ));
  CARRY4 \ap_return_reg[31]_i_12__32 
       (.CI(CO),
        .CO({\ap_return_reg[31]_i_12__32_n_0 ,\ap_return_reg[31]_i_12__32_n_1 ,\ap_return_reg[31]_i_12__32_n_2 ,\ap_return_reg[31]_i_12__32_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__17_n_0 ,\ap_return[31]_i_23__17_n_0 ,\ap_return[31]_i_24__17_n_0 ,\ap_return[31]_i_25__17_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__32_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__17_n_0 ,\ap_return[31]_i_27__17_n_0 ,\ap_return[31]_i_28__17_n_0 ,\ap_return[31]_i_29__17_n_0 }));
  CARRY4 \ap_return_reg[31]_i_12__33 
       (.CI(\ap_return_reg[31]_i_21__33_n_0 ),
        .CO({\ap_return_reg[31]_i_12__33_n_0 ,\ap_return_reg[31]_i_12__33_n_1 ,\ap_return_reg[31]_i_12__33_n_2 ,\ap_return_reg[31]_i_12__33_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__18_n_0 ,\ap_return[31]_i_23__18_n_0 ,\ap_return[31]_i_24__18_n_0 ,\ap_return[31]_i_25__18_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__33_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__18_n_0 ,\ap_return[31]_i_27__18_n_0 ,\ap_return[31]_i_28__18_n_0 ,\ap_return[31]_i_29__18_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__28 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__28_n_0 ,\ap_return_reg[31]_i_21__28_n_1 ,\ap_return_reg[31]_i_21__28_n_2 ,\ap_return_reg[31]_i_21__28_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__28_n_0 ,\ap_return[31]_i_31__29_n_0 ,\ap_return[31]_i_32__29_n_0 ,\ap_return[31]_i_33__29_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__28_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__29_n_0 ,\ap_return[31]_i_35__29_n_0 ,\ap_return[31]_i_36__29_n_0 ,\ap_return[31]_i_37__29_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__33 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__33_n_0 ,\ap_return_reg[31]_i_21__33_n_1 ,\ap_return_reg[31]_i_21__33_n_2 ,\ap_return_reg[31]_i_21__33_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__33_n_0 ,\ap_return[31]_i_31__34_n_0 ,\ap_return[31]_i_32__34_n_0 ,\ap_return[31]_i_33__34_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__33_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__34_n_0 ,\ap_return[31]_i_35__34_n_0 ,\ap_return[31]_i_36__34_n_0 ,\ap_return[31]_i_37__34_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__28 
       (.CI(\ap_return_reg[31]_i_3__29_n_0 ),
        .CO({\tmp_69_4_i_i_max_int_s_fu_1017/p_0_in ,\ap_return_reg[31]_i_2__28_n_1 ,\ap_return_reg[31]_i_2__28_n_2 ,\ap_return_reg[31]_i_2__28_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_4 ),
        .O(\NLW_ap_return_reg[31]_i_2__28_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_5 ));
  CARRY4 \ap_return_reg[31]_i_2__32 
       (.CI(\ap_return_reg[31]_i_3__33_n_0 ),
        .CO({\tmp_76_2_i_i_max_int_s_fu_1061/p_0_in ,\ap_return_reg[31]_i_2__32_n_1 ,\ap_return_reg[31]_i_2__32_n_2 ,\ap_return_reg[31]_i_2__32_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\ap_return[31]_i_5__17_n_0 ,\ap_return[31]_i_6__17_n_0 ,\ap_return[31]_i_7__17_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__32_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__17_n_0 ,\ap_return[31]_i_9__17_n_0 ,\ap_return[31]_i_10__17_n_0 ,\ap_return[31]_i_11__17_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__33 
       (.CI(\ap_return_reg[31]_i_3__34_n_0 ),
        .CO({\tmp_76_4_i_i_max_int_s_fu_1067/p_0_in ,\ap_return_reg[31]_i_2__33_n_1 ,\ap_return_reg[31]_i_2__33_n_2 ,\ap_return_reg[31]_i_2__33_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__18_n_0 ,\ap_return[31]_i_5__18_n_0 ,\ap_return[31]_i_6__18_n_0 ,\ap_return[31]_i_7__18_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__33_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__18_n_0 ,\ap_return[31]_i_9__18_n_0 ,\ap_return[31]_i_10__18_n_0 ,\ap_return[31]_i_11__18_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__29 
       (.CI(\ap_return_reg[31]_i_12__28_n_0 ),
        .CO({\ap_return_reg[31]_i_3__29_n_0 ,\ap_return_reg[31]_i_3__29_n_1 ,\ap_return_reg[31]_i_3__29_n_2 ,\ap_return_reg[31]_i_3__29_n_3 }),
        .CYINIT(1'b0),
        .DI(\ap_return_reg[31]_i_2__28_0 ),
        .O(\NLW_ap_return_reg[31]_i_3__29_O_UNCONNECTED [3:0]),
        .S(\ap_return_reg[31]_i_2__28_1 ));
  CARRY4 \ap_return_reg[31]_i_3__33 
       (.CI(\ap_return_reg[31]_i_12__32_n_0 ),
        .CO({\ap_return_reg[31]_i_3__33_n_0 ,\ap_return_reg[31]_i_3__33_n_1 ,\ap_return_reg[31]_i_3__33_n_2 ,\ap_return_reg[31]_i_3__33_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__17_n_0 ,\ap_return[31]_i_14__17_n_0 ,\ap_return[31]_i_15__17_n_0 ,\ap_return[31]_i_16__17_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__33_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__17_n_0 ,\ap_return[31]_i_18__17_n_0 ,\ap_return[31]_i_19__17_n_0 ,\ap_return[31]_i_20__17_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__34 
       (.CI(\ap_return_reg[31]_i_12__33_n_0 ),
        .CO({\ap_return_reg[31]_i_3__34_n_0 ,\ap_return_reg[31]_i_3__34_n_1 ,\ap_return_reg[31]_i_3__34_n_2 ,\ap_return_reg[31]_i_3__34_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__18_n_0 ,\ap_return[31]_i_14__18_n_0 ,\ap_return[31]_i_15__18_n_0 ,\ap_return[31]_i_16__18_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__34_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__18_n_0 ,\ap_return[31]_i_18__18_n_0 ,\ap_return[31]_i_19__18_n_0 ,\ap_return[31]_i_20__18_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(tmp_69_4_i_i_max_int_s_fu_1017_ap_return[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_50
   (Q,
    \ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] ,
    E,
    D,
    aclk,
    \ap_return_reg[31]_0 );
  output [8:0]Q;
  output [8:0]\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]\ap_return_reg[31]_0 ;

  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] ;
  wire \ap_return[31]_i_10__8__0_n_0 ;
  wire \ap_return[31]_i_11__8__0_n_0 ;
  wire \ap_return[31]_i_13__8__0_n_0 ;
  wire \ap_return[31]_i_14__8__0_n_0 ;
  wire \ap_return[31]_i_15__8__0_n_0 ;
  wire \ap_return[31]_i_16__8__0_n_0 ;
  wire \ap_return[31]_i_17__8__0_n_0 ;
  wire \ap_return[31]_i_18__8__0_n_0 ;
  wire \ap_return[31]_i_19__8__0_n_0 ;
  wire \ap_return[31]_i_20__8__0_n_0 ;
  wire \ap_return[31]_i_22__8__0_n_0 ;
  wire \ap_return[31]_i_23__8__0_n_0 ;
  wire \ap_return[31]_i_24__8__0_n_0 ;
  wire \ap_return[31]_i_25__8__0_n_0 ;
  wire \ap_return[31]_i_26__8__0_n_0 ;
  wire \ap_return[31]_i_27__8__0_n_0 ;
  wire \ap_return[31]_i_28__8__0_n_0 ;
  wire \ap_return[31]_i_29__8__0_n_0 ;
  wire \ap_return[31]_i_30__15_n_0 ;
  wire \ap_return[31]_i_31__16_n_0 ;
  wire \ap_return[31]_i_32__16_n_0 ;
  wire \ap_return[31]_i_33__16_n_0 ;
  wire \ap_return[31]_i_34__16_n_0 ;
  wire \ap_return[31]_i_35__16_n_0 ;
  wire \ap_return[31]_i_36__16_n_0 ;
  wire \ap_return[31]_i_37__16_n_0 ;
  wire \ap_return[31]_i_4__8__0_n_0 ;
  wire \ap_return[31]_i_5__8__0_n_0 ;
  wire \ap_return[31]_i_6__8__0_n_0 ;
  wire \ap_return[31]_i_7__8__0_n_0 ;
  wire \ap_return[31]_i_8__8__0_n_0 ;
  wire \ap_return[31]_i_9__8__0_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_12__15_n_0 ;
  wire \ap_return_reg[31]_i_12__15_n_1 ;
  wire \ap_return_reg[31]_i_12__15_n_2 ;
  wire \ap_return_reg[31]_i_12__15_n_3 ;
  wire \ap_return_reg[31]_i_21__15_n_0 ;
  wire \ap_return_reg[31]_i_21__15_n_1 ;
  wire \ap_return_reg[31]_i_21__15_n_2 ;
  wire \ap_return_reg[31]_i_21__15_n_3 ;
  wire \ap_return_reg[31]_i_2__15_n_1 ;
  wire \ap_return_reg[31]_i_2__15_n_2 ;
  wire \ap_return_reg[31]_i_2__15_n_3 ;
  wire \ap_return_reg[31]_i_3__16_n_0 ;
  wire \ap_return_reg[31]_i_3__16_n_1 ;
  wire \ap_return_reg[31]_i_3__16_n_2 ;
  wire \ap_return_reg[31]_i_3__16_n_3 ;
  wire \tmp_81_5_i_i_min_int_s_fu_728/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__15_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__15_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__15_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__16_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__16 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(Q[0]),
        .I2(\tmp_81_5_i_i_min_int_s_fu_728/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__16 
       (.I0(\ap_return_reg[31]_0 [1]),
        .I1(Q[1]),
        .I2(\tmp_81_5_i_i_min_int_s_fu_728/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__16 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(Q[2]),
        .I2(\tmp_81_5_i_i_min_int_s_fu_728/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_10__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_11__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_13__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_14__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_15__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_16__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_17__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_18__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_19__8__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__15 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .I2(\tmp_81_5_i_i_min_int_s_fu_728/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_20__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_22__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_23__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_24__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_25__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_26__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_27__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_28__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_29__8__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__15 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_0 [6]),
        .I2(\ap_return_reg[31]_0 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__16 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_0 [4]),
        .I2(\ap_return_reg[31]_0 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__16 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_0 [2]),
        .I2(\ap_return_reg[31]_0 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__16 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_0 [0]),
        .I2(\ap_return_reg[31]_0 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__16 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_0 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_0 [7]),
        .O(\ap_return[31]_i_34__16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__16 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_0 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_0 [5]),
        .O(\ap_return[31]_i_35__16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__16 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_0 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_0 [3]),
        .O(\ap_return[31]_i_36__16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__16 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_0 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_0 [1]),
        .O(\ap_return[31]_i_37__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__8__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_4__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_5__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_6__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_7__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_8__8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__8__0 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_9__8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__16 
       (.I0(\ap_return_reg[31]_0 [3]),
        .I1(Q[3]),
        .I2(\tmp_81_5_i_i_min_int_s_fu_728/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__16 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(Q[4]),
        .I2(\tmp_81_5_i_i_min_int_s_fu_728/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__16 
       (.I0(\ap_return_reg[31]_0 [5]),
        .I1(Q[5]),
        .I2(\tmp_81_5_i_i_min_int_s_fu_728/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__16 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(Q[6]),
        .I2(\tmp_81_5_i_i_min_int_s_fu_728/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__16 
       (.I0(\ap_return_reg[31]_0 [7]),
        .I1(Q[7]),
        .I2(\tmp_81_5_i_i_min_int_s_fu_728/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_min4_5_reg_5094_reg[31] [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__15 
       (.CI(\ap_return_reg[31]_i_21__15_n_0 ),
        .CO({\ap_return_reg[31]_i_12__15_n_0 ,\ap_return_reg[31]_i_12__15_n_1 ,\ap_return_reg[31]_i_12__15_n_2 ,\ap_return_reg[31]_i_12__15_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__8__0_n_0 ,\ap_return[31]_i_23__8__0_n_0 ,\ap_return[31]_i_24__8__0_n_0 ,\ap_return[31]_i_25__8__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__15_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__8__0_n_0 ,\ap_return[31]_i_27__8__0_n_0 ,\ap_return[31]_i_28__8__0_n_0 ,\ap_return[31]_i_29__8__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__15 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__15_n_0 ,\ap_return_reg[31]_i_21__15_n_1 ,\ap_return_reg[31]_i_21__15_n_2 ,\ap_return_reg[31]_i_21__15_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__15_n_0 ,\ap_return[31]_i_31__16_n_0 ,\ap_return[31]_i_32__16_n_0 ,\ap_return[31]_i_33__16_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__15_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__16_n_0 ,\ap_return[31]_i_35__16_n_0 ,\ap_return[31]_i_36__16_n_0 ,\ap_return[31]_i_37__16_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__15 
       (.CI(\ap_return_reg[31]_i_3__16_n_0 ),
        .CO({\tmp_81_5_i_i_min_int_s_fu_728/p_0_in ,\ap_return_reg[31]_i_2__15_n_1 ,\ap_return_reg[31]_i_2__15_n_2 ,\ap_return_reg[31]_i_2__15_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__8__0_n_0 ,\ap_return[31]_i_5__8__0_n_0 ,\ap_return[31]_i_6__8__0_n_0 ,\ap_return[31]_i_7__8__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__15_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__8__0_n_0 ,\ap_return[31]_i_9__8__0_n_0 ,\ap_return[31]_i_10__8__0_n_0 ,\ap_return[31]_i_11__8__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__16 
       (.CI(\ap_return_reg[31]_i_12__15_n_0 ),
        .CO({\ap_return_reg[31]_i_3__16_n_0 ,\ap_return_reg[31]_i_3__16_n_1 ,\ap_return_reg[31]_i_3__16_n_2 ,\ap_return_reg[31]_i_3__16_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__8__0_n_0 ,\ap_return[31]_i_14__8__0_n_0 ,\ap_return[31]_i_15__8__0_n_0 ,\ap_return[31]_i_16__8__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__16_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__8__0_n_0 ,\ap_return[31]_i_18__8__0_n_0 ,\ap_return[31]_i_19__8__0_n_0 ,\ap_return[31]_i_20__8__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_51
   (Q,
    \ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] ,
    E,
    D,
    aclk,
    \ap_return_reg[31]_0 );
  output [8:0]Q;
  output [8:0]\ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]\ap_return_reg[31]_0 ;

  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]\ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] ;
  wire \ap_return[31]_i_10__19_n_0 ;
  wire \ap_return[31]_i_11__19_n_0 ;
  wire \ap_return[31]_i_13__19_n_0 ;
  wire \ap_return[31]_i_14__19_n_0 ;
  wire \ap_return[31]_i_15__19_n_0 ;
  wire \ap_return[31]_i_16__19_n_0 ;
  wire \ap_return[31]_i_17__19_n_0 ;
  wire \ap_return[31]_i_18__19_n_0 ;
  wire \ap_return[31]_i_19__19_n_0 ;
  wire \ap_return[31]_i_20__19_n_0 ;
  wire \ap_return[31]_i_22__19_n_0 ;
  wire \ap_return[31]_i_23__19_n_0 ;
  wire \ap_return[31]_i_24__19_n_0 ;
  wire \ap_return[31]_i_25__19_n_0 ;
  wire \ap_return[31]_i_26__19_n_0 ;
  wire \ap_return[31]_i_27__19_n_0 ;
  wire \ap_return[31]_i_28__19_n_0 ;
  wire \ap_return[31]_i_29__19_n_0 ;
  wire \ap_return[31]_i_30__34_n_0 ;
  wire \ap_return[31]_i_31__35_n_0 ;
  wire \ap_return[31]_i_32__35_n_0 ;
  wire \ap_return[31]_i_33__35_n_0 ;
  wire \ap_return[31]_i_34__35_n_0 ;
  wire \ap_return[31]_i_35__35_n_0 ;
  wire \ap_return[31]_i_36__35_n_0 ;
  wire \ap_return[31]_i_37__35_n_0 ;
  wire \ap_return[31]_i_4__19_n_0 ;
  wire \ap_return[31]_i_5__19_n_0 ;
  wire \ap_return[31]_i_6__19_n_0 ;
  wire \ap_return[31]_i_7__19_n_0 ;
  wire \ap_return[31]_i_8__19_n_0 ;
  wire \ap_return[31]_i_9__19_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_12__34_n_0 ;
  wire \ap_return_reg[31]_i_12__34_n_1 ;
  wire \ap_return_reg[31]_i_12__34_n_2 ;
  wire \ap_return_reg[31]_i_12__34_n_3 ;
  wire \ap_return_reg[31]_i_21__34_n_0 ;
  wire \ap_return_reg[31]_i_21__34_n_1 ;
  wire \ap_return_reg[31]_i_21__34_n_2 ;
  wire \ap_return_reg[31]_i_21__34_n_3 ;
  wire \ap_return_reg[31]_i_2__34_n_1 ;
  wire \ap_return_reg[31]_i_2__34_n_2 ;
  wire \ap_return_reg[31]_i_2__34_n_3 ;
  wire \ap_return_reg[31]_i_3__35_n_0 ;
  wire \ap_return_reg[31]_i_3__35_n_1 ;
  wire \ap_return_reg[31]_i_3__35_n_2 ;
  wire \ap_return_reg[31]_i_3__35_n_3 ;
  wire \tmp_83_5_i_i_max_int_s_fu_1073/p_0_in ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__34_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__34_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__34_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__35_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__35 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(Q[0]),
        .I2(\tmp_83_5_i_i_max_int_s_fu_1073/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__35 
       (.I0(\ap_return_reg[31]_0 [1]),
        .I1(Q[1]),
        .I2(\tmp_83_5_i_i_max_int_s_fu_1073/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__35 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(Q[2]),
        .I2(\tmp_83_5_i_i_max_int_s_fu_1073/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_10__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_11__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_13__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_14__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_15__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_16__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_17__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_18__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_19__19_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__34 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .I2(\tmp_83_5_i_i_max_int_s_fu_1073/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_20__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_22__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_23__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_24__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_25__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_26__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_27__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_28__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_29__19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__34 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_0 [7]),
        .O(\ap_return[31]_i_30__34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__35 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_0 [5]),
        .O(\ap_return[31]_i_31__35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__35 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_0 [3]),
        .O(\ap_return[31]_i_32__35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__35 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_0 [1]),
        .O(\ap_return[31]_i_33__35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__35 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[31]_0 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_34__35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__35 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[31]_0 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_35__35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__35 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[31]_0 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_36__35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__35 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[31]_0 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_37__35_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__19 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_4__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_5__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_6__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_7__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_8__19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__19 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_9__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__35 
       (.I0(\ap_return_reg[31]_0 [3]),
        .I1(Q[3]),
        .I2(\tmp_83_5_i_i_max_int_s_fu_1073/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__35 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(Q[4]),
        .I2(\tmp_83_5_i_i_max_int_s_fu_1073/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__35 
       (.I0(\ap_return_reg[31]_0 [5]),
        .I1(Q[5]),
        .I2(\tmp_83_5_i_i_max_int_s_fu_1073/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__35 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(Q[6]),
        .I2(\tmp_83_5_i_i_max_int_s_fu_1073/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__35 
       (.I0(\ap_return_reg[31]_0 [7]),
        .I1(Q[7]),
        .I2(\tmp_83_5_i_i_max_int_s_fu_1073/p_0_in ),
        .O(\ap_reg_pp0_iter10_flag_d_max4_5_reg_5099_reg[31] [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__34 
       (.CI(\ap_return_reg[31]_i_21__34_n_0 ),
        .CO({\ap_return_reg[31]_i_12__34_n_0 ,\ap_return_reg[31]_i_12__34_n_1 ,\ap_return_reg[31]_i_12__34_n_2 ,\ap_return_reg[31]_i_12__34_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__19_n_0 ,\ap_return[31]_i_23__19_n_0 ,\ap_return[31]_i_24__19_n_0 ,\ap_return[31]_i_25__19_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__34_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__19_n_0 ,\ap_return[31]_i_27__19_n_0 ,\ap_return[31]_i_28__19_n_0 ,\ap_return[31]_i_29__19_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__34 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__34_n_0 ,\ap_return_reg[31]_i_21__34_n_1 ,\ap_return_reg[31]_i_21__34_n_2 ,\ap_return_reg[31]_i_21__34_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__34_n_0 ,\ap_return[31]_i_31__35_n_0 ,\ap_return[31]_i_32__35_n_0 ,\ap_return[31]_i_33__35_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__34_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__35_n_0 ,\ap_return[31]_i_35__35_n_0 ,\ap_return[31]_i_36__35_n_0 ,\ap_return[31]_i_37__35_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__34 
       (.CI(\ap_return_reg[31]_i_3__35_n_0 ),
        .CO({\tmp_83_5_i_i_max_int_s_fu_1073/p_0_in ,\ap_return_reg[31]_i_2__34_n_1 ,\ap_return_reg[31]_i_2__34_n_2 ,\ap_return_reg[31]_i_2__34_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__19_n_0 ,\ap_return[31]_i_5__19_n_0 ,\ap_return[31]_i_6__19_n_0 ,\ap_return[31]_i_7__19_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__34_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__19_n_0 ,\ap_return[31]_i_9__19_n_0 ,\ap_return[31]_i_10__19_n_0 ,\ap_return[31]_i_11__19_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__35 
       (.CI(\ap_return_reg[31]_i_12__34_n_0 ),
        .CO({\ap_return_reg[31]_i_3__35_n_0 ,\ap_return_reg[31]_i_3__35_n_1 ,\ap_return_reg[31]_i_3__35_n_2 ,\ap_return_reg[31]_i_3__35_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__19_n_0 ,\ap_return[31]_i_14__19_n_0 ,\ap_return[31]_i_15__19_n_0 ,\ap_return[31]_i_16__19_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__35_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__19_n_0 ,\ap_return[31]_i_18__19_n_0 ,\ap_return[31]_i_19__19_n_0 ,\ap_return[31]_i_20__19_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_52
   (\ap_return_reg[31]_0 ,
    \a0_1_i_i_reg_5152_reg[31] ,
    E,
    D,
    aclk,
    ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980,
    Q,
    \a0_1_1_i_i_reg_5182_reg[31] ,
    \a0_1_1_i_i_reg_5182_reg[31]_0 ,
    CO,
    a0_2_i_i_max_int_s_fu_1079_ap_return);
  output [8:0]\ap_return_reg[31]_0 ;
  output [8:0]\a0_1_i_i_reg_5152_reg[31] ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980;
  input [8:0]Q;
  input [8:0]\a0_1_1_i_i_reg_5182_reg[31] ;
  input [8:0]\a0_1_1_i_i_reg_5182_reg[31]_0 ;
  input [0:0]CO;
  input [7:0]a0_2_i_i_max_int_s_fu_1079_ap_return;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire \a0_1_1_i_i_max_int_s_fu_1085/p_0_in ;
  wire \a0_1_1_i_i_reg_5182[31]_i_100_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_106_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_108_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_110_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_112_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_16_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_17_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_18_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_19_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_20_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_21_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_32_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_33_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_34_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_35_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_36_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_37_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_38_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_39_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_41_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_42_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_43_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_44_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_55_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_56_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_57_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_58_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_59_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_60_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_61_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_62_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_64_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_65_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_66_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_67_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_77_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_78_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_79_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_80_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_81_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_82_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_83_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_84_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_85_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_86_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_87_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_88_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_89_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_90_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_91_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_92_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_93_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_94_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_95_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_96_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_97_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_98_n_0 ;
  wire \a0_1_1_i_i_reg_5182[31]_i_99_n_0 ;
  wire [8:0]\a0_1_1_i_i_reg_5182_reg[31] ;
  wire [8:0]\a0_1_1_i_i_reg_5182_reg[31]_0 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_14_n_1 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_14_n_2 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_14_n_3 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_15_n_0 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_15_n_1 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_15_n_2 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_15_n_3 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_31_n_0 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_31_n_1 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_31_n_2 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_31_n_3 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_40_n_0 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_40_n_1 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_40_n_2 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_40_n_3 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_4_n_1 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_4_n_2 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_4_n_3 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_54_n_0 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_54_n_1 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_54_n_2 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_54_n_3 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_63_n_0 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_63_n_1 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_63_n_2 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_63_n_3 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_76_n_0 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_76_n_1 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_76_n_2 ;
  wire \a0_1_1_i_i_reg_5182_reg[31]_i_76_n_3 ;
  wire [8:0]\a0_1_i_i_reg_5152_reg[31] ;
  wire [7:0]a0_2_i_i_max_int_s_fu_1079_ap_return;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [31:0]grp_reg_int_s_fu_3743_ap_return;
  wire \tmp_89_1_i_i_min_int_s_fu_734/p_0_in ;
  wire [31:0]tmp_89_1_i_i_min_int_s_fu_734_ap_return;
  wire \tmp_92_1_i_i_min_int_s_fu_740/p_0_in ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_10_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_11_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_13_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_14_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_15_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_16_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_17_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_18_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_19_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_20_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_22_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_23_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_24_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_25_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_26_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_27_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_28_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_29_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_30_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_31_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_32_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_33_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_34_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_35_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_36_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_37_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_4_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_5_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_6_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_7_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_8_n_0 ;
  wire \tmp_92_1_i_i_reg_5187[31]_i_9_n_0 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_12_n_0 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_12_n_1 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_12_n_2 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_12_n_3 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_21_n_0 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_21_n_1 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_21_n_2 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_21_n_3 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_2_n_1 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_2_n_2 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_2_n_3 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_3_n_0 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_3_n_1 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_3_n_2 ;
  wire \tmp_92_1_i_i_reg_5187_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_63_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_76_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_1_i_i_reg_5187_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_1_i_i_reg_5187_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_1_i_i_reg_5187_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_1_i_i_reg_5187_reg[31]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_1_i_i_reg_5182[0]_i_1 
       (.I0(\a0_1_1_i_i_reg_5182_reg[31] [0]),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [0]),
        .I2(CO),
        .I3(tmp_89_1_i_i_min_int_s_fu_734_ap_return[0]),
        .I4(\a0_1_1_i_i_max_int_s_fu_1085/p_0_in ),
        .O(\a0_1_i_i_reg_5152_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[0]_i_2 
       (.I0(grp_reg_int_s_fu_3743_ap_return[0]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[0]),
        .I2(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .O(tmp_89_1_i_i_min_int_s_fu_734_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_1_i_i_reg_5182[1]_i_1 
       (.I0(\a0_1_1_i_i_reg_5182_reg[31] [1]),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [1]),
        .I2(CO),
        .I3(tmp_89_1_i_i_min_int_s_fu_734_ap_return[1]),
        .I4(\a0_1_1_i_i_max_int_s_fu_1085/p_0_in ),
        .O(\a0_1_i_i_reg_5152_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[1]_i_2 
       (.I0(grp_reg_int_s_fu_3743_ap_return[1]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[1]),
        .I2(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .O(tmp_89_1_i_i_min_int_s_fu_734_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_1_i_i_reg_5182[2]_i_1 
       (.I0(\a0_1_1_i_i_reg_5182_reg[31] [2]),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [2]),
        .I2(CO),
        .I3(tmp_89_1_i_i_min_int_s_fu_734_ap_return[2]),
        .I4(\a0_1_1_i_i_max_int_s_fu_1085/p_0_in ),
        .O(\a0_1_i_i_reg_5152_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[2]_i_2 
       (.I0(grp_reg_int_s_fu_3743_ap_return[2]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[2]),
        .I2(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .O(tmp_89_1_i_i_min_int_s_fu_734_ap_return[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_1_i_i_reg_5182[31]_i_1 
       (.I0(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I2(CO),
        .I3(tmp_89_1_i_i_min_int_s_fu_734_ap_return[31]),
        .I4(\a0_1_1_i_i_max_int_s_fu_1085/p_0_in ),
        .O(\a0_1_i_i_reg_5152_reg[31] [8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_1_i_i_reg_5182[31]_i_100 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[0]),
        .I1(grp_reg_int_s_fu_3743_ap_return[0]),
        .I2(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[1]),
        .I3(grp_reg_int_s_fu_3743_ap_return[1]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_106 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[7]),
        .I2(grp_reg_int_s_fu_3743_ap_return[7]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [7]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [7]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_108 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[5]),
        .I2(grp_reg_int_s_fu_3743_ap_return[5]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [5]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [5]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_110 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[3]),
        .I2(grp_reg_int_s_fu_3743_ap_return[3]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [3]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [3]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_112 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[1]),
        .I2(grp_reg_int_s_fu_3743_ap_return[1]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [1]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [1]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_1_i_i_reg_5182[31]_i_16 
       (.I0(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3743_ap_return[31]),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .O(\a0_1_1_i_i_reg_5182[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_1_i_i_reg_5182[31]_i_17 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I3(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I5(CO),
        .O(\a0_1_1_i_i_reg_5182[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \a0_1_1_i_i_reg_5182[31]_i_18 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I3(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I5(CO),
        .O(\a0_1_1_i_i_reg_5182[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_19 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(grp_reg_int_s_fu_3743_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_20 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(grp_reg_int_s_fu_3743_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_21 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(grp_reg_int_s_fu_3743_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[31]_i_3 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .O(tmp_89_1_i_i_min_int_s_fu_734_ap_return[31]));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_32 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3743_ap_return[31]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_33 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_34 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_35 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_36 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_37 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_38 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_39 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_41 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(grp_reg_int_s_fu_3743_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_42 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(grp_reg_int_s_fu_3743_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_43 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(grp_reg_int_s_fu_3743_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_44 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(grp_reg_int_s_fu_3743_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_55 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_56 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_57 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_58 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_59 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_60 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_61 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_62 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_64 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(grp_reg_int_s_fu_3743_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_65 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(grp_reg_int_s_fu_3743_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_66 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(grp_reg_int_s_fu_3743_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_1_i_i_reg_5182[31]_i_67 
       (.I0(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(grp_reg_int_s_fu_3743_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_1_i_i_reg_5182_reg[31]_0 [8]),
        .I5(\a0_1_1_i_i_reg_5182_reg[31] [8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_77 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_78 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_79 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_1_i_i_reg_5182[31]_i_80 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_81 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_82 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_83 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_1_i_i_reg_5182[31]_i_84 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_1_i_i_reg_5182[31]_i_85 
       (.I0(CO),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [6]),
        .I2(\a0_1_1_i_i_reg_5182_reg[31] [6]),
        .I3(tmp_89_1_i_i_min_int_s_fu_734_ap_return[6]),
        .I4(tmp_89_1_i_i_min_int_s_fu_734_ap_return[7]),
        .I5(a0_2_i_i_max_int_s_fu_1079_ap_return[7]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_1_i_i_reg_5182[31]_i_86 
       (.I0(CO),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [4]),
        .I2(\a0_1_1_i_i_reg_5182_reg[31] [4]),
        .I3(tmp_89_1_i_i_min_int_s_fu_734_ap_return[4]),
        .I4(tmp_89_1_i_i_min_int_s_fu_734_ap_return[5]),
        .I5(a0_2_i_i_max_int_s_fu_1079_ap_return[5]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_1_i_i_reg_5182[31]_i_87 
       (.I0(CO),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [2]),
        .I2(\a0_1_1_i_i_reg_5182_reg[31] [2]),
        .I3(tmp_89_1_i_i_min_int_s_fu_734_ap_return[2]),
        .I4(tmp_89_1_i_i_min_int_s_fu_734_ap_return[3]),
        .I5(a0_2_i_i_max_int_s_fu_1079_ap_return[3]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_1_i_i_reg_5182[31]_i_88 
       (.I0(CO),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [0]),
        .I2(\a0_1_1_i_i_reg_5182_reg[31] [0]),
        .I3(tmp_89_1_i_i_min_int_s_fu_734_ap_return[0]),
        .I4(tmp_89_1_i_i_min_int_s_fu_734_ap_return[1]),
        .I5(a0_2_i_i_max_int_s_fu_1079_ap_return[1]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_1_i_i_reg_5182[31]_i_89 
       (.I0(a0_2_i_i_max_int_s_fu_1079_ap_return[6]),
        .I1(grp_reg_int_s_fu_3743_ap_return[6]),
        .I2(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[6]),
        .I3(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I4(\a0_1_1_i_i_reg_5182[31]_i_106_n_0 ),
        .O(\a0_1_1_i_i_reg_5182[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_1_i_i_reg_5182[31]_i_90 
       (.I0(a0_2_i_i_max_int_s_fu_1079_ap_return[4]),
        .I1(grp_reg_int_s_fu_3743_ap_return[4]),
        .I2(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[4]),
        .I3(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I4(\a0_1_1_i_i_reg_5182[31]_i_108_n_0 ),
        .O(\a0_1_1_i_i_reg_5182[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_1_i_i_reg_5182[31]_i_91 
       (.I0(a0_2_i_i_max_int_s_fu_1079_ap_return[2]),
        .I1(grp_reg_int_s_fu_3743_ap_return[2]),
        .I2(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[2]),
        .I3(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I4(\a0_1_1_i_i_reg_5182[31]_i_110_n_0 ),
        .O(\a0_1_1_i_i_reg_5182[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_1_i_i_reg_5182[31]_i_92 
       (.I0(a0_2_i_i_max_int_s_fu_1079_ap_return[0]),
        .I1(grp_reg_int_s_fu_3743_ap_return[0]),
        .I2(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[0]),
        .I3(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .I4(\a0_1_1_i_i_reg_5182[31]_i_112_n_0 ),
        .O(\a0_1_1_i_i_reg_5182[31]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_1_i_i_reg_5182[31]_i_93 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[6]),
        .I1(grp_reg_int_s_fu_3743_ap_return[6]),
        .I2(grp_reg_int_s_fu_3743_ap_return[7]),
        .I3(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[7]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_1_i_i_reg_5182[31]_i_94 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[4]),
        .I1(grp_reg_int_s_fu_3743_ap_return[4]),
        .I2(grp_reg_int_s_fu_3743_ap_return[5]),
        .I3(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[5]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_1_i_i_reg_5182[31]_i_95 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[2]),
        .I1(grp_reg_int_s_fu_3743_ap_return[2]),
        .I2(grp_reg_int_s_fu_3743_ap_return[3]),
        .I3(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[3]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_1_i_i_reg_5182[31]_i_96 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[0]),
        .I1(grp_reg_int_s_fu_3743_ap_return[0]),
        .I2(grp_reg_int_s_fu_3743_ap_return[1]),
        .I3(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[1]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_1_i_i_reg_5182[31]_i_97 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[6]),
        .I1(grp_reg_int_s_fu_3743_ap_return[6]),
        .I2(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[7]),
        .I3(grp_reg_int_s_fu_3743_ap_return[7]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_1_i_i_reg_5182[31]_i_98 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[4]),
        .I1(grp_reg_int_s_fu_3743_ap_return[4]),
        .I2(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[5]),
        .I3(grp_reg_int_s_fu_3743_ap_return[5]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_1_i_i_reg_5182[31]_i_99 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[2]),
        .I1(grp_reg_int_s_fu_3743_ap_return[2]),
        .I2(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[3]),
        .I3(grp_reg_int_s_fu_3743_ap_return[3]),
        .O(\a0_1_1_i_i_reg_5182[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_1_i_i_reg_5182[3]_i_1 
       (.I0(\a0_1_1_i_i_reg_5182_reg[31] [3]),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [3]),
        .I2(CO),
        .I3(tmp_89_1_i_i_min_int_s_fu_734_ap_return[3]),
        .I4(\a0_1_1_i_i_max_int_s_fu_1085/p_0_in ),
        .O(\a0_1_i_i_reg_5152_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[3]_i_2 
       (.I0(grp_reg_int_s_fu_3743_ap_return[3]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[3]),
        .I2(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .O(tmp_89_1_i_i_min_int_s_fu_734_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_1_i_i_reg_5182[4]_i_1 
       (.I0(\a0_1_1_i_i_reg_5182_reg[31] [4]),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [4]),
        .I2(CO),
        .I3(tmp_89_1_i_i_min_int_s_fu_734_ap_return[4]),
        .I4(\a0_1_1_i_i_max_int_s_fu_1085/p_0_in ),
        .O(\a0_1_i_i_reg_5152_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[4]_i_2 
       (.I0(grp_reg_int_s_fu_3743_ap_return[4]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[4]),
        .I2(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .O(tmp_89_1_i_i_min_int_s_fu_734_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_1_i_i_reg_5182[5]_i_1 
       (.I0(\a0_1_1_i_i_reg_5182_reg[31] [5]),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [5]),
        .I2(CO),
        .I3(tmp_89_1_i_i_min_int_s_fu_734_ap_return[5]),
        .I4(\a0_1_1_i_i_max_int_s_fu_1085/p_0_in ),
        .O(\a0_1_i_i_reg_5152_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[5]_i_2 
       (.I0(grp_reg_int_s_fu_3743_ap_return[5]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[5]),
        .I2(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .O(tmp_89_1_i_i_min_int_s_fu_734_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_1_i_i_reg_5182[6]_i_1 
       (.I0(\a0_1_1_i_i_reg_5182_reg[31] [6]),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [6]),
        .I2(CO),
        .I3(tmp_89_1_i_i_min_int_s_fu_734_ap_return[6]),
        .I4(\a0_1_1_i_i_max_int_s_fu_1085/p_0_in ),
        .O(\a0_1_i_i_reg_5152_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[6]_i_2 
       (.I0(grp_reg_int_s_fu_3743_ap_return[6]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[6]),
        .I2(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .O(tmp_89_1_i_i_min_int_s_fu_734_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_1_i_i_reg_5182[7]_i_1 
       (.I0(\a0_1_1_i_i_reg_5182_reg[31] [7]),
        .I1(\a0_1_1_i_i_reg_5182_reg[31]_0 [7]),
        .I2(CO),
        .I3(tmp_89_1_i_i_min_int_s_fu_734_ap_return[7]),
        .I4(\a0_1_1_i_i_max_int_s_fu_1085/p_0_in ),
        .O(\a0_1_i_i_reg_5152_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_1_i_i_reg_5182[7]_i_2 
       (.I0(grp_reg_int_s_fu_3743_ap_return[7]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[7]),
        .I2(\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ),
        .O(tmp_89_1_i_i_min_int_s_fu_734_ap_return[7]));
  CARRY4 \a0_1_1_i_i_reg_5182_reg[31]_i_14 
       (.CI(\a0_1_1_i_i_reg_5182_reg[31]_i_31_n_0 ),
        .CO({\tmp_89_1_i_i_min_int_s_fu_734/p_0_in ,\a0_1_1_i_i_reg_5182_reg[31]_i_14_n_1 ,\a0_1_1_i_i_reg_5182_reg[31]_i_14_n_2 ,\a0_1_1_i_i_reg_5182_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_1_i_i_reg_5182[31]_i_32_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_33_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_34_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_35_n_0 }),
        .O(\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\a0_1_1_i_i_reg_5182[31]_i_36_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_37_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_38_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_39_n_0 }));
  CARRY4 \a0_1_1_i_i_reg_5182_reg[31]_i_15 
       (.CI(\a0_1_1_i_i_reg_5182_reg[31]_i_40_n_0 ),
        .CO({\a0_1_1_i_i_reg_5182_reg[31]_i_15_n_0 ,\a0_1_1_i_i_reg_5182_reg[31]_i_15_n_1 ,\a0_1_1_i_i_reg_5182_reg[31]_i_15_n_2 ,\a0_1_1_i_i_reg_5182_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_1_i_i_reg_5182[31]_i_17_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_17_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_17_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_17_n_0 }),
        .O(\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\a0_1_1_i_i_reg_5182[31]_i_41_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_42_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_43_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_44_n_0 }));
  CARRY4 \a0_1_1_i_i_reg_5182_reg[31]_i_31 
       (.CI(\a0_1_1_i_i_reg_5182_reg[31]_i_54_n_0 ),
        .CO({\a0_1_1_i_i_reg_5182_reg[31]_i_31_n_0 ,\a0_1_1_i_i_reg_5182_reg[31]_i_31_n_1 ,\a0_1_1_i_i_reg_5182_reg[31]_i_31_n_2 ,\a0_1_1_i_i_reg_5182_reg[31]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_1_i_i_reg_5182[31]_i_55_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_56_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_57_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_58_n_0 }),
        .O(\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_31_O_UNCONNECTED [3:0]),
        .S({\a0_1_1_i_i_reg_5182[31]_i_59_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_60_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_61_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_62_n_0 }));
  CARRY4 \a0_1_1_i_i_reg_5182_reg[31]_i_4 
       (.CI(\a0_1_1_i_i_reg_5182_reg[31]_i_15_n_0 ),
        .CO({\a0_1_1_i_i_max_int_s_fu_1085/p_0_in ,\a0_1_1_i_i_reg_5182_reg[31]_i_4_n_1 ,\a0_1_1_i_i_reg_5182_reg[31]_i_4_n_2 ,\a0_1_1_i_i_reg_5182_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_1_i_i_reg_5182[31]_i_16_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_17_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_17_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_17_n_0 }),
        .O(\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\a0_1_1_i_i_reg_5182[31]_i_18_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_19_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_20_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_21_n_0 }));
  CARRY4 \a0_1_1_i_i_reg_5182_reg[31]_i_40 
       (.CI(\a0_1_1_i_i_reg_5182_reg[31]_i_63_n_0 ),
        .CO({\a0_1_1_i_i_reg_5182_reg[31]_i_40_n_0 ,\a0_1_1_i_i_reg_5182_reg[31]_i_40_n_1 ,\a0_1_1_i_i_reg_5182_reg[31]_i_40_n_2 ,\a0_1_1_i_i_reg_5182_reg[31]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_1_i_i_reg_5182[31]_i_17_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_17_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_17_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_17_n_0 }),
        .O(\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_40_O_UNCONNECTED [3:0]),
        .S({\a0_1_1_i_i_reg_5182[31]_i_64_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_65_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_66_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_67_n_0 }));
  CARRY4 \a0_1_1_i_i_reg_5182_reg[31]_i_54 
       (.CI(\a0_1_1_i_i_reg_5182_reg[31]_i_76_n_0 ),
        .CO({\a0_1_1_i_i_reg_5182_reg[31]_i_54_n_0 ,\a0_1_1_i_i_reg_5182_reg[31]_i_54_n_1 ,\a0_1_1_i_i_reg_5182_reg[31]_i_54_n_2 ,\a0_1_1_i_i_reg_5182_reg[31]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_1_i_i_reg_5182[31]_i_77_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_78_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_79_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_80_n_0 }),
        .O(\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_54_O_UNCONNECTED [3:0]),
        .S({\a0_1_1_i_i_reg_5182[31]_i_81_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_82_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_83_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_84_n_0 }));
  CARRY4 \a0_1_1_i_i_reg_5182_reg[31]_i_63 
       (.CI(1'b0),
        .CO({\a0_1_1_i_i_reg_5182_reg[31]_i_63_n_0 ,\a0_1_1_i_i_reg_5182_reg[31]_i_63_n_1 ,\a0_1_1_i_i_reg_5182_reg[31]_i_63_n_2 ,\a0_1_1_i_i_reg_5182_reg[31]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_1_i_i_reg_5182[31]_i_85_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_86_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_87_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_88_n_0 }),
        .O(\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_63_O_UNCONNECTED [3:0]),
        .S({\a0_1_1_i_i_reg_5182[31]_i_89_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_90_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_91_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_92_n_0 }));
  CARRY4 \a0_1_1_i_i_reg_5182_reg[31]_i_76 
       (.CI(1'b0),
        .CO({\a0_1_1_i_i_reg_5182_reg[31]_i_76_n_0 ,\a0_1_1_i_i_reg_5182_reg[31]_i_76_n_1 ,\a0_1_1_i_i_reg_5182_reg[31]_i_76_n_2 ,\a0_1_1_i_i_reg_5182_reg[31]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_1_i_i_reg_5182[31]_i_93_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_94_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_95_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_96_n_0 }),
        .O(\NLW_a0_1_1_i_i_reg_5182_reg[31]_i_76_O_UNCONNECTED [3:0]),
        .S({\a0_1_1_i_i_reg_5182[31]_i_97_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_98_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_99_n_0 ,\a0_1_1_i_i_reg_5182[31]_i_100_n_0 }));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(grp_reg_int_s_fu_3743_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(grp_reg_int_s_fu_3743_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(grp_reg_int_s_fu_3743_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(grp_reg_int_s_fu_3743_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(grp_reg_int_s_fu_3743_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(grp_reg_int_s_fu_3743_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(grp_reg_int_s_fu_3743_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(grp_reg_int_s_fu_3743_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(grp_reg_int_s_fu_3743_ap_return[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_1_i_i_reg_5187[0]_i_1 
       (.I0(grp_reg_int_s_fu_3743_ap_return[0]),
        .I1(Q[0]),
        .I2(\tmp_92_1_i_i_min_int_s_fu_740/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_1_i_i_reg_5187[1]_i_1 
       (.I0(grp_reg_int_s_fu_3743_ap_return[1]),
        .I1(Q[1]),
        .I2(\tmp_92_1_i_i_min_int_s_fu_740/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_1_i_i_reg_5187[2]_i_1 
       (.I0(grp_reg_int_s_fu_3743_ap_return[2]),
        .I1(Q[2]),
        .I2(\tmp_92_1_i_i_min_int_s_fu_740/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_1_i_i_reg_5187[31]_i_1 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .I2(\tmp_92_1_i_i_min_int_s_fu_740/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_1_i_i_reg_5187[31]_i_10 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_1_i_i_reg_5187[31]_i_11 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_1_i_i_reg_5187[31]_i_13 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_1_i_i_reg_5187[31]_i_14 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_1_i_i_reg_5187[31]_i_15 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_1_i_i_reg_5187[31]_i_16 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_1_i_i_reg_5187[31]_i_17 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_1_i_i_reg_5187[31]_i_18 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_1_i_i_reg_5187[31]_i_19 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_1_i_i_reg_5187[31]_i_20 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_1_i_i_reg_5187[31]_i_22 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_1_i_i_reg_5187[31]_i_23 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_1_i_i_reg_5187[31]_i_24 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_1_i_i_reg_5187[31]_i_25 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_1_i_i_reg_5187[31]_i_26 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_1_i_i_reg_5187[31]_i_27 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_1_i_i_reg_5187[31]_i_28 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_1_i_i_reg_5187[31]_i_29 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_1_i_i_reg_5187[31]_i_30 
       (.I0(Q[6]),
        .I1(grp_reg_int_s_fu_3743_ap_return[6]),
        .I2(grp_reg_int_s_fu_3743_ap_return[7]),
        .I3(Q[7]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_1_i_i_reg_5187[31]_i_31 
       (.I0(Q[4]),
        .I1(grp_reg_int_s_fu_3743_ap_return[4]),
        .I2(grp_reg_int_s_fu_3743_ap_return[5]),
        .I3(Q[5]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_1_i_i_reg_5187[31]_i_32 
       (.I0(Q[2]),
        .I1(grp_reg_int_s_fu_3743_ap_return[2]),
        .I2(grp_reg_int_s_fu_3743_ap_return[3]),
        .I3(Q[3]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_1_i_i_reg_5187[31]_i_33 
       (.I0(Q[0]),
        .I1(grp_reg_int_s_fu_3743_ap_return[0]),
        .I2(grp_reg_int_s_fu_3743_ap_return[1]),
        .I3(Q[1]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_1_i_i_reg_5187[31]_i_34 
       (.I0(Q[6]),
        .I1(grp_reg_int_s_fu_3743_ap_return[6]),
        .I2(Q[7]),
        .I3(grp_reg_int_s_fu_3743_ap_return[7]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_1_i_i_reg_5187[31]_i_35 
       (.I0(Q[4]),
        .I1(grp_reg_int_s_fu_3743_ap_return[4]),
        .I2(Q[5]),
        .I3(grp_reg_int_s_fu_3743_ap_return[5]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_1_i_i_reg_5187[31]_i_36 
       (.I0(Q[2]),
        .I1(grp_reg_int_s_fu_3743_ap_return[2]),
        .I2(Q[3]),
        .I3(grp_reg_int_s_fu_3743_ap_return[3]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_1_i_i_reg_5187[31]_i_37 
       (.I0(Q[0]),
        .I1(grp_reg_int_s_fu_3743_ap_return[0]),
        .I2(Q[1]),
        .I3(grp_reg_int_s_fu_3743_ap_return[1]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_1_i_i_reg_5187[31]_i_4 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3743_ap_return[31]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_1_i_i_reg_5187[31]_i_5 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_1_i_i_reg_5187[31]_i_6 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_1_i_i_reg_5187[31]_i_7 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_1_i_i_reg_5187[31]_i_8 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_1_i_i_reg_5187[31]_i_9 
       (.I0(grp_reg_int_s_fu_3743_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_1_i_i_reg_5187[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_1_i_i_reg_5187[3]_i_1 
       (.I0(grp_reg_int_s_fu_3743_ap_return[3]),
        .I1(Q[3]),
        .I2(\tmp_92_1_i_i_min_int_s_fu_740/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_1_i_i_reg_5187[4]_i_1 
       (.I0(grp_reg_int_s_fu_3743_ap_return[4]),
        .I1(Q[4]),
        .I2(\tmp_92_1_i_i_min_int_s_fu_740/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_1_i_i_reg_5187[5]_i_1 
       (.I0(grp_reg_int_s_fu_3743_ap_return[5]),
        .I1(Q[5]),
        .I2(\tmp_92_1_i_i_min_int_s_fu_740/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_1_i_i_reg_5187[6]_i_1 
       (.I0(grp_reg_int_s_fu_3743_ap_return[6]),
        .I1(Q[6]),
        .I2(\tmp_92_1_i_i_min_int_s_fu_740/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_1_i_i_reg_5187[7]_i_1 
       (.I0(grp_reg_int_s_fu_3743_ap_return[7]),
        .I1(Q[7]),
        .I2(\tmp_92_1_i_i_min_int_s_fu_740/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_92_1_i_i_reg_5187_reg[31]_i_12 
       (.CI(\tmp_92_1_i_i_reg_5187_reg[31]_i_21_n_0 ),
        .CO({\tmp_92_1_i_i_reg_5187_reg[31]_i_12_n_0 ,\tmp_92_1_i_i_reg_5187_reg[31]_i_12_n_1 ,\tmp_92_1_i_i_reg_5187_reg[31]_i_12_n_2 ,\tmp_92_1_i_i_reg_5187_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_1_i_i_reg_5187[31]_i_22_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_23_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_24_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_25_n_0 }),
        .O(\NLW_tmp_92_1_i_i_reg_5187_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_92_1_i_i_reg_5187[31]_i_26_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_27_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_28_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_29_n_0 }));
  CARRY4 \tmp_92_1_i_i_reg_5187_reg[31]_i_2 
       (.CI(\tmp_92_1_i_i_reg_5187_reg[31]_i_3_n_0 ),
        .CO({\tmp_92_1_i_i_min_int_s_fu_740/p_0_in ,\tmp_92_1_i_i_reg_5187_reg[31]_i_2_n_1 ,\tmp_92_1_i_i_reg_5187_reg[31]_i_2_n_2 ,\tmp_92_1_i_i_reg_5187_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_1_i_i_reg_5187[31]_i_4_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_5_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_6_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_7_n_0 }),
        .O(\NLW_tmp_92_1_i_i_reg_5187_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_92_1_i_i_reg_5187[31]_i_8_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_9_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_10_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_11_n_0 }));
  CARRY4 \tmp_92_1_i_i_reg_5187_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_92_1_i_i_reg_5187_reg[31]_i_21_n_0 ,\tmp_92_1_i_i_reg_5187_reg[31]_i_21_n_1 ,\tmp_92_1_i_i_reg_5187_reg[31]_i_21_n_2 ,\tmp_92_1_i_i_reg_5187_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_1_i_i_reg_5187[31]_i_30_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_31_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_32_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_33_n_0 }),
        .O(\NLW_tmp_92_1_i_i_reg_5187_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_92_1_i_i_reg_5187[31]_i_34_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_35_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_36_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_37_n_0 }));
  CARRY4 \tmp_92_1_i_i_reg_5187_reg[31]_i_3 
       (.CI(\tmp_92_1_i_i_reg_5187_reg[31]_i_12_n_0 ),
        .CO({\tmp_92_1_i_i_reg_5187_reg[31]_i_3_n_0 ,\tmp_92_1_i_i_reg_5187_reg[31]_i_3_n_1 ,\tmp_92_1_i_i_reg_5187_reg[31]_i_3_n_2 ,\tmp_92_1_i_i_reg_5187_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_1_i_i_reg_5187[31]_i_13_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_14_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_15_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_16_n_0 }),
        .O(\NLW_tmp_92_1_i_i_reg_5187_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_92_1_i_i_reg_5187[31]_i_17_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_18_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_19_n_0 ,\tmp_92_1_i_i_reg_5187[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_53
   (\b0_1_i_i_reg_5162_reg[31] ,
    \ap_return_reg[31]_0 ,
    E,
    D,
    aclk,
    Q,
    \b0_1_1_i_i_reg_5192_reg[31] ,
    CO,
    ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980,
    b0_2_i_i_min_int_s_fu_746_ap_return,
    \tmp_100_1_i_i_reg_5197_reg[31] );
  output [8:0]\b0_1_i_i_reg_5162_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]Q;
  input [8:0]\b0_1_1_i_i_reg_5192_reg[31] ;
  input [0:0]CO;
  input [8:0]ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980;
  input [7:0]b0_2_i_i_min_int_s_fu_746_ap_return;
  input [8:0]\tmp_100_1_i_i_reg_5197_reg[31] ;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \b0_1_1_i_i_min_int_s_fu_752/p_0_in ;
  wire \b0_1_1_i_i_reg_5192[31]_i_100_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_109_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_110_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_111_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_112_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_16_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_17_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_18_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_19_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_20_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_21_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_32_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_33_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_34_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_35_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_36_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_37_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_38_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_39_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_41_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_42_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_43_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_44_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_55_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_56_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_57_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_58_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_59_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_60_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_61_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_62_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_64_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_65_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_66_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_67_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_77_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_78_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_79_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_80_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_81_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_82_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_83_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_84_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_85_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_86_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_87_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_88_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_89_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_90_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_91_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_92_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_93_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_94_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_95_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_96_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_97_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_98_n_0 ;
  wire \b0_1_1_i_i_reg_5192[31]_i_99_n_0 ;
  wire [8:0]\b0_1_1_i_i_reg_5192_reg[31] ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_14_n_1 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_14_n_2 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_14_n_3 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_15_n_0 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_15_n_1 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_15_n_2 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_15_n_3 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_31_n_0 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_31_n_1 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_31_n_2 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_31_n_3 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_40_n_0 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_40_n_1 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_40_n_2 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_40_n_3 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_4_n_1 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_4_n_2 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_4_n_3 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_54_n_0 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_54_n_1 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_54_n_2 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_54_n_3 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_63_n_0 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_63_n_1 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_63_n_2 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_63_n_3 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_76_n_0 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_76_n_1 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_76_n_2 ;
  wire \b0_1_1_i_i_reg_5192_reg[31]_i_76_n_3 ;
  wire [8:0]\b0_1_i_i_reg_5162_reg[31] ;
  wire [7:0]b0_2_i_i_min_int_s_fu_746_ap_return;
  wire [31:0]grp_reg_int_s_fu_3751_ap_return;
  wire \tmp_100_1_i_i_max_int_s_fu_1100/p_0_in ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_10_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_11_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_13_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_14_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_15_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_16_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_17_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_18_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_19_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_20_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_22_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_23_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_24_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_25_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_26_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_27_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_28_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_29_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_30_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_31_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_32_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_33_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_34_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_35_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_36_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_37_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_4_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_5_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_6_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_7_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_8_n_0 ;
  wire \tmp_100_1_i_i_reg_5197[31]_i_9_n_0 ;
  wire [8:0]\tmp_100_1_i_i_reg_5197_reg[31] ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_12_n_0 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_12_n_1 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_12_n_2 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_12_n_3 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_21_n_0 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_21_n_1 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_21_n_2 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_21_n_3 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_2_n_1 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_2_n_2 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_2_n_3 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_3_n_0 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_3_n_1 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_3_n_2 ;
  wire \tmp_100_1_i_i_reg_5197_reg[31]_i_3_n_3 ;
  wire \tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ;
  wire [31:0]tmp_97_1_i_i_max_int_s_fu_1093_ap_return;
  wire [3:0]\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_63_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_76_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_1_i_i_reg_5197_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_1_i_i_reg_5197_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_1_i_i_reg_5197_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_1_i_i_reg_5197_reg[31]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(grp_reg_int_s_fu_3751_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(grp_reg_int_s_fu_3751_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(grp_reg_int_s_fu_3751_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(grp_reg_int_s_fu_3751_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(grp_reg_int_s_fu_3751_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(grp_reg_int_s_fu_3751_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(grp_reg_int_s_fu_3751_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(grp_reg_int_s_fu_3751_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(grp_reg_int_s_fu_3751_ap_return[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_1_i_i_reg_5192[0]_i_1 
       (.I0(Q[0]),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [0]),
        .I2(CO),
        .I3(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[0]),
        .I4(\b0_1_1_i_i_min_int_s_fu_752/p_0_in ),
        .O(\b0_1_i_i_reg_5162_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[0]_i_2 
       (.I0(grp_reg_int_s_fu_3751_ap_return[0]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[0]),
        .I2(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .O(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_1_i_i_reg_5192[1]_i_1 
       (.I0(Q[1]),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [1]),
        .I2(CO),
        .I3(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[1]),
        .I4(\b0_1_1_i_i_min_int_s_fu_752/p_0_in ),
        .O(\b0_1_i_i_reg_5162_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[1]_i_2 
       (.I0(grp_reg_int_s_fu_3751_ap_return[1]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[1]),
        .I2(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .O(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_1_i_i_reg_5192[2]_i_1 
       (.I0(Q[2]),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [2]),
        .I2(CO),
        .I3(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[2]),
        .I4(\b0_1_1_i_i_min_int_s_fu_752/p_0_in ),
        .O(\b0_1_i_i_reg_5162_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[2]_i_2 
       (.I0(grp_reg_int_s_fu_3751_ap_return[2]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[2]),
        .I2(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .O(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_1_i_i_reg_5192[31]_i_1 
       (.I0(Q[8]),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(CO),
        .I3(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[31]),
        .I4(\b0_1_1_i_i_min_int_s_fu_752/p_0_in ),
        .O(\b0_1_i_i_reg_5162_reg[31] [8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_1_i_i_reg_5192[31]_i_100 
       (.I0(grp_reg_int_s_fu_3751_ap_return[0]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[0]),
        .I2(grp_reg_int_s_fu_3751_ap_return[1]),
        .I3(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[1]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_109 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [7]),
        .I2(Q[7]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[7]),
        .I5(grp_reg_int_s_fu_3751_ap_return[7]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_110 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [5]),
        .I2(Q[5]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[5]),
        .I5(grp_reg_int_s_fu_3751_ap_return[5]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_111 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [3]),
        .I2(Q[3]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[3]),
        .I5(grp_reg_int_s_fu_3751_ap_return[3]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_112 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [1]),
        .I2(Q[1]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[1]),
        .I5(grp_reg_int_s_fu_3751_ap_return[1]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_1_i_i_reg_5192[31]_i_16 
       (.I0(grp_reg_int_s_fu_3751_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I3(Q[8]),
        .I4(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I5(CO),
        .O(\b0_1_1_i_i_reg_5192[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_1_i_i_reg_5192[31]_i_17 
       (.I0(Q[8]),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3751_ap_return[31]),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .O(\b0_1_1_i_i_reg_5192[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \b0_1_1_i_i_reg_5192[31]_i_18 
       (.I0(Q[8]),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3751_ap_return[31]),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .O(\b0_1_1_i_i_reg_5192[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_19 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_20 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_21 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[31]_i_3 
       (.I0(grp_reg_int_s_fu_3751_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I2(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .O(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[31]));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_32 
       (.I0(grp_reg_int_s_fu_3751_ap_return[31]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_33 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_34 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_35 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_36 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_37 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_38 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_39 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_41 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_42 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_43 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_44 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_55 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_56 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_57 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_58 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_59 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_60 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_61 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_62 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_64 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_65 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_66 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_1_i_i_reg_5192[31]_i_67 
       (.I0(CO),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I4(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I5(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_77 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_78 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_79 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_1_i_i_reg_5192[31]_i_80 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_81 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_82 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_83 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_1_i_i_reg_5192[31]_i_84 
       (.I0(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_1_i_i_reg_5192[31]_i_85 
       (.I0(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[6]),
        .I2(grp_reg_int_s_fu_3751_ap_return[6]),
        .I3(b0_2_i_i_min_int_s_fu_746_ap_return[6]),
        .I4(b0_2_i_i_min_int_s_fu_746_ap_return[7]),
        .I5(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[7]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_1_i_i_reg_5192[31]_i_86 
       (.I0(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[4]),
        .I2(grp_reg_int_s_fu_3751_ap_return[4]),
        .I3(b0_2_i_i_min_int_s_fu_746_ap_return[4]),
        .I4(b0_2_i_i_min_int_s_fu_746_ap_return[5]),
        .I5(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[5]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_1_i_i_reg_5192[31]_i_87 
       (.I0(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[2]),
        .I2(grp_reg_int_s_fu_3751_ap_return[2]),
        .I3(b0_2_i_i_min_int_s_fu_746_ap_return[2]),
        .I4(b0_2_i_i_min_int_s_fu_746_ap_return[3]),
        .I5(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[3]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_1_i_i_reg_5192[31]_i_88 
       (.I0(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[0]),
        .I2(grp_reg_int_s_fu_3751_ap_return[0]),
        .I3(b0_2_i_i_min_int_s_fu_746_ap_return[0]),
        .I4(b0_2_i_i_min_int_s_fu_746_ap_return[1]),
        .I5(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[1]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_1_i_i_reg_5192[31]_i_89 
       (.I0(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[6]),
        .I1(Q[6]),
        .I2(\b0_1_1_i_i_reg_5192_reg[31] [6]),
        .I3(CO),
        .I4(\b0_1_1_i_i_reg_5192[31]_i_109_n_0 ),
        .O(\b0_1_1_i_i_reg_5192[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_1_i_i_reg_5192[31]_i_90 
       (.I0(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[4]),
        .I1(Q[4]),
        .I2(\b0_1_1_i_i_reg_5192_reg[31] [4]),
        .I3(CO),
        .I4(\b0_1_1_i_i_reg_5192[31]_i_110_n_0 ),
        .O(\b0_1_1_i_i_reg_5192[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_1_i_i_reg_5192[31]_i_91 
       (.I0(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[2]),
        .I1(Q[2]),
        .I2(\b0_1_1_i_i_reg_5192_reg[31] [2]),
        .I3(CO),
        .I4(\b0_1_1_i_i_reg_5192[31]_i_111_n_0 ),
        .O(\b0_1_1_i_i_reg_5192[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_1_i_i_reg_5192[31]_i_92 
       (.I0(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[0]),
        .I1(Q[0]),
        .I2(\b0_1_1_i_i_reg_5192_reg[31] [0]),
        .I3(CO),
        .I4(\b0_1_1_i_i_reg_5192[31]_i_112_n_0 ),
        .O(\b0_1_1_i_i_reg_5192[31]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_1_i_i_reg_5192[31]_i_93 
       (.I0(grp_reg_int_s_fu_3751_ap_return[6]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[6]),
        .I2(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[7]),
        .I3(grp_reg_int_s_fu_3751_ap_return[7]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_1_i_i_reg_5192[31]_i_94 
       (.I0(grp_reg_int_s_fu_3751_ap_return[4]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[4]),
        .I2(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[5]),
        .I3(grp_reg_int_s_fu_3751_ap_return[5]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_1_i_i_reg_5192[31]_i_95 
       (.I0(grp_reg_int_s_fu_3751_ap_return[2]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[2]),
        .I2(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[3]),
        .I3(grp_reg_int_s_fu_3751_ap_return[3]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_1_i_i_reg_5192[31]_i_96 
       (.I0(grp_reg_int_s_fu_3751_ap_return[0]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[0]),
        .I2(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[1]),
        .I3(grp_reg_int_s_fu_3751_ap_return[1]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_1_i_i_reg_5192[31]_i_97 
       (.I0(grp_reg_int_s_fu_3751_ap_return[6]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[6]),
        .I2(grp_reg_int_s_fu_3751_ap_return[7]),
        .I3(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[7]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_1_i_i_reg_5192[31]_i_98 
       (.I0(grp_reg_int_s_fu_3751_ap_return[4]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[4]),
        .I2(grp_reg_int_s_fu_3751_ap_return[5]),
        .I3(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[5]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_1_i_i_reg_5192[31]_i_99 
       (.I0(grp_reg_int_s_fu_3751_ap_return[2]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[2]),
        .I2(grp_reg_int_s_fu_3751_ap_return[3]),
        .I3(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[3]),
        .O(\b0_1_1_i_i_reg_5192[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_1_i_i_reg_5192[3]_i_1 
       (.I0(Q[3]),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [3]),
        .I2(CO),
        .I3(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[3]),
        .I4(\b0_1_1_i_i_min_int_s_fu_752/p_0_in ),
        .O(\b0_1_i_i_reg_5162_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[3]_i_2 
       (.I0(grp_reg_int_s_fu_3751_ap_return[3]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[3]),
        .I2(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .O(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_1_i_i_reg_5192[4]_i_1 
       (.I0(Q[4]),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [4]),
        .I2(CO),
        .I3(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[4]),
        .I4(\b0_1_1_i_i_min_int_s_fu_752/p_0_in ),
        .O(\b0_1_i_i_reg_5162_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[4]_i_2 
       (.I0(grp_reg_int_s_fu_3751_ap_return[4]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[4]),
        .I2(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .O(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_1_i_i_reg_5192[5]_i_1 
       (.I0(Q[5]),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [5]),
        .I2(CO),
        .I3(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[5]),
        .I4(\b0_1_1_i_i_min_int_s_fu_752/p_0_in ),
        .O(\b0_1_i_i_reg_5162_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[5]_i_2 
       (.I0(grp_reg_int_s_fu_3751_ap_return[5]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[5]),
        .I2(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .O(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_1_i_i_reg_5192[6]_i_1 
       (.I0(Q[6]),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [6]),
        .I2(CO),
        .I3(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[6]),
        .I4(\b0_1_1_i_i_min_int_s_fu_752/p_0_in ),
        .O(\b0_1_i_i_reg_5162_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[6]_i_2 
       (.I0(grp_reg_int_s_fu_3751_ap_return[6]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[6]),
        .I2(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .O(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_1_i_i_reg_5192[7]_i_1 
       (.I0(Q[7]),
        .I1(\b0_1_1_i_i_reg_5192_reg[31] [7]),
        .I2(CO),
        .I3(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[7]),
        .I4(\b0_1_1_i_i_min_int_s_fu_752/p_0_in ),
        .O(\b0_1_i_i_reg_5162_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_1_i_i_reg_5192[7]_i_2 
       (.I0(grp_reg_int_s_fu_3751_ap_return[7]),
        .I1(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980[7]),
        .I2(\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ),
        .O(tmp_97_1_i_i_max_int_s_fu_1093_ap_return[7]));
  CARRY4 \b0_1_1_i_i_reg_5192_reg[31]_i_14 
       (.CI(\b0_1_1_i_i_reg_5192_reg[31]_i_31_n_0 ),
        .CO({\tmp_97_1_i_i_max_int_s_fu_1093/p_0_in ,\b0_1_1_i_i_reg_5192_reg[31]_i_14_n_1 ,\b0_1_1_i_i_reg_5192_reg[31]_i_14_n_2 ,\b0_1_1_i_i_reg_5192_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_1_i_i_reg_5192[31]_i_32_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_33_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_34_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_35_n_0 }),
        .O(\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\b0_1_1_i_i_reg_5192[31]_i_36_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_37_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_38_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_39_n_0 }));
  CARRY4 \b0_1_1_i_i_reg_5192_reg[31]_i_15 
       (.CI(\b0_1_1_i_i_reg_5192_reg[31]_i_40_n_0 ),
        .CO({\b0_1_1_i_i_reg_5192_reg[31]_i_15_n_0 ,\b0_1_1_i_i_reg_5192_reg[31]_i_15_n_1 ,\b0_1_1_i_i_reg_5192_reg[31]_i_15_n_2 ,\b0_1_1_i_i_reg_5192_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_1_i_i_reg_5192[31]_i_17_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_17_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_17_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_17_n_0 }),
        .O(\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\b0_1_1_i_i_reg_5192[31]_i_41_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_42_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_43_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_44_n_0 }));
  CARRY4 \b0_1_1_i_i_reg_5192_reg[31]_i_31 
       (.CI(\b0_1_1_i_i_reg_5192_reg[31]_i_54_n_0 ),
        .CO({\b0_1_1_i_i_reg_5192_reg[31]_i_31_n_0 ,\b0_1_1_i_i_reg_5192_reg[31]_i_31_n_1 ,\b0_1_1_i_i_reg_5192_reg[31]_i_31_n_2 ,\b0_1_1_i_i_reg_5192_reg[31]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_1_i_i_reg_5192[31]_i_55_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_56_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_57_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_58_n_0 }),
        .O(\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_31_O_UNCONNECTED [3:0]),
        .S({\b0_1_1_i_i_reg_5192[31]_i_59_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_60_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_61_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_62_n_0 }));
  CARRY4 \b0_1_1_i_i_reg_5192_reg[31]_i_4 
       (.CI(\b0_1_1_i_i_reg_5192_reg[31]_i_15_n_0 ),
        .CO({\b0_1_1_i_i_min_int_s_fu_752/p_0_in ,\b0_1_1_i_i_reg_5192_reg[31]_i_4_n_1 ,\b0_1_1_i_i_reg_5192_reg[31]_i_4_n_2 ,\b0_1_1_i_i_reg_5192_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_1_i_i_reg_5192[31]_i_16_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_17_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_17_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_17_n_0 }),
        .O(\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\b0_1_1_i_i_reg_5192[31]_i_18_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_19_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_20_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_21_n_0 }));
  CARRY4 \b0_1_1_i_i_reg_5192_reg[31]_i_40 
       (.CI(\b0_1_1_i_i_reg_5192_reg[31]_i_63_n_0 ),
        .CO({\b0_1_1_i_i_reg_5192_reg[31]_i_40_n_0 ,\b0_1_1_i_i_reg_5192_reg[31]_i_40_n_1 ,\b0_1_1_i_i_reg_5192_reg[31]_i_40_n_2 ,\b0_1_1_i_i_reg_5192_reg[31]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_1_i_i_reg_5192[31]_i_17_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_17_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_17_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_17_n_0 }),
        .O(\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_40_O_UNCONNECTED [3:0]),
        .S({\b0_1_1_i_i_reg_5192[31]_i_64_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_65_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_66_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_67_n_0 }));
  CARRY4 \b0_1_1_i_i_reg_5192_reg[31]_i_54 
       (.CI(\b0_1_1_i_i_reg_5192_reg[31]_i_76_n_0 ),
        .CO({\b0_1_1_i_i_reg_5192_reg[31]_i_54_n_0 ,\b0_1_1_i_i_reg_5192_reg[31]_i_54_n_1 ,\b0_1_1_i_i_reg_5192_reg[31]_i_54_n_2 ,\b0_1_1_i_i_reg_5192_reg[31]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_1_i_i_reg_5192[31]_i_77_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_78_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_79_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_80_n_0 }),
        .O(\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_54_O_UNCONNECTED [3:0]),
        .S({\b0_1_1_i_i_reg_5192[31]_i_81_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_82_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_83_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_84_n_0 }));
  CARRY4 \b0_1_1_i_i_reg_5192_reg[31]_i_63 
       (.CI(1'b0),
        .CO({\b0_1_1_i_i_reg_5192_reg[31]_i_63_n_0 ,\b0_1_1_i_i_reg_5192_reg[31]_i_63_n_1 ,\b0_1_1_i_i_reg_5192_reg[31]_i_63_n_2 ,\b0_1_1_i_i_reg_5192_reg[31]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_1_i_i_reg_5192[31]_i_85_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_86_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_87_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_88_n_0 }),
        .O(\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_63_O_UNCONNECTED [3:0]),
        .S({\b0_1_1_i_i_reg_5192[31]_i_89_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_90_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_91_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_92_n_0 }));
  CARRY4 \b0_1_1_i_i_reg_5192_reg[31]_i_76 
       (.CI(1'b0),
        .CO({\b0_1_1_i_i_reg_5192_reg[31]_i_76_n_0 ,\b0_1_1_i_i_reg_5192_reg[31]_i_76_n_1 ,\b0_1_1_i_i_reg_5192_reg[31]_i_76_n_2 ,\b0_1_1_i_i_reg_5192_reg[31]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_1_i_i_reg_5192[31]_i_93_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_94_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_95_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_96_n_0 }),
        .O(\NLW_b0_1_1_i_i_reg_5192_reg[31]_i_76_O_UNCONNECTED [3:0]),
        .S({\b0_1_1_i_i_reg_5192[31]_i_97_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_98_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_99_n_0 ,\b0_1_1_i_i_reg_5192[31]_i_100_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_1_i_i_reg_5197[0]_i_1 
       (.I0(grp_reg_int_s_fu_3751_ap_return[0]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [0]),
        .I2(\tmp_100_1_i_i_max_int_s_fu_1100/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_1_i_i_reg_5197[1]_i_1 
       (.I0(grp_reg_int_s_fu_3751_ap_return[1]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [1]),
        .I2(\tmp_100_1_i_i_max_int_s_fu_1100/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_1_i_i_reg_5197[2]_i_1 
       (.I0(grp_reg_int_s_fu_3751_ap_return[2]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [2]),
        .I2(\tmp_100_1_i_i_max_int_s_fu_1100/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_1_i_i_reg_5197[31]_i_1 
       (.I0(grp_reg_int_s_fu_3751_ap_return[31]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I2(\tmp_100_1_i_i_max_int_s_fu_1100/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_1_i_i_reg_5197[31]_i_10 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_1_i_i_reg_5197[31]_i_11 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_1_i_i_reg_5197[31]_i_13 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_1_i_i_reg_5197[31]_i_14 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_1_i_i_reg_5197[31]_i_15 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_1_i_i_reg_5197[31]_i_16 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_1_i_i_reg_5197[31]_i_17 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_1_i_i_reg_5197[31]_i_18 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_1_i_i_reg_5197[31]_i_19 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_1_i_i_reg_5197[31]_i_20 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_1_i_i_reg_5197[31]_i_22 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_1_i_i_reg_5197[31]_i_23 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_1_i_i_reg_5197[31]_i_24 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_1_i_i_reg_5197[31]_i_25 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_1_i_i_reg_5197[31]_i_26 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_1_i_i_reg_5197[31]_i_27 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_1_i_i_reg_5197[31]_i_28 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_1_i_i_reg_5197[31]_i_29 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_1_i_i_reg_5197[31]_i_30 
       (.I0(grp_reg_int_s_fu_3751_ap_return[6]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [6]),
        .I2(\tmp_100_1_i_i_reg_5197_reg[31] [7]),
        .I3(grp_reg_int_s_fu_3751_ap_return[7]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_1_i_i_reg_5197[31]_i_31 
       (.I0(grp_reg_int_s_fu_3751_ap_return[4]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [4]),
        .I2(\tmp_100_1_i_i_reg_5197_reg[31] [5]),
        .I3(grp_reg_int_s_fu_3751_ap_return[5]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_1_i_i_reg_5197[31]_i_32 
       (.I0(grp_reg_int_s_fu_3751_ap_return[2]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [2]),
        .I2(\tmp_100_1_i_i_reg_5197_reg[31] [3]),
        .I3(grp_reg_int_s_fu_3751_ap_return[3]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_1_i_i_reg_5197[31]_i_33 
       (.I0(grp_reg_int_s_fu_3751_ap_return[0]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [0]),
        .I2(\tmp_100_1_i_i_reg_5197_reg[31] [1]),
        .I3(grp_reg_int_s_fu_3751_ap_return[1]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_1_i_i_reg_5197[31]_i_34 
       (.I0(grp_reg_int_s_fu_3751_ap_return[6]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [6]),
        .I2(grp_reg_int_s_fu_3751_ap_return[7]),
        .I3(\tmp_100_1_i_i_reg_5197_reg[31] [7]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_1_i_i_reg_5197[31]_i_35 
       (.I0(grp_reg_int_s_fu_3751_ap_return[4]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [4]),
        .I2(grp_reg_int_s_fu_3751_ap_return[5]),
        .I3(\tmp_100_1_i_i_reg_5197_reg[31] [5]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_1_i_i_reg_5197[31]_i_36 
       (.I0(grp_reg_int_s_fu_3751_ap_return[2]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [2]),
        .I2(grp_reg_int_s_fu_3751_ap_return[3]),
        .I3(\tmp_100_1_i_i_reg_5197_reg[31] [3]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_1_i_i_reg_5197[31]_i_37 
       (.I0(grp_reg_int_s_fu_3751_ap_return[0]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [0]),
        .I2(grp_reg_int_s_fu_3751_ap_return[1]),
        .I3(\tmp_100_1_i_i_reg_5197_reg[31] [1]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_1_i_i_reg_5197[31]_i_4 
       (.I0(grp_reg_int_s_fu_3751_ap_return[31]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_1_i_i_reg_5197[31]_i_5 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_1_i_i_reg_5197[31]_i_6 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_1_i_i_reg_5197[31]_i_7 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_1_i_i_reg_5197[31]_i_8 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_1_i_i_reg_5197[31]_i_9 
       (.I0(\tmp_100_1_i_i_reg_5197_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3751_ap_return[31]),
        .O(\tmp_100_1_i_i_reg_5197[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_1_i_i_reg_5197[3]_i_1 
       (.I0(grp_reg_int_s_fu_3751_ap_return[3]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [3]),
        .I2(\tmp_100_1_i_i_max_int_s_fu_1100/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_1_i_i_reg_5197[4]_i_1 
       (.I0(grp_reg_int_s_fu_3751_ap_return[4]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [4]),
        .I2(\tmp_100_1_i_i_max_int_s_fu_1100/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_1_i_i_reg_5197[5]_i_1 
       (.I0(grp_reg_int_s_fu_3751_ap_return[5]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [5]),
        .I2(\tmp_100_1_i_i_max_int_s_fu_1100/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_1_i_i_reg_5197[6]_i_1 
       (.I0(grp_reg_int_s_fu_3751_ap_return[6]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [6]),
        .I2(\tmp_100_1_i_i_max_int_s_fu_1100/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_1_i_i_reg_5197[7]_i_1 
       (.I0(grp_reg_int_s_fu_3751_ap_return[7]),
        .I1(\tmp_100_1_i_i_reg_5197_reg[31] [7]),
        .I2(\tmp_100_1_i_i_max_int_s_fu_1100/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_100_1_i_i_reg_5197_reg[31]_i_12 
       (.CI(\tmp_100_1_i_i_reg_5197_reg[31]_i_21_n_0 ),
        .CO({\tmp_100_1_i_i_reg_5197_reg[31]_i_12_n_0 ,\tmp_100_1_i_i_reg_5197_reg[31]_i_12_n_1 ,\tmp_100_1_i_i_reg_5197_reg[31]_i_12_n_2 ,\tmp_100_1_i_i_reg_5197_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_1_i_i_reg_5197[31]_i_22_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_23_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_24_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_25_n_0 }),
        .O(\NLW_tmp_100_1_i_i_reg_5197_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_100_1_i_i_reg_5197[31]_i_26_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_27_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_28_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_29_n_0 }));
  CARRY4 \tmp_100_1_i_i_reg_5197_reg[31]_i_2 
       (.CI(\tmp_100_1_i_i_reg_5197_reg[31]_i_3_n_0 ),
        .CO({\tmp_100_1_i_i_max_int_s_fu_1100/p_0_in ,\tmp_100_1_i_i_reg_5197_reg[31]_i_2_n_1 ,\tmp_100_1_i_i_reg_5197_reg[31]_i_2_n_2 ,\tmp_100_1_i_i_reg_5197_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_1_i_i_reg_5197[31]_i_4_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_5_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_6_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_7_n_0 }),
        .O(\NLW_tmp_100_1_i_i_reg_5197_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_100_1_i_i_reg_5197[31]_i_8_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_9_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_10_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_11_n_0 }));
  CARRY4 \tmp_100_1_i_i_reg_5197_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_100_1_i_i_reg_5197_reg[31]_i_21_n_0 ,\tmp_100_1_i_i_reg_5197_reg[31]_i_21_n_1 ,\tmp_100_1_i_i_reg_5197_reg[31]_i_21_n_2 ,\tmp_100_1_i_i_reg_5197_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_1_i_i_reg_5197[31]_i_30_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_31_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_32_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_33_n_0 }),
        .O(\NLW_tmp_100_1_i_i_reg_5197_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_100_1_i_i_reg_5197[31]_i_34_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_35_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_36_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_37_n_0 }));
  CARRY4 \tmp_100_1_i_i_reg_5197_reg[31]_i_3 
       (.CI(\tmp_100_1_i_i_reg_5197_reg[31]_i_12_n_0 ),
        .CO({\tmp_100_1_i_i_reg_5197_reg[31]_i_3_n_0 ,\tmp_100_1_i_i_reg_5197_reg[31]_i_3_n_1 ,\tmp_100_1_i_i_reg_5197_reg[31]_i_3_n_2 ,\tmp_100_1_i_i_reg_5197_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_1_i_i_reg_5197[31]_i_13_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_14_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_15_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_16_n_0 }),
        .O(\NLW_tmp_100_1_i_i_reg_5197_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_100_1_i_i_reg_5197[31]_i_17_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_18_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_19_n_0 ,\tmp_100_1_i_i_reg_5197[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_54
   (Q,
    \ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] ,
    \ap_return_reg[31]_0 ,
    \tmp_81_i_i_reg_5212_reg[31] ,
    CO,
    DI,
    E,
    D,
    aclk,
    \ap_return_reg[31]_1 );
  output [8:0]Q;
  output [8:0]\ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]\tmp_81_i_i_reg_5212_reg[31] ;
  input [0:0]CO;
  input [0:0]DI;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]\ap_return_reg[31]_1 ;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]\ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] ;
  wire \ap_return[31]_i_10__9__0_n_0 ;
  wire \ap_return[31]_i_11__9__0_n_0 ;
  wire \ap_return[31]_i_13__9__0_n_0 ;
  wire \ap_return[31]_i_14__9__0_n_0 ;
  wire \ap_return[31]_i_15__9__0_n_0 ;
  wire \ap_return[31]_i_16__9__0_n_0 ;
  wire \ap_return[31]_i_17__9__0_n_0 ;
  wire \ap_return[31]_i_18__9__0_n_0 ;
  wire \ap_return[31]_i_19__9__0_n_0 ;
  wire \ap_return[31]_i_20__9__0_n_0 ;
  wire \ap_return[31]_i_22__9__0_n_0 ;
  wire \ap_return[31]_i_23__9__0_n_0 ;
  wire \ap_return[31]_i_24__9__0_n_0 ;
  wire \ap_return[31]_i_25__9__0_n_0 ;
  wire \ap_return[31]_i_26__9__0_n_0 ;
  wire \ap_return[31]_i_27__9__0_n_0 ;
  wire \ap_return[31]_i_28__9__0_n_0 ;
  wire \ap_return[31]_i_29__9__0_n_0 ;
  wire \ap_return[31]_i_30__16_n_0 ;
  wire \ap_return[31]_i_31__17_n_0 ;
  wire \ap_return[31]_i_32__17_n_0 ;
  wire \ap_return[31]_i_33__17_n_0 ;
  wire \ap_return[31]_i_34__17_n_0 ;
  wire \ap_return[31]_i_35__17_n_0 ;
  wire \ap_return[31]_i_36__17_n_0 ;
  wire \ap_return[31]_i_37__17_n_0 ;
  wire \ap_return[31]_i_4__9__0_n_0 ;
  wire \ap_return[31]_i_5__9__0_n_0 ;
  wire \ap_return[31]_i_6__9__0_n_0 ;
  wire \ap_return[31]_i_7__9__0_n_0 ;
  wire \ap_return[31]_i_8__9__0_n_0 ;
  wire \ap_return[31]_i_9__9__0_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \ap_return_reg[31]_i_12__16_n_0 ;
  wire \ap_return_reg[31]_i_12__16_n_1 ;
  wire \ap_return_reg[31]_i_12__16_n_2 ;
  wire \ap_return_reg[31]_i_12__16_n_3 ;
  wire \ap_return_reg[31]_i_21__16_n_0 ;
  wire \ap_return_reg[31]_i_21__16_n_1 ;
  wire \ap_return_reg[31]_i_21__16_n_2 ;
  wire \ap_return_reg[31]_i_21__16_n_3 ;
  wire \ap_return_reg[31]_i_2__16_n_1 ;
  wire \ap_return_reg[31]_i_2__16_n_2 ;
  wire \ap_return_reg[31]_i_2__16_n_3 ;
  wire \ap_return_reg[31]_i_3__17_n_0 ;
  wire \ap_return_reg[31]_i_3__17_n_1 ;
  wire \ap_return_reg[31]_i_3__17_n_2 ;
  wire \ap_return_reg[31]_i_3__17_n_3 ;
  wire \tmp_81_7_i_i_min_int_s_fu_759/p_0_in ;
  wire \tmp_81_i_i_min_int_s_fu_771/p_0_in ;
  wire \tmp_81_i_i_reg_5212[31]_i_10_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_11_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_13_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_14_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_15_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_16_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_17_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_18_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_19_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_20_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_22_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_23_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_24_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_25_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_26_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_27_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_28_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_29_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_5_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_6_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_7_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_8_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_9_n_0 ;
  wire [8:0]\tmp_81_i_i_reg_5212_reg[31] ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_12_n_0 ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_12_n_1 ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_12_n_2 ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_12_n_3 ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_2_n_1 ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_2_n_2 ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_2_n_3 ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_3_n_0 ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_3_n_1 ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_3_n_2 ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__16_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__16_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__16_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_i_i_reg_5212_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_i_i_reg_5212_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_i_i_reg_5212_reg[31]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__17 
       (.I0(\ap_return_reg[31]_1 [0]),
        .I1(Q[0]),
        .I2(\tmp_81_7_i_i_min_int_s_fu_759/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__17 
       (.I0(\ap_return_reg[31]_1 [1]),
        .I1(Q[1]),
        .I2(\tmp_81_7_i_i_min_int_s_fu_759/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__17 
       (.I0(\ap_return_reg[31]_1 [2]),
        .I1(Q[2]),
        .I2(\tmp_81_7_i_i_min_int_s_fu_759/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_10__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_11__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_13__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_14__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_15__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_16__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_17__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_18__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_19__9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__16 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .I2(\tmp_81_7_i_i_min_int_s_fu_759/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_20__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_22__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_23__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_24__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_25__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_26__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_27__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_28__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_29__9__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__16 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_1 [6]),
        .I2(\ap_return_reg[31]_1 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_30__16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__17 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_1 [4]),
        .I2(\ap_return_reg[31]_1 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_31__17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__17 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_1 [2]),
        .I2(\ap_return_reg[31]_1 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_32__17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__17 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_1 [0]),
        .I2(\ap_return_reg[31]_1 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_33__17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__17 
       (.I0(Q[6]),
        .I1(\ap_return_reg[31]_1 [6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_1 [7]),
        .O(\ap_return[31]_i_34__17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__17 
       (.I0(Q[4]),
        .I1(\ap_return_reg[31]_1 [4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_1 [5]),
        .O(\ap_return[31]_i_35__17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__17 
       (.I0(Q[2]),
        .I1(\ap_return_reg[31]_1 [2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_1 [3]),
        .O(\ap_return[31]_i_36__17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__17 
       (.I0(Q[0]),
        .I1(\ap_return_reg[31]_1 [0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_1 [1]),
        .O(\ap_return[31]_i_37__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__9__0 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_1 [8]),
        .O(\ap_return[31]_i_4__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_5__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_6__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_7__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_8__9__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__9__0 
       (.I0(\ap_return_reg[31]_1 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_9__9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__17 
       (.I0(\ap_return_reg[31]_1 [3]),
        .I1(Q[3]),
        .I2(\tmp_81_7_i_i_min_int_s_fu_759/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__17 
       (.I0(\ap_return_reg[31]_1 [4]),
        .I1(Q[4]),
        .I2(\tmp_81_7_i_i_min_int_s_fu_759/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__17 
       (.I0(\ap_return_reg[31]_1 [5]),
        .I1(Q[5]),
        .I2(\tmp_81_7_i_i_min_int_s_fu_759/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__17 
       (.I0(\ap_return_reg[31]_1 [6]),
        .I1(Q[6]),
        .I2(\tmp_81_7_i_i_min_int_s_fu_759/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__17 
       (.I0(\ap_return_reg[31]_1 [7]),
        .I1(Q[7]),
        .I2(\tmp_81_7_i_i_min_int_s_fu_759/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_min4_7_reg_5142_reg[31] [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__16 
       (.CI(\ap_return_reg[31]_i_21__16_n_0 ),
        .CO({\ap_return_reg[31]_i_12__16_n_0 ,\ap_return_reg[31]_i_12__16_n_1 ,\ap_return_reg[31]_i_12__16_n_2 ,\ap_return_reg[31]_i_12__16_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__9__0_n_0 ,\ap_return[31]_i_23__9__0_n_0 ,\ap_return[31]_i_24__9__0_n_0 ,\ap_return[31]_i_25__9__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__16_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__9__0_n_0 ,\ap_return[31]_i_27__9__0_n_0 ,\ap_return[31]_i_28__9__0_n_0 ,\ap_return[31]_i_29__9__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__16 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__16_n_0 ,\ap_return_reg[31]_i_21__16_n_1 ,\ap_return_reg[31]_i_21__16_n_2 ,\ap_return_reg[31]_i_21__16_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__16_n_0 ,\ap_return[31]_i_31__17_n_0 ,\ap_return[31]_i_32__17_n_0 ,\ap_return[31]_i_33__17_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__16_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__17_n_0 ,\ap_return[31]_i_35__17_n_0 ,\ap_return[31]_i_36__17_n_0 ,\ap_return[31]_i_37__17_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__16 
       (.CI(\ap_return_reg[31]_i_3__17_n_0 ),
        .CO({\tmp_81_7_i_i_min_int_s_fu_759/p_0_in ,\ap_return_reg[31]_i_2__16_n_1 ,\ap_return_reg[31]_i_2__16_n_2 ,\ap_return_reg[31]_i_2__16_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__9__0_n_0 ,\ap_return[31]_i_5__9__0_n_0 ,\ap_return[31]_i_6__9__0_n_0 ,\ap_return[31]_i_7__9__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__16_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__9__0_n_0 ,\ap_return[31]_i_9__9__0_n_0 ,\ap_return[31]_i_10__9__0_n_0 ,\ap_return[31]_i_11__9__0_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__17 
       (.CI(\ap_return_reg[31]_i_12__16_n_0 ),
        .CO({\ap_return_reg[31]_i_3__17_n_0 ,\ap_return_reg[31]_i_3__17_n_1 ,\ap_return_reg[31]_i_3__17_n_2 ,\ap_return_reg[31]_i_3__17_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__9__0_n_0 ,\ap_return[31]_i_14__9__0_n_0 ,\ap_return[31]_i_15__9__0_n_0 ,\ap_return[31]_i_16__9__0_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__17_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__9__0_n_0 ,\ap_return[31]_i_18__9__0_n_0 ,\ap_return[31]_i_19__9__0_n_0 ,\ap_return[31]_i_20__9__0_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_i_i_reg_5212[0]_i_1 
       (.I0(Q[0]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [0]),
        .I2(\tmp_81_i_i_min_int_s_fu_771/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_i_i_reg_5212[1]_i_1 
       (.I0(Q[1]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [1]),
        .I2(\tmp_81_i_i_min_int_s_fu_771/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_i_i_reg_5212[2]_i_1 
       (.I0(Q[2]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [2]),
        .I2(\tmp_81_i_i_min_int_s_fu_771/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_i_i_reg_5212[31]_i_1 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .I2(\tmp_81_i_i_min_int_s_fu_771/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_i_i_reg_5212[31]_i_10 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_i_i_reg_5212[31]_i_11 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_i_i_reg_5212[31]_i_13 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_i_i_reg_5212[31]_i_14 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_i_i_reg_5212[31]_i_15 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_i_i_reg_5212[31]_i_16 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_i_i_reg_5212[31]_i_17 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_i_i_reg_5212[31]_i_18 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_i_i_reg_5212[31]_i_19 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_i_i_reg_5212[31]_i_20 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_i_i_reg_5212[31]_i_22 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_i_i_reg_5212[31]_i_23 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_i_i_reg_5212[31]_i_24 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_i_i_reg_5212[31]_i_25 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_i_i_reg_5212[31]_i_26 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_i_i_reg_5212[31]_i_27 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_i_i_reg_5212[31]_i_28 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_i_i_reg_5212[31]_i_29 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_i_i_reg_5212[31]_i_5 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_i_i_reg_5212[31]_i_6 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_i_i_reg_5212[31]_i_7 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_i_i_reg_5212[31]_i_8 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_i_i_reg_5212[31]_i_9 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [8]),
        .O(\tmp_81_i_i_reg_5212[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_i_i_reg_5212[3]_i_1 
       (.I0(Q[3]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [3]),
        .I2(\tmp_81_i_i_min_int_s_fu_771/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_i_i_reg_5212[4]_i_1 
       (.I0(Q[4]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [4]),
        .I2(\tmp_81_i_i_min_int_s_fu_771/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_i_i_reg_5212[5]_i_1 
       (.I0(Q[5]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [5]),
        .I2(\tmp_81_i_i_min_int_s_fu_771/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_i_i_reg_5212[6]_i_1 
       (.I0(Q[6]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [6]),
        .I2(\tmp_81_i_i_min_int_s_fu_771/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_i_i_reg_5212[7]_i_1 
       (.I0(Q[7]),
        .I1(\tmp_81_i_i_reg_5212_reg[31] [7]),
        .I2(\tmp_81_i_i_min_int_s_fu_771/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_81_i_i_reg_5212_reg[31]_i_12 
       (.CI(CO),
        .CO({\tmp_81_i_i_reg_5212_reg[31]_i_12_n_0 ,\tmp_81_i_i_reg_5212_reg[31]_i_12_n_1 ,\tmp_81_i_i_reg_5212_reg[31]_i_12_n_2 ,\tmp_81_i_i_reg_5212_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_i_i_reg_5212[31]_i_22_n_0 ,\tmp_81_i_i_reg_5212[31]_i_23_n_0 ,\tmp_81_i_i_reg_5212[31]_i_24_n_0 ,\tmp_81_i_i_reg_5212[31]_i_25_n_0 }),
        .O(\NLW_tmp_81_i_i_reg_5212_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_81_i_i_reg_5212[31]_i_26_n_0 ,\tmp_81_i_i_reg_5212[31]_i_27_n_0 ,\tmp_81_i_i_reg_5212[31]_i_28_n_0 ,\tmp_81_i_i_reg_5212[31]_i_29_n_0 }));
  CARRY4 \tmp_81_i_i_reg_5212_reg[31]_i_2 
       (.CI(\tmp_81_i_i_reg_5212_reg[31]_i_3_n_0 ),
        .CO({\tmp_81_i_i_min_int_s_fu_771/p_0_in ,\tmp_81_i_i_reg_5212_reg[31]_i_2_n_1 ,\tmp_81_i_i_reg_5212_reg[31]_i_2_n_2 ,\tmp_81_i_i_reg_5212_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\tmp_81_i_i_reg_5212[31]_i_5_n_0 ,\tmp_81_i_i_reg_5212[31]_i_6_n_0 ,\tmp_81_i_i_reg_5212[31]_i_7_n_0 }),
        .O(\NLW_tmp_81_i_i_reg_5212_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_81_i_i_reg_5212[31]_i_8_n_0 ,\tmp_81_i_i_reg_5212[31]_i_9_n_0 ,\tmp_81_i_i_reg_5212[31]_i_10_n_0 ,\tmp_81_i_i_reg_5212[31]_i_11_n_0 }));
  CARRY4 \tmp_81_i_i_reg_5212_reg[31]_i_3 
       (.CI(\tmp_81_i_i_reg_5212_reg[31]_i_12_n_0 ),
        .CO({\tmp_81_i_i_reg_5212_reg[31]_i_3_n_0 ,\tmp_81_i_i_reg_5212_reg[31]_i_3_n_1 ,\tmp_81_i_i_reg_5212_reg[31]_i_3_n_2 ,\tmp_81_i_i_reg_5212_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_i_i_reg_5212[31]_i_13_n_0 ,\tmp_81_i_i_reg_5212[31]_i_14_n_0 ,\tmp_81_i_i_reg_5212[31]_i_15_n_0 ,\tmp_81_i_i_reg_5212[31]_i_16_n_0 }),
        .O(\NLW_tmp_81_i_i_reg_5212_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_81_i_i_reg_5212[31]_i_17_n_0 ,\tmp_81_i_i_reg_5212[31]_i_18_n_0 ,\tmp_81_i_i_reg_5212[31]_i_19_n_0 ,\tmp_81_i_i_reg_5212[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_55
   (Q,
    DI,
    CO,
    \ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] ,
    \tmp_83_i_i_reg_5217_reg[31]_i_2 ,
    E,
    D,
    aclk,
    \ap_return_reg[31]_0 );
  output [8:0]Q;
  output [0:0]DI;
  output [0:0]CO;
  output [8:0]\ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] ;
  input [8:0]\tmp_83_i_i_reg_5217_reg[31]_i_2 ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]\ap_return_reg[31]_0 ;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]\ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] ;
  wire \ap_return[31]_i_10__20_n_0 ;
  wire \ap_return[31]_i_11__20_n_0 ;
  wire \ap_return[31]_i_13__20_n_0 ;
  wire \ap_return[31]_i_14__20_n_0 ;
  wire \ap_return[31]_i_15__20_n_0 ;
  wire \ap_return[31]_i_16__20_n_0 ;
  wire \ap_return[31]_i_17__20_n_0 ;
  wire \ap_return[31]_i_18__20_n_0 ;
  wire \ap_return[31]_i_19__20_n_0 ;
  wire \ap_return[31]_i_20__20_n_0 ;
  wire \ap_return[31]_i_22__20_n_0 ;
  wire \ap_return[31]_i_23__20_n_0 ;
  wire \ap_return[31]_i_24__20_n_0 ;
  wire \ap_return[31]_i_25__20_n_0 ;
  wire \ap_return[31]_i_26__20_n_0 ;
  wire \ap_return[31]_i_27__20_n_0 ;
  wire \ap_return[31]_i_28__20_n_0 ;
  wire \ap_return[31]_i_29__20_n_0 ;
  wire \ap_return[31]_i_30__35_n_0 ;
  wire \ap_return[31]_i_31__36_n_0 ;
  wire \ap_return[31]_i_32__36_n_0 ;
  wire \ap_return[31]_i_33__36_n_0 ;
  wire \ap_return[31]_i_34__36_n_0 ;
  wire \ap_return[31]_i_35__36_n_0 ;
  wire \ap_return[31]_i_36__36_n_0 ;
  wire \ap_return[31]_i_37__36_n_0 ;
  wire \ap_return[31]_i_4__20_n_0 ;
  wire \ap_return[31]_i_5__20_n_0 ;
  wire \ap_return[31]_i_6__20_n_0 ;
  wire \ap_return[31]_i_7__20_n_0 ;
  wire \ap_return[31]_i_8__20_n_0 ;
  wire \ap_return[31]_i_9__20_n_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \ap_return_reg[31]_i_12__35_n_0 ;
  wire \ap_return_reg[31]_i_12__35_n_1 ;
  wire \ap_return_reg[31]_i_12__35_n_2 ;
  wire \ap_return_reg[31]_i_12__35_n_3 ;
  wire \ap_return_reg[31]_i_21__35_n_0 ;
  wire \ap_return_reg[31]_i_21__35_n_1 ;
  wire \ap_return_reg[31]_i_21__35_n_2 ;
  wire \ap_return_reg[31]_i_21__35_n_3 ;
  wire \ap_return_reg[31]_i_2__35_n_1 ;
  wire \ap_return_reg[31]_i_2__35_n_2 ;
  wire \ap_return_reg[31]_i_2__35_n_3 ;
  wire \ap_return_reg[31]_i_3__36_n_0 ;
  wire \ap_return_reg[31]_i_3__36_n_1 ;
  wire \ap_return_reg[31]_i_3__36_n_2 ;
  wire \ap_return_reg[31]_i_3__36_n_3 ;
  wire \tmp_83_7_i_i_max_int_s_fu_1106/p_0_in ;
  wire \tmp_83_i_i_reg_5217[31]_i_30_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_31_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_32_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_33_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_34_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_35_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_36_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_37_n_0 ;
  wire [8:0]\tmp_83_i_i_reg_5217_reg[31]_i_2 ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_21_n_1 ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_21_n_2 ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_21_n_3 ;
  wire [3:0]\NLW_ap_return_reg[31]_i_12__35_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_21__35_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_2__35_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_reg[31]_i_3__36_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_i_i_reg_5217_reg[31]_i_21_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[0]_i_1__36 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(Q[0]),
        .I2(\tmp_83_7_i_i_max_int_s_fu_1106/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[1]_i_1__36 
       (.I0(\ap_return_reg[31]_0 [1]),
        .I1(Q[1]),
        .I2(\tmp_83_7_i_i_max_int_s_fu_1106/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[2]_i_1__36 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(Q[2]),
        .I2(\tmp_83_7_i_i_max_int_s_fu_1106/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_10__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_10__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_11__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_11__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_13__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_13__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_14__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_14__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_15__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_15__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_16__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_16__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_17__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_17__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_18__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_18__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_19__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_19__20_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[31]_i_1__35 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .I2(\tmp_83_7_i_i_max_int_s_fu_1106/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_20__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_20__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_22__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_22__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_23__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_23__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_24__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_24__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_25__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_25__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_26__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_26__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_27__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_27__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_28__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_28__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_29__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_29__20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_30__35 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_return_reg[31]_0 [7]),
        .O(\ap_return[31]_i_30__35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_31__36 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_return_reg[31]_0 [5]),
        .O(\ap_return[31]_i_31__36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_32__36 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_return_reg[31]_0 [3]),
        .O(\ap_return[31]_i_32__36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_return[31]_i_33__36 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_return_reg[31]_0 [1]),
        .O(\ap_return[31]_i_33__36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_34__36 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(Q[6]),
        .I2(\ap_return_reg[31]_0 [7]),
        .I3(Q[7]),
        .O(\ap_return[31]_i_34__36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_35__36 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(Q[4]),
        .I2(\ap_return_reg[31]_0 [5]),
        .I3(Q[5]),
        .O(\ap_return[31]_i_35__36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_36__36 
       (.I0(\ap_return_reg[31]_0 [2]),
        .I1(Q[2]),
        .I2(\ap_return_reg[31]_0 [3]),
        .I3(Q[3]),
        .O(\ap_return[31]_i_36__36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_return[31]_i_37__36 
       (.I0(\ap_return_reg[31]_0 [0]),
        .I1(Q[0]),
        .I2(\ap_return_reg[31]_0 [1]),
        .I3(Q[1]),
        .O(\ap_return[31]_i_37__36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_4__20 
       (.I0(\ap_return_reg[31]_0 [8]),
        .I1(Q[8]),
        .O(\ap_return[31]_i_4__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_5__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_5__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_6__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_6__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_return[31]_i_7__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_7__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_8__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_8__20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return[31]_i_9__20 
       (.I0(Q[8]),
        .I1(\ap_return_reg[31]_0 [8]),
        .O(\ap_return[31]_i_9__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[3]_i_1__36 
       (.I0(\ap_return_reg[31]_0 [3]),
        .I1(Q[3]),
        .I2(\tmp_83_7_i_i_max_int_s_fu_1106/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[4]_i_1__36 
       (.I0(\ap_return_reg[31]_0 [4]),
        .I1(Q[4]),
        .I2(\tmp_83_7_i_i_max_int_s_fu_1106/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[5]_i_1__36 
       (.I0(\ap_return_reg[31]_0 [5]),
        .I1(Q[5]),
        .I2(\tmp_83_7_i_i_max_int_s_fu_1106/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[6]_i_1__36 
       (.I0(\ap_return_reg[31]_0 [6]),
        .I1(Q[6]),
        .I2(\tmp_83_7_i_i_max_int_s_fu_1106/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return[7]_i_1__36 
       (.I0(\ap_return_reg[31]_0 [7]),
        .I1(Q[7]),
        .I2(\tmp_83_7_i_i_max_int_s_fu_1106/p_0_in ),
        .O(\ap_reg_pp0_iter11_flag_d_max4_7_reg_5147_reg[31] [7]));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \ap_return_reg[31]_i_12__35 
       (.CI(\ap_return_reg[31]_i_21__35_n_0 ),
        .CO({\ap_return_reg[31]_i_12__35_n_0 ,\ap_return_reg[31]_i_12__35_n_1 ,\ap_return_reg[31]_i_12__35_n_2 ,\ap_return_reg[31]_i_12__35_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_22__20_n_0 ,\ap_return[31]_i_23__20_n_0 ,\ap_return[31]_i_24__20_n_0 ,\ap_return[31]_i_25__20_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_12__35_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_26__20_n_0 ,\ap_return[31]_i_27__20_n_0 ,\ap_return[31]_i_28__20_n_0 ,\ap_return[31]_i_29__20_n_0 }));
  CARRY4 \ap_return_reg[31]_i_21__35 
       (.CI(1'b0),
        .CO({\ap_return_reg[31]_i_21__35_n_0 ,\ap_return_reg[31]_i_21__35_n_1 ,\ap_return_reg[31]_i_21__35_n_2 ,\ap_return_reg[31]_i_21__35_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_30__35_n_0 ,\ap_return[31]_i_31__36_n_0 ,\ap_return[31]_i_32__36_n_0 ,\ap_return[31]_i_33__36_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_21__35_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_34__36_n_0 ,\ap_return[31]_i_35__36_n_0 ,\ap_return[31]_i_36__36_n_0 ,\ap_return[31]_i_37__36_n_0 }));
  CARRY4 \ap_return_reg[31]_i_2__35 
       (.CI(\ap_return_reg[31]_i_3__36_n_0 ),
        .CO({\tmp_83_7_i_i_max_int_s_fu_1106/p_0_in ,\ap_return_reg[31]_i_2__35_n_1 ,\ap_return_reg[31]_i_2__35_n_2 ,\ap_return_reg[31]_i_2__35_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_4__20_n_0 ,\ap_return[31]_i_5__20_n_0 ,\ap_return[31]_i_6__20_n_0 ,\ap_return[31]_i_7__20_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_2__35_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_8__20_n_0 ,\ap_return[31]_i_9__20_n_0 ,\ap_return[31]_i_10__20_n_0 ,\ap_return[31]_i_11__20_n_0 }));
  CARRY4 \ap_return_reg[31]_i_3__36 
       (.CI(\ap_return_reg[31]_i_12__35_n_0 ),
        .CO({\ap_return_reg[31]_i_3__36_n_0 ,\ap_return_reg[31]_i_3__36_n_1 ,\ap_return_reg[31]_i_3__36_n_2 ,\ap_return_reg[31]_i_3__36_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_return[31]_i_13__20_n_0 ,\ap_return[31]_i_14__20_n_0 ,\ap_return[31]_i_15__20_n_0 ,\ap_return[31]_i_16__20_n_0 }),
        .O(\NLW_ap_return_reg[31]_i_3__36_O_UNCONNECTED [3:0]),
        .S({\ap_return[31]_i_17__20_n_0 ,\ap_return[31]_i_18__20_n_0 ,\ap_return[31]_i_19__20_n_0 ,\ap_return[31]_i_20__20_n_0 }));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_i_i_reg_5217[31]_i_30 
       (.I0(Q[6]),
        .I1(\tmp_83_i_i_reg_5217_reg[31]_i_2 [6]),
        .I2(\tmp_83_i_i_reg_5217_reg[31]_i_2 [7]),
        .I3(Q[7]),
        .O(\tmp_83_i_i_reg_5217[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_i_i_reg_5217[31]_i_31 
       (.I0(Q[4]),
        .I1(\tmp_83_i_i_reg_5217_reg[31]_i_2 [4]),
        .I2(\tmp_83_i_i_reg_5217_reg[31]_i_2 [5]),
        .I3(Q[5]),
        .O(\tmp_83_i_i_reg_5217[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_i_i_reg_5217[31]_i_32 
       (.I0(Q[2]),
        .I1(\tmp_83_i_i_reg_5217_reg[31]_i_2 [2]),
        .I2(\tmp_83_i_i_reg_5217_reg[31]_i_2 [3]),
        .I3(Q[3]),
        .O(\tmp_83_i_i_reg_5217[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_i_i_reg_5217[31]_i_33 
       (.I0(Q[0]),
        .I1(\tmp_83_i_i_reg_5217_reg[31]_i_2 [0]),
        .I2(\tmp_83_i_i_reg_5217_reg[31]_i_2 [1]),
        .I3(Q[1]),
        .O(\tmp_83_i_i_reg_5217[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_i_i_reg_5217[31]_i_34 
       (.I0(Q[6]),
        .I1(\tmp_83_i_i_reg_5217_reg[31]_i_2 [6]),
        .I2(Q[7]),
        .I3(\tmp_83_i_i_reg_5217_reg[31]_i_2 [7]),
        .O(\tmp_83_i_i_reg_5217[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_i_i_reg_5217[31]_i_35 
       (.I0(Q[4]),
        .I1(\tmp_83_i_i_reg_5217_reg[31]_i_2 [4]),
        .I2(Q[5]),
        .I3(\tmp_83_i_i_reg_5217_reg[31]_i_2 [5]),
        .O(\tmp_83_i_i_reg_5217[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_i_i_reg_5217[31]_i_36 
       (.I0(Q[2]),
        .I1(\tmp_83_i_i_reg_5217_reg[31]_i_2 [2]),
        .I2(Q[3]),
        .I3(\tmp_83_i_i_reg_5217_reg[31]_i_2 [3]),
        .O(\tmp_83_i_i_reg_5217[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_i_i_reg_5217[31]_i_37 
       (.I0(Q[0]),
        .I1(\tmp_83_i_i_reg_5217_reg[31]_i_2 [0]),
        .I2(Q[1]),
        .I3(\tmp_83_i_i_reg_5217_reg[31]_i_2 [1]),
        .O(\tmp_83_i_i_reg_5217[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_i_i_reg_5217[31]_i_4 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31]_i_2 [8]),
        .O(DI));
  CARRY4 \tmp_83_i_i_reg_5217_reg[31]_i_21 
       (.CI(1'b0),
        .CO({CO,\tmp_83_i_i_reg_5217_reg[31]_i_21_n_1 ,\tmp_83_i_i_reg_5217_reg[31]_i_21_n_2 ,\tmp_83_i_i_reg_5217_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_i_i_reg_5217[31]_i_30_n_0 ,\tmp_83_i_i_reg_5217[31]_i_31_n_0 ,\tmp_83_i_i_reg_5217[31]_i_32_n_0 ,\tmp_83_i_i_reg_5217[31]_i_33_n_0 }),
        .O(\NLW_tmp_83_i_i_reg_5217_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_83_i_i_reg_5217[31]_i_34_n_0 ,\tmp_83_i_i_reg_5217[31]_i_35_n_0 ,\tmp_83_i_i_reg_5217[31]_i_36_n_0 ,\tmp_83_i_i_reg_5217[31]_i_37_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_56
   (\flag_d_min4_9_reg_5172_reg[31] ,
    \ap_return_reg[31]_0 ,
    E,
    D,
    aclk,
    Q,
    \tmp_81_2_i_i_reg_5222_reg[31] );
  output [8:0]\flag_d_min4_9_reg_5172_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]Q;
  input [8:0]\tmp_81_2_i_i_reg_5222_reg[31] ;

  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\flag_d_min4_9_reg_5172_reg[31] ;
  wire [31:0]grp_reg_int_s_fu_3775_ap_return;
  wire \tmp_81_2_i_i_min_int_s_fu_777/p_0_in ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_10_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_11_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_13_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_14_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_15_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_16_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_17_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_18_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_19_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_20_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_22_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_23_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_24_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_25_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_26_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_27_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_28_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_29_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_30_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_31_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_32_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_33_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_34_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_35_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_36_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_37_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_4_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_5_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_6_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_7_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_8_n_0 ;
  wire \tmp_81_2_i_i_reg_5222[31]_i_9_n_0 ;
  wire [8:0]\tmp_81_2_i_i_reg_5222_reg[31] ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_12_n_0 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_12_n_1 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_12_n_2 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_12_n_3 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_21_n_0 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_21_n_1 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_21_n_2 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_21_n_3 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_2_n_1 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_2_n_2 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_2_n_3 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_3_n_0 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_3_n_1 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_3_n_2 ;
  wire \tmp_81_2_i_i_reg_5222_reg[31]_i_3_n_3 ;
  wire \tmp_81_9_i_i_min_int_s_fu_765/p_0_in ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_10_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_11_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_12_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_14_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_15_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_16_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_17_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_18_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_19_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_20_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_21_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_23_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_24_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_25_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_26_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_27_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_28_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_29_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_30_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_31_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_32_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_33_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_34_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_35_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_36_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_37_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_38_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_5_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_6_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_7_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_8_n_0 ;
  wire \tmp_81_9_i_i_reg_5202[31]_i_9_n_0 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_13_n_0 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_13_n_1 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_13_n_2 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_13_n_3 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_22_n_0 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_22_n_1 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_22_n_2 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_22_n_3 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_3_n_1 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_3_n_2 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_3_n_3 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_4_n_0 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_4_n_1 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_4_n_2 ;
  wire \tmp_81_9_i_i_reg_5202_reg[31]_i_4_n_3 ;
  wire [3:0]\NLW_tmp_81_2_i_i_reg_5222_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_2_i_i_reg_5222_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_2_i_i_reg_5222_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_2_i_i_reg_5222_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_9_i_i_reg_5202_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_9_i_i_reg_5202_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_9_i_i_reg_5202_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_9_i_i_reg_5202_reg[31]_i_4_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(grp_reg_int_s_fu_3775_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(grp_reg_int_s_fu_3775_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(grp_reg_int_s_fu_3775_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(grp_reg_int_s_fu_3775_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(grp_reg_int_s_fu_3775_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(grp_reg_int_s_fu_3775_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(grp_reg_int_s_fu_3775_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(grp_reg_int_s_fu_3775_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(grp_reg_int_s_fu_3775_ap_return[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_2_i_i_reg_5222[0]_i_1 
       (.I0(grp_reg_int_s_fu_3775_ap_return[0]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [0]),
        .I2(\tmp_81_2_i_i_min_int_s_fu_777/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_2_i_i_reg_5222[1]_i_1 
       (.I0(grp_reg_int_s_fu_3775_ap_return[1]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [1]),
        .I2(\tmp_81_2_i_i_min_int_s_fu_777/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_2_i_i_reg_5222[2]_i_1 
       (.I0(grp_reg_int_s_fu_3775_ap_return[2]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [2]),
        .I2(\tmp_81_2_i_i_min_int_s_fu_777/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_2_i_i_reg_5222[31]_i_1 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .I2(\tmp_81_2_i_i_min_int_s_fu_777/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_2_i_i_reg_5222[31]_i_10 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_2_i_i_reg_5222[31]_i_11 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_2_i_i_reg_5222[31]_i_13 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_2_i_i_reg_5222[31]_i_14 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_2_i_i_reg_5222[31]_i_15 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_2_i_i_reg_5222[31]_i_16 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_2_i_i_reg_5222[31]_i_17 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_2_i_i_reg_5222[31]_i_18 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_2_i_i_reg_5222[31]_i_19 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_2_i_i_reg_5222[31]_i_20 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_2_i_i_reg_5222[31]_i_22 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_2_i_i_reg_5222[31]_i_23 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_2_i_i_reg_5222[31]_i_24 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_2_i_i_reg_5222[31]_i_25 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_2_i_i_reg_5222[31]_i_26 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_2_i_i_reg_5222[31]_i_27 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_2_i_i_reg_5222[31]_i_28 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_2_i_i_reg_5222[31]_i_29 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_2_i_i_reg_5222[31]_i_30 
       (.I0(\tmp_81_2_i_i_reg_5222_reg[31] [6]),
        .I1(grp_reg_int_s_fu_3775_ap_return[6]),
        .I2(grp_reg_int_s_fu_3775_ap_return[7]),
        .I3(\tmp_81_2_i_i_reg_5222_reg[31] [7]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_2_i_i_reg_5222[31]_i_31 
       (.I0(\tmp_81_2_i_i_reg_5222_reg[31] [4]),
        .I1(grp_reg_int_s_fu_3775_ap_return[4]),
        .I2(grp_reg_int_s_fu_3775_ap_return[5]),
        .I3(\tmp_81_2_i_i_reg_5222_reg[31] [5]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_2_i_i_reg_5222[31]_i_32 
       (.I0(\tmp_81_2_i_i_reg_5222_reg[31] [2]),
        .I1(grp_reg_int_s_fu_3775_ap_return[2]),
        .I2(grp_reg_int_s_fu_3775_ap_return[3]),
        .I3(\tmp_81_2_i_i_reg_5222_reg[31] [3]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_2_i_i_reg_5222[31]_i_33 
       (.I0(\tmp_81_2_i_i_reg_5222_reg[31] [0]),
        .I1(grp_reg_int_s_fu_3775_ap_return[0]),
        .I2(grp_reg_int_s_fu_3775_ap_return[1]),
        .I3(\tmp_81_2_i_i_reg_5222_reg[31] [1]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_2_i_i_reg_5222[31]_i_34 
       (.I0(\tmp_81_2_i_i_reg_5222_reg[31] [6]),
        .I1(grp_reg_int_s_fu_3775_ap_return[6]),
        .I2(\tmp_81_2_i_i_reg_5222_reg[31] [7]),
        .I3(grp_reg_int_s_fu_3775_ap_return[7]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_2_i_i_reg_5222[31]_i_35 
       (.I0(\tmp_81_2_i_i_reg_5222_reg[31] [4]),
        .I1(grp_reg_int_s_fu_3775_ap_return[4]),
        .I2(\tmp_81_2_i_i_reg_5222_reg[31] [5]),
        .I3(grp_reg_int_s_fu_3775_ap_return[5]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_2_i_i_reg_5222[31]_i_36 
       (.I0(\tmp_81_2_i_i_reg_5222_reg[31] [2]),
        .I1(grp_reg_int_s_fu_3775_ap_return[2]),
        .I2(\tmp_81_2_i_i_reg_5222_reg[31] [3]),
        .I3(grp_reg_int_s_fu_3775_ap_return[3]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_2_i_i_reg_5222[31]_i_37 
       (.I0(\tmp_81_2_i_i_reg_5222_reg[31] [0]),
        .I1(grp_reg_int_s_fu_3775_ap_return[0]),
        .I2(\tmp_81_2_i_i_reg_5222_reg[31] [1]),
        .I3(grp_reg_int_s_fu_3775_ap_return[1]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_2_i_i_reg_5222[31]_i_4 
       (.I0(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_2_i_i_reg_5222[31]_i_5 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_2_i_i_reg_5222[31]_i_6 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_2_i_i_reg_5222[31]_i_7 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_2_i_i_reg_5222[31]_i_8 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_2_i_i_reg_5222[31]_i_9 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [8]),
        .O(\tmp_81_2_i_i_reg_5222[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_2_i_i_reg_5222[3]_i_1 
       (.I0(grp_reg_int_s_fu_3775_ap_return[3]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [3]),
        .I2(\tmp_81_2_i_i_min_int_s_fu_777/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_2_i_i_reg_5222[4]_i_1 
       (.I0(grp_reg_int_s_fu_3775_ap_return[4]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [4]),
        .I2(\tmp_81_2_i_i_min_int_s_fu_777/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_2_i_i_reg_5222[5]_i_1 
       (.I0(grp_reg_int_s_fu_3775_ap_return[5]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [5]),
        .I2(\tmp_81_2_i_i_min_int_s_fu_777/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_2_i_i_reg_5222[6]_i_1 
       (.I0(grp_reg_int_s_fu_3775_ap_return[6]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [6]),
        .I2(\tmp_81_2_i_i_min_int_s_fu_777/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_2_i_i_reg_5222[7]_i_1 
       (.I0(grp_reg_int_s_fu_3775_ap_return[7]),
        .I1(\tmp_81_2_i_i_reg_5222_reg[31] [7]),
        .I2(\tmp_81_2_i_i_min_int_s_fu_777/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_81_2_i_i_reg_5222_reg[31]_i_12 
       (.CI(\tmp_81_2_i_i_reg_5222_reg[31]_i_21_n_0 ),
        .CO({\tmp_81_2_i_i_reg_5222_reg[31]_i_12_n_0 ,\tmp_81_2_i_i_reg_5222_reg[31]_i_12_n_1 ,\tmp_81_2_i_i_reg_5222_reg[31]_i_12_n_2 ,\tmp_81_2_i_i_reg_5222_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_2_i_i_reg_5222[31]_i_22_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_23_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_24_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_25_n_0 }),
        .O(\NLW_tmp_81_2_i_i_reg_5222_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_81_2_i_i_reg_5222[31]_i_26_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_27_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_28_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_29_n_0 }));
  CARRY4 \tmp_81_2_i_i_reg_5222_reg[31]_i_2 
       (.CI(\tmp_81_2_i_i_reg_5222_reg[31]_i_3_n_0 ),
        .CO({\tmp_81_2_i_i_min_int_s_fu_777/p_0_in ,\tmp_81_2_i_i_reg_5222_reg[31]_i_2_n_1 ,\tmp_81_2_i_i_reg_5222_reg[31]_i_2_n_2 ,\tmp_81_2_i_i_reg_5222_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_2_i_i_reg_5222[31]_i_4_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_5_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_6_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_7_n_0 }),
        .O(\NLW_tmp_81_2_i_i_reg_5222_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_81_2_i_i_reg_5222[31]_i_8_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_9_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_10_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_11_n_0 }));
  CARRY4 \tmp_81_2_i_i_reg_5222_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_81_2_i_i_reg_5222_reg[31]_i_21_n_0 ,\tmp_81_2_i_i_reg_5222_reg[31]_i_21_n_1 ,\tmp_81_2_i_i_reg_5222_reg[31]_i_21_n_2 ,\tmp_81_2_i_i_reg_5222_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_2_i_i_reg_5222[31]_i_30_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_31_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_32_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_33_n_0 }),
        .O(\NLW_tmp_81_2_i_i_reg_5222_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_81_2_i_i_reg_5222[31]_i_34_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_35_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_36_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_37_n_0 }));
  CARRY4 \tmp_81_2_i_i_reg_5222_reg[31]_i_3 
       (.CI(\tmp_81_2_i_i_reg_5222_reg[31]_i_12_n_0 ),
        .CO({\tmp_81_2_i_i_reg_5222_reg[31]_i_3_n_0 ,\tmp_81_2_i_i_reg_5222_reg[31]_i_3_n_1 ,\tmp_81_2_i_i_reg_5222_reg[31]_i_3_n_2 ,\tmp_81_2_i_i_reg_5222_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_2_i_i_reg_5222[31]_i_13_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_14_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_15_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_16_n_0 }),
        .O(\NLW_tmp_81_2_i_i_reg_5222_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_81_2_i_i_reg_5222[31]_i_17_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_18_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_19_n_0 ,\tmp_81_2_i_i_reg_5222[31]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_9_i_i_reg_5202[0]_i_1 
       (.I0(Q[0]),
        .I1(grp_reg_int_s_fu_3775_ap_return[0]),
        .I2(\tmp_81_9_i_i_min_int_s_fu_765/p_0_in ),
        .O(\flag_d_min4_9_reg_5172_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_9_i_i_reg_5202[1]_i_1 
       (.I0(Q[1]),
        .I1(grp_reg_int_s_fu_3775_ap_return[1]),
        .I2(\tmp_81_9_i_i_min_int_s_fu_765/p_0_in ),
        .O(\flag_d_min4_9_reg_5172_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_9_i_i_reg_5202[2]_i_1 
       (.I0(Q[2]),
        .I1(grp_reg_int_s_fu_3775_ap_return[2]),
        .I2(\tmp_81_9_i_i_min_int_s_fu_765/p_0_in ),
        .O(\flag_d_min4_9_reg_5172_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_9_i_i_reg_5202[31]_i_10 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_9_i_i_reg_5202[31]_i_11 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_9_i_i_reg_5202[31]_i_12 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_9_i_i_reg_5202[31]_i_14 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_9_i_i_reg_5202[31]_i_15 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_9_i_i_reg_5202[31]_i_16 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_9_i_i_reg_5202[31]_i_17 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_9_i_i_reg_5202[31]_i_18 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_9_i_i_reg_5202[31]_i_19 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_9_i_i_reg_5202[31]_i_2 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .I2(\tmp_81_9_i_i_min_int_s_fu_765/p_0_in ),
        .O(\flag_d_min4_9_reg_5172_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_9_i_i_reg_5202[31]_i_20 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_9_i_i_reg_5202[31]_i_21 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_9_i_i_reg_5202[31]_i_23 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_9_i_i_reg_5202[31]_i_24 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_9_i_i_reg_5202[31]_i_25 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_9_i_i_reg_5202[31]_i_26 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_9_i_i_reg_5202[31]_i_27 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_9_i_i_reg_5202[31]_i_28 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_9_i_i_reg_5202[31]_i_29 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_9_i_i_reg_5202[31]_i_30 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_9_i_i_reg_5202[31]_i_31 
       (.I0(grp_reg_int_s_fu_3775_ap_return[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(grp_reg_int_s_fu_3775_ap_return[7]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_9_i_i_reg_5202[31]_i_32 
       (.I0(grp_reg_int_s_fu_3775_ap_return[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_reg_int_s_fu_3775_ap_return[5]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_9_i_i_reg_5202[31]_i_33 
       (.I0(grp_reg_int_s_fu_3775_ap_return[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(grp_reg_int_s_fu_3775_ap_return[3]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_9_i_i_reg_5202[31]_i_34 
       (.I0(grp_reg_int_s_fu_3775_ap_return[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_reg_int_s_fu_3775_ap_return[1]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_9_i_i_reg_5202[31]_i_35 
       (.I0(grp_reg_int_s_fu_3775_ap_return[6]),
        .I1(Q[6]),
        .I2(grp_reg_int_s_fu_3775_ap_return[7]),
        .I3(Q[7]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_9_i_i_reg_5202[31]_i_36 
       (.I0(grp_reg_int_s_fu_3775_ap_return[4]),
        .I1(Q[4]),
        .I2(grp_reg_int_s_fu_3775_ap_return[5]),
        .I3(Q[5]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_9_i_i_reg_5202[31]_i_37 
       (.I0(grp_reg_int_s_fu_3775_ap_return[2]),
        .I1(Q[2]),
        .I2(grp_reg_int_s_fu_3775_ap_return[3]),
        .I3(Q[3]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_9_i_i_reg_5202[31]_i_38 
       (.I0(grp_reg_int_s_fu_3775_ap_return[0]),
        .I1(Q[0]),
        .I2(grp_reg_int_s_fu_3775_ap_return[1]),
        .I3(Q[1]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_9_i_i_reg_5202[31]_i_5 
       (.I0(grp_reg_int_s_fu_3775_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_9_i_i_reg_5202[31]_i_6 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_9_i_i_reg_5202[31]_i_7 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_9_i_i_reg_5202[31]_i_8 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_9_i_i_reg_5202[31]_i_9 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3775_ap_return[31]),
        .O(\tmp_81_9_i_i_reg_5202[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_9_i_i_reg_5202[3]_i_1 
       (.I0(Q[3]),
        .I1(grp_reg_int_s_fu_3775_ap_return[3]),
        .I2(\tmp_81_9_i_i_min_int_s_fu_765/p_0_in ),
        .O(\flag_d_min4_9_reg_5172_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_9_i_i_reg_5202[4]_i_1 
       (.I0(Q[4]),
        .I1(grp_reg_int_s_fu_3775_ap_return[4]),
        .I2(\tmp_81_9_i_i_min_int_s_fu_765/p_0_in ),
        .O(\flag_d_min4_9_reg_5172_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_9_i_i_reg_5202[5]_i_1 
       (.I0(Q[5]),
        .I1(grp_reg_int_s_fu_3775_ap_return[5]),
        .I2(\tmp_81_9_i_i_min_int_s_fu_765/p_0_in ),
        .O(\flag_d_min4_9_reg_5172_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_9_i_i_reg_5202[6]_i_1 
       (.I0(Q[6]),
        .I1(grp_reg_int_s_fu_3775_ap_return[6]),
        .I2(\tmp_81_9_i_i_min_int_s_fu_765/p_0_in ),
        .O(\flag_d_min4_9_reg_5172_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_9_i_i_reg_5202[7]_i_1 
       (.I0(Q[7]),
        .I1(grp_reg_int_s_fu_3775_ap_return[7]),
        .I2(\tmp_81_9_i_i_min_int_s_fu_765/p_0_in ),
        .O(\flag_d_min4_9_reg_5172_reg[31] [7]));
  CARRY4 \tmp_81_9_i_i_reg_5202_reg[31]_i_13 
       (.CI(\tmp_81_9_i_i_reg_5202_reg[31]_i_22_n_0 ),
        .CO({\tmp_81_9_i_i_reg_5202_reg[31]_i_13_n_0 ,\tmp_81_9_i_i_reg_5202_reg[31]_i_13_n_1 ,\tmp_81_9_i_i_reg_5202_reg[31]_i_13_n_2 ,\tmp_81_9_i_i_reg_5202_reg[31]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_9_i_i_reg_5202[31]_i_23_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_24_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_25_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_26_n_0 }),
        .O(\NLW_tmp_81_9_i_i_reg_5202_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S({\tmp_81_9_i_i_reg_5202[31]_i_27_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_28_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_29_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_30_n_0 }));
  CARRY4 \tmp_81_9_i_i_reg_5202_reg[31]_i_22 
       (.CI(1'b0),
        .CO({\tmp_81_9_i_i_reg_5202_reg[31]_i_22_n_0 ,\tmp_81_9_i_i_reg_5202_reg[31]_i_22_n_1 ,\tmp_81_9_i_i_reg_5202_reg[31]_i_22_n_2 ,\tmp_81_9_i_i_reg_5202_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_9_i_i_reg_5202[31]_i_31_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_32_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_33_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_34_n_0 }),
        .O(\NLW_tmp_81_9_i_i_reg_5202_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_81_9_i_i_reg_5202[31]_i_35_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_36_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_37_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_38_n_0 }));
  CARRY4 \tmp_81_9_i_i_reg_5202_reg[31]_i_3 
       (.CI(\tmp_81_9_i_i_reg_5202_reg[31]_i_4_n_0 ),
        .CO({\tmp_81_9_i_i_min_int_s_fu_765/p_0_in ,\tmp_81_9_i_i_reg_5202_reg[31]_i_3_n_1 ,\tmp_81_9_i_i_reg_5202_reg[31]_i_3_n_2 ,\tmp_81_9_i_i_reg_5202_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_9_i_i_reg_5202[31]_i_5_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_6_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_7_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_8_n_0 }),
        .O(\NLW_tmp_81_9_i_i_reg_5202_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_81_9_i_i_reg_5202[31]_i_9_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_10_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_11_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_12_n_0 }));
  CARRY4 \tmp_81_9_i_i_reg_5202_reg[31]_i_4 
       (.CI(\tmp_81_9_i_i_reg_5202_reg[31]_i_13_n_0 ),
        .CO({\tmp_81_9_i_i_reg_5202_reg[31]_i_4_n_0 ,\tmp_81_9_i_i_reg_5202_reg[31]_i_4_n_1 ,\tmp_81_9_i_i_reg_5202_reg[31]_i_4_n_2 ,\tmp_81_9_i_i_reg_5202_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_9_i_i_reg_5202[31]_i_14_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_15_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_16_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_17_n_0 }),
        .O(\NLW_tmp_81_9_i_i_reg_5202_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_81_9_i_i_reg_5202[31]_i_18_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_19_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_20_n_0 ,\tmp_81_9_i_i_reg_5202[31]_i_21_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_57
   (\flag_d_max4_9_reg_5177_reg[31] ,
    \ap_return_reg[31]_0 ,
    E,
    D,
    aclk,
    Q,
    \tmp_83_2_i_i_reg_5227_reg[31] );
  output [8:0]\flag_d_max4_9_reg_5177_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]Q;
  input [8:0]\tmp_83_2_i_i_reg_5227_reg[31] ;

  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\flag_d_max4_9_reg_5177_reg[31] ;
  wire [31:0]grp_reg_int_s_fu_3783_ap_return;
  wire \tmp_83_2_i_i_max_int_s_fu_1124/p_0_in ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_10_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_11_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_13_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_14_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_15_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_16_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_17_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_18_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_19_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_20_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_22_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_23_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_24_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_25_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_26_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_27_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_28_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_29_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_30_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_31_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_32_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_33_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_34_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_35_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_36_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_37_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_4_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_5_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_6_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_7_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_8_n_0 ;
  wire \tmp_83_2_i_i_reg_5227[31]_i_9_n_0 ;
  wire [8:0]\tmp_83_2_i_i_reg_5227_reg[31] ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_12_n_0 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_12_n_1 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_12_n_2 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_12_n_3 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_21_n_0 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_21_n_1 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_21_n_2 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_21_n_3 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_2_n_1 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_2_n_2 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_2_n_3 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_3_n_0 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_3_n_1 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_3_n_2 ;
  wire \tmp_83_2_i_i_reg_5227_reg[31]_i_3_n_3 ;
  wire \tmp_83_9_i_i_max_int_s_fu_1112/p_0_in ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_10_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_11_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_13_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_14_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_15_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_16_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_17_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_18_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_19_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_20_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_22_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_23_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_24_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_25_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_26_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_27_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_28_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_29_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_30_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_31_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_32_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_33_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_34_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_35_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_36_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_37_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_4_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_5_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_6_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_7_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_8_n_0 ;
  wire \tmp_83_9_i_i_reg_5207[31]_i_9_n_0 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_12_n_0 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_12_n_1 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_12_n_2 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_12_n_3 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_21_n_0 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_21_n_1 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_21_n_2 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_21_n_3 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_2_n_1 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_2_n_2 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_2_n_3 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_3_n_0 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_3_n_1 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_3_n_2 ;
  wire \tmp_83_9_i_i_reg_5207_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_tmp_83_2_i_i_reg_5227_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_2_i_i_reg_5227_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_2_i_i_reg_5227_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_2_i_i_reg_5227_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_9_i_i_reg_5207_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_9_i_i_reg_5207_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_9_i_i_reg_5207_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_9_i_i_reg_5207_reg[31]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(grp_reg_int_s_fu_3783_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(grp_reg_int_s_fu_3783_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(grp_reg_int_s_fu_3783_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(grp_reg_int_s_fu_3783_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(grp_reg_int_s_fu_3783_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(grp_reg_int_s_fu_3783_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(grp_reg_int_s_fu_3783_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(grp_reg_int_s_fu_3783_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(grp_reg_int_s_fu_3783_ap_return[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_2_i_i_reg_5227[0]_i_1 
       (.I0(grp_reg_int_s_fu_3783_ap_return[0]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [0]),
        .I2(\tmp_83_2_i_i_max_int_s_fu_1124/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_2_i_i_reg_5227[1]_i_1 
       (.I0(grp_reg_int_s_fu_3783_ap_return[1]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [1]),
        .I2(\tmp_83_2_i_i_max_int_s_fu_1124/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_2_i_i_reg_5227[2]_i_1 
       (.I0(grp_reg_int_s_fu_3783_ap_return[2]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [2]),
        .I2(\tmp_83_2_i_i_max_int_s_fu_1124/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_2_i_i_reg_5227[31]_i_1 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I2(\tmp_83_2_i_i_max_int_s_fu_1124/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_2_i_i_reg_5227[31]_i_10 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_2_i_i_reg_5227[31]_i_11 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_2_i_i_reg_5227[31]_i_13 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_2_i_i_reg_5227[31]_i_14 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_2_i_i_reg_5227[31]_i_15 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_2_i_i_reg_5227[31]_i_16 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_2_i_i_reg_5227[31]_i_17 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_2_i_i_reg_5227[31]_i_18 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_2_i_i_reg_5227[31]_i_19 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_2_i_i_reg_5227[31]_i_20 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_2_i_i_reg_5227[31]_i_22 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_2_i_i_reg_5227[31]_i_23 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_2_i_i_reg_5227[31]_i_24 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_2_i_i_reg_5227[31]_i_25 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_2_i_i_reg_5227[31]_i_26 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_2_i_i_reg_5227[31]_i_27 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_2_i_i_reg_5227[31]_i_28 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_2_i_i_reg_5227[31]_i_29 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_2_i_i_reg_5227[31]_i_30 
       (.I0(grp_reg_int_s_fu_3783_ap_return[6]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [6]),
        .I2(\tmp_83_2_i_i_reg_5227_reg[31] [7]),
        .I3(grp_reg_int_s_fu_3783_ap_return[7]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_2_i_i_reg_5227[31]_i_31 
       (.I0(grp_reg_int_s_fu_3783_ap_return[4]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [4]),
        .I2(\tmp_83_2_i_i_reg_5227_reg[31] [5]),
        .I3(grp_reg_int_s_fu_3783_ap_return[5]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_2_i_i_reg_5227[31]_i_32 
       (.I0(grp_reg_int_s_fu_3783_ap_return[2]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [2]),
        .I2(\tmp_83_2_i_i_reg_5227_reg[31] [3]),
        .I3(grp_reg_int_s_fu_3783_ap_return[3]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_2_i_i_reg_5227[31]_i_33 
       (.I0(grp_reg_int_s_fu_3783_ap_return[0]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [0]),
        .I2(\tmp_83_2_i_i_reg_5227_reg[31] [1]),
        .I3(grp_reg_int_s_fu_3783_ap_return[1]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_2_i_i_reg_5227[31]_i_34 
       (.I0(grp_reg_int_s_fu_3783_ap_return[6]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [6]),
        .I2(grp_reg_int_s_fu_3783_ap_return[7]),
        .I3(\tmp_83_2_i_i_reg_5227_reg[31] [7]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_2_i_i_reg_5227[31]_i_35 
       (.I0(grp_reg_int_s_fu_3783_ap_return[4]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [4]),
        .I2(grp_reg_int_s_fu_3783_ap_return[5]),
        .I3(\tmp_83_2_i_i_reg_5227_reg[31] [5]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_2_i_i_reg_5227[31]_i_36 
       (.I0(grp_reg_int_s_fu_3783_ap_return[2]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [2]),
        .I2(grp_reg_int_s_fu_3783_ap_return[3]),
        .I3(\tmp_83_2_i_i_reg_5227_reg[31] [3]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_2_i_i_reg_5227[31]_i_37 
       (.I0(grp_reg_int_s_fu_3783_ap_return[0]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [0]),
        .I2(grp_reg_int_s_fu_3783_ap_return[1]),
        .I3(\tmp_83_2_i_i_reg_5227_reg[31] [1]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_2_i_i_reg_5227[31]_i_4 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_2_i_i_reg_5227[31]_i_5 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_2_i_i_reg_5227[31]_i_6 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_2_i_i_reg_5227[31]_i_7 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_2_i_i_reg_5227[31]_i_8 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_2_i_i_reg_5227[31]_i_9 
       (.I0(\tmp_83_2_i_i_reg_5227_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_2_i_i_reg_5227[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_2_i_i_reg_5227[3]_i_1 
       (.I0(grp_reg_int_s_fu_3783_ap_return[3]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [3]),
        .I2(\tmp_83_2_i_i_max_int_s_fu_1124/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_2_i_i_reg_5227[4]_i_1 
       (.I0(grp_reg_int_s_fu_3783_ap_return[4]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [4]),
        .I2(\tmp_83_2_i_i_max_int_s_fu_1124/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_2_i_i_reg_5227[5]_i_1 
       (.I0(grp_reg_int_s_fu_3783_ap_return[5]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [5]),
        .I2(\tmp_83_2_i_i_max_int_s_fu_1124/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_2_i_i_reg_5227[6]_i_1 
       (.I0(grp_reg_int_s_fu_3783_ap_return[6]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [6]),
        .I2(\tmp_83_2_i_i_max_int_s_fu_1124/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_2_i_i_reg_5227[7]_i_1 
       (.I0(grp_reg_int_s_fu_3783_ap_return[7]),
        .I1(\tmp_83_2_i_i_reg_5227_reg[31] [7]),
        .I2(\tmp_83_2_i_i_max_int_s_fu_1124/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_83_2_i_i_reg_5227_reg[31]_i_12 
       (.CI(\tmp_83_2_i_i_reg_5227_reg[31]_i_21_n_0 ),
        .CO({\tmp_83_2_i_i_reg_5227_reg[31]_i_12_n_0 ,\tmp_83_2_i_i_reg_5227_reg[31]_i_12_n_1 ,\tmp_83_2_i_i_reg_5227_reg[31]_i_12_n_2 ,\tmp_83_2_i_i_reg_5227_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_2_i_i_reg_5227[31]_i_22_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_23_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_24_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_25_n_0 }),
        .O(\NLW_tmp_83_2_i_i_reg_5227_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_83_2_i_i_reg_5227[31]_i_26_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_27_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_28_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_29_n_0 }));
  CARRY4 \tmp_83_2_i_i_reg_5227_reg[31]_i_2 
       (.CI(\tmp_83_2_i_i_reg_5227_reg[31]_i_3_n_0 ),
        .CO({\tmp_83_2_i_i_max_int_s_fu_1124/p_0_in ,\tmp_83_2_i_i_reg_5227_reg[31]_i_2_n_1 ,\tmp_83_2_i_i_reg_5227_reg[31]_i_2_n_2 ,\tmp_83_2_i_i_reg_5227_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_2_i_i_reg_5227[31]_i_4_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_5_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_6_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_7_n_0 }),
        .O(\NLW_tmp_83_2_i_i_reg_5227_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_83_2_i_i_reg_5227[31]_i_8_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_9_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_10_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_11_n_0 }));
  CARRY4 \tmp_83_2_i_i_reg_5227_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_83_2_i_i_reg_5227_reg[31]_i_21_n_0 ,\tmp_83_2_i_i_reg_5227_reg[31]_i_21_n_1 ,\tmp_83_2_i_i_reg_5227_reg[31]_i_21_n_2 ,\tmp_83_2_i_i_reg_5227_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_2_i_i_reg_5227[31]_i_30_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_31_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_32_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_33_n_0 }),
        .O(\NLW_tmp_83_2_i_i_reg_5227_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_83_2_i_i_reg_5227[31]_i_34_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_35_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_36_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_37_n_0 }));
  CARRY4 \tmp_83_2_i_i_reg_5227_reg[31]_i_3 
       (.CI(\tmp_83_2_i_i_reg_5227_reg[31]_i_12_n_0 ),
        .CO({\tmp_83_2_i_i_reg_5227_reg[31]_i_3_n_0 ,\tmp_83_2_i_i_reg_5227_reg[31]_i_3_n_1 ,\tmp_83_2_i_i_reg_5227_reg[31]_i_3_n_2 ,\tmp_83_2_i_i_reg_5227_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_2_i_i_reg_5227[31]_i_13_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_14_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_15_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_16_n_0 }),
        .O(\NLW_tmp_83_2_i_i_reg_5227_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_83_2_i_i_reg_5227[31]_i_17_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_18_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_19_n_0 ,\tmp_83_2_i_i_reg_5227[31]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_9_i_i_reg_5207[0]_i_1 
       (.I0(Q[0]),
        .I1(grp_reg_int_s_fu_3783_ap_return[0]),
        .I2(\tmp_83_9_i_i_max_int_s_fu_1112/p_0_in ),
        .O(\flag_d_max4_9_reg_5177_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_9_i_i_reg_5207[1]_i_1 
       (.I0(Q[1]),
        .I1(grp_reg_int_s_fu_3783_ap_return[1]),
        .I2(\tmp_83_9_i_i_max_int_s_fu_1112/p_0_in ),
        .O(\flag_d_max4_9_reg_5177_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_9_i_i_reg_5207[2]_i_1 
       (.I0(Q[2]),
        .I1(grp_reg_int_s_fu_3783_ap_return[2]),
        .I2(\tmp_83_9_i_i_max_int_s_fu_1112/p_0_in ),
        .O(\flag_d_max4_9_reg_5177_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_9_i_i_reg_5207[31]_i_1 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .I2(\tmp_83_9_i_i_max_int_s_fu_1112/p_0_in ),
        .O(\flag_d_max4_9_reg_5177_reg[31] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_9_i_i_reg_5207[31]_i_10 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_9_i_i_reg_5207[31]_i_11 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_9_i_i_reg_5207[31]_i_13 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_9_i_i_reg_5207[31]_i_14 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_9_i_i_reg_5207[31]_i_15 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_9_i_i_reg_5207[31]_i_16 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_9_i_i_reg_5207[31]_i_17 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_9_i_i_reg_5207[31]_i_18 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_9_i_i_reg_5207[31]_i_19 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_9_i_i_reg_5207[31]_i_20 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_9_i_i_reg_5207[31]_i_22 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_9_i_i_reg_5207[31]_i_23 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_9_i_i_reg_5207[31]_i_24 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_9_i_i_reg_5207[31]_i_25 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_9_i_i_reg_5207[31]_i_26 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_9_i_i_reg_5207[31]_i_27 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_9_i_i_reg_5207[31]_i_28 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_9_i_i_reg_5207[31]_i_29 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_9_i_i_reg_5207[31]_i_30 
       (.I0(Q[6]),
        .I1(grp_reg_int_s_fu_3783_ap_return[6]),
        .I2(grp_reg_int_s_fu_3783_ap_return[7]),
        .I3(Q[7]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_9_i_i_reg_5207[31]_i_31 
       (.I0(Q[4]),
        .I1(grp_reg_int_s_fu_3783_ap_return[4]),
        .I2(grp_reg_int_s_fu_3783_ap_return[5]),
        .I3(Q[5]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_9_i_i_reg_5207[31]_i_32 
       (.I0(Q[2]),
        .I1(grp_reg_int_s_fu_3783_ap_return[2]),
        .I2(grp_reg_int_s_fu_3783_ap_return[3]),
        .I3(Q[3]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_9_i_i_reg_5207[31]_i_33 
       (.I0(Q[0]),
        .I1(grp_reg_int_s_fu_3783_ap_return[0]),
        .I2(grp_reg_int_s_fu_3783_ap_return[1]),
        .I3(Q[1]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_9_i_i_reg_5207[31]_i_34 
       (.I0(Q[6]),
        .I1(grp_reg_int_s_fu_3783_ap_return[6]),
        .I2(Q[7]),
        .I3(grp_reg_int_s_fu_3783_ap_return[7]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_9_i_i_reg_5207[31]_i_35 
       (.I0(Q[4]),
        .I1(grp_reg_int_s_fu_3783_ap_return[4]),
        .I2(Q[5]),
        .I3(grp_reg_int_s_fu_3783_ap_return[5]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_9_i_i_reg_5207[31]_i_36 
       (.I0(Q[2]),
        .I1(grp_reg_int_s_fu_3783_ap_return[2]),
        .I2(Q[3]),
        .I3(grp_reg_int_s_fu_3783_ap_return[3]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_9_i_i_reg_5207[31]_i_37 
       (.I0(Q[0]),
        .I1(grp_reg_int_s_fu_3783_ap_return[0]),
        .I2(Q[1]),
        .I3(grp_reg_int_s_fu_3783_ap_return[1]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_9_i_i_reg_5207[31]_i_4 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3783_ap_return[31]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_9_i_i_reg_5207[31]_i_5 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_9_i_i_reg_5207[31]_i_6 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_9_i_i_reg_5207[31]_i_7 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_9_i_i_reg_5207[31]_i_8 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_9_i_i_reg_5207[31]_i_9 
       (.I0(grp_reg_int_s_fu_3783_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_83_9_i_i_reg_5207[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_9_i_i_reg_5207[3]_i_1 
       (.I0(Q[3]),
        .I1(grp_reg_int_s_fu_3783_ap_return[3]),
        .I2(\tmp_83_9_i_i_max_int_s_fu_1112/p_0_in ),
        .O(\flag_d_max4_9_reg_5177_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_9_i_i_reg_5207[4]_i_1 
       (.I0(Q[4]),
        .I1(grp_reg_int_s_fu_3783_ap_return[4]),
        .I2(\tmp_83_9_i_i_max_int_s_fu_1112/p_0_in ),
        .O(\flag_d_max4_9_reg_5177_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_9_i_i_reg_5207[5]_i_1 
       (.I0(Q[5]),
        .I1(grp_reg_int_s_fu_3783_ap_return[5]),
        .I2(\tmp_83_9_i_i_max_int_s_fu_1112/p_0_in ),
        .O(\flag_d_max4_9_reg_5177_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_9_i_i_reg_5207[6]_i_1 
       (.I0(Q[6]),
        .I1(grp_reg_int_s_fu_3783_ap_return[6]),
        .I2(\tmp_83_9_i_i_max_int_s_fu_1112/p_0_in ),
        .O(\flag_d_max4_9_reg_5177_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_9_i_i_reg_5207[7]_i_1 
       (.I0(Q[7]),
        .I1(grp_reg_int_s_fu_3783_ap_return[7]),
        .I2(\tmp_83_9_i_i_max_int_s_fu_1112/p_0_in ),
        .O(\flag_d_max4_9_reg_5177_reg[31] [7]));
  CARRY4 \tmp_83_9_i_i_reg_5207_reg[31]_i_12 
       (.CI(\tmp_83_9_i_i_reg_5207_reg[31]_i_21_n_0 ),
        .CO({\tmp_83_9_i_i_reg_5207_reg[31]_i_12_n_0 ,\tmp_83_9_i_i_reg_5207_reg[31]_i_12_n_1 ,\tmp_83_9_i_i_reg_5207_reg[31]_i_12_n_2 ,\tmp_83_9_i_i_reg_5207_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_9_i_i_reg_5207[31]_i_22_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_23_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_24_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_25_n_0 }),
        .O(\NLW_tmp_83_9_i_i_reg_5207_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_83_9_i_i_reg_5207[31]_i_26_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_27_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_28_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_29_n_0 }));
  CARRY4 \tmp_83_9_i_i_reg_5207_reg[31]_i_2 
       (.CI(\tmp_83_9_i_i_reg_5207_reg[31]_i_3_n_0 ),
        .CO({\tmp_83_9_i_i_max_int_s_fu_1112/p_0_in ,\tmp_83_9_i_i_reg_5207_reg[31]_i_2_n_1 ,\tmp_83_9_i_i_reg_5207_reg[31]_i_2_n_2 ,\tmp_83_9_i_i_reg_5207_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_9_i_i_reg_5207[31]_i_4_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_5_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_6_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_7_n_0 }),
        .O(\NLW_tmp_83_9_i_i_reg_5207_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_83_9_i_i_reg_5207[31]_i_8_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_9_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_10_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_11_n_0 }));
  CARRY4 \tmp_83_9_i_i_reg_5207_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_83_9_i_i_reg_5207_reg[31]_i_21_n_0 ,\tmp_83_9_i_i_reg_5207_reg[31]_i_21_n_1 ,\tmp_83_9_i_i_reg_5207_reg[31]_i_21_n_2 ,\tmp_83_9_i_i_reg_5207_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_9_i_i_reg_5207[31]_i_30_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_31_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_32_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_33_n_0 }),
        .O(\NLW_tmp_83_9_i_i_reg_5207_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_83_9_i_i_reg_5207[31]_i_34_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_35_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_36_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_37_n_0 }));
  CARRY4 \tmp_83_9_i_i_reg_5207_reg[31]_i_3 
       (.CI(\tmp_83_9_i_i_reg_5207_reg[31]_i_12_n_0 ),
        .CO({\tmp_83_9_i_i_reg_5207_reg[31]_i_3_n_0 ,\tmp_83_9_i_i_reg_5207_reg[31]_i_3_n_1 ,\tmp_83_9_i_i_reg_5207_reg[31]_i_3_n_2 ,\tmp_83_9_i_i_reg_5207_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_9_i_i_reg_5207[31]_i_13_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_14_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_15_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_16_n_0 }),
        .O(\NLW_tmp_83_9_i_i_reg_5207_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_83_9_i_i_reg_5207[31]_i_17_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_18_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_19_n_0 ,\tmp_83_9_i_i_reg_5207[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_58
   (Q,
    DI,
    CO,
    \ap_return_reg[31]_0 ,
    \tmp_81_i_i_reg_5212_reg[31]_i_2 ,
    E,
    D,
    aclk,
    \tmp_81_4_i_i_reg_5232_reg[31] );
  output [8:0]Q;
  output [0:0]DI;
  output [0:0]CO;
  output [8:0]\ap_return_reg[31]_0 ;
  input [8:0]\tmp_81_i_i_reg_5212_reg[31]_i_2 ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]\tmp_81_4_i_i_reg_5232_reg[31] ;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \tmp_81_4_i_i_min_int_s_fu_783/p_0_in ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_10_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_11_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_13_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_14_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_15_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_16_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_17_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_18_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_19_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_20_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_22_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_23_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_24_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_25_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_26_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_27_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_28_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_29_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_30_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_31_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_32_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_33_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_34_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_35_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_36_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_37_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_4_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_5_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_6_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_7_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_8_n_0 ;
  wire \tmp_81_4_i_i_reg_5232[31]_i_9_n_0 ;
  wire [8:0]\tmp_81_4_i_i_reg_5232_reg[31] ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_12_n_0 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_12_n_1 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_12_n_2 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_12_n_3 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_21_n_0 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_21_n_1 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_21_n_2 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_21_n_3 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_2_n_1 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_2_n_2 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_2_n_3 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_3_n_0 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_3_n_1 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_3_n_2 ;
  wire \tmp_81_4_i_i_reg_5232_reg[31]_i_3_n_3 ;
  wire \tmp_81_i_i_reg_5212[31]_i_30_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_31_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_32_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_33_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_34_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_35_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_36_n_0 ;
  wire \tmp_81_i_i_reg_5212[31]_i_37_n_0 ;
  wire [8:0]\tmp_81_i_i_reg_5212_reg[31]_i_2 ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_21_n_1 ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_21_n_2 ;
  wire \tmp_81_i_i_reg_5212_reg[31]_i_21_n_3 ;
  wire [3:0]\NLW_tmp_81_4_i_i_reg_5232_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_4_i_i_reg_5232_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_4_i_i_reg_5232_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_4_i_i_reg_5232_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_81_i_i_reg_5212_reg[31]_i_21_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_4_i_i_reg_5232[0]_i_1 
       (.I0(Q[0]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [0]),
        .I2(\tmp_81_4_i_i_min_int_s_fu_783/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_4_i_i_reg_5232[1]_i_1 
       (.I0(Q[1]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [1]),
        .I2(\tmp_81_4_i_i_min_int_s_fu_783/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_4_i_i_reg_5232[2]_i_1 
       (.I0(Q[2]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [2]),
        .I2(\tmp_81_4_i_i_min_int_s_fu_783/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_4_i_i_reg_5232[31]_i_1 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .I2(\tmp_81_4_i_i_min_int_s_fu_783/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_4_i_i_reg_5232[31]_i_10 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_4_i_i_reg_5232[31]_i_11 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_4_i_i_reg_5232[31]_i_13 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_4_i_i_reg_5232[31]_i_14 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_4_i_i_reg_5232[31]_i_15 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_4_i_i_reg_5232[31]_i_16 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_4_i_i_reg_5232[31]_i_17 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_4_i_i_reg_5232[31]_i_18 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_4_i_i_reg_5232[31]_i_19 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_4_i_i_reg_5232[31]_i_20 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_4_i_i_reg_5232[31]_i_22 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_4_i_i_reg_5232[31]_i_23 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_4_i_i_reg_5232[31]_i_24 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_4_i_i_reg_5232[31]_i_25 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_4_i_i_reg_5232[31]_i_26 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_4_i_i_reg_5232[31]_i_27 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_4_i_i_reg_5232[31]_i_28 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_4_i_i_reg_5232[31]_i_29 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_4_i_i_reg_5232[31]_i_30 
       (.I0(\tmp_81_4_i_i_reg_5232_reg[31] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\tmp_81_4_i_i_reg_5232_reg[31] [7]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_4_i_i_reg_5232[31]_i_31 
       (.I0(\tmp_81_4_i_i_reg_5232_reg[31] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\tmp_81_4_i_i_reg_5232_reg[31] [5]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_4_i_i_reg_5232[31]_i_32 
       (.I0(\tmp_81_4_i_i_reg_5232_reg[31] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\tmp_81_4_i_i_reg_5232_reg[31] [3]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_4_i_i_reg_5232[31]_i_33 
       (.I0(\tmp_81_4_i_i_reg_5232_reg[31] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\tmp_81_4_i_i_reg_5232_reg[31] [1]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_4_i_i_reg_5232[31]_i_34 
       (.I0(\tmp_81_4_i_i_reg_5232_reg[31] [6]),
        .I1(Q[6]),
        .I2(\tmp_81_4_i_i_reg_5232_reg[31] [7]),
        .I3(Q[7]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_4_i_i_reg_5232[31]_i_35 
       (.I0(\tmp_81_4_i_i_reg_5232_reg[31] [4]),
        .I1(Q[4]),
        .I2(\tmp_81_4_i_i_reg_5232_reg[31] [5]),
        .I3(Q[5]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_4_i_i_reg_5232[31]_i_36 
       (.I0(\tmp_81_4_i_i_reg_5232_reg[31] [2]),
        .I1(Q[2]),
        .I2(\tmp_81_4_i_i_reg_5232_reg[31] [3]),
        .I3(Q[3]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_4_i_i_reg_5232[31]_i_37 
       (.I0(\tmp_81_4_i_i_reg_5232_reg[31] [0]),
        .I1(Q[0]),
        .I2(\tmp_81_4_i_i_reg_5232_reg[31] [1]),
        .I3(Q[1]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_4_i_i_reg_5232[31]_i_4 
       (.I0(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_4_i_i_reg_5232[31]_i_5 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_4_i_i_reg_5232[31]_i_6 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_4_i_i_reg_5232[31]_i_7 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_4_i_i_reg_5232[31]_i_8 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_81_4_i_i_reg_5232[31]_i_9 
       (.I0(Q[8]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [8]),
        .O(\tmp_81_4_i_i_reg_5232[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_4_i_i_reg_5232[3]_i_1 
       (.I0(Q[3]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [3]),
        .I2(\tmp_81_4_i_i_min_int_s_fu_783/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_4_i_i_reg_5232[4]_i_1 
       (.I0(Q[4]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [4]),
        .I2(\tmp_81_4_i_i_min_int_s_fu_783/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_4_i_i_reg_5232[5]_i_1 
       (.I0(Q[5]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [5]),
        .I2(\tmp_81_4_i_i_min_int_s_fu_783/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_4_i_i_reg_5232[6]_i_1 
       (.I0(Q[6]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [6]),
        .I2(\tmp_81_4_i_i_min_int_s_fu_783/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_81_4_i_i_reg_5232[7]_i_1 
       (.I0(Q[7]),
        .I1(\tmp_81_4_i_i_reg_5232_reg[31] [7]),
        .I2(\tmp_81_4_i_i_min_int_s_fu_783/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_81_4_i_i_reg_5232_reg[31]_i_12 
       (.CI(\tmp_81_4_i_i_reg_5232_reg[31]_i_21_n_0 ),
        .CO({\tmp_81_4_i_i_reg_5232_reg[31]_i_12_n_0 ,\tmp_81_4_i_i_reg_5232_reg[31]_i_12_n_1 ,\tmp_81_4_i_i_reg_5232_reg[31]_i_12_n_2 ,\tmp_81_4_i_i_reg_5232_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_4_i_i_reg_5232[31]_i_22_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_23_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_24_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_25_n_0 }),
        .O(\NLW_tmp_81_4_i_i_reg_5232_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_81_4_i_i_reg_5232[31]_i_26_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_27_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_28_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_29_n_0 }));
  CARRY4 \tmp_81_4_i_i_reg_5232_reg[31]_i_2 
       (.CI(\tmp_81_4_i_i_reg_5232_reg[31]_i_3_n_0 ),
        .CO({\tmp_81_4_i_i_min_int_s_fu_783/p_0_in ,\tmp_81_4_i_i_reg_5232_reg[31]_i_2_n_1 ,\tmp_81_4_i_i_reg_5232_reg[31]_i_2_n_2 ,\tmp_81_4_i_i_reg_5232_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_4_i_i_reg_5232[31]_i_4_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_5_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_6_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_7_n_0 }),
        .O(\NLW_tmp_81_4_i_i_reg_5232_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_81_4_i_i_reg_5232[31]_i_8_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_9_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_10_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_11_n_0 }));
  CARRY4 \tmp_81_4_i_i_reg_5232_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_81_4_i_i_reg_5232_reg[31]_i_21_n_0 ,\tmp_81_4_i_i_reg_5232_reg[31]_i_21_n_1 ,\tmp_81_4_i_i_reg_5232_reg[31]_i_21_n_2 ,\tmp_81_4_i_i_reg_5232_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_4_i_i_reg_5232[31]_i_30_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_31_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_32_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_33_n_0 }),
        .O(\NLW_tmp_81_4_i_i_reg_5232_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_81_4_i_i_reg_5232[31]_i_34_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_35_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_36_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_37_n_0 }));
  CARRY4 \tmp_81_4_i_i_reg_5232_reg[31]_i_3 
       (.CI(\tmp_81_4_i_i_reg_5232_reg[31]_i_12_n_0 ),
        .CO({\tmp_81_4_i_i_reg_5232_reg[31]_i_3_n_0 ,\tmp_81_4_i_i_reg_5232_reg[31]_i_3_n_1 ,\tmp_81_4_i_i_reg_5232_reg[31]_i_3_n_2 ,\tmp_81_4_i_i_reg_5232_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_4_i_i_reg_5232[31]_i_13_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_14_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_15_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_16_n_0 }),
        .O(\NLW_tmp_81_4_i_i_reg_5232_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_81_4_i_i_reg_5232[31]_i_17_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_18_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_19_n_0 ,\tmp_81_4_i_i_reg_5232[31]_i_20_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_i_i_reg_5212[31]_i_30 
       (.I0(Q[6]),
        .I1(\tmp_81_i_i_reg_5212_reg[31]_i_2 [6]),
        .I2(\tmp_81_i_i_reg_5212_reg[31]_i_2 [7]),
        .I3(Q[7]),
        .O(\tmp_81_i_i_reg_5212[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_i_i_reg_5212[31]_i_31 
       (.I0(Q[4]),
        .I1(\tmp_81_i_i_reg_5212_reg[31]_i_2 [4]),
        .I2(\tmp_81_i_i_reg_5212_reg[31]_i_2 [5]),
        .I3(Q[5]),
        .O(\tmp_81_i_i_reg_5212[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_i_i_reg_5212[31]_i_32 
       (.I0(Q[2]),
        .I1(\tmp_81_i_i_reg_5212_reg[31]_i_2 [2]),
        .I2(\tmp_81_i_i_reg_5212_reg[31]_i_2 [3]),
        .I3(Q[3]),
        .O(\tmp_81_i_i_reg_5212[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_81_i_i_reg_5212[31]_i_33 
       (.I0(Q[0]),
        .I1(\tmp_81_i_i_reg_5212_reg[31]_i_2 [0]),
        .I2(\tmp_81_i_i_reg_5212_reg[31]_i_2 [1]),
        .I3(Q[1]),
        .O(\tmp_81_i_i_reg_5212[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_i_i_reg_5212[31]_i_34 
       (.I0(Q[6]),
        .I1(\tmp_81_i_i_reg_5212_reg[31]_i_2 [6]),
        .I2(Q[7]),
        .I3(\tmp_81_i_i_reg_5212_reg[31]_i_2 [7]),
        .O(\tmp_81_i_i_reg_5212[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_i_i_reg_5212[31]_i_35 
       (.I0(Q[4]),
        .I1(\tmp_81_i_i_reg_5212_reg[31]_i_2 [4]),
        .I2(Q[5]),
        .I3(\tmp_81_i_i_reg_5212_reg[31]_i_2 [5]),
        .O(\tmp_81_i_i_reg_5212[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_i_i_reg_5212[31]_i_36 
       (.I0(Q[2]),
        .I1(\tmp_81_i_i_reg_5212_reg[31]_i_2 [2]),
        .I2(Q[3]),
        .I3(\tmp_81_i_i_reg_5212_reg[31]_i_2 [3]),
        .O(\tmp_81_i_i_reg_5212[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_81_i_i_reg_5212[31]_i_37 
       (.I0(Q[0]),
        .I1(\tmp_81_i_i_reg_5212_reg[31]_i_2 [0]),
        .I2(Q[1]),
        .I3(\tmp_81_i_i_reg_5212_reg[31]_i_2 [1]),
        .O(\tmp_81_i_i_reg_5212[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_81_i_i_reg_5212[31]_i_4 
       (.I0(Q[8]),
        .I1(\tmp_81_i_i_reg_5212_reg[31]_i_2 [8]),
        .O(DI));
  CARRY4 \tmp_81_i_i_reg_5212_reg[31]_i_21 
       (.CI(1'b0),
        .CO({CO,\tmp_81_i_i_reg_5212_reg[31]_i_21_n_1 ,\tmp_81_i_i_reg_5212_reg[31]_i_21_n_2 ,\tmp_81_i_i_reg_5212_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_81_i_i_reg_5212[31]_i_30_n_0 ,\tmp_81_i_i_reg_5212[31]_i_31_n_0 ,\tmp_81_i_i_reg_5212[31]_i_32_n_0 ,\tmp_81_i_i_reg_5212[31]_i_33_n_0 }),
        .O(\NLW_tmp_81_i_i_reg_5212_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_81_i_i_reg_5212[31]_i_34_n_0 ,\tmp_81_i_i_reg_5212[31]_i_35_n_0 ,\tmp_81_i_i_reg_5212[31]_i_36_n_0 ,\tmp_81_i_i_reg_5212[31]_i_37_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_59
   (Q,
    \ap_return_reg[31]_0 ,
    \ap_return_reg[31]_1 ,
    \tmp_83_i_i_reg_5217_reg[31] ,
    CO,
    DI,
    E,
    D,
    aclk,
    \tmp_83_4_i_i_reg_5237_reg[31] );
  output [8:0]Q;
  output [8:0]\ap_return_reg[31]_0 ;
  output [8:0]\ap_return_reg[31]_1 ;
  input [8:0]\tmp_83_i_i_reg_5217_reg[31] ;
  input [0:0]CO;
  input [0:0]DI;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]\tmp_83_4_i_i_reg_5237_reg[31] ;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\ap_return_reg[31]_1 ;
  wire \tmp_83_4_i_i_max_int_s_fu_1130/p_0_in ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_10_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_11_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_13_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_14_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_15_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_16_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_17_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_18_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_19_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_20_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_22_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_23_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_24_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_25_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_26_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_27_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_28_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_29_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_30_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_31_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_32_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_33_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_34_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_35_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_36_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_37_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_4_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_5_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_6_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_7_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_8_n_0 ;
  wire \tmp_83_4_i_i_reg_5237[31]_i_9_n_0 ;
  wire [8:0]\tmp_83_4_i_i_reg_5237_reg[31] ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_12_n_0 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_12_n_1 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_12_n_2 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_12_n_3 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_21_n_0 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_21_n_1 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_21_n_2 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_21_n_3 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_2_n_1 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_2_n_2 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_2_n_3 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_3_n_0 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_3_n_1 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_3_n_2 ;
  wire \tmp_83_4_i_i_reg_5237_reg[31]_i_3_n_3 ;
  wire \tmp_83_i_i_max_int_s_fu_1118/p_0_in ;
  wire \tmp_83_i_i_reg_5217[31]_i_10_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_11_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_13_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_14_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_15_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_16_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_17_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_18_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_19_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_20_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_22_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_23_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_24_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_25_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_26_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_27_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_28_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_29_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_5_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_6_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_7_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_8_n_0 ;
  wire \tmp_83_i_i_reg_5217[31]_i_9_n_0 ;
  wire [8:0]\tmp_83_i_i_reg_5217_reg[31] ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_12_n_0 ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_12_n_1 ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_12_n_2 ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_12_n_3 ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_2_n_1 ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_2_n_2 ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_2_n_3 ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_3_n_0 ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_3_n_1 ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_3_n_2 ;
  wire \tmp_83_i_i_reg_5217_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_tmp_83_4_i_i_reg_5237_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_4_i_i_reg_5237_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_4_i_i_reg_5237_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_4_i_i_reg_5237_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_i_i_reg_5217_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_i_i_reg_5217_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_83_i_i_reg_5217_reg[31]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_4_i_i_reg_5237[0]_i_1 
       (.I0(Q[0]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [0]),
        .I2(\tmp_83_4_i_i_max_int_s_fu_1130/p_0_in ),
        .O(\ap_return_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_4_i_i_reg_5237[1]_i_1 
       (.I0(Q[1]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [1]),
        .I2(\tmp_83_4_i_i_max_int_s_fu_1130/p_0_in ),
        .O(\ap_return_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_4_i_i_reg_5237[2]_i_1 
       (.I0(Q[2]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [2]),
        .I2(\tmp_83_4_i_i_max_int_s_fu_1130/p_0_in ),
        .O(\ap_return_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_4_i_i_reg_5237[31]_i_1 
       (.I0(Q[8]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I2(\tmp_83_4_i_i_max_int_s_fu_1130/p_0_in ),
        .O(\ap_return_reg[31]_1 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_4_i_i_reg_5237[31]_i_10 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_4_i_i_reg_5237[31]_i_11 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_4_i_i_reg_5237[31]_i_13 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_4_i_i_reg_5237[31]_i_14 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_4_i_i_reg_5237[31]_i_15 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_4_i_i_reg_5237[31]_i_16 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_4_i_i_reg_5237[31]_i_17 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_4_i_i_reg_5237[31]_i_18 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_4_i_i_reg_5237[31]_i_19 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_4_i_i_reg_5237[31]_i_20 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_4_i_i_reg_5237[31]_i_22 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_4_i_i_reg_5237[31]_i_23 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_4_i_i_reg_5237[31]_i_24 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_4_i_i_reg_5237[31]_i_25 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_4_i_i_reg_5237[31]_i_26 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_4_i_i_reg_5237[31]_i_27 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_4_i_i_reg_5237[31]_i_28 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_4_i_i_reg_5237[31]_i_29 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_4_i_i_reg_5237[31]_i_30 
       (.I0(Q[6]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [6]),
        .I2(\tmp_83_4_i_i_reg_5237_reg[31] [7]),
        .I3(Q[7]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_4_i_i_reg_5237[31]_i_31 
       (.I0(Q[4]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [4]),
        .I2(\tmp_83_4_i_i_reg_5237_reg[31] [5]),
        .I3(Q[5]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_4_i_i_reg_5237[31]_i_32 
       (.I0(Q[2]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [2]),
        .I2(\tmp_83_4_i_i_reg_5237_reg[31] [3]),
        .I3(Q[3]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_83_4_i_i_reg_5237[31]_i_33 
       (.I0(Q[0]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [0]),
        .I2(\tmp_83_4_i_i_reg_5237_reg[31] [1]),
        .I3(Q[1]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_4_i_i_reg_5237[31]_i_34 
       (.I0(Q[6]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [6]),
        .I2(Q[7]),
        .I3(\tmp_83_4_i_i_reg_5237_reg[31] [7]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_4_i_i_reg_5237[31]_i_35 
       (.I0(Q[4]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [4]),
        .I2(Q[5]),
        .I3(\tmp_83_4_i_i_reg_5237_reg[31] [5]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_4_i_i_reg_5237[31]_i_36 
       (.I0(Q[2]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [2]),
        .I2(Q[3]),
        .I3(\tmp_83_4_i_i_reg_5237_reg[31] [3]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_83_4_i_i_reg_5237[31]_i_37 
       (.I0(Q[0]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [0]),
        .I2(Q[1]),
        .I3(\tmp_83_4_i_i_reg_5237_reg[31] [1]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_4_i_i_reg_5237[31]_i_4 
       (.I0(Q[8]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_4_i_i_reg_5237[31]_i_5 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_4_i_i_reg_5237[31]_i_6 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_4_i_i_reg_5237[31]_i_7 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_4_i_i_reg_5237[31]_i_8 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_4_i_i_reg_5237[31]_i_9 
       (.I0(\tmp_83_4_i_i_reg_5237_reg[31] [8]),
        .I1(Q[8]),
        .O(\tmp_83_4_i_i_reg_5237[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_4_i_i_reg_5237[3]_i_1 
       (.I0(Q[3]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [3]),
        .I2(\tmp_83_4_i_i_max_int_s_fu_1130/p_0_in ),
        .O(\ap_return_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_4_i_i_reg_5237[4]_i_1 
       (.I0(Q[4]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [4]),
        .I2(\tmp_83_4_i_i_max_int_s_fu_1130/p_0_in ),
        .O(\ap_return_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_4_i_i_reg_5237[5]_i_1 
       (.I0(Q[5]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [5]),
        .I2(\tmp_83_4_i_i_max_int_s_fu_1130/p_0_in ),
        .O(\ap_return_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_4_i_i_reg_5237[6]_i_1 
       (.I0(Q[6]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [6]),
        .I2(\tmp_83_4_i_i_max_int_s_fu_1130/p_0_in ),
        .O(\ap_return_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_4_i_i_reg_5237[7]_i_1 
       (.I0(Q[7]),
        .I1(\tmp_83_4_i_i_reg_5237_reg[31] [7]),
        .I2(\tmp_83_4_i_i_max_int_s_fu_1130/p_0_in ),
        .O(\ap_return_reg[31]_1 [7]));
  CARRY4 \tmp_83_4_i_i_reg_5237_reg[31]_i_12 
       (.CI(\tmp_83_4_i_i_reg_5237_reg[31]_i_21_n_0 ),
        .CO({\tmp_83_4_i_i_reg_5237_reg[31]_i_12_n_0 ,\tmp_83_4_i_i_reg_5237_reg[31]_i_12_n_1 ,\tmp_83_4_i_i_reg_5237_reg[31]_i_12_n_2 ,\tmp_83_4_i_i_reg_5237_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_4_i_i_reg_5237[31]_i_22_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_23_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_24_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_25_n_0 }),
        .O(\NLW_tmp_83_4_i_i_reg_5237_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_83_4_i_i_reg_5237[31]_i_26_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_27_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_28_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_29_n_0 }));
  CARRY4 \tmp_83_4_i_i_reg_5237_reg[31]_i_2 
       (.CI(\tmp_83_4_i_i_reg_5237_reg[31]_i_3_n_0 ),
        .CO({\tmp_83_4_i_i_max_int_s_fu_1130/p_0_in ,\tmp_83_4_i_i_reg_5237_reg[31]_i_2_n_1 ,\tmp_83_4_i_i_reg_5237_reg[31]_i_2_n_2 ,\tmp_83_4_i_i_reg_5237_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_4_i_i_reg_5237[31]_i_4_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_5_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_6_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_7_n_0 }),
        .O(\NLW_tmp_83_4_i_i_reg_5237_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_83_4_i_i_reg_5237[31]_i_8_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_9_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_10_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_11_n_0 }));
  CARRY4 \tmp_83_4_i_i_reg_5237_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_83_4_i_i_reg_5237_reg[31]_i_21_n_0 ,\tmp_83_4_i_i_reg_5237_reg[31]_i_21_n_1 ,\tmp_83_4_i_i_reg_5237_reg[31]_i_21_n_2 ,\tmp_83_4_i_i_reg_5237_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_4_i_i_reg_5237[31]_i_30_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_31_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_32_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_33_n_0 }),
        .O(\NLW_tmp_83_4_i_i_reg_5237_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_83_4_i_i_reg_5237[31]_i_34_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_35_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_36_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_37_n_0 }));
  CARRY4 \tmp_83_4_i_i_reg_5237_reg[31]_i_3 
       (.CI(\tmp_83_4_i_i_reg_5237_reg[31]_i_12_n_0 ),
        .CO({\tmp_83_4_i_i_reg_5237_reg[31]_i_3_n_0 ,\tmp_83_4_i_i_reg_5237_reg[31]_i_3_n_1 ,\tmp_83_4_i_i_reg_5237_reg[31]_i_3_n_2 ,\tmp_83_4_i_i_reg_5237_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_4_i_i_reg_5237[31]_i_13_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_14_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_15_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_16_n_0 }),
        .O(\NLW_tmp_83_4_i_i_reg_5237_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_83_4_i_i_reg_5237[31]_i_17_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_18_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_19_n_0 ,\tmp_83_4_i_i_reg_5237[31]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_i_i_reg_5217[0]_i_1 
       (.I0(\tmp_83_i_i_reg_5217_reg[31] [0]),
        .I1(Q[0]),
        .I2(\tmp_83_i_i_max_int_s_fu_1118/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_i_i_reg_5217[1]_i_1 
       (.I0(\tmp_83_i_i_reg_5217_reg[31] [1]),
        .I1(Q[1]),
        .I2(\tmp_83_i_i_max_int_s_fu_1118/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_i_i_reg_5217[2]_i_1 
       (.I0(\tmp_83_i_i_reg_5217_reg[31] [2]),
        .I1(Q[2]),
        .I2(\tmp_83_i_i_max_int_s_fu_1118/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_i_i_reg_5217[31]_i_1 
       (.I0(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .I1(Q[8]),
        .I2(\tmp_83_i_i_max_int_s_fu_1118/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_i_i_reg_5217[31]_i_10 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_i_i_reg_5217[31]_i_11 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_i_i_reg_5217[31]_i_13 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_i_i_reg_5217[31]_i_14 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_i_i_reg_5217[31]_i_15 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_i_i_reg_5217[31]_i_16 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_i_i_reg_5217[31]_i_17 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_i_i_reg_5217[31]_i_18 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_i_i_reg_5217[31]_i_19 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_i_i_reg_5217[31]_i_20 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_i_i_reg_5217[31]_i_22 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_i_i_reg_5217[31]_i_23 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_i_i_reg_5217[31]_i_24 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_i_i_reg_5217[31]_i_25 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_i_i_reg_5217[31]_i_26 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_i_i_reg_5217[31]_i_27 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_i_i_reg_5217[31]_i_28 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_i_i_reg_5217[31]_i_29 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_i_i_reg_5217[31]_i_5 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_i_i_reg_5217[31]_i_6 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_83_i_i_reg_5217[31]_i_7 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_i_i_reg_5217[31]_i_8 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_83_i_i_reg_5217[31]_i_9 
       (.I0(Q[8]),
        .I1(\tmp_83_i_i_reg_5217_reg[31] [8]),
        .O(\tmp_83_i_i_reg_5217[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_i_i_reg_5217[3]_i_1 
       (.I0(\tmp_83_i_i_reg_5217_reg[31] [3]),
        .I1(Q[3]),
        .I2(\tmp_83_i_i_max_int_s_fu_1118/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_i_i_reg_5217[4]_i_1 
       (.I0(\tmp_83_i_i_reg_5217_reg[31] [4]),
        .I1(Q[4]),
        .I2(\tmp_83_i_i_max_int_s_fu_1118/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_i_i_reg_5217[5]_i_1 
       (.I0(\tmp_83_i_i_reg_5217_reg[31] [5]),
        .I1(Q[5]),
        .I2(\tmp_83_i_i_max_int_s_fu_1118/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_i_i_reg_5217[6]_i_1 
       (.I0(\tmp_83_i_i_reg_5217_reg[31] [6]),
        .I1(Q[6]),
        .I2(\tmp_83_i_i_max_int_s_fu_1118/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_83_i_i_reg_5217[7]_i_1 
       (.I0(\tmp_83_i_i_reg_5217_reg[31] [7]),
        .I1(Q[7]),
        .I2(\tmp_83_i_i_max_int_s_fu_1118/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_83_i_i_reg_5217_reg[31]_i_12 
       (.CI(CO),
        .CO({\tmp_83_i_i_reg_5217_reg[31]_i_12_n_0 ,\tmp_83_i_i_reg_5217_reg[31]_i_12_n_1 ,\tmp_83_i_i_reg_5217_reg[31]_i_12_n_2 ,\tmp_83_i_i_reg_5217_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_i_i_reg_5217[31]_i_22_n_0 ,\tmp_83_i_i_reg_5217[31]_i_23_n_0 ,\tmp_83_i_i_reg_5217[31]_i_24_n_0 ,\tmp_83_i_i_reg_5217[31]_i_25_n_0 }),
        .O(\NLW_tmp_83_i_i_reg_5217_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_83_i_i_reg_5217[31]_i_26_n_0 ,\tmp_83_i_i_reg_5217[31]_i_27_n_0 ,\tmp_83_i_i_reg_5217[31]_i_28_n_0 ,\tmp_83_i_i_reg_5217[31]_i_29_n_0 }));
  CARRY4 \tmp_83_i_i_reg_5217_reg[31]_i_2 
       (.CI(\tmp_83_i_i_reg_5217_reg[31]_i_3_n_0 ),
        .CO({\tmp_83_i_i_max_int_s_fu_1118/p_0_in ,\tmp_83_i_i_reg_5217_reg[31]_i_2_n_1 ,\tmp_83_i_i_reg_5217_reg[31]_i_2_n_2 ,\tmp_83_i_i_reg_5217_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\tmp_83_i_i_reg_5217[31]_i_5_n_0 ,\tmp_83_i_i_reg_5217[31]_i_6_n_0 ,\tmp_83_i_i_reg_5217[31]_i_7_n_0 }),
        .O(\NLW_tmp_83_i_i_reg_5217_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_83_i_i_reg_5217[31]_i_8_n_0 ,\tmp_83_i_i_reg_5217[31]_i_9_n_0 ,\tmp_83_i_i_reg_5217[31]_i_10_n_0 ,\tmp_83_i_i_reg_5217[31]_i_11_n_0 }));
  CARRY4 \tmp_83_i_i_reg_5217_reg[31]_i_3 
       (.CI(\tmp_83_i_i_reg_5217_reg[31]_i_12_n_0 ),
        .CO({\tmp_83_i_i_reg_5217_reg[31]_i_3_n_0 ,\tmp_83_i_i_reg_5217_reg[31]_i_3_n_1 ,\tmp_83_i_i_reg_5217_reg[31]_i_3_n_2 ,\tmp_83_i_i_reg_5217_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_83_i_i_reg_5217[31]_i_13_n_0 ,\tmp_83_i_i_reg_5217[31]_i_14_n_0 ,\tmp_83_i_i_reg_5217[31]_i_15_n_0 ,\tmp_83_i_i_reg_5217[31]_i_16_n_0 }),
        .O(\NLW_tmp_83_i_i_reg_5217_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_83_i_i_reg_5217[31]_i_17_n_0 ,\tmp_83_i_i_reg_5217[31]_i_18_n_0 ,\tmp_83_i_i_reg_5217[31]_i_19_n_0 ,\tmp_83_i_i_reg_5217[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_60
   (\ap_return_reg[31]_0 ,
    \a0_1_1_i_i_reg_5182_reg[31] ,
    E,
    D,
    aclk,
    ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992,
    Q,
    \a0_1_2_i_i_reg_5242_reg[31] ,
    \a0_1_2_i_i_reg_5242_reg[31]_0 ,
    CO,
    a0_2_1_i_i_max_int_s_fu_1136_ap_return);
  output [8:0]\ap_return_reg[31]_0 ;
  output [8:0]\a0_1_1_i_i_reg_5182_reg[31] ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992;
  input [8:0]Q;
  input [8:0]\a0_1_2_i_i_reg_5242_reg[31] ;
  input [8:0]\a0_1_2_i_i_reg_5242_reg[31]_0 ;
  input [0:0]CO;
  input [7:0]a0_2_1_i_i_max_int_s_fu_1136_ap_return;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [8:0]\a0_1_1_i_i_reg_5182_reg[31] ;
  wire \a0_1_2_i_i_max_int_s_fu_1142/p_0_in ;
  wire \a0_1_2_i_i_reg_5242[31]_i_100_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_106_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_108_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_110_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_112_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_16_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_17_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_18_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_19_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_20_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_21_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_32_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_33_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_34_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_35_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_36_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_37_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_38_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_39_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_41_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_42_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_43_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_44_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_55_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_56_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_57_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_58_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_59_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_60_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_61_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_62_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_64_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_65_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_66_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_67_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_77_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_78_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_79_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_80_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_81_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_82_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_83_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_84_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_85_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_86_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_87_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_88_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_89_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_90_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_91_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_92_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_93_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_94_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_95_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_96_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_97_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_98_n_0 ;
  wire \a0_1_2_i_i_reg_5242[31]_i_99_n_0 ;
  wire [8:0]\a0_1_2_i_i_reg_5242_reg[31] ;
  wire [8:0]\a0_1_2_i_i_reg_5242_reg[31]_0 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_14_n_1 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_14_n_2 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_14_n_3 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_15_n_0 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_15_n_1 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_15_n_2 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_15_n_3 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_31_n_0 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_31_n_1 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_31_n_2 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_31_n_3 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_40_n_0 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_40_n_1 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_40_n_2 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_40_n_3 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_4_n_1 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_4_n_2 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_4_n_3 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_54_n_0 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_54_n_1 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_54_n_2 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_54_n_3 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_63_n_0 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_63_n_1 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_63_n_2 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_63_n_3 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_76_n_0 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_76_n_1 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_76_n_2 ;
  wire \a0_1_2_i_i_reg_5242_reg[31]_i_76_n_3 ;
  wire [7:0]a0_2_1_i_i_max_int_s_fu_1136_ap_return;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [31:0]grp_reg_int_s_fu_3807_ap_return;
  wire \tmp_89_2_i_i_min_int_s_fu_789/p_0_in ;
  wire [31:0]tmp_89_2_i_i_min_int_s_fu_789_ap_return;
  wire \tmp_92_2_i_i_min_int_s_fu_795/p_0_in ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_10_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_11_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_13_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_14_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_15_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_16_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_17_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_18_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_19_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_20_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_22_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_23_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_24_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_25_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_26_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_27_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_28_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_29_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_30_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_31_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_32_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_33_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_34_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_35_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_36_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_37_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_4_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_5_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_6_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_7_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_8_n_0 ;
  wire \tmp_92_2_i_i_reg_5247[31]_i_9_n_0 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_12_n_0 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_12_n_1 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_12_n_2 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_12_n_3 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_21_n_0 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_21_n_1 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_21_n_2 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_21_n_3 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_2_n_1 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_2_n_2 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_2_n_3 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_3_n_0 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_3_n_1 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_3_n_2 ;
  wire \tmp_92_2_i_i_reg_5247_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_63_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_76_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_2_i_i_reg_5247_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_2_i_i_reg_5247_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_2_i_i_reg_5247_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_2_i_i_reg_5247_reg[31]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_2_i_i_reg_5242[0]_i_1 
       (.I0(\a0_1_2_i_i_reg_5242_reg[31] [0]),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [0]),
        .I2(CO),
        .I3(tmp_89_2_i_i_min_int_s_fu_789_ap_return[0]),
        .I4(\a0_1_2_i_i_max_int_s_fu_1142/p_0_in ),
        .O(\a0_1_1_i_i_reg_5182_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[0]_i_2 
       (.I0(grp_reg_int_s_fu_3807_ap_return[0]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[0]),
        .I2(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .O(tmp_89_2_i_i_min_int_s_fu_789_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_2_i_i_reg_5242[1]_i_1 
       (.I0(\a0_1_2_i_i_reg_5242_reg[31] [1]),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [1]),
        .I2(CO),
        .I3(tmp_89_2_i_i_min_int_s_fu_789_ap_return[1]),
        .I4(\a0_1_2_i_i_max_int_s_fu_1142/p_0_in ),
        .O(\a0_1_1_i_i_reg_5182_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[1]_i_2 
       (.I0(grp_reg_int_s_fu_3807_ap_return[1]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[1]),
        .I2(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .O(tmp_89_2_i_i_min_int_s_fu_789_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_2_i_i_reg_5242[2]_i_1 
       (.I0(\a0_1_2_i_i_reg_5242_reg[31] [2]),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [2]),
        .I2(CO),
        .I3(tmp_89_2_i_i_min_int_s_fu_789_ap_return[2]),
        .I4(\a0_1_2_i_i_max_int_s_fu_1142/p_0_in ),
        .O(\a0_1_1_i_i_reg_5182_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[2]_i_2 
       (.I0(grp_reg_int_s_fu_3807_ap_return[2]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[2]),
        .I2(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .O(tmp_89_2_i_i_min_int_s_fu_789_ap_return[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_2_i_i_reg_5242[31]_i_1 
       (.I0(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I2(CO),
        .I3(tmp_89_2_i_i_min_int_s_fu_789_ap_return[31]),
        .I4(\a0_1_2_i_i_max_int_s_fu_1142/p_0_in ),
        .O(\a0_1_1_i_i_reg_5182_reg[31] [8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_2_i_i_reg_5242[31]_i_100 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[0]),
        .I1(grp_reg_int_s_fu_3807_ap_return[0]),
        .I2(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[1]),
        .I3(grp_reg_int_s_fu_3807_ap_return[1]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_106 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[7]),
        .I2(grp_reg_int_s_fu_3807_ap_return[7]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [7]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [7]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_108 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[5]),
        .I2(grp_reg_int_s_fu_3807_ap_return[5]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [5]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [5]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_110 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[3]),
        .I2(grp_reg_int_s_fu_3807_ap_return[3]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [3]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [3]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_112 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[1]),
        .I2(grp_reg_int_s_fu_3807_ap_return[1]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [1]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [1]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_2_i_i_reg_5242[31]_i_16 
       (.I0(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3807_ap_return[31]),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .O(\a0_1_2_i_i_reg_5242[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_2_i_i_reg_5242[31]_i_17 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I3(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I5(CO),
        .O(\a0_1_2_i_i_reg_5242[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \a0_1_2_i_i_reg_5242[31]_i_18 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I3(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I5(CO),
        .O(\a0_1_2_i_i_reg_5242[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_19 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(grp_reg_int_s_fu_3807_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_20 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(grp_reg_int_s_fu_3807_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_21 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(grp_reg_int_s_fu_3807_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[31]_i_3 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .O(tmp_89_2_i_i_min_int_s_fu_789_ap_return[31]));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_32 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3807_ap_return[31]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_33 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_34 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_35 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_36 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_37 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_38 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_39 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_41 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(grp_reg_int_s_fu_3807_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_42 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(grp_reg_int_s_fu_3807_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_43 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(grp_reg_int_s_fu_3807_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_44 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(grp_reg_int_s_fu_3807_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_55 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_56 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_57 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_58 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_59 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_60 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_61 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_62 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_64 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(grp_reg_int_s_fu_3807_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_65 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(grp_reg_int_s_fu_3807_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_66 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(grp_reg_int_s_fu_3807_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_2_i_i_reg_5242[31]_i_67 
       (.I0(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(grp_reg_int_s_fu_3807_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_2_i_i_reg_5242_reg[31]_0 [8]),
        .I5(\a0_1_2_i_i_reg_5242_reg[31] [8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_77 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_78 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_79 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_2_i_i_reg_5242[31]_i_80 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_81 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_82 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_83 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_2_i_i_reg_5242[31]_i_84 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_2_i_i_reg_5242[31]_i_85 
       (.I0(CO),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [6]),
        .I2(\a0_1_2_i_i_reg_5242_reg[31] [6]),
        .I3(tmp_89_2_i_i_min_int_s_fu_789_ap_return[6]),
        .I4(tmp_89_2_i_i_min_int_s_fu_789_ap_return[7]),
        .I5(a0_2_1_i_i_max_int_s_fu_1136_ap_return[7]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_2_i_i_reg_5242[31]_i_86 
       (.I0(CO),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [4]),
        .I2(\a0_1_2_i_i_reg_5242_reg[31] [4]),
        .I3(tmp_89_2_i_i_min_int_s_fu_789_ap_return[4]),
        .I4(tmp_89_2_i_i_min_int_s_fu_789_ap_return[5]),
        .I5(a0_2_1_i_i_max_int_s_fu_1136_ap_return[5]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_2_i_i_reg_5242[31]_i_87 
       (.I0(CO),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [2]),
        .I2(\a0_1_2_i_i_reg_5242_reg[31] [2]),
        .I3(tmp_89_2_i_i_min_int_s_fu_789_ap_return[2]),
        .I4(tmp_89_2_i_i_min_int_s_fu_789_ap_return[3]),
        .I5(a0_2_1_i_i_max_int_s_fu_1136_ap_return[3]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_2_i_i_reg_5242[31]_i_88 
       (.I0(CO),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [0]),
        .I2(\a0_1_2_i_i_reg_5242_reg[31] [0]),
        .I3(tmp_89_2_i_i_min_int_s_fu_789_ap_return[0]),
        .I4(tmp_89_2_i_i_min_int_s_fu_789_ap_return[1]),
        .I5(a0_2_1_i_i_max_int_s_fu_1136_ap_return[1]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_2_i_i_reg_5242[31]_i_89 
       (.I0(a0_2_1_i_i_max_int_s_fu_1136_ap_return[6]),
        .I1(grp_reg_int_s_fu_3807_ap_return[6]),
        .I2(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[6]),
        .I3(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I4(\a0_1_2_i_i_reg_5242[31]_i_106_n_0 ),
        .O(\a0_1_2_i_i_reg_5242[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_2_i_i_reg_5242[31]_i_90 
       (.I0(a0_2_1_i_i_max_int_s_fu_1136_ap_return[4]),
        .I1(grp_reg_int_s_fu_3807_ap_return[4]),
        .I2(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[4]),
        .I3(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I4(\a0_1_2_i_i_reg_5242[31]_i_108_n_0 ),
        .O(\a0_1_2_i_i_reg_5242[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_2_i_i_reg_5242[31]_i_91 
       (.I0(a0_2_1_i_i_max_int_s_fu_1136_ap_return[2]),
        .I1(grp_reg_int_s_fu_3807_ap_return[2]),
        .I2(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[2]),
        .I3(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I4(\a0_1_2_i_i_reg_5242[31]_i_110_n_0 ),
        .O(\a0_1_2_i_i_reg_5242[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_2_i_i_reg_5242[31]_i_92 
       (.I0(a0_2_1_i_i_max_int_s_fu_1136_ap_return[0]),
        .I1(grp_reg_int_s_fu_3807_ap_return[0]),
        .I2(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[0]),
        .I3(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .I4(\a0_1_2_i_i_reg_5242[31]_i_112_n_0 ),
        .O(\a0_1_2_i_i_reg_5242[31]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_2_i_i_reg_5242[31]_i_93 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[6]),
        .I1(grp_reg_int_s_fu_3807_ap_return[6]),
        .I2(grp_reg_int_s_fu_3807_ap_return[7]),
        .I3(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[7]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_2_i_i_reg_5242[31]_i_94 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[4]),
        .I1(grp_reg_int_s_fu_3807_ap_return[4]),
        .I2(grp_reg_int_s_fu_3807_ap_return[5]),
        .I3(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[5]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_2_i_i_reg_5242[31]_i_95 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[2]),
        .I1(grp_reg_int_s_fu_3807_ap_return[2]),
        .I2(grp_reg_int_s_fu_3807_ap_return[3]),
        .I3(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[3]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_2_i_i_reg_5242[31]_i_96 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[0]),
        .I1(grp_reg_int_s_fu_3807_ap_return[0]),
        .I2(grp_reg_int_s_fu_3807_ap_return[1]),
        .I3(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[1]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_2_i_i_reg_5242[31]_i_97 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[6]),
        .I1(grp_reg_int_s_fu_3807_ap_return[6]),
        .I2(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[7]),
        .I3(grp_reg_int_s_fu_3807_ap_return[7]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_2_i_i_reg_5242[31]_i_98 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[4]),
        .I1(grp_reg_int_s_fu_3807_ap_return[4]),
        .I2(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[5]),
        .I3(grp_reg_int_s_fu_3807_ap_return[5]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_2_i_i_reg_5242[31]_i_99 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[2]),
        .I1(grp_reg_int_s_fu_3807_ap_return[2]),
        .I2(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[3]),
        .I3(grp_reg_int_s_fu_3807_ap_return[3]),
        .O(\a0_1_2_i_i_reg_5242[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_2_i_i_reg_5242[3]_i_1 
       (.I0(\a0_1_2_i_i_reg_5242_reg[31] [3]),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [3]),
        .I2(CO),
        .I3(tmp_89_2_i_i_min_int_s_fu_789_ap_return[3]),
        .I4(\a0_1_2_i_i_max_int_s_fu_1142/p_0_in ),
        .O(\a0_1_1_i_i_reg_5182_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[3]_i_2 
       (.I0(grp_reg_int_s_fu_3807_ap_return[3]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[3]),
        .I2(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .O(tmp_89_2_i_i_min_int_s_fu_789_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_2_i_i_reg_5242[4]_i_1 
       (.I0(\a0_1_2_i_i_reg_5242_reg[31] [4]),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [4]),
        .I2(CO),
        .I3(tmp_89_2_i_i_min_int_s_fu_789_ap_return[4]),
        .I4(\a0_1_2_i_i_max_int_s_fu_1142/p_0_in ),
        .O(\a0_1_1_i_i_reg_5182_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[4]_i_2 
       (.I0(grp_reg_int_s_fu_3807_ap_return[4]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[4]),
        .I2(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .O(tmp_89_2_i_i_min_int_s_fu_789_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_2_i_i_reg_5242[5]_i_1 
       (.I0(\a0_1_2_i_i_reg_5242_reg[31] [5]),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [5]),
        .I2(CO),
        .I3(tmp_89_2_i_i_min_int_s_fu_789_ap_return[5]),
        .I4(\a0_1_2_i_i_max_int_s_fu_1142/p_0_in ),
        .O(\a0_1_1_i_i_reg_5182_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[5]_i_2 
       (.I0(grp_reg_int_s_fu_3807_ap_return[5]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[5]),
        .I2(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .O(tmp_89_2_i_i_min_int_s_fu_789_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_2_i_i_reg_5242[6]_i_1 
       (.I0(\a0_1_2_i_i_reg_5242_reg[31] [6]),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [6]),
        .I2(CO),
        .I3(tmp_89_2_i_i_min_int_s_fu_789_ap_return[6]),
        .I4(\a0_1_2_i_i_max_int_s_fu_1142/p_0_in ),
        .O(\a0_1_1_i_i_reg_5182_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[6]_i_2 
       (.I0(grp_reg_int_s_fu_3807_ap_return[6]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[6]),
        .I2(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .O(tmp_89_2_i_i_min_int_s_fu_789_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_2_i_i_reg_5242[7]_i_1 
       (.I0(\a0_1_2_i_i_reg_5242_reg[31] [7]),
        .I1(\a0_1_2_i_i_reg_5242_reg[31]_0 [7]),
        .I2(CO),
        .I3(tmp_89_2_i_i_min_int_s_fu_789_ap_return[7]),
        .I4(\a0_1_2_i_i_max_int_s_fu_1142/p_0_in ),
        .O(\a0_1_1_i_i_reg_5182_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_2_i_i_reg_5242[7]_i_2 
       (.I0(grp_reg_int_s_fu_3807_ap_return[7]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[7]),
        .I2(\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ),
        .O(tmp_89_2_i_i_min_int_s_fu_789_ap_return[7]));
  CARRY4 \a0_1_2_i_i_reg_5242_reg[31]_i_14 
       (.CI(\a0_1_2_i_i_reg_5242_reg[31]_i_31_n_0 ),
        .CO({\tmp_89_2_i_i_min_int_s_fu_789/p_0_in ,\a0_1_2_i_i_reg_5242_reg[31]_i_14_n_1 ,\a0_1_2_i_i_reg_5242_reg[31]_i_14_n_2 ,\a0_1_2_i_i_reg_5242_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_2_i_i_reg_5242[31]_i_32_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_33_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_34_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_35_n_0 }),
        .O(\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\a0_1_2_i_i_reg_5242[31]_i_36_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_37_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_38_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_39_n_0 }));
  CARRY4 \a0_1_2_i_i_reg_5242_reg[31]_i_15 
       (.CI(\a0_1_2_i_i_reg_5242_reg[31]_i_40_n_0 ),
        .CO({\a0_1_2_i_i_reg_5242_reg[31]_i_15_n_0 ,\a0_1_2_i_i_reg_5242_reg[31]_i_15_n_1 ,\a0_1_2_i_i_reg_5242_reg[31]_i_15_n_2 ,\a0_1_2_i_i_reg_5242_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_2_i_i_reg_5242[31]_i_17_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_17_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_17_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_17_n_0 }),
        .O(\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\a0_1_2_i_i_reg_5242[31]_i_41_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_42_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_43_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_44_n_0 }));
  CARRY4 \a0_1_2_i_i_reg_5242_reg[31]_i_31 
       (.CI(\a0_1_2_i_i_reg_5242_reg[31]_i_54_n_0 ),
        .CO({\a0_1_2_i_i_reg_5242_reg[31]_i_31_n_0 ,\a0_1_2_i_i_reg_5242_reg[31]_i_31_n_1 ,\a0_1_2_i_i_reg_5242_reg[31]_i_31_n_2 ,\a0_1_2_i_i_reg_5242_reg[31]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_2_i_i_reg_5242[31]_i_55_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_56_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_57_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_58_n_0 }),
        .O(\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_31_O_UNCONNECTED [3:0]),
        .S({\a0_1_2_i_i_reg_5242[31]_i_59_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_60_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_61_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_62_n_0 }));
  CARRY4 \a0_1_2_i_i_reg_5242_reg[31]_i_4 
       (.CI(\a0_1_2_i_i_reg_5242_reg[31]_i_15_n_0 ),
        .CO({\a0_1_2_i_i_max_int_s_fu_1142/p_0_in ,\a0_1_2_i_i_reg_5242_reg[31]_i_4_n_1 ,\a0_1_2_i_i_reg_5242_reg[31]_i_4_n_2 ,\a0_1_2_i_i_reg_5242_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_2_i_i_reg_5242[31]_i_16_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_17_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_17_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_17_n_0 }),
        .O(\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\a0_1_2_i_i_reg_5242[31]_i_18_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_19_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_20_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_21_n_0 }));
  CARRY4 \a0_1_2_i_i_reg_5242_reg[31]_i_40 
       (.CI(\a0_1_2_i_i_reg_5242_reg[31]_i_63_n_0 ),
        .CO({\a0_1_2_i_i_reg_5242_reg[31]_i_40_n_0 ,\a0_1_2_i_i_reg_5242_reg[31]_i_40_n_1 ,\a0_1_2_i_i_reg_5242_reg[31]_i_40_n_2 ,\a0_1_2_i_i_reg_5242_reg[31]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_2_i_i_reg_5242[31]_i_17_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_17_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_17_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_17_n_0 }),
        .O(\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_40_O_UNCONNECTED [3:0]),
        .S({\a0_1_2_i_i_reg_5242[31]_i_64_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_65_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_66_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_67_n_0 }));
  CARRY4 \a0_1_2_i_i_reg_5242_reg[31]_i_54 
       (.CI(\a0_1_2_i_i_reg_5242_reg[31]_i_76_n_0 ),
        .CO({\a0_1_2_i_i_reg_5242_reg[31]_i_54_n_0 ,\a0_1_2_i_i_reg_5242_reg[31]_i_54_n_1 ,\a0_1_2_i_i_reg_5242_reg[31]_i_54_n_2 ,\a0_1_2_i_i_reg_5242_reg[31]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_2_i_i_reg_5242[31]_i_77_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_78_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_79_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_80_n_0 }),
        .O(\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_54_O_UNCONNECTED [3:0]),
        .S({\a0_1_2_i_i_reg_5242[31]_i_81_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_82_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_83_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_84_n_0 }));
  CARRY4 \a0_1_2_i_i_reg_5242_reg[31]_i_63 
       (.CI(1'b0),
        .CO({\a0_1_2_i_i_reg_5242_reg[31]_i_63_n_0 ,\a0_1_2_i_i_reg_5242_reg[31]_i_63_n_1 ,\a0_1_2_i_i_reg_5242_reg[31]_i_63_n_2 ,\a0_1_2_i_i_reg_5242_reg[31]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_2_i_i_reg_5242[31]_i_85_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_86_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_87_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_88_n_0 }),
        .O(\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_63_O_UNCONNECTED [3:0]),
        .S({\a0_1_2_i_i_reg_5242[31]_i_89_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_90_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_91_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_92_n_0 }));
  CARRY4 \a0_1_2_i_i_reg_5242_reg[31]_i_76 
       (.CI(1'b0),
        .CO({\a0_1_2_i_i_reg_5242_reg[31]_i_76_n_0 ,\a0_1_2_i_i_reg_5242_reg[31]_i_76_n_1 ,\a0_1_2_i_i_reg_5242_reg[31]_i_76_n_2 ,\a0_1_2_i_i_reg_5242_reg[31]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_2_i_i_reg_5242[31]_i_93_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_94_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_95_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_96_n_0 }),
        .O(\NLW_a0_1_2_i_i_reg_5242_reg[31]_i_76_O_UNCONNECTED [3:0]),
        .S({\a0_1_2_i_i_reg_5242[31]_i_97_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_98_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_99_n_0 ,\a0_1_2_i_i_reg_5242[31]_i_100_n_0 }));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(grp_reg_int_s_fu_3807_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(grp_reg_int_s_fu_3807_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(grp_reg_int_s_fu_3807_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(grp_reg_int_s_fu_3807_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(grp_reg_int_s_fu_3807_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(grp_reg_int_s_fu_3807_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(grp_reg_int_s_fu_3807_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(grp_reg_int_s_fu_3807_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(grp_reg_int_s_fu_3807_ap_return[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_2_i_i_reg_5247[0]_i_1 
       (.I0(grp_reg_int_s_fu_3807_ap_return[0]),
        .I1(Q[0]),
        .I2(\tmp_92_2_i_i_min_int_s_fu_795/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_2_i_i_reg_5247[1]_i_1 
       (.I0(grp_reg_int_s_fu_3807_ap_return[1]),
        .I1(Q[1]),
        .I2(\tmp_92_2_i_i_min_int_s_fu_795/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_2_i_i_reg_5247[2]_i_1 
       (.I0(grp_reg_int_s_fu_3807_ap_return[2]),
        .I1(Q[2]),
        .I2(\tmp_92_2_i_i_min_int_s_fu_795/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_2_i_i_reg_5247[31]_i_1 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .I2(\tmp_92_2_i_i_min_int_s_fu_795/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_2_i_i_reg_5247[31]_i_10 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_2_i_i_reg_5247[31]_i_11 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_2_i_i_reg_5247[31]_i_13 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_2_i_i_reg_5247[31]_i_14 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_2_i_i_reg_5247[31]_i_15 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_2_i_i_reg_5247[31]_i_16 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_2_i_i_reg_5247[31]_i_17 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_2_i_i_reg_5247[31]_i_18 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_2_i_i_reg_5247[31]_i_19 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_2_i_i_reg_5247[31]_i_20 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_2_i_i_reg_5247[31]_i_22 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_2_i_i_reg_5247[31]_i_23 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_2_i_i_reg_5247[31]_i_24 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_2_i_i_reg_5247[31]_i_25 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_2_i_i_reg_5247[31]_i_26 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_2_i_i_reg_5247[31]_i_27 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_2_i_i_reg_5247[31]_i_28 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_2_i_i_reg_5247[31]_i_29 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_2_i_i_reg_5247[31]_i_30 
       (.I0(Q[6]),
        .I1(grp_reg_int_s_fu_3807_ap_return[6]),
        .I2(grp_reg_int_s_fu_3807_ap_return[7]),
        .I3(Q[7]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_2_i_i_reg_5247[31]_i_31 
       (.I0(Q[4]),
        .I1(grp_reg_int_s_fu_3807_ap_return[4]),
        .I2(grp_reg_int_s_fu_3807_ap_return[5]),
        .I3(Q[5]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_2_i_i_reg_5247[31]_i_32 
       (.I0(Q[2]),
        .I1(grp_reg_int_s_fu_3807_ap_return[2]),
        .I2(grp_reg_int_s_fu_3807_ap_return[3]),
        .I3(Q[3]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_2_i_i_reg_5247[31]_i_33 
       (.I0(Q[0]),
        .I1(grp_reg_int_s_fu_3807_ap_return[0]),
        .I2(grp_reg_int_s_fu_3807_ap_return[1]),
        .I3(Q[1]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_2_i_i_reg_5247[31]_i_34 
       (.I0(Q[6]),
        .I1(grp_reg_int_s_fu_3807_ap_return[6]),
        .I2(Q[7]),
        .I3(grp_reg_int_s_fu_3807_ap_return[7]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_2_i_i_reg_5247[31]_i_35 
       (.I0(Q[4]),
        .I1(grp_reg_int_s_fu_3807_ap_return[4]),
        .I2(Q[5]),
        .I3(grp_reg_int_s_fu_3807_ap_return[5]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_2_i_i_reg_5247[31]_i_36 
       (.I0(Q[2]),
        .I1(grp_reg_int_s_fu_3807_ap_return[2]),
        .I2(Q[3]),
        .I3(grp_reg_int_s_fu_3807_ap_return[3]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_2_i_i_reg_5247[31]_i_37 
       (.I0(Q[0]),
        .I1(grp_reg_int_s_fu_3807_ap_return[0]),
        .I2(Q[1]),
        .I3(grp_reg_int_s_fu_3807_ap_return[1]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_2_i_i_reg_5247[31]_i_4 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3807_ap_return[31]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_2_i_i_reg_5247[31]_i_5 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_2_i_i_reg_5247[31]_i_6 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_2_i_i_reg_5247[31]_i_7 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_2_i_i_reg_5247[31]_i_8 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_2_i_i_reg_5247[31]_i_9 
       (.I0(grp_reg_int_s_fu_3807_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_2_i_i_reg_5247[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_2_i_i_reg_5247[3]_i_1 
       (.I0(grp_reg_int_s_fu_3807_ap_return[3]),
        .I1(Q[3]),
        .I2(\tmp_92_2_i_i_min_int_s_fu_795/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_2_i_i_reg_5247[4]_i_1 
       (.I0(grp_reg_int_s_fu_3807_ap_return[4]),
        .I1(Q[4]),
        .I2(\tmp_92_2_i_i_min_int_s_fu_795/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_2_i_i_reg_5247[5]_i_1 
       (.I0(grp_reg_int_s_fu_3807_ap_return[5]),
        .I1(Q[5]),
        .I2(\tmp_92_2_i_i_min_int_s_fu_795/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_2_i_i_reg_5247[6]_i_1 
       (.I0(grp_reg_int_s_fu_3807_ap_return[6]),
        .I1(Q[6]),
        .I2(\tmp_92_2_i_i_min_int_s_fu_795/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_2_i_i_reg_5247[7]_i_1 
       (.I0(grp_reg_int_s_fu_3807_ap_return[7]),
        .I1(Q[7]),
        .I2(\tmp_92_2_i_i_min_int_s_fu_795/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_92_2_i_i_reg_5247_reg[31]_i_12 
       (.CI(\tmp_92_2_i_i_reg_5247_reg[31]_i_21_n_0 ),
        .CO({\tmp_92_2_i_i_reg_5247_reg[31]_i_12_n_0 ,\tmp_92_2_i_i_reg_5247_reg[31]_i_12_n_1 ,\tmp_92_2_i_i_reg_5247_reg[31]_i_12_n_2 ,\tmp_92_2_i_i_reg_5247_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_2_i_i_reg_5247[31]_i_22_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_23_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_24_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_25_n_0 }),
        .O(\NLW_tmp_92_2_i_i_reg_5247_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_92_2_i_i_reg_5247[31]_i_26_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_27_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_28_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_29_n_0 }));
  CARRY4 \tmp_92_2_i_i_reg_5247_reg[31]_i_2 
       (.CI(\tmp_92_2_i_i_reg_5247_reg[31]_i_3_n_0 ),
        .CO({\tmp_92_2_i_i_min_int_s_fu_795/p_0_in ,\tmp_92_2_i_i_reg_5247_reg[31]_i_2_n_1 ,\tmp_92_2_i_i_reg_5247_reg[31]_i_2_n_2 ,\tmp_92_2_i_i_reg_5247_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_2_i_i_reg_5247[31]_i_4_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_5_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_6_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_7_n_0 }),
        .O(\NLW_tmp_92_2_i_i_reg_5247_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_92_2_i_i_reg_5247[31]_i_8_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_9_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_10_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_11_n_0 }));
  CARRY4 \tmp_92_2_i_i_reg_5247_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_92_2_i_i_reg_5247_reg[31]_i_21_n_0 ,\tmp_92_2_i_i_reg_5247_reg[31]_i_21_n_1 ,\tmp_92_2_i_i_reg_5247_reg[31]_i_21_n_2 ,\tmp_92_2_i_i_reg_5247_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_2_i_i_reg_5247[31]_i_30_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_31_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_32_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_33_n_0 }),
        .O(\NLW_tmp_92_2_i_i_reg_5247_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_92_2_i_i_reg_5247[31]_i_34_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_35_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_36_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_37_n_0 }));
  CARRY4 \tmp_92_2_i_i_reg_5247_reg[31]_i_3 
       (.CI(\tmp_92_2_i_i_reg_5247_reg[31]_i_12_n_0 ),
        .CO({\tmp_92_2_i_i_reg_5247_reg[31]_i_3_n_0 ,\tmp_92_2_i_i_reg_5247_reg[31]_i_3_n_1 ,\tmp_92_2_i_i_reg_5247_reg[31]_i_3_n_2 ,\tmp_92_2_i_i_reg_5247_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_2_i_i_reg_5247[31]_i_13_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_14_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_15_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_16_n_0 }),
        .O(\NLW_tmp_92_2_i_i_reg_5247_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_92_2_i_i_reg_5247[31]_i_17_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_18_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_19_n_0 ,\tmp_92_2_i_i_reg_5247[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_61
   (\b0_1_1_i_i_reg_5192_reg[31] ,
    \ap_return_reg[31]_0 ,
    E,
    D,
    aclk,
    Q,
    \b0_1_2_i_i_reg_5252_reg[31] ,
    CO,
    ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992,
    b0_2_1_i_i_min_int_s_fu_801_ap_return,
    \tmp_100_2_i_i_reg_5257_reg[31] );
  output [8:0]\b0_1_1_i_i_reg_5192_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]Q;
  input [8:0]\b0_1_2_i_i_reg_5252_reg[31] ;
  input [0:0]CO;
  input [8:0]ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992;
  input [7:0]b0_2_1_i_i_min_int_s_fu_801_ap_return;
  input [8:0]\tmp_100_2_i_i_reg_5257_reg[31] ;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\b0_1_1_i_i_reg_5192_reg[31] ;
  wire \b0_1_2_i_i_min_int_s_fu_807/p_0_in ;
  wire \b0_1_2_i_i_reg_5252[31]_i_100_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_109_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_110_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_111_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_112_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_16_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_17_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_18_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_19_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_20_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_21_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_32_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_33_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_34_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_35_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_36_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_37_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_38_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_39_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_41_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_42_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_43_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_44_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_55_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_56_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_57_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_58_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_59_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_60_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_61_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_62_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_64_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_65_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_66_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_67_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_77_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_78_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_79_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_80_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_81_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_82_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_83_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_84_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_85_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_86_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_87_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_88_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_89_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_90_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_91_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_92_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_93_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_94_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_95_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_96_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_97_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_98_n_0 ;
  wire \b0_1_2_i_i_reg_5252[31]_i_99_n_0 ;
  wire [8:0]\b0_1_2_i_i_reg_5252_reg[31] ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_14_n_1 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_14_n_2 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_14_n_3 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_15_n_0 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_15_n_1 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_15_n_2 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_15_n_3 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_31_n_0 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_31_n_1 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_31_n_2 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_31_n_3 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_40_n_0 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_40_n_1 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_40_n_2 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_40_n_3 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_4_n_1 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_4_n_2 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_4_n_3 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_54_n_0 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_54_n_1 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_54_n_2 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_54_n_3 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_63_n_0 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_63_n_1 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_63_n_2 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_63_n_3 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_76_n_0 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_76_n_1 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_76_n_2 ;
  wire \b0_1_2_i_i_reg_5252_reg[31]_i_76_n_3 ;
  wire [7:0]b0_2_1_i_i_min_int_s_fu_801_ap_return;
  wire [31:0]grp_reg_int_s_fu_3815_ap_return;
  wire \tmp_100_2_i_i_max_int_s_fu_1157/p_0_in ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_10_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_11_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_13_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_14_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_15_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_16_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_17_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_18_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_19_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_20_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_22_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_23_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_24_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_25_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_26_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_27_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_28_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_29_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_30_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_31_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_32_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_33_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_34_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_35_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_36_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_37_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_4_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_5_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_6_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_7_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_8_n_0 ;
  wire \tmp_100_2_i_i_reg_5257[31]_i_9_n_0 ;
  wire [8:0]\tmp_100_2_i_i_reg_5257_reg[31] ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_12_n_0 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_12_n_1 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_12_n_2 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_12_n_3 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_21_n_0 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_21_n_1 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_21_n_2 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_21_n_3 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_2_n_1 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_2_n_2 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_2_n_3 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_3_n_0 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_3_n_1 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_3_n_2 ;
  wire \tmp_100_2_i_i_reg_5257_reg[31]_i_3_n_3 ;
  wire \tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ;
  wire [31:0]tmp_97_2_i_i_max_int_s_fu_1150_ap_return;
  wire [3:0]\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_63_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_76_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_2_i_i_reg_5257_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_2_i_i_reg_5257_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_2_i_i_reg_5257_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_2_i_i_reg_5257_reg[31]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(grp_reg_int_s_fu_3815_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(grp_reg_int_s_fu_3815_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(grp_reg_int_s_fu_3815_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(grp_reg_int_s_fu_3815_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(grp_reg_int_s_fu_3815_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(grp_reg_int_s_fu_3815_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(grp_reg_int_s_fu_3815_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(grp_reg_int_s_fu_3815_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(grp_reg_int_s_fu_3815_ap_return[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_2_i_i_reg_5252[0]_i_1 
       (.I0(Q[0]),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [0]),
        .I2(CO),
        .I3(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[0]),
        .I4(\b0_1_2_i_i_min_int_s_fu_807/p_0_in ),
        .O(\b0_1_1_i_i_reg_5192_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[0]_i_2 
       (.I0(grp_reg_int_s_fu_3815_ap_return[0]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[0]),
        .I2(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .O(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_2_i_i_reg_5252[1]_i_1 
       (.I0(Q[1]),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [1]),
        .I2(CO),
        .I3(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[1]),
        .I4(\b0_1_2_i_i_min_int_s_fu_807/p_0_in ),
        .O(\b0_1_1_i_i_reg_5192_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[1]_i_2 
       (.I0(grp_reg_int_s_fu_3815_ap_return[1]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[1]),
        .I2(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .O(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_2_i_i_reg_5252[2]_i_1 
       (.I0(Q[2]),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [2]),
        .I2(CO),
        .I3(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[2]),
        .I4(\b0_1_2_i_i_min_int_s_fu_807/p_0_in ),
        .O(\b0_1_1_i_i_reg_5192_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[2]_i_2 
       (.I0(grp_reg_int_s_fu_3815_ap_return[2]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[2]),
        .I2(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .O(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_2_i_i_reg_5252[31]_i_1 
       (.I0(Q[8]),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(CO),
        .I3(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[31]),
        .I4(\b0_1_2_i_i_min_int_s_fu_807/p_0_in ),
        .O(\b0_1_1_i_i_reg_5192_reg[31] [8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_2_i_i_reg_5252[31]_i_100 
       (.I0(grp_reg_int_s_fu_3815_ap_return[0]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[0]),
        .I2(grp_reg_int_s_fu_3815_ap_return[1]),
        .I3(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[1]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_109 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [7]),
        .I2(Q[7]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[7]),
        .I5(grp_reg_int_s_fu_3815_ap_return[7]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_110 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [5]),
        .I2(Q[5]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[5]),
        .I5(grp_reg_int_s_fu_3815_ap_return[5]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_111 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [3]),
        .I2(Q[3]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[3]),
        .I5(grp_reg_int_s_fu_3815_ap_return[3]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_112 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [1]),
        .I2(Q[1]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[1]),
        .I5(grp_reg_int_s_fu_3815_ap_return[1]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_2_i_i_reg_5252[31]_i_16 
       (.I0(grp_reg_int_s_fu_3815_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I3(Q[8]),
        .I4(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I5(CO),
        .O(\b0_1_2_i_i_reg_5252[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_2_i_i_reg_5252[31]_i_17 
       (.I0(Q[8]),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3815_ap_return[31]),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .O(\b0_1_2_i_i_reg_5252[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \b0_1_2_i_i_reg_5252[31]_i_18 
       (.I0(Q[8]),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3815_ap_return[31]),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .O(\b0_1_2_i_i_reg_5252[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_19 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_20 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_21 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[31]_i_3 
       (.I0(grp_reg_int_s_fu_3815_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I2(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .O(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[31]));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_32 
       (.I0(grp_reg_int_s_fu_3815_ap_return[31]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_33 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_34 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_35 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_36 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_37 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_38 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_39 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_41 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_42 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_43 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_44 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_55 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_56 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_57 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_58 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_59 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_60 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_61 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_62 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_64 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_65 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_66 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_2_i_i_reg_5252[31]_i_67 
       (.I0(CO),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I4(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I5(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_77 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_78 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_79 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_2_i_i_reg_5252[31]_i_80 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_81 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_82 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_83 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_2_i_i_reg_5252[31]_i_84 
       (.I0(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_2_i_i_reg_5252[31]_i_85 
       (.I0(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[6]),
        .I2(grp_reg_int_s_fu_3815_ap_return[6]),
        .I3(b0_2_1_i_i_min_int_s_fu_801_ap_return[6]),
        .I4(b0_2_1_i_i_min_int_s_fu_801_ap_return[7]),
        .I5(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[7]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_2_i_i_reg_5252[31]_i_86 
       (.I0(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[4]),
        .I2(grp_reg_int_s_fu_3815_ap_return[4]),
        .I3(b0_2_1_i_i_min_int_s_fu_801_ap_return[4]),
        .I4(b0_2_1_i_i_min_int_s_fu_801_ap_return[5]),
        .I5(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[5]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_2_i_i_reg_5252[31]_i_87 
       (.I0(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[2]),
        .I2(grp_reg_int_s_fu_3815_ap_return[2]),
        .I3(b0_2_1_i_i_min_int_s_fu_801_ap_return[2]),
        .I4(b0_2_1_i_i_min_int_s_fu_801_ap_return[3]),
        .I5(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[3]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_2_i_i_reg_5252[31]_i_88 
       (.I0(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[0]),
        .I2(grp_reg_int_s_fu_3815_ap_return[0]),
        .I3(b0_2_1_i_i_min_int_s_fu_801_ap_return[0]),
        .I4(b0_2_1_i_i_min_int_s_fu_801_ap_return[1]),
        .I5(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[1]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_2_i_i_reg_5252[31]_i_89 
       (.I0(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[6]),
        .I1(Q[6]),
        .I2(\b0_1_2_i_i_reg_5252_reg[31] [6]),
        .I3(CO),
        .I4(\b0_1_2_i_i_reg_5252[31]_i_109_n_0 ),
        .O(\b0_1_2_i_i_reg_5252[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_2_i_i_reg_5252[31]_i_90 
       (.I0(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[4]),
        .I1(Q[4]),
        .I2(\b0_1_2_i_i_reg_5252_reg[31] [4]),
        .I3(CO),
        .I4(\b0_1_2_i_i_reg_5252[31]_i_110_n_0 ),
        .O(\b0_1_2_i_i_reg_5252[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_2_i_i_reg_5252[31]_i_91 
       (.I0(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[2]),
        .I1(Q[2]),
        .I2(\b0_1_2_i_i_reg_5252_reg[31] [2]),
        .I3(CO),
        .I4(\b0_1_2_i_i_reg_5252[31]_i_111_n_0 ),
        .O(\b0_1_2_i_i_reg_5252[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_2_i_i_reg_5252[31]_i_92 
       (.I0(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[0]),
        .I1(Q[0]),
        .I2(\b0_1_2_i_i_reg_5252_reg[31] [0]),
        .I3(CO),
        .I4(\b0_1_2_i_i_reg_5252[31]_i_112_n_0 ),
        .O(\b0_1_2_i_i_reg_5252[31]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_2_i_i_reg_5252[31]_i_93 
       (.I0(grp_reg_int_s_fu_3815_ap_return[6]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[6]),
        .I2(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[7]),
        .I3(grp_reg_int_s_fu_3815_ap_return[7]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_2_i_i_reg_5252[31]_i_94 
       (.I0(grp_reg_int_s_fu_3815_ap_return[4]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[4]),
        .I2(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[5]),
        .I3(grp_reg_int_s_fu_3815_ap_return[5]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_2_i_i_reg_5252[31]_i_95 
       (.I0(grp_reg_int_s_fu_3815_ap_return[2]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[2]),
        .I2(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[3]),
        .I3(grp_reg_int_s_fu_3815_ap_return[3]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_2_i_i_reg_5252[31]_i_96 
       (.I0(grp_reg_int_s_fu_3815_ap_return[0]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[0]),
        .I2(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[1]),
        .I3(grp_reg_int_s_fu_3815_ap_return[1]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_2_i_i_reg_5252[31]_i_97 
       (.I0(grp_reg_int_s_fu_3815_ap_return[6]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[6]),
        .I2(grp_reg_int_s_fu_3815_ap_return[7]),
        .I3(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[7]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_2_i_i_reg_5252[31]_i_98 
       (.I0(grp_reg_int_s_fu_3815_ap_return[4]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[4]),
        .I2(grp_reg_int_s_fu_3815_ap_return[5]),
        .I3(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[5]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_2_i_i_reg_5252[31]_i_99 
       (.I0(grp_reg_int_s_fu_3815_ap_return[2]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[2]),
        .I2(grp_reg_int_s_fu_3815_ap_return[3]),
        .I3(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[3]),
        .O(\b0_1_2_i_i_reg_5252[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_2_i_i_reg_5252[3]_i_1 
       (.I0(Q[3]),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [3]),
        .I2(CO),
        .I3(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[3]),
        .I4(\b0_1_2_i_i_min_int_s_fu_807/p_0_in ),
        .O(\b0_1_1_i_i_reg_5192_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[3]_i_2 
       (.I0(grp_reg_int_s_fu_3815_ap_return[3]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[3]),
        .I2(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .O(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_2_i_i_reg_5252[4]_i_1 
       (.I0(Q[4]),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [4]),
        .I2(CO),
        .I3(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[4]),
        .I4(\b0_1_2_i_i_min_int_s_fu_807/p_0_in ),
        .O(\b0_1_1_i_i_reg_5192_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[4]_i_2 
       (.I0(grp_reg_int_s_fu_3815_ap_return[4]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[4]),
        .I2(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .O(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_2_i_i_reg_5252[5]_i_1 
       (.I0(Q[5]),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [5]),
        .I2(CO),
        .I3(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[5]),
        .I4(\b0_1_2_i_i_min_int_s_fu_807/p_0_in ),
        .O(\b0_1_1_i_i_reg_5192_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[5]_i_2 
       (.I0(grp_reg_int_s_fu_3815_ap_return[5]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[5]),
        .I2(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .O(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_2_i_i_reg_5252[6]_i_1 
       (.I0(Q[6]),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [6]),
        .I2(CO),
        .I3(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[6]),
        .I4(\b0_1_2_i_i_min_int_s_fu_807/p_0_in ),
        .O(\b0_1_1_i_i_reg_5192_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[6]_i_2 
       (.I0(grp_reg_int_s_fu_3815_ap_return[6]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[6]),
        .I2(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .O(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_2_i_i_reg_5252[7]_i_1 
       (.I0(Q[7]),
        .I1(\b0_1_2_i_i_reg_5252_reg[31] [7]),
        .I2(CO),
        .I3(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[7]),
        .I4(\b0_1_2_i_i_min_int_s_fu_807/p_0_in ),
        .O(\b0_1_1_i_i_reg_5192_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_2_i_i_reg_5252[7]_i_2 
       (.I0(grp_reg_int_s_fu_3815_ap_return[7]),
        .I1(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992[7]),
        .I2(\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ),
        .O(tmp_97_2_i_i_max_int_s_fu_1150_ap_return[7]));
  CARRY4 \b0_1_2_i_i_reg_5252_reg[31]_i_14 
       (.CI(\b0_1_2_i_i_reg_5252_reg[31]_i_31_n_0 ),
        .CO({\tmp_97_2_i_i_max_int_s_fu_1150/p_0_in ,\b0_1_2_i_i_reg_5252_reg[31]_i_14_n_1 ,\b0_1_2_i_i_reg_5252_reg[31]_i_14_n_2 ,\b0_1_2_i_i_reg_5252_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_2_i_i_reg_5252[31]_i_32_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_33_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_34_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_35_n_0 }),
        .O(\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\b0_1_2_i_i_reg_5252[31]_i_36_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_37_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_38_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_39_n_0 }));
  CARRY4 \b0_1_2_i_i_reg_5252_reg[31]_i_15 
       (.CI(\b0_1_2_i_i_reg_5252_reg[31]_i_40_n_0 ),
        .CO({\b0_1_2_i_i_reg_5252_reg[31]_i_15_n_0 ,\b0_1_2_i_i_reg_5252_reg[31]_i_15_n_1 ,\b0_1_2_i_i_reg_5252_reg[31]_i_15_n_2 ,\b0_1_2_i_i_reg_5252_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_2_i_i_reg_5252[31]_i_17_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_17_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_17_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_17_n_0 }),
        .O(\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\b0_1_2_i_i_reg_5252[31]_i_41_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_42_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_43_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_44_n_0 }));
  CARRY4 \b0_1_2_i_i_reg_5252_reg[31]_i_31 
       (.CI(\b0_1_2_i_i_reg_5252_reg[31]_i_54_n_0 ),
        .CO({\b0_1_2_i_i_reg_5252_reg[31]_i_31_n_0 ,\b0_1_2_i_i_reg_5252_reg[31]_i_31_n_1 ,\b0_1_2_i_i_reg_5252_reg[31]_i_31_n_2 ,\b0_1_2_i_i_reg_5252_reg[31]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_2_i_i_reg_5252[31]_i_55_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_56_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_57_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_58_n_0 }),
        .O(\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_31_O_UNCONNECTED [3:0]),
        .S({\b0_1_2_i_i_reg_5252[31]_i_59_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_60_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_61_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_62_n_0 }));
  CARRY4 \b0_1_2_i_i_reg_5252_reg[31]_i_4 
       (.CI(\b0_1_2_i_i_reg_5252_reg[31]_i_15_n_0 ),
        .CO({\b0_1_2_i_i_min_int_s_fu_807/p_0_in ,\b0_1_2_i_i_reg_5252_reg[31]_i_4_n_1 ,\b0_1_2_i_i_reg_5252_reg[31]_i_4_n_2 ,\b0_1_2_i_i_reg_5252_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_2_i_i_reg_5252[31]_i_16_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_17_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_17_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_17_n_0 }),
        .O(\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\b0_1_2_i_i_reg_5252[31]_i_18_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_19_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_20_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_21_n_0 }));
  CARRY4 \b0_1_2_i_i_reg_5252_reg[31]_i_40 
       (.CI(\b0_1_2_i_i_reg_5252_reg[31]_i_63_n_0 ),
        .CO({\b0_1_2_i_i_reg_5252_reg[31]_i_40_n_0 ,\b0_1_2_i_i_reg_5252_reg[31]_i_40_n_1 ,\b0_1_2_i_i_reg_5252_reg[31]_i_40_n_2 ,\b0_1_2_i_i_reg_5252_reg[31]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_2_i_i_reg_5252[31]_i_17_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_17_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_17_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_17_n_0 }),
        .O(\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_40_O_UNCONNECTED [3:0]),
        .S({\b0_1_2_i_i_reg_5252[31]_i_64_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_65_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_66_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_67_n_0 }));
  CARRY4 \b0_1_2_i_i_reg_5252_reg[31]_i_54 
       (.CI(\b0_1_2_i_i_reg_5252_reg[31]_i_76_n_0 ),
        .CO({\b0_1_2_i_i_reg_5252_reg[31]_i_54_n_0 ,\b0_1_2_i_i_reg_5252_reg[31]_i_54_n_1 ,\b0_1_2_i_i_reg_5252_reg[31]_i_54_n_2 ,\b0_1_2_i_i_reg_5252_reg[31]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_2_i_i_reg_5252[31]_i_77_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_78_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_79_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_80_n_0 }),
        .O(\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_54_O_UNCONNECTED [3:0]),
        .S({\b0_1_2_i_i_reg_5252[31]_i_81_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_82_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_83_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_84_n_0 }));
  CARRY4 \b0_1_2_i_i_reg_5252_reg[31]_i_63 
       (.CI(1'b0),
        .CO({\b0_1_2_i_i_reg_5252_reg[31]_i_63_n_0 ,\b0_1_2_i_i_reg_5252_reg[31]_i_63_n_1 ,\b0_1_2_i_i_reg_5252_reg[31]_i_63_n_2 ,\b0_1_2_i_i_reg_5252_reg[31]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_2_i_i_reg_5252[31]_i_85_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_86_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_87_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_88_n_0 }),
        .O(\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_63_O_UNCONNECTED [3:0]),
        .S({\b0_1_2_i_i_reg_5252[31]_i_89_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_90_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_91_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_92_n_0 }));
  CARRY4 \b0_1_2_i_i_reg_5252_reg[31]_i_76 
       (.CI(1'b0),
        .CO({\b0_1_2_i_i_reg_5252_reg[31]_i_76_n_0 ,\b0_1_2_i_i_reg_5252_reg[31]_i_76_n_1 ,\b0_1_2_i_i_reg_5252_reg[31]_i_76_n_2 ,\b0_1_2_i_i_reg_5252_reg[31]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_2_i_i_reg_5252[31]_i_93_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_94_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_95_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_96_n_0 }),
        .O(\NLW_b0_1_2_i_i_reg_5252_reg[31]_i_76_O_UNCONNECTED [3:0]),
        .S({\b0_1_2_i_i_reg_5252[31]_i_97_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_98_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_99_n_0 ,\b0_1_2_i_i_reg_5252[31]_i_100_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_2_i_i_reg_5257[0]_i_1 
       (.I0(grp_reg_int_s_fu_3815_ap_return[0]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [0]),
        .I2(\tmp_100_2_i_i_max_int_s_fu_1157/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_2_i_i_reg_5257[1]_i_1 
       (.I0(grp_reg_int_s_fu_3815_ap_return[1]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [1]),
        .I2(\tmp_100_2_i_i_max_int_s_fu_1157/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_2_i_i_reg_5257[2]_i_1 
       (.I0(grp_reg_int_s_fu_3815_ap_return[2]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [2]),
        .I2(\tmp_100_2_i_i_max_int_s_fu_1157/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_2_i_i_reg_5257[31]_i_1 
       (.I0(grp_reg_int_s_fu_3815_ap_return[31]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I2(\tmp_100_2_i_i_max_int_s_fu_1157/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_2_i_i_reg_5257[31]_i_10 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_2_i_i_reg_5257[31]_i_11 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_2_i_i_reg_5257[31]_i_13 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_2_i_i_reg_5257[31]_i_14 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_2_i_i_reg_5257[31]_i_15 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_2_i_i_reg_5257[31]_i_16 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_2_i_i_reg_5257[31]_i_17 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_2_i_i_reg_5257[31]_i_18 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_2_i_i_reg_5257[31]_i_19 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_2_i_i_reg_5257[31]_i_20 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_2_i_i_reg_5257[31]_i_22 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_2_i_i_reg_5257[31]_i_23 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_2_i_i_reg_5257[31]_i_24 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_2_i_i_reg_5257[31]_i_25 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_2_i_i_reg_5257[31]_i_26 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_2_i_i_reg_5257[31]_i_27 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_2_i_i_reg_5257[31]_i_28 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_2_i_i_reg_5257[31]_i_29 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_2_i_i_reg_5257[31]_i_30 
       (.I0(grp_reg_int_s_fu_3815_ap_return[6]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [6]),
        .I2(\tmp_100_2_i_i_reg_5257_reg[31] [7]),
        .I3(grp_reg_int_s_fu_3815_ap_return[7]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_2_i_i_reg_5257[31]_i_31 
       (.I0(grp_reg_int_s_fu_3815_ap_return[4]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [4]),
        .I2(\tmp_100_2_i_i_reg_5257_reg[31] [5]),
        .I3(grp_reg_int_s_fu_3815_ap_return[5]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_2_i_i_reg_5257[31]_i_32 
       (.I0(grp_reg_int_s_fu_3815_ap_return[2]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [2]),
        .I2(\tmp_100_2_i_i_reg_5257_reg[31] [3]),
        .I3(grp_reg_int_s_fu_3815_ap_return[3]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_2_i_i_reg_5257[31]_i_33 
       (.I0(grp_reg_int_s_fu_3815_ap_return[0]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [0]),
        .I2(\tmp_100_2_i_i_reg_5257_reg[31] [1]),
        .I3(grp_reg_int_s_fu_3815_ap_return[1]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_2_i_i_reg_5257[31]_i_34 
       (.I0(grp_reg_int_s_fu_3815_ap_return[6]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [6]),
        .I2(grp_reg_int_s_fu_3815_ap_return[7]),
        .I3(\tmp_100_2_i_i_reg_5257_reg[31] [7]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_2_i_i_reg_5257[31]_i_35 
       (.I0(grp_reg_int_s_fu_3815_ap_return[4]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [4]),
        .I2(grp_reg_int_s_fu_3815_ap_return[5]),
        .I3(\tmp_100_2_i_i_reg_5257_reg[31] [5]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_2_i_i_reg_5257[31]_i_36 
       (.I0(grp_reg_int_s_fu_3815_ap_return[2]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [2]),
        .I2(grp_reg_int_s_fu_3815_ap_return[3]),
        .I3(\tmp_100_2_i_i_reg_5257_reg[31] [3]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_2_i_i_reg_5257[31]_i_37 
       (.I0(grp_reg_int_s_fu_3815_ap_return[0]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [0]),
        .I2(grp_reg_int_s_fu_3815_ap_return[1]),
        .I3(\tmp_100_2_i_i_reg_5257_reg[31] [1]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_2_i_i_reg_5257[31]_i_4 
       (.I0(grp_reg_int_s_fu_3815_ap_return[31]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_2_i_i_reg_5257[31]_i_5 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_2_i_i_reg_5257[31]_i_6 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_2_i_i_reg_5257[31]_i_7 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_2_i_i_reg_5257[31]_i_8 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_2_i_i_reg_5257[31]_i_9 
       (.I0(\tmp_100_2_i_i_reg_5257_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3815_ap_return[31]),
        .O(\tmp_100_2_i_i_reg_5257[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_2_i_i_reg_5257[3]_i_1 
       (.I0(grp_reg_int_s_fu_3815_ap_return[3]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [3]),
        .I2(\tmp_100_2_i_i_max_int_s_fu_1157/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_2_i_i_reg_5257[4]_i_1 
       (.I0(grp_reg_int_s_fu_3815_ap_return[4]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [4]),
        .I2(\tmp_100_2_i_i_max_int_s_fu_1157/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_2_i_i_reg_5257[5]_i_1 
       (.I0(grp_reg_int_s_fu_3815_ap_return[5]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [5]),
        .I2(\tmp_100_2_i_i_max_int_s_fu_1157/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_2_i_i_reg_5257[6]_i_1 
       (.I0(grp_reg_int_s_fu_3815_ap_return[6]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [6]),
        .I2(\tmp_100_2_i_i_max_int_s_fu_1157/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_2_i_i_reg_5257[7]_i_1 
       (.I0(grp_reg_int_s_fu_3815_ap_return[7]),
        .I1(\tmp_100_2_i_i_reg_5257_reg[31] [7]),
        .I2(\tmp_100_2_i_i_max_int_s_fu_1157/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_100_2_i_i_reg_5257_reg[31]_i_12 
       (.CI(\tmp_100_2_i_i_reg_5257_reg[31]_i_21_n_0 ),
        .CO({\tmp_100_2_i_i_reg_5257_reg[31]_i_12_n_0 ,\tmp_100_2_i_i_reg_5257_reg[31]_i_12_n_1 ,\tmp_100_2_i_i_reg_5257_reg[31]_i_12_n_2 ,\tmp_100_2_i_i_reg_5257_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_2_i_i_reg_5257[31]_i_22_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_23_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_24_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_25_n_0 }),
        .O(\NLW_tmp_100_2_i_i_reg_5257_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_100_2_i_i_reg_5257[31]_i_26_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_27_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_28_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_29_n_0 }));
  CARRY4 \tmp_100_2_i_i_reg_5257_reg[31]_i_2 
       (.CI(\tmp_100_2_i_i_reg_5257_reg[31]_i_3_n_0 ),
        .CO({\tmp_100_2_i_i_max_int_s_fu_1157/p_0_in ,\tmp_100_2_i_i_reg_5257_reg[31]_i_2_n_1 ,\tmp_100_2_i_i_reg_5257_reg[31]_i_2_n_2 ,\tmp_100_2_i_i_reg_5257_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_2_i_i_reg_5257[31]_i_4_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_5_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_6_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_7_n_0 }),
        .O(\NLW_tmp_100_2_i_i_reg_5257_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_100_2_i_i_reg_5257[31]_i_8_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_9_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_10_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_11_n_0 }));
  CARRY4 \tmp_100_2_i_i_reg_5257_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_100_2_i_i_reg_5257_reg[31]_i_21_n_0 ,\tmp_100_2_i_i_reg_5257_reg[31]_i_21_n_1 ,\tmp_100_2_i_i_reg_5257_reg[31]_i_21_n_2 ,\tmp_100_2_i_i_reg_5257_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_2_i_i_reg_5257[31]_i_30_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_31_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_32_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_33_n_0 }),
        .O(\NLW_tmp_100_2_i_i_reg_5257_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_100_2_i_i_reg_5257[31]_i_34_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_35_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_36_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_37_n_0 }));
  CARRY4 \tmp_100_2_i_i_reg_5257_reg[31]_i_3 
       (.CI(\tmp_100_2_i_i_reg_5257_reg[31]_i_12_n_0 ),
        .CO({\tmp_100_2_i_i_reg_5257_reg[31]_i_3_n_0 ,\tmp_100_2_i_i_reg_5257_reg[31]_i_3_n_1 ,\tmp_100_2_i_i_reg_5257_reg[31]_i_3_n_2 ,\tmp_100_2_i_i_reg_5257_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_2_i_i_reg_5257[31]_i_13_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_14_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_15_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_16_n_0 }),
        .O(\NLW_tmp_100_2_i_i_reg_5257_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_100_2_i_i_reg_5257[31]_i_17_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_18_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_19_n_0 ,\tmp_100_2_i_i_reg_5257[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_62
   (\ap_return_reg[31]_0 ,
    \a0_1_2_i_i_reg_5242_reg[31] ,
    E,
    D,
    aclk,
    ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004,
    Q,
    \a0_1_3_i_i_reg_5262_reg[31] ,
    \a0_1_3_i_i_reg_5262_reg[31]_0 ,
    CO,
    a0_2_2_i_i_max_int_s_fu_1163_ap_return);
  output [8:0]\ap_return_reg[31]_0 ;
  output [8:0]\a0_1_2_i_i_reg_5242_reg[31] ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004;
  input [8:0]Q;
  input [8:0]\a0_1_3_i_i_reg_5262_reg[31] ;
  input [8:0]\a0_1_3_i_i_reg_5262_reg[31]_0 ;
  input [0:0]CO;
  input [7:0]a0_2_2_i_i_max_int_s_fu_1163_ap_return;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [8:0]\a0_1_2_i_i_reg_5242_reg[31] ;
  wire \a0_1_3_i_i_max_int_s_fu_1169/p_0_in ;
  wire \a0_1_3_i_i_reg_5262[31]_i_100_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_101_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_107_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_109_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_111_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_113_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_17_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_18_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_19_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_20_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_21_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_22_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_33_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_34_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_35_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_36_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_37_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_38_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_39_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_40_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_42_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_43_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_44_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_45_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_56_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_57_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_58_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_59_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_60_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_61_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_62_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_63_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_65_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_66_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_67_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_68_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_78_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_79_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_80_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_81_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_82_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_83_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_84_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_85_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_86_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_87_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_88_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_89_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_90_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_91_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_92_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_93_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_94_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_95_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_96_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_97_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_98_n_0 ;
  wire \a0_1_3_i_i_reg_5262[31]_i_99_n_0 ;
  wire [8:0]\a0_1_3_i_i_reg_5262_reg[31] ;
  wire [8:0]\a0_1_3_i_i_reg_5262_reg[31]_0 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_15_n_1 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_15_n_2 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_15_n_3 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_16_n_0 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_16_n_1 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_16_n_2 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_16_n_3 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_32_n_0 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_32_n_1 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_32_n_2 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_32_n_3 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_41_n_0 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_41_n_1 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_41_n_2 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_41_n_3 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_55_n_0 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_55_n_1 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_55_n_2 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_55_n_3 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_5_n_1 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_5_n_2 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_5_n_3 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_64_n_0 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_64_n_1 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_64_n_2 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_64_n_3 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_77_n_0 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_77_n_1 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_77_n_2 ;
  wire \a0_1_3_i_i_reg_5262_reg[31]_i_77_n_3 ;
  wire [7:0]a0_2_2_i_i_max_int_s_fu_1163_ap_return;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [31:0]grp_reg_int_s_fu_3823_ap_return;
  wire \tmp_89_3_i_i_min_int_s_fu_814/p_0_in ;
  wire [31:0]tmp_89_3_i_i_min_int_s_fu_814_ap_return;
  wire \tmp_92_3_i_i_min_int_s_fu_820/p_0_in ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_10_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_11_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_13_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_14_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_15_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_16_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_17_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_18_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_19_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_20_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_22_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_23_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_24_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_25_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_26_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_27_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_28_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_29_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_30_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_31_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_32_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_33_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_34_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_35_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_36_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_37_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_4_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_5_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_6_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_7_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_8_n_0 ;
  wire \tmp_92_3_i_i_reg_5267[31]_i_9_n_0 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_12_n_0 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_12_n_1 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_12_n_2 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_12_n_3 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_21_n_0 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_21_n_1 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_21_n_2 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_21_n_3 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_2_n_1 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_2_n_2 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_2_n_3 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_3_n_0 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_3_n_1 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_3_n_2 ;
  wire \tmp_92_3_i_i_reg_5267_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_64_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_77_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_3_i_i_reg_5267_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_3_i_i_reg_5267_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_3_i_i_reg_5267_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_3_i_i_reg_5267_reg[31]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_3_i_i_reg_5262[0]_i_1 
       (.I0(\a0_1_3_i_i_reg_5262_reg[31] [0]),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [0]),
        .I2(CO),
        .I3(tmp_89_3_i_i_min_int_s_fu_814_ap_return[0]),
        .I4(\a0_1_3_i_i_max_int_s_fu_1169/p_0_in ),
        .O(\a0_1_2_i_i_reg_5242_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[0]_i_2 
       (.I0(grp_reg_int_s_fu_3823_ap_return[0]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[0]),
        .I2(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .O(tmp_89_3_i_i_min_int_s_fu_814_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_3_i_i_reg_5262[1]_i_1 
       (.I0(\a0_1_3_i_i_reg_5262_reg[31] [1]),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [1]),
        .I2(CO),
        .I3(tmp_89_3_i_i_min_int_s_fu_814_ap_return[1]),
        .I4(\a0_1_3_i_i_max_int_s_fu_1169/p_0_in ),
        .O(\a0_1_2_i_i_reg_5242_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[1]_i_2 
       (.I0(grp_reg_int_s_fu_3823_ap_return[1]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[1]),
        .I2(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .O(tmp_89_3_i_i_min_int_s_fu_814_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_3_i_i_reg_5262[2]_i_1 
       (.I0(\a0_1_3_i_i_reg_5262_reg[31] [2]),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [2]),
        .I2(CO),
        .I3(tmp_89_3_i_i_min_int_s_fu_814_ap_return[2]),
        .I4(\a0_1_3_i_i_max_int_s_fu_1169/p_0_in ),
        .O(\a0_1_2_i_i_reg_5242_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[2]_i_2 
       (.I0(grp_reg_int_s_fu_3823_ap_return[2]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[2]),
        .I2(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .O(tmp_89_3_i_i_min_int_s_fu_814_ap_return[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_3_i_i_reg_5262[31]_i_100 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[2]),
        .I1(grp_reg_int_s_fu_3823_ap_return[2]),
        .I2(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[3]),
        .I3(grp_reg_int_s_fu_3823_ap_return[3]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_100_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_3_i_i_reg_5262[31]_i_101 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[0]),
        .I1(grp_reg_int_s_fu_3823_ap_return[0]),
        .I2(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[1]),
        .I3(grp_reg_int_s_fu_3823_ap_return[1]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_107 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[7]),
        .I2(grp_reg_int_s_fu_3823_ap_return[7]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [7]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [7]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_109 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[5]),
        .I2(grp_reg_int_s_fu_3823_ap_return[5]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [5]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [5]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_111 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[3]),
        .I2(grp_reg_int_s_fu_3823_ap_return[3]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [3]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [3]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_113 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[1]),
        .I2(grp_reg_int_s_fu_3823_ap_return[1]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [1]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [1]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_3_i_i_reg_5262[31]_i_17 
       (.I0(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3823_ap_return[31]),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .O(\a0_1_3_i_i_reg_5262[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_3_i_i_reg_5262[31]_i_18 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I3(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I5(CO),
        .O(\a0_1_3_i_i_reg_5262[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \a0_1_3_i_i_reg_5262[31]_i_19 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I3(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I5(CO),
        .O(\a0_1_3_i_i_reg_5262[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_3_i_i_reg_5262[31]_i_2 
       (.I0(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I2(CO),
        .I3(tmp_89_3_i_i_min_int_s_fu_814_ap_return[31]),
        .I4(\a0_1_3_i_i_max_int_s_fu_1169/p_0_in ),
        .O(\a0_1_2_i_i_reg_5242_reg[31] [8]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_20 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(grp_reg_int_s_fu_3823_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_21 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(grp_reg_int_s_fu_3823_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_22 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(grp_reg_int_s_fu_3823_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_33 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3823_ap_return[31]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_34 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_35 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_36 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_37 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_38 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_39 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[31]_i_4 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .O(tmp_89_3_i_i_min_int_s_fu_814_ap_return[31]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_40 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_42 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(grp_reg_int_s_fu_3823_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_43 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(grp_reg_int_s_fu_3823_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_44 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(grp_reg_int_s_fu_3823_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_45 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(grp_reg_int_s_fu_3823_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_56 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_57 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_58 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_59 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_60 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_61 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_62 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_63 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_65 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(grp_reg_int_s_fu_3823_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_66 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(grp_reg_int_s_fu_3823_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_67 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(grp_reg_int_s_fu_3823_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_3_i_i_reg_5262[31]_i_68 
       (.I0(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(grp_reg_int_s_fu_3823_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_3_i_i_reg_5262_reg[31]_0 [8]),
        .I5(\a0_1_3_i_i_reg_5262_reg[31] [8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_78 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_79 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_80 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_3_i_i_reg_5262[31]_i_81 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_82 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_83 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_84 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_3_i_i_reg_5262[31]_i_85 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_3_i_i_reg_5262[31]_i_86 
       (.I0(CO),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [6]),
        .I2(\a0_1_3_i_i_reg_5262_reg[31] [6]),
        .I3(tmp_89_3_i_i_min_int_s_fu_814_ap_return[6]),
        .I4(tmp_89_3_i_i_min_int_s_fu_814_ap_return[7]),
        .I5(a0_2_2_i_i_max_int_s_fu_1163_ap_return[7]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_3_i_i_reg_5262[31]_i_87 
       (.I0(CO),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [4]),
        .I2(\a0_1_3_i_i_reg_5262_reg[31] [4]),
        .I3(tmp_89_3_i_i_min_int_s_fu_814_ap_return[4]),
        .I4(tmp_89_3_i_i_min_int_s_fu_814_ap_return[5]),
        .I5(a0_2_2_i_i_max_int_s_fu_1163_ap_return[5]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_3_i_i_reg_5262[31]_i_88 
       (.I0(CO),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [2]),
        .I2(\a0_1_3_i_i_reg_5262_reg[31] [2]),
        .I3(tmp_89_3_i_i_min_int_s_fu_814_ap_return[2]),
        .I4(tmp_89_3_i_i_min_int_s_fu_814_ap_return[3]),
        .I5(a0_2_2_i_i_max_int_s_fu_1163_ap_return[3]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_3_i_i_reg_5262[31]_i_89 
       (.I0(CO),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [0]),
        .I2(\a0_1_3_i_i_reg_5262_reg[31] [0]),
        .I3(tmp_89_3_i_i_min_int_s_fu_814_ap_return[0]),
        .I4(tmp_89_3_i_i_min_int_s_fu_814_ap_return[1]),
        .I5(a0_2_2_i_i_max_int_s_fu_1163_ap_return[1]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_3_i_i_reg_5262[31]_i_90 
       (.I0(a0_2_2_i_i_max_int_s_fu_1163_ap_return[6]),
        .I1(grp_reg_int_s_fu_3823_ap_return[6]),
        .I2(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[6]),
        .I3(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I4(\a0_1_3_i_i_reg_5262[31]_i_107_n_0 ),
        .O(\a0_1_3_i_i_reg_5262[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_3_i_i_reg_5262[31]_i_91 
       (.I0(a0_2_2_i_i_max_int_s_fu_1163_ap_return[4]),
        .I1(grp_reg_int_s_fu_3823_ap_return[4]),
        .I2(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[4]),
        .I3(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I4(\a0_1_3_i_i_reg_5262[31]_i_109_n_0 ),
        .O(\a0_1_3_i_i_reg_5262[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_3_i_i_reg_5262[31]_i_92 
       (.I0(a0_2_2_i_i_max_int_s_fu_1163_ap_return[2]),
        .I1(grp_reg_int_s_fu_3823_ap_return[2]),
        .I2(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[2]),
        .I3(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I4(\a0_1_3_i_i_reg_5262[31]_i_111_n_0 ),
        .O(\a0_1_3_i_i_reg_5262[31]_i_92_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_3_i_i_reg_5262[31]_i_93 
       (.I0(a0_2_2_i_i_max_int_s_fu_1163_ap_return[0]),
        .I1(grp_reg_int_s_fu_3823_ap_return[0]),
        .I2(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[0]),
        .I3(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .I4(\a0_1_3_i_i_reg_5262[31]_i_113_n_0 ),
        .O(\a0_1_3_i_i_reg_5262[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_3_i_i_reg_5262[31]_i_94 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[6]),
        .I1(grp_reg_int_s_fu_3823_ap_return[6]),
        .I2(grp_reg_int_s_fu_3823_ap_return[7]),
        .I3(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[7]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_3_i_i_reg_5262[31]_i_95 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[4]),
        .I1(grp_reg_int_s_fu_3823_ap_return[4]),
        .I2(grp_reg_int_s_fu_3823_ap_return[5]),
        .I3(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[5]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_3_i_i_reg_5262[31]_i_96 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[2]),
        .I1(grp_reg_int_s_fu_3823_ap_return[2]),
        .I2(grp_reg_int_s_fu_3823_ap_return[3]),
        .I3(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[3]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_3_i_i_reg_5262[31]_i_97 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[0]),
        .I1(grp_reg_int_s_fu_3823_ap_return[0]),
        .I2(grp_reg_int_s_fu_3823_ap_return[1]),
        .I3(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[1]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_3_i_i_reg_5262[31]_i_98 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[6]),
        .I1(grp_reg_int_s_fu_3823_ap_return[6]),
        .I2(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[7]),
        .I3(grp_reg_int_s_fu_3823_ap_return[7]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_3_i_i_reg_5262[31]_i_99 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[4]),
        .I1(grp_reg_int_s_fu_3823_ap_return[4]),
        .I2(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[5]),
        .I3(grp_reg_int_s_fu_3823_ap_return[5]),
        .O(\a0_1_3_i_i_reg_5262[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_3_i_i_reg_5262[3]_i_1 
       (.I0(\a0_1_3_i_i_reg_5262_reg[31] [3]),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [3]),
        .I2(CO),
        .I3(tmp_89_3_i_i_min_int_s_fu_814_ap_return[3]),
        .I4(\a0_1_3_i_i_max_int_s_fu_1169/p_0_in ),
        .O(\a0_1_2_i_i_reg_5242_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[3]_i_2 
       (.I0(grp_reg_int_s_fu_3823_ap_return[3]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[3]),
        .I2(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .O(tmp_89_3_i_i_min_int_s_fu_814_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_3_i_i_reg_5262[4]_i_1 
       (.I0(\a0_1_3_i_i_reg_5262_reg[31] [4]),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [4]),
        .I2(CO),
        .I3(tmp_89_3_i_i_min_int_s_fu_814_ap_return[4]),
        .I4(\a0_1_3_i_i_max_int_s_fu_1169/p_0_in ),
        .O(\a0_1_2_i_i_reg_5242_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[4]_i_2 
       (.I0(grp_reg_int_s_fu_3823_ap_return[4]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[4]),
        .I2(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .O(tmp_89_3_i_i_min_int_s_fu_814_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_3_i_i_reg_5262[5]_i_1 
       (.I0(\a0_1_3_i_i_reg_5262_reg[31] [5]),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [5]),
        .I2(CO),
        .I3(tmp_89_3_i_i_min_int_s_fu_814_ap_return[5]),
        .I4(\a0_1_3_i_i_max_int_s_fu_1169/p_0_in ),
        .O(\a0_1_2_i_i_reg_5242_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[5]_i_2 
       (.I0(grp_reg_int_s_fu_3823_ap_return[5]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[5]),
        .I2(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .O(tmp_89_3_i_i_min_int_s_fu_814_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_3_i_i_reg_5262[6]_i_1 
       (.I0(\a0_1_3_i_i_reg_5262_reg[31] [6]),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [6]),
        .I2(CO),
        .I3(tmp_89_3_i_i_min_int_s_fu_814_ap_return[6]),
        .I4(\a0_1_3_i_i_max_int_s_fu_1169/p_0_in ),
        .O(\a0_1_2_i_i_reg_5242_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[6]_i_2 
       (.I0(grp_reg_int_s_fu_3823_ap_return[6]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[6]),
        .I2(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .O(tmp_89_3_i_i_min_int_s_fu_814_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_3_i_i_reg_5262[7]_i_1 
       (.I0(\a0_1_3_i_i_reg_5262_reg[31] [7]),
        .I1(\a0_1_3_i_i_reg_5262_reg[31]_0 [7]),
        .I2(CO),
        .I3(tmp_89_3_i_i_min_int_s_fu_814_ap_return[7]),
        .I4(\a0_1_3_i_i_max_int_s_fu_1169/p_0_in ),
        .O(\a0_1_2_i_i_reg_5242_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_3_i_i_reg_5262[7]_i_2 
       (.I0(grp_reg_int_s_fu_3823_ap_return[7]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[7]),
        .I2(\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ),
        .O(tmp_89_3_i_i_min_int_s_fu_814_ap_return[7]));
  CARRY4 \a0_1_3_i_i_reg_5262_reg[31]_i_15 
       (.CI(\a0_1_3_i_i_reg_5262_reg[31]_i_32_n_0 ),
        .CO({\tmp_89_3_i_i_min_int_s_fu_814/p_0_in ,\a0_1_3_i_i_reg_5262_reg[31]_i_15_n_1 ,\a0_1_3_i_i_reg_5262_reg[31]_i_15_n_2 ,\a0_1_3_i_i_reg_5262_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_3_i_i_reg_5262[31]_i_33_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_34_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_35_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_36_n_0 }),
        .O(\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\a0_1_3_i_i_reg_5262[31]_i_37_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_38_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_39_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_40_n_0 }));
  CARRY4 \a0_1_3_i_i_reg_5262_reg[31]_i_16 
       (.CI(\a0_1_3_i_i_reg_5262_reg[31]_i_41_n_0 ),
        .CO({\a0_1_3_i_i_reg_5262_reg[31]_i_16_n_0 ,\a0_1_3_i_i_reg_5262_reg[31]_i_16_n_1 ,\a0_1_3_i_i_reg_5262_reg[31]_i_16_n_2 ,\a0_1_3_i_i_reg_5262_reg[31]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_3_i_i_reg_5262[31]_i_18_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_18_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_18_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_18_n_0 }),
        .O(\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_16_O_UNCONNECTED [3:0]),
        .S({\a0_1_3_i_i_reg_5262[31]_i_42_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_43_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_44_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_45_n_0 }));
  CARRY4 \a0_1_3_i_i_reg_5262_reg[31]_i_32 
       (.CI(\a0_1_3_i_i_reg_5262_reg[31]_i_55_n_0 ),
        .CO({\a0_1_3_i_i_reg_5262_reg[31]_i_32_n_0 ,\a0_1_3_i_i_reg_5262_reg[31]_i_32_n_1 ,\a0_1_3_i_i_reg_5262_reg[31]_i_32_n_2 ,\a0_1_3_i_i_reg_5262_reg[31]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_3_i_i_reg_5262[31]_i_56_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_57_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_58_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_59_n_0 }),
        .O(\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_32_O_UNCONNECTED [3:0]),
        .S({\a0_1_3_i_i_reg_5262[31]_i_60_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_61_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_62_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_63_n_0 }));
  CARRY4 \a0_1_3_i_i_reg_5262_reg[31]_i_41 
       (.CI(\a0_1_3_i_i_reg_5262_reg[31]_i_64_n_0 ),
        .CO({\a0_1_3_i_i_reg_5262_reg[31]_i_41_n_0 ,\a0_1_3_i_i_reg_5262_reg[31]_i_41_n_1 ,\a0_1_3_i_i_reg_5262_reg[31]_i_41_n_2 ,\a0_1_3_i_i_reg_5262_reg[31]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_3_i_i_reg_5262[31]_i_18_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_18_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_18_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_18_n_0 }),
        .O(\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_41_O_UNCONNECTED [3:0]),
        .S({\a0_1_3_i_i_reg_5262[31]_i_65_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_66_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_67_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_68_n_0 }));
  CARRY4 \a0_1_3_i_i_reg_5262_reg[31]_i_5 
       (.CI(\a0_1_3_i_i_reg_5262_reg[31]_i_16_n_0 ),
        .CO({\a0_1_3_i_i_max_int_s_fu_1169/p_0_in ,\a0_1_3_i_i_reg_5262_reg[31]_i_5_n_1 ,\a0_1_3_i_i_reg_5262_reg[31]_i_5_n_2 ,\a0_1_3_i_i_reg_5262_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_3_i_i_reg_5262[31]_i_17_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_18_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_18_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_18_n_0 }),
        .O(\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\a0_1_3_i_i_reg_5262[31]_i_19_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_20_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_21_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_22_n_0 }));
  CARRY4 \a0_1_3_i_i_reg_5262_reg[31]_i_55 
       (.CI(\a0_1_3_i_i_reg_5262_reg[31]_i_77_n_0 ),
        .CO({\a0_1_3_i_i_reg_5262_reg[31]_i_55_n_0 ,\a0_1_3_i_i_reg_5262_reg[31]_i_55_n_1 ,\a0_1_3_i_i_reg_5262_reg[31]_i_55_n_2 ,\a0_1_3_i_i_reg_5262_reg[31]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_3_i_i_reg_5262[31]_i_78_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_79_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_80_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_81_n_0 }),
        .O(\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_55_O_UNCONNECTED [3:0]),
        .S({\a0_1_3_i_i_reg_5262[31]_i_82_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_83_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_84_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_85_n_0 }));
  CARRY4 \a0_1_3_i_i_reg_5262_reg[31]_i_64 
       (.CI(1'b0),
        .CO({\a0_1_3_i_i_reg_5262_reg[31]_i_64_n_0 ,\a0_1_3_i_i_reg_5262_reg[31]_i_64_n_1 ,\a0_1_3_i_i_reg_5262_reg[31]_i_64_n_2 ,\a0_1_3_i_i_reg_5262_reg[31]_i_64_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_3_i_i_reg_5262[31]_i_86_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_87_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_88_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_89_n_0 }),
        .O(\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_64_O_UNCONNECTED [3:0]),
        .S({\a0_1_3_i_i_reg_5262[31]_i_90_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_91_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_92_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_93_n_0 }));
  CARRY4 \a0_1_3_i_i_reg_5262_reg[31]_i_77 
       (.CI(1'b0),
        .CO({\a0_1_3_i_i_reg_5262_reg[31]_i_77_n_0 ,\a0_1_3_i_i_reg_5262_reg[31]_i_77_n_1 ,\a0_1_3_i_i_reg_5262_reg[31]_i_77_n_2 ,\a0_1_3_i_i_reg_5262_reg[31]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_3_i_i_reg_5262[31]_i_94_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_95_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_96_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_97_n_0 }),
        .O(\NLW_a0_1_3_i_i_reg_5262_reg[31]_i_77_O_UNCONNECTED [3:0]),
        .S({\a0_1_3_i_i_reg_5262[31]_i_98_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_99_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_100_n_0 ,\a0_1_3_i_i_reg_5262[31]_i_101_n_0 }));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(grp_reg_int_s_fu_3823_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(grp_reg_int_s_fu_3823_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(grp_reg_int_s_fu_3823_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(grp_reg_int_s_fu_3823_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(grp_reg_int_s_fu_3823_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(grp_reg_int_s_fu_3823_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(grp_reg_int_s_fu_3823_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(grp_reg_int_s_fu_3823_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(grp_reg_int_s_fu_3823_ap_return[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_3_i_i_reg_5267[0]_i_1 
       (.I0(grp_reg_int_s_fu_3823_ap_return[0]),
        .I1(Q[0]),
        .I2(\tmp_92_3_i_i_min_int_s_fu_820/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_3_i_i_reg_5267[1]_i_1 
       (.I0(grp_reg_int_s_fu_3823_ap_return[1]),
        .I1(Q[1]),
        .I2(\tmp_92_3_i_i_min_int_s_fu_820/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_3_i_i_reg_5267[2]_i_1 
       (.I0(grp_reg_int_s_fu_3823_ap_return[2]),
        .I1(Q[2]),
        .I2(\tmp_92_3_i_i_min_int_s_fu_820/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_3_i_i_reg_5267[31]_i_1 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .I2(\tmp_92_3_i_i_min_int_s_fu_820/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_3_i_i_reg_5267[31]_i_10 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_3_i_i_reg_5267[31]_i_11 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_3_i_i_reg_5267[31]_i_13 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_3_i_i_reg_5267[31]_i_14 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_3_i_i_reg_5267[31]_i_15 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_3_i_i_reg_5267[31]_i_16 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_3_i_i_reg_5267[31]_i_17 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_3_i_i_reg_5267[31]_i_18 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_3_i_i_reg_5267[31]_i_19 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_3_i_i_reg_5267[31]_i_20 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_3_i_i_reg_5267[31]_i_22 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_3_i_i_reg_5267[31]_i_23 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_3_i_i_reg_5267[31]_i_24 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_3_i_i_reg_5267[31]_i_25 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_3_i_i_reg_5267[31]_i_26 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_3_i_i_reg_5267[31]_i_27 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_3_i_i_reg_5267[31]_i_28 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_3_i_i_reg_5267[31]_i_29 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_3_i_i_reg_5267[31]_i_30 
       (.I0(Q[6]),
        .I1(grp_reg_int_s_fu_3823_ap_return[6]),
        .I2(grp_reg_int_s_fu_3823_ap_return[7]),
        .I3(Q[7]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_3_i_i_reg_5267[31]_i_31 
       (.I0(Q[4]),
        .I1(grp_reg_int_s_fu_3823_ap_return[4]),
        .I2(grp_reg_int_s_fu_3823_ap_return[5]),
        .I3(Q[5]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_3_i_i_reg_5267[31]_i_32 
       (.I0(Q[2]),
        .I1(grp_reg_int_s_fu_3823_ap_return[2]),
        .I2(grp_reg_int_s_fu_3823_ap_return[3]),
        .I3(Q[3]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_3_i_i_reg_5267[31]_i_33 
       (.I0(Q[0]),
        .I1(grp_reg_int_s_fu_3823_ap_return[0]),
        .I2(grp_reg_int_s_fu_3823_ap_return[1]),
        .I3(Q[1]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_3_i_i_reg_5267[31]_i_34 
       (.I0(Q[6]),
        .I1(grp_reg_int_s_fu_3823_ap_return[6]),
        .I2(Q[7]),
        .I3(grp_reg_int_s_fu_3823_ap_return[7]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_3_i_i_reg_5267[31]_i_35 
       (.I0(Q[4]),
        .I1(grp_reg_int_s_fu_3823_ap_return[4]),
        .I2(Q[5]),
        .I3(grp_reg_int_s_fu_3823_ap_return[5]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_3_i_i_reg_5267[31]_i_36 
       (.I0(Q[2]),
        .I1(grp_reg_int_s_fu_3823_ap_return[2]),
        .I2(Q[3]),
        .I3(grp_reg_int_s_fu_3823_ap_return[3]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_3_i_i_reg_5267[31]_i_37 
       (.I0(Q[0]),
        .I1(grp_reg_int_s_fu_3823_ap_return[0]),
        .I2(Q[1]),
        .I3(grp_reg_int_s_fu_3823_ap_return[1]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_3_i_i_reg_5267[31]_i_4 
       (.I0(Q[8]),
        .I1(grp_reg_int_s_fu_3823_ap_return[31]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_3_i_i_reg_5267[31]_i_5 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_3_i_i_reg_5267[31]_i_6 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_3_i_i_reg_5267[31]_i_7 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_3_i_i_reg_5267[31]_i_8 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_3_i_i_reg_5267[31]_i_9 
       (.I0(grp_reg_int_s_fu_3823_ap_return[31]),
        .I1(Q[8]),
        .O(\tmp_92_3_i_i_reg_5267[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_3_i_i_reg_5267[3]_i_1 
       (.I0(grp_reg_int_s_fu_3823_ap_return[3]),
        .I1(Q[3]),
        .I2(\tmp_92_3_i_i_min_int_s_fu_820/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_3_i_i_reg_5267[4]_i_1 
       (.I0(grp_reg_int_s_fu_3823_ap_return[4]),
        .I1(Q[4]),
        .I2(\tmp_92_3_i_i_min_int_s_fu_820/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_3_i_i_reg_5267[5]_i_1 
       (.I0(grp_reg_int_s_fu_3823_ap_return[5]),
        .I1(Q[5]),
        .I2(\tmp_92_3_i_i_min_int_s_fu_820/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_3_i_i_reg_5267[6]_i_1 
       (.I0(grp_reg_int_s_fu_3823_ap_return[6]),
        .I1(Q[6]),
        .I2(\tmp_92_3_i_i_min_int_s_fu_820/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_3_i_i_reg_5267[7]_i_1 
       (.I0(grp_reg_int_s_fu_3823_ap_return[7]),
        .I1(Q[7]),
        .I2(\tmp_92_3_i_i_min_int_s_fu_820/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_92_3_i_i_reg_5267_reg[31]_i_12 
       (.CI(\tmp_92_3_i_i_reg_5267_reg[31]_i_21_n_0 ),
        .CO({\tmp_92_3_i_i_reg_5267_reg[31]_i_12_n_0 ,\tmp_92_3_i_i_reg_5267_reg[31]_i_12_n_1 ,\tmp_92_3_i_i_reg_5267_reg[31]_i_12_n_2 ,\tmp_92_3_i_i_reg_5267_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_3_i_i_reg_5267[31]_i_22_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_23_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_24_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_25_n_0 }),
        .O(\NLW_tmp_92_3_i_i_reg_5267_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_92_3_i_i_reg_5267[31]_i_26_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_27_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_28_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_29_n_0 }));
  CARRY4 \tmp_92_3_i_i_reg_5267_reg[31]_i_2 
       (.CI(\tmp_92_3_i_i_reg_5267_reg[31]_i_3_n_0 ),
        .CO({\tmp_92_3_i_i_min_int_s_fu_820/p_0_in ,\tmp_92_3_i_i_reg_5267_reg[31]_i_2_n_1 ,\tmp_92_3_i_i_reg_5267_reg[31]_i_2_n_2 ,\tmp_92_3_i_i_reg_5267_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_3_i_i_reg_5267[31]_i_4_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_5_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_6_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_7_n_0 }),
        .O(\NLW_tmp_92_3_i_i_reg_5267_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_92_3_i_i_reg_5267[31]_i_8_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_9_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_10_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_11_n_0 }));
  CARRY4 \tmp_92_3_i_i_reg_5267_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_92_3_i_i_reg_5267_reg[31]_i_21_n_0 ,\tmp_92_3_i_i_reg_5267_reg[31]_i_21_n_1 ,\tmp_92_3_i_i_reg_5267_reg[31]_i_21_n_2 ,\tmp_92_3_i_i_reg_5267_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_3_i_i_reg_5267[31]_i_30_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_31_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_32_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_33_n_0 }),
        .O(\NLW_tmp_92_3_i_i_reg_5267_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_92_3_i_i_reg_5267[31]_i_34_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_35_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_36_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_37_n_0 }));
  CARRY4 \tmp_92_3_i_i_reg_5267_reg[31]_i_3 
       (.CI(\tmp_92_3_i_i_reg_5267_reg[31]_i_12_n_0 ),
        .CO({\tmp_92_3_i_i_reg_5267_reg[31]_i_3_n_0 ,\tmp_92_3_i_i_reg_5267_reg[31]_i_3_n_1 ,\tmp_92_3_i_i_reg_5267_reg[31]_i_3_n_2 ,\tmp_92_3_i_i_reg_5267_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_3_i_i_reg_5267[31]_i_13_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_14_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_15_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_16_n_0 }),
        .O(\NLW_tmp_92_3_i_i_reg_5267_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_92_3_i_i_reg_5267[31]_i_17_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_18_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_19_n_0 ,\tmp_92_3_i_i_reg_5267[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_63
   (\b0_1_2_i_i_reg_5252_reg[31] ,
    \ap_return_reg[31]_0 ,
    E,
    D,
    aclk,
    Q,
    \b0_1_3_i_i_reg_5272_reg[31] ,
    CO,
    ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004,
    b0_2_2_i_i_min_int_s_fu_826_ap_return,
    \tmp_100_3_i_i_reg_5277_reg[31] );
  output [8:0]\b0_1_2_i_i_reg_5252_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]Q;
  input [8:0]\b0_1_3_i_i_reg_5272_reg[31] ;
  input [0:0]CO;
  input [8:0]ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004;
  input [7:0]b0_2_2_i_i_min_int_s_fu_826_ap_return;
  input [8:0]\tmp_100_3_i_i_reg_5277_reg[31] ;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\b0_1_2_i_i_reg_5252_reg[31] ;
  wire \b0_1_3_i_i_min_int_s_fu_832/p_0_in ;
  wire \b0_1_3_i_i_reg_5272[31]_i_100_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_109_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_110_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_111_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_112_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_16_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_17_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_18_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_19_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_20_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_21_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_32_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_33_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_34_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_35_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_36_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_37_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_38_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_39_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_41_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_42_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_43_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_44_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_55_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_56_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_57_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_58_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_59_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_60_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_61_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_62_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_64_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_65_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_66_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_67_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_77_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_78_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_79_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_80_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_81_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_82_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_83_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_84_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_85_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_86_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_87_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_88_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_89_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_90_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_91_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_92_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_93_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_94_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_95_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_96_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_97_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_98_n_0 ;
  wire \b0_1_3_i_i_reg_5272[31]_i_99_n_0 ;
  wire [8:0]\b0_1_3_i_i_reg_5272_reg[31] ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_14_n_1 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_14_n_2 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_14_n_3 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_15_n_0 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_15_n_1 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_15_n_2 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_15_n_3 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_31_n_0 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_31_n_1 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_31_n_2 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_31_n_3 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_40_n_0 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_40_n_1 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_40_n_2 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_40_n_3 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_4_n_1 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_4_n_2 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_4_n_3 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_54_n_0 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_54_n_1 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_54_n_2 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_54_n_3 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_63_n_0 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_63_n_1 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_63_n_2 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_63_n_3 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_76_n_0 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_76_n_1 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_76_n_2 ;
  wire \b0_1_3_i_i_reg_5272_reg[31]_i_76_n_3 ;
  wire [7:0]b0_2_2_i_i_min_int_s_fu_826_ap_return;
  wire [31:0]grp_reg_int_s_fu_3831_ap_return;
  wire \tmp_100_3_i_i_max_int_s_fu_1184/p_0_in ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_10_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_11_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_13_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_14_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_15_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_16_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_17_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_18_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_19_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_20_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_22_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_23_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_24_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_25_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_26_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_27_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_28_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_29_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_30_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_31_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_32_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_33_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_34_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_35_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_36_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_37_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_4_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_5_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_6_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_7_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_8_n_0 ;
  wire \tmp_100_3_i_i_reg_5277[31]_i_9_n_0 ;
  wire [8:0]\tmp_100_3_i_i_reg_5277_reg[31] ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_12_n_0 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_12_n_1 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_12_n_2 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_12_n_3 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_21_n_0 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_21_n_1 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_21_n_2 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_21_n_3 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_2_n_1 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_2_n_2 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_2_n_3 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_3_n_0 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_3_n_1 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_3_n_2 ;
  wire \tmp_100_3_i_i_reg_5277_reg[31]_i_3_n_3 ;
  wire \tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ;
  wire [31:0]tmp_97_3_i_i_max_int_s_fu_1177_ap_return;
  wire [3:0]\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_63_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_76_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_3_i_i_reg_5277_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_3_i_i_reg_5277_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_3_i_i_reg_5277_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_3_i_i_reg_5277_reg[31]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(grp_reg_int_s_fu_3831_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(grp_reg_int_s_fu_3831_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(grp_reg_int_s_fu_3831_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(grp_reg_int_s_fu_3831_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(grp_reg_int_s_fu_3831_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(grp_reg_int_s_fu_3831_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(grp_reg_int_s_fu_3831_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(grp_reg_int_s_fu_3831_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(grp_reg_int_s_fu_3831_ap_return[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_3_i_i_reg_5272[0]_i_1 
       (.I0(Q[0]),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [0]),
        .I2(CO),
        .I3(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[0]),
        .I4(\b0_1_3_i_i_min_int_s_fu_832/p_0_in ),
        .O(\b0_1_2_i_i_reg_5252_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[0]_i_2 
       (.I0(grp_reg_int_s_fu_3831_ap_return[0]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[0]),
        .I2(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .O(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_3_i_i_reg_5272[1]_i_1 
       (.I0(Q[1]),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [1]),
        .I2(CO),
        .I3(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[1]),
        .I4(\b0_1_3_i_i_min_int_s_fu_832/p_0_in ),
        .O(\b0_1_2_i_i_reg_5252_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[1]_i_2 
       (.I0(grp_reg_int_s_fu_3831_ap_return[1]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[1]),
        .I2(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .O(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_3_i_i_reg_5272[2]_i_1 
       (.I0(Q[2]),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [2]),
        .I2(CO),
        .I3(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[2]),
        .I4(\b0_1_3_i_i_min_int_s_fu_832/p_0_in ),
        .O(\b0_1_2_i_i_reg_5252_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[2]_i_2 
       (.I0(grp_reg_int_s_fu_3831_ap_return[2]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[2]),
        .I2(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .O(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_3_i_i_reg_5272[31]_i_1 
       (.I0(Q[8]),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(CO),
        .I3(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[31]),
        .I4(\b0_1_3_i_i_min_int_s_fu_832/p_0_in ),
        .O(\b0_1_2_i_i_reg_5252_reg[31] [8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_3_i_i_reg_5272[31]_i_100 
       (.I0(grp_reg_int_s_fu_3831_ap_return[0]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[0]),
        .I2(grp_reg_int_s_fu_3831_ap_return[1]),
        .I3(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[1]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_109 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [7]),
        .I2(Q[7]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[7]),
        .I5(grp_reg_int_s_fu_3831_ap_return[7]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_110 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [5]),
        .I2(Q[5]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[5]),
        .I5(grp_reg_int_s_fu_3831_ap_return[5]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_111 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [3]),
        .I2(Q[3]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[3]),
        .I5(grp_reg_int_s_fu_3831_ap_return[3]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_112 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [1]),
        .I2(Q[1]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[1]),
        .I5(grp_reg_int_s_fu_3831_ap_return[1]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_3_i_i_reg_5272[31]_i_16 
       (.I0(grp_reg_int_s_fu_3831_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I3(Q[8]),
        .I4(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I5(CO),
        .O(\b0_1_3_i_i_reg_5272[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_3_i_i_reg_5272[31]_i_17 
       (.I0(Q[8]),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3831_ap_return[31]),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .O(\b0_1_3_i_i_reg_5272[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \b0_1_3_i_i_reg_5272[31]_i_18 
       (.I0(Q[8]),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3831_ap_return[31]),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .O(\b0_1_3_i_i_reg_5272[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_19 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_20 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_21 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[31]_i_3 
       (.I0(grp_reg_int_s_fu_3831_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I2(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .O(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[31]));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_32 
       (.I0(grp_reg_int_s_fu_3831_ap_return[31]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_33 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_34 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_35 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_36 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_37 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_38 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_39 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_41 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_42 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_43 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_44 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_55 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_56 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_57 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_58 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_59 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_60 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_61 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_62 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_64 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_65 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_66 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_3_i_i_reg_5272[31]_i_67 
       (.I0(CO),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [8]),
        .I2(Q[8]),
        .I3(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I4(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I5(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_77 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_78 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_79 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_3_i_i_reg_5272[31]_i_80 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_81 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_82 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_83 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_3_i_i_reg_5272[31]_i_84 
       (.I0(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_3_i_i_reg_5272[31]_i_85 
       (.I0(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[6]),
        .I2(grp_reg_int_s_fu_3831_ap_return[6]),
        .I3(b0_2_2_i_i_min_int_s_fu_826_ap_return[6]),
        .I4(b0_2_2_i_i_min_int_s_fu_826_ap_return[7]),
        .I5(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[7]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_3_i_i_reg_5272[31]_i_86 
       (.I0(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[4]),
        .I2(grp_reg_int_s_fu_3831_ap_return[4]),
        .I3(b0_2_2_i_i_min_int_s_fu_826_ap_return[4]),
        .I4(b0_2_2_i_i_min_int_s_fu_826_ap_return[5]),
        .I5(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[5]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_3_i_i_reg_5272[31]_i_87 
       (.I0(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[2]),
        .I2(grp_reg_int_s_fu_3831_ap_return[2]),
        .I3(b0_2_2_i_i_min_int_s_fu_826_ap_return[2]),
        .I4(b0_2_2_i_i_min_int_s_fu_826_ap_return[3]),
        .I5(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[3]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_3_i_i_reg_5272[31]_i_88 
       (.I0(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[0]),
        .I2(grp_reg_int_s_fu_3831_ap_return[0]),
        .I3(b0_2_2_i_i_min_int_s_fu_826_ap_return[0]),
        .I4(b0_2_2_i_i_min_int_s_fu_826_ap_return[1]),
        .I5(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[1]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_3_i_i_reg_5272[31]_i_89 
       (.I0(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[6]),
        .I1(Q[6]),
        .I2(\b0_1_3_i_i_reg_5272_reg[31] [6]),
        .I3(CO),
        .I4(\b0_1_3_i_i_reg_5272[31]_i_109_n_0 ),
        .O(\b0_1_3_i_i_reg_5272[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_3_i_i_reg_5272[31]_i_90 
       (.I0(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[4]),
        .I1(Q[4]),
        .I2(\b0_1_3_i_i_reg_5272_reg[31] [4]),
        .I3(CO),
        .I4(\b0_1_3_i_i_reg_5272[31]_i_110_n_0 ),
        .O(\b0_1_3_i_i_reg_5272[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_3_i_i_reg_5272[31]_i_91 
       (.I0(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[2]),
        .I1(Q[2]),
        .I2(\b0_1_3_i_i_reg_5272_reg[31] [2]),
        .I3(CO),
        .I4(\b0_1_3_i_i_reg_5272[31]_i_111_n_0 ),
        .O(\b0_1_3_i_i_reg_5272[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_3_i_i_reg_5272[31]_i_92 
       (.I0(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[0]),
        .I1(Q[0]),
        .I2(\b0_1_3_i_i_reg_5272_reg[31] [0]),
        .I3(CO),
        .I4(\b0_1_3_i_i_reg_5272[31]_i_112_n_0 ),
        .O(\b0_1_3_i_i_reg_5272[31]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_3_i_i_reg_5272[31]_i_93 
       (.I0(grp_reg_int_s_fu_3831_ap_return[6]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[6]),
        .I2(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[7]),
        .I3(grp_reg_int_s_fu_3831_ap_return[7]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_3_i_i_reg_5272[31]_i_94 
       (.I0(grp_reg_int_s_fu_3831_ap_return[4]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[4]),
        .I2(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[5]),
        .I3(grp_reg_int_s_fu_3831_ap_return[5]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_3_i_i_reg_5272[31]_i_95 
       (.I0(grp_reg_int_s_fu_3831_ap_return[2]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[2]),
        .I2(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[3]),
        .I3(grp_reg_int_s_fu_3831_ap_return[3]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_3_i_i_reg_5272[31]_i_96 
       (.I0(grp_reg_int_s_fu_3831_ap_return[0]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[0]),
        .I2(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[1]),
        .I3(grp_reg_int_s_fu_3831_ap_return[1]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_3_i_i_reg_5272[31]_i_97 
       (.I0(grp_reg_int_s_fu_3831_ap_return[6]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[6]),
        .I2(grp_reg_int_s_fu_3831_ap_return[7]),
        .I3(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[7]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_3_i_i_reg_5272[31]_i_98 
       (.I0(grp_reg_int_s_fu_3831_ap_return[4]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[4]),
        .I2(grp_reg_int_s_fu_3831_ap_return[5]),
        .I3(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[5]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_3_i_i_reg_5272[31]_i_99 
       (.I0(grp_reg_int_s_fu_3831_ap_return[2]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[2]),
        .I2(grp_reg_int_s_fu_3831_ap_return[3]),
        .I3(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[3]),
        .O(\b0_1_3_i_i_reg_5272[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_3_i_i_reg_5272[3]_i_1 
       (.I0(Q[3]),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [3]),
        .I2(CO),
        .I3(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[3]),
        .I4(\b0_1_3_i_i_min_int_s_fu_832/p_0_in ),
        .O(\b0_1_2_i_i_reg_5252_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[3]_i_2 
       (.I0(grp_reg_int_s_fu_3831_ap_return[3]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[3]),
        .I2(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .O(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_3_i_i_reg_5272[4]_i_1 
       (.I0(Q[4]),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [4]),
        .I2(CO),
        .I3(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[4]),
        .I4(\b0_1_3_i_i_min_int_s_fu_832/p_0_in ),
        .O(\b0_1_2_i_i_reg_5252_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[4]_i_2 
       (.I0(grp_reg_int_s_fu_3831_ap_return[4]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[4]),
        .I2(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .O(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_3_i_i_reg_5272[5]_i_1 
       (.I0(Q[5]),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [5]),
        .I2(CO),
        .I3(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[5]),
        .I4(\b0_1_3_i_i_min_int_s_fu_832/p_0_in ),
        .O(\b0_1_2_i_i_reg_5252_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[5]_i_2 
       (.I0(grp_reg_int_s_fu_3831_ap_return[5]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[5]),
        .I2(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .O(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_3_i_i_reg_5272[6]_i_1 
       (.I0(Q[6]),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [6]),
        .I2(CO),
        .I3(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[6]),
        .I4(\b0_1_3_i_i_min_int_s_fu_832/p_0_in ),
        .O(\b0_1_2_i_i_reg_5252_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[6]_i_2 
       (.I0(grp_reg_int_s_fu_3831_ap_return[6]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[6]),
        .I2(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .O(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_3_i_i_reg_5272[7]_i_1 
       (.I0(Q[7]),
        .I1(\b0_1_3_i_i_reg_5272_reg[31] [7]),
        .I2(CO),
        .I3(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[7]),
        .I4(\b0_1_3_i_i_min_int_s_fu_832/p_0_in ),
        .O(\b0_1_2_i_i_reg_5252_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_3_i_i_reg_5272[7]_i_2 
       (.I0(grp_reg_int_s_fu_3831_ap_return[7]),
        .I1(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004[7]),
        .I2(\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ),
        .O(tmp_97_3_i_i_max_int_s_fu_1177_ap_return[7]));
  CARRY4 \b0_1_3_i_i_reg_5272_reg[31]_i_14 
       (.CI(\b0_1_3_i_i_reg_5272_reg[31]_i_31_n_0 ),
        .CO({\tmp_97_3_i_i_max_int_s_fu_1177/p_0_in ,\b0_1_3_i_i_reg_5272_reg[31]_i_14_n_1 ,\b0_1_3_i_i_reg_5272_reg[31]_i_14_n_2 ,\b0_1_3_i_i_reg_5272_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_3_i_i_reg_5272[31]_i_32_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_33_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_34_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_35_n_0 }),
        .O(\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\b0_1_3_i_i_reg_5272[31]_i_36_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_37_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_38_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_39_n_0 }));
  CARRY4 \b0_1_3_i_i_reg_5272_reg[31]_i_15 
       (.CI(\b0_1_3_i_i_reg_5272_reg[31]_i_40_n_0 ),
        .CO({\b0_1_3_i_i_reg_5272_reg[31]_i_15_n_0 ,\b0_1_3_i_i_reg_5272_reg[31]_i_15_n_1 ,\b0_1_3_i_i_reg_5272_reg[31]_i_15_n_2 ,\b0_1_3_i_i_reg_5272_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_3_i_i_reg_5272[31]_i_17_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_17_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_17_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_17_n_0 }),
        .O(\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\b0_1_3_i_i_reg_5272[31]_i_41_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_42_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_43_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_44_n_0 }));
  CARRY4 \b0_1_3_i_i_reg_5272_reg[31]_i_31 
       (.CI(\b0_1_3_i_i_reg_5272_reg[31]_i_54_n_0 ),
        .CO({\b0_1_3_i_i_reg_5272_reg[31]_i_31_n_0 ,\b0_1_3_i_i_reg_5272_reg[31]_i_31_n_1 ,\b0_1_3_i_i_reg_5272_reg[31]_i_31_n_2 ,\b0_1_3_i_i_reg_5272_reg[31]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_3_i_i_reg_5272[31]_i_55_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_56_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_57_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_58_n_0 }),
        .O(\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_31_O_UNCONNECTED [3:0]),
        .S({\b0_1_3_i_i_reg_5272[31]_i_59_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_60_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_61_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_62_n_0 }));
  CARRY4 \b0_1_3_i_i_reg_5272_reg[31]_i_4 
       (.CI(\b0_1_3_i_i_reg_5272_reg[31]_i_15_n_0 ),
        .CO({\b0_1_3_i_i_min_int_s_fu_832/p_0_in ,\b0_1_3_i_i_reg_5272_reg[31]_i_4_n_1 ,\b0_1_3_i_i_reg_5272_reg[31]_i_4_n_2 ,\b0_1_3_i_i_reg_5272_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_3_i_i_reg_5272[31]_i_16_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_17_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_17_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_17_n_0 }),
        .O(\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\b0_1_3_i_i_reg_5272[31]_i_18_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_19_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_20_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_21_n_0 }));
  CARRY4 \b0_1_3_i_i_reg_5272_reg[31]_i_40 
       (.CI(\b0_1_3_i_i_reg_5272_reg[31]_i_63_n_0 ),
        .CO({\b0_1_3_i_i_reg_5272_reg[31]_i_40_n_0 ,\b0_1_3_i_i_reg_5272_reg[31]_i_40_n_1 ,\b0_1_3_i_i_reg_5272_reg[31]_i_40_n_2 ,\b0_1_3_i_i_reg_5272_reg[31]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_3_i_i_reg_5272[31]_i_17_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_17_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_17_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_17_n_0 }),
        .O(\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_40_O_UNCONNECTED [3:0]),
        .S({\b0_1_3_i_i_reg_5272[31]_i_64_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_65_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_66_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_67_n_0 }));
  CARRY4 \b0_1_3_i_i_reg_5272_reg[31]_i_54 
       (.CI(\b0_1_3_i_i_reg_5272_reg[31]_i_76_n_0 ),
        .CO({\b0_1_3_i_i_reg_5272_reg[31]_i_54_n_0 ,\b0_1_3_i_i_reg_5272_reg[31]_i_54_n_1 ,\b0_1_3_i_i_reg_5272_reg[31]_i_54_n_2 ,\b0_1_3_i_i_reg_5272_reg[31]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_3_i_i_reg_5272[31]_i_77_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_78_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_79_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_80_n_0 }),
        .O(\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_54_O_UNCONNECTED [3:0]),
        .S({\b0_1_3_i_i_reg_5272[31]_i_81_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_82_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_83_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_84_n_0 }));
  CARRY4 \b0_1_3_i_i_reg_5272_reg[31]_i_63 
       (.CI(1'b0),
        .CO({\b0_1_3_i_i_reg_5272_reg[31]_i_63_n_0 ,\b0_1_3_i_i_reg_5272_reg[31]_i_63_n_1 ,\b0_1_3_i_i_reg_5272_reg[31]_i_63_n_2 ,\b0_1_3_i_i_reg_5272_reg[31]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_3_i_i_reg_5272[31]_i_85_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_86_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_87_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_88_n_0 }),
        .O(\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_63_O_UNCONNECTED [3:0]),
        .S({\b0_1_3_i_i_reg_5272[31]_i_89_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_90_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_91_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_92_n_0 }));
  CARRY4 \b0_1_3_i_i_reg_5272_reg[31]_i_76 
       (.CI(1'b0),
        .CO({\b0_1_3_i_i_reg_5272_reg[31]_i_76_n_0 ,\b0_1_3_i_i_reg_5272_reg[31]_i_76_n_1 ,\b0_1_3_i_i_reg_5272_reg[31]_i_76_n_2 ,\b0_1_3_i_i_reg_5272_reg[31]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_3_i_i_reg_5272[31]_i_93_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_94_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_95_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_96_n_0 }),
        .O(\NLW_b0_1_3_i_i_reg_5272_reg[31]_i_76_O_UNCONNECTED [3:0]),
        .S({\b0_1_3_i_i_reg_5272[31]_i_97_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_98_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_99_n_0 ,\b0_1_3_i_i_reg_5272[31]_i_100_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_3_i_i_reg_5277[0]_i_1 
       (.I0(grp_reg_int_s_fu_3831_ap_return[0]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [0]),
        .I2(\tmp_100_3_i_i_max_int_s_fu_1184/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_3_i_i_reg_5277[1]_i_1 
       (.I0(grp_reg_int_s_fu_3831_ap_return[1]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [1]),
        .I2(\tmp_100_3_i_i_max_int_s_fu_1184/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_3_i_i_reg_5277[2]_i_1 
       (.I0(grp_reg_int_s_fu_3831_ap_return[2]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [2]),
        .I2(\tmp_100_3_i_i_max_int_s_fu_1184/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_3_i_i_reg_5277[31]_i_1 
       (.I0(grp_reg_int_s_fu_3831_ap_return[31]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I2(\tmp_100_3_i_i_max_int_s_fu_1184/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_3_i_i_reg_5277[31]_i_10 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_3_i_i_reg_5277[31]_i_11 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_3_i_i_reg_5277[31]_i_13 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_3_i_i_reg_5277[31]_i_14 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_3_i_i_reg_5277[31]_i_15 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_3_i_i_reg_5277[31]_i_16 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_3_i_i_reg_5277[31]_i_17 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_3_i_i_reg_5277[31]_i_18 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_3_i_i_reg_5277[31]_i_19 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_3_i_i_reg_5277[31]_i_20 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_3_i_i_reg_5277[31]_i_22 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_3_i_i_reg_5277[31]_i_23 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_3_i_i_reg_5277[31]_i_24 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_3_i_i_reg_5277[31]_i_25 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_3_i_i_reg_5277[31]_i_26 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_3_i_i_reg_5277[31]_i_27 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_3_i_i_reg_5277[31]_i_28 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_3_i_i_reg_5277[31]_i_29 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_3_i_i_reg_5277[31]_i_30 
       (.I0(grp_reg_int_s_fu_3831_ap_return[6]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [6]),
        .I2(\tmp_100_3_i_i_reg_5277_reg[31] [7]),
        .I3(grp_reg_int_s_fu_3831_ap_return[7]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_3_i_i_reg_5277[31]_i_31 
       (.I0(grp_reg_int_s_fu_3831_ap_return[4]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [4]),
        .I2(\tmp_100_3_i_i_reg_5277_reg[31] [5]),
        .I3(grp_reg_int_s_fu_3831_ap_return[5]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_3_i_i_reg_5277[31]_i_32 
       (.I0(grp_reg_int_s_fu_3831_ap_return[2]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [2]),
        .I2(\tmp_100_3_i_i_reg_5277_reg[31] [3]),
        .I3(grp_reg_int_s_fu_3831_ap_return[3]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_3_i_i_reg_5277[31]_i_33 
       (.I0(grp_reg_int_s_fu_3831_ap_return[0]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [0]),
        .I2(\tmp_100_3_i_i_reg_5277_reg[31] [1]),
        .I3(grp_reg_int_s_fu_3831_ap_return[1]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_3_i_i_reg_5277[31]_i_34 
       (.I0(grp_reg_int_s_fu_3831_ap_return[6]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [6]),
        .I2(grp_reg_int_s_fu_3831_ap_return[7]),
        .I3(\tmp_100_3_i_i_reg_5277_reg[31] [7]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_3_i_i_reg_5277[31]_i_35 
       (.I0(grp_reg_int_s_fu_3831_ap_return[4]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [4]),
        .I2(grp_reg_int_s_fu_3831_ap_return[5]),
        .I3(\tmp_100_3_i_i_reg_5277_reg[31] [5]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_3_i_i_reg_5277[31]_i_36 
       (.I0(grp_reg_int_s_fu_3831_ap_return[2]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [2]),
        .I2(grp_reg_int_s_fu_3831_ap_return[3]),
        .I3(\tmp_100_3_i_i_reg_5277_reg[31] [3]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_3_i_i_reg_5277[31]_i_37 
       (.I0(grp_reg_int_s_fu_3831_ap_return[0]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [0]),
        .I2(grp_reg_int_s_fu_3831_ap_return[1]),
        .I3(\tmp_100_3_i_i_reg_5277_reg[31] [1]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_3_i_i_reg_5277[31]_i_4 
       (.I0(grp_reg_int_s_fu_3831_ap_return[31]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_3_i_i_reg_5277[31]_i_5 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_3_i_i_reg_5277[31]_i_6 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_3_i_i_reg_5277[31]_i_7 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_3_i_i_reg_5277[31]_i_8 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_3_i_i_reg_5277[31]_i_9 
       (.I0(\tmp_100_3_i_i_reg_5277_reg[31] [8]),
        .I1(grp_reg_int_s_fu_3831_ap_return[31]),
        .O(\tmp_100_3_i_i_reg_5277[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_3_i_i_reg_5277[3]_i_1 
       (.I0(grp_reg_int_s_fu_3831_ap_return[3]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [3]),
        .I2(\tmp_100_3_i_i_max_int_s_fu_1184/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_3_i_i_reg_5277[4]_i_1 
       (.I0(grp_reg_int_s_fu_3831_ap_return[4]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [4]),
        .I2(\tmp_100_3_i_i_max_int_s_fu_1184/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_3_i_i_reg_5277[5]_i_1 
       (.I0(grp_reg_int_s_fu_3831_ap_return[5]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [5]),
        .I2(\tmp_100_3_i_i_max_int_s_fu_1184/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_3_i_i_reg_5277[6]_i_1 
       (.I0(grp_reg_int_s_fu_3831_ap_return[6]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [6]),
        .I2(\tmp_100_3_i_i_max_int_s_fu_1184/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_3_i_i_reg_5277[7]_i_1 
       (.I0(grp_reg_int_s_fu_3831_ap_return[7]),
        .I1(\tmp_100_3_i_i_reg_5277_reg[31] [7]),
        .I2(\tmp_100_3_i_i_max_int_s_fu_1184/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_100_3_i_i_reg_5277_reg[31]_i_12 
       (.CI(\tmp_100_3_i_i_reg_5277_reg[31]_i_21_n_0 ),
        .CO({\tmp_100_3_i_i_reg_5277_reg[31]_i_12_n_0 ,\tmp_100_3_i_i_reg_5277_reg[31]_i_12_n_1 ,\tmp_100_3_i_i_reg_5277_reg[31]_i_12_n_2 ,\tmp_100_3_i_i_reg_5277_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_3_i_i_reg_5277[31]_i_22_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_23_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_24_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_25_n_0 }),
        .O(\NLW_tmp_100_3_i_i_reg_5277_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_100_3_i_i_reg_5277[31]_i_26_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_27_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_28_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_29_n_0 }));
  CARRY4 \tmp_100_3_i_i_reg_5277_reg[31]_i_2 
       (.CI(\tmp_100_3_i_i_reg_5277_reg[31]_i_3_n_0 ),
        .CO({\tmp_100_3_i_i_max_int_s_fu_1184/p_0_in ,\tmp_100_3_i_i_reg_5277_reg[31]_i_2_n_1 ,\tmp_100_3_i_i_reg_5277_reg[31]_i_2_n_2 ,\tmp_100_3_i_i_reg_5277_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_3_i_i_reg_5277[31]_i_4_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_5_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_6_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_7_n_0 }),
        .O(\NLW_tmp_100_3_i_i_reg_5277_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_100_3_i_i_reg_5277[31]_i_8_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_9_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_10_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_11_n_0 }));
  CARRY4 \tmp_100_3_i_i_reg_5277_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_100_3_i_i_reg_5277_reg[31]_i_21_n_0 ,\tmp_100_3_i_i_reg_5277_reg[31]_i_21_n_1 ,\tmp_100_3_i_i_reg_5277_reg[31]_i_21_n_2 ,\tmp_100_3_i_i_reg_5277_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_3_i_i_reg_5277[31]_i_30_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_31_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_32_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_33_n_0 }),
        .O(\NLW_tmp_100_3_i_i_reg_5277_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_100_3_i_i_reg_5277[31]_i_34_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_35_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_36_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_37_n_0 }));
  CARRY4 \tmp_100_3_i_i_reg_5277_reg[31]_i_3 
       (.CI(\tmp_100_3_i_i_reg_5277_reg[31]_i_12_n_0 ),
        .CO({\tmp_100_3_i_i_reg_5277_reg[31]_i_3_n_0 ,\tmp_100_3_i_i_reg_5277_reg[31]_i_3_n_1 ,\tmp_100_3_i_i_reg_5277_reg[31]_i_3_n_2 ,\tmp_100_3_i_i_reg_5277_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_3_i_i_reg_5277[31]_i_13_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_14_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_15_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_16_n_0 }),
        .O(\NLW_tmp_100_3_i_i_reg_5277_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_100_3_i_i_reg_5277[31]_i_17_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_18_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_19_n_0 ,\tmp_100_3_i_i_reg_5277[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_64
   (D,
    \a0_1_3_i_i_reg_5262_reg[31] ,
    E,
    Q,
    aclk,
    ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968,
    ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974,
    \a0_1_4_i_i_reg_5282_reg[31] ,
    \a0_1_4_i_i_reg_5282_reg[31]_0 ,
    CO,
    a0_2_3_i_i_max_int_s_fu_1190_ap_return);
  output [8:0]D;
  output [8:0]\a0_1_3_i_i_reg_5262_reg[31] ;
  input [0:0]E;
  input [8:0]Q;
  input aclk;
  input [8:0]ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968;
  input [8:0]ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974;
  input [8:0]\a0_1_4_i_i_reg_5282_reg[31] ;
  input [8:0]\a0_1_4_i_i_reg_5282_reg[31]_0 ;
  input [0:0]CO;
  input [7:0]a0_2_3_i_i_max_int_s_fu_1190_ap_return;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [8:0]\a0_1_3_i_i_reg_5262_reg[31] ;
  wire \a0_1_4_i_i_max_int_s_fu_1196/p_0_in ;
  wire \a0_1_4_i_i_reg_5282[31]_i_100_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_101_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_107_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_109_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_111_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_113_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_17_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_18_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_19_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_20_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_21_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_22_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_33_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_34_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_35_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_36_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_37_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_38_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_39_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_40_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_42_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_43_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_44_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_45_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_56_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_57_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_58_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_59_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_60_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_61_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_62_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_63_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_65_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_66_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_67_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_68_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_78_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_79_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_80_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_81_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_82_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_83_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_84_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_85_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_86_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_87_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_88_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_89_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_90_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_91_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_92_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_93_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_94_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_95_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_96_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_97_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_98_n_0 ;
  wire \a0_1_4_i_i_reg_5282[31]_i_99_n_0 ;
  wire [8:0]\a0_1_4_i_i_reg_5282_reg[31] ;
  wire [8:0]\a0_1_4_i_i_reg_5282_reg[31]_0 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_15_n_1 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_15_n_2 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_15_n_3 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_16_n_0 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_16_n_1 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_16_n_2 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_16_n_3 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_32_n_0 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_32_n_1 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_32_n_2 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_32_n_3 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_41_n_0 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_41_n_1 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_41_n_2 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_41_n_3 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_55_n_0 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_55_n_1 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_55_n_2 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_55_n_3 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_5_n_1 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_5_n_2 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_5_n_3 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_64_n_0 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_64_n_1 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_64_n_2 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_64_n_3 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_77_n_0 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_77_n_1 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_77_n_2 ;
  wire \a0_1_4_i_i_reg_5282_reg[31]_i_77_n_3 ;
  wire [7:0]a0_2_3_i_i_max_int_s_fu_1190_ap_return;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974;
  wire [8:0]ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968;
  wire [31:0]grp_reg_int_s_fu_3839_ap_return;
  wire \tmp_89_4_i_i_min_int_s_fu_839/p_0_in ;
  wire [31:0]tmp_89_4_i_i_min_int_s_fu_839_ap_return;
  wire \tmp_92_4_i_i_min_int_s_fu_845/p_0_in ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_10_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_11_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_13_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_14_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_15_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_16_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_17_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_18_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_19_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_20_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_22_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_23_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_24_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_25_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_26_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_27_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_28_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_29_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_30_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_31_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_32_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_33_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_34_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_35_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_36_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_37_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_4_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_5_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_6_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_7_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_8_n_0 ;
  wire \tmp_92_4_i_i_reg_5287[31]_i_9_n_0 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_12_n_0 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_12_n_1 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_12_n_2 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_12_n_3 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_21_n_0 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_21_n_1 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_21_n_2 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_21_n_3 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_2_n_1 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_2_n_2 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_2_n_3 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_3_n_0 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_3_n_1 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_3_n_2 ;
  wire \tmp_92_4_i_i_reg_5287_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_64_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_77_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_4_i_i_reg_5287_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_4_i_i_reg_5287_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_4_i_i_reg_5287_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_4_i_i_reg_5287_reg[31]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_4_i_i_reg_5282[0]_i_1 
       (.I0(\a0_1_4_i_i_reg_5282_reg[31] [0]),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [0]),
        .I2(CO),
        .I3(tmp_89_4_i_i_min_int_s_fu_839_ap_return[0]),
        .I4(\a0_1_4_i_i_max_int_s_fu_1196/p_0_in ),
        .O(\a0_1_3_i_i_reg_5262_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[0]_i_2 
       (.I0(grp_reg_int_s_fu_3839_ap_return[0]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[0]),
        .I2(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .O(tmp_89_4_i_i_min_int_s_fu_839_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_4_i_i_reg_5282[1]_i_1 
       (.I0(\a0_1_4_i_i_reg_5282_reg[31] [1]),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [1]),
        .I2(CO),
        .I3(tmp_89_4_i_i_min_int_s_fu_839_ap_return[1]),
        .I4(\a0_1_4_i_i_max_int_s_fu_1196/p_0_in ),
        .O(\a0_1_3_i_i_reg_5262_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[1]_i_2 
       (.I0(grp_reg_int_s_fu_3839_ap_return[1]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[1]),
        .I2(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .O(tmp_89_4_i_i_min_int_s_fu_839_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_4_i_i_reg_5282[2]_i_1 
       (.I0(\a0_1_4_i_i_reg_5282_reg[31] [2]),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [2]),
        .I2(CO),
        .I3(tmp_89_4_i_i_min_int_s_fu_839_ap_return[2]),
        .I4(\a0_1_4_i_i_max_int_s_fu_1196/p_0_in ),
        .O(\a0_1_3_i_i_reg_5262_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[2]_i_2 
       (.I0(grp_reg_int_s_fu_3839_ap_return[2]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[2]),
        .I2(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .O(tmp_89_4_i_i_min_int_s_fu_839_ap_return[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_4_i_i_reg_5282[31]_i_100 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[2]),
        .I1(grp_reg_int_s_fu_3839_ap_return[2]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[3]),
        .I3(grp_reg_int_s_fu_3839_ap_return[3]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_100_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_4_i_i_reg_5282[31]_i_101 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[0]),
        .I1(grp_reg_int_s_fu_3839_ap_return[0]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[1]),
        .I3(grp_reg_int_s_fu_3839_ap_return[1]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_107 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[7]),
        .I2(grp_reg_int_s_fu_3839_ap_return[7]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [7]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [7]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_109 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[5]),
        .I2(grp_reg_int_s_fu_3839_ap_return[5]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [5]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [5]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_111 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[3]),
        .I2(grp_reg_int_s_fu_3839_ap_return[3]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [3]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [3]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_113 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[1]),
        .I2(grp_reg_int_s_fu_3839_ap_return[1]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [1]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [1]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_4_i_i_reg_5282[31]_i_17 
       (.I0(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3839_ap_return[31]),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .O(\a0_1_4_i_i_reg_5282[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_4_i_i_reg_5282[31]_i_18 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I3(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I5(CO),
        .O(\a0_1_4_i_i_reg_5282[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \a0_1_4_i_i_reg_5282[31]_i_19 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I3(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I5(CO),
        .O(\a0_1_4_i_i_reg_5282[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_4_i_i_reg_5282[31]_i_2 
       (.I0(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I2(CO),
        .I3(tmp_89_4_i_i_min_int_s_fu_839_ap_return[31]),
        .I4(\a0_1_4_i_i_max_int_s_fu_1196/p_0_in ),
        .O(\a0_1_3_i_i_reg_5262_reg[31] [8]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_20 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(grp_reg_int_s_fu_3839_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_21 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(grp_reg_int_s_fu_3839_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_22 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(grp_reg_int_s_fu_3839_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_33 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3839_ap_return[31]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_34 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_35 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_36 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_37 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_38 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_39 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[31]_i_4 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .O(tmp_89_4_i_i_min_int_s_fu_839_ap_return[31]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_40 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_42 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(grp_reg_int_s_fu_3839_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_43 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(grp_reg_int_s_fu_3839_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_44 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(grp_reg_int_s_fu_3839_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_45 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(grp_reg_int_s_fu_3839_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_56 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_57 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_58 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_59 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_60 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_61 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_62 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_63 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_65 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(grp_reg_int_s_fu_3839_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_66 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(grp_reg_int_s_fu_3839_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_67 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(grp_reg_int_s_fu_3839_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_4_i_i_reg_5282[31]_i_68 
       (.I0(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(grp_reg_int_s_fu_3839_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_4_i_i_reg_5282_reg[31]_0 [8]),
        .I5(\a0_1_4_i_i_reg_5282_reg[31] [8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_78 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_79 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_80 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_4_i_i_reg_5282[31]_i_81 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_82 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_83 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_84 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_4_i_i_reg_5282[31]_i_85 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_4_i_i_reg_5282[31]_i_86 
       (.I0(CO),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [6]),
        .I2(\a0_1_4_i_i_reg_5282_reg[31] [6]),
        .I3(tmp_89_4_i_i_min_int_s_fu_839_ap_return[6]),
        .I4(tmp_89_4_i_i_min_int_s_fu_839_ap_return[7]),
        .I5(a0_2_3_i_i_max_int_s_fu_1190_ap_return[7]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_4_i_i_reg_5282[31]_i_87 
       (.I0(CO),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [4]),
        .I2(\a0_1_4_i_i_reg_5282_reg[31] [4]),
        .I3(tmp_89_4_i_i_min_int_s_fu_839_ap_return[4]),
        .I4(tmp_89_4_i_i_min_int_s_fu_839_ap_return[5]),
        .I5(a0_2_3_i_i_max_int_s_fu_1190_ap_return[5]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_4_i_i_reg_5282[31]_i_88 
       (.I0(CO),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [2]),
        .I2(\a0_1_4_i_i_reg_5282_reg[31] [2]),
        .I3(tmp_89_4_i_i_min_int_s_fu_839_ap_return[2]),
        .I4(tmp_89_4_i_i_min_int_s_fu_839_ap_return[3]),
        .I5(a0_2_3_i_i_max_int_s_fu_1190_ap_return[3]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_4_i_i_reg_5282[31]_i_89 
       (.I0(CO),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [0]),
        .I2(\a0_1_4_i_i_reg_5282_reg[31] [0]),
        .I3(tmp_89_4_i_i_min_int_s_fu_839_ap_return[0]),
        .I4(tmp_89_4_i_i_min_int_s_fu_839_ap_return[1]),
        .I5(a0_2_3_i_i_max_int_s_fu_1190_ap_return[1]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_4_i_i_reg_5282[31]_i_90 
       (.I0(a0_2_3_i_i_max_int_s_fu_1190_ap_return[6]),
        .I1(grp_reg_int_s_fu_3839_ap_return[6]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[6]),
        .I3(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I4(\a0_1_4_i_i_reg_5282[31]_i_107_n_0 ),
        .O(\a0_1_4_i_i_reg_5282[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_4_i_i_reg_5282[31]_i_91 
       (.I0(a0_2_3_i_i_max_int_s_fu_1190_ap_return[4]),
        .I1(grp_reg_int_s_fu_3839_ap_return[4]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[4]),
        .I3(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I4(\a0_1_4_i_i_reg_5282[31]_i_109_n_0 ),
        .O(\a0_1_4_i_i_reg_5282[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_4_i_i_reg_5282[31]_i_92 
       (.I0(a0_2_3_i_i_max_int_s_fu_1190_ap_return[2]),
        .I1(grp_reg_int_s_fu_3839_ap_return[2]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[2]),
        .I3(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I4(\a0_1_4_i_i_reg_5282[31]_i_111_n_0 ),
        .O(\a0_1_4_i_i_reg_5282[31]_i_92_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_4_i_i_reg_5282[31]_i_93 
       (.I0(a0_2_3_i_i_max_int_s_fu_1190_ap_return[0]),
        .I1(grp_reg_int_s_fu_3839_ap_return[0]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[0]),
        .I3(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .I4(\a0_1_4_i_i_reg_5282[31]_i_113_n_0 ),
        .O(\a0_1_4_i_i_reg_5282[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_4_i_i_reg_5282[31]_i_94 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[6]),
        .I1(grp_reg_int_s_fu_3839_ap_return[6]),
        .I2(grp_reg_int_s_fu_3839_ap_return[7]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[7]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_4_i_i_reg_5282[31]_i_95 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[4]),
        .I1(grp_reg_int_s_fu_3839_ap_return[4]),
        .I2(grp_reg_int_s_fu_3839_ap_return[5]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[5]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_4_i_i_reg_5282[31]_i_96 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[2]),
        .I1(grp_reg_int_s_fu_3839_ap_return[2]),
        .I2(grp_reg_int_s_fu_3839_ap_return[3]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[3]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_4_i_i_reg_5282[31]_i_97 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[0]),
        .I1(grp_reg_int_s_fu_3839_ap_return[0]),
        .I2(grp_reg_int_s_fu_3839_ap_return[1]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[1]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_4_i_i_reg_5282[31]_i_98 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[6]),
        .I1(grp_reg_int_s_fu_3839_ap_return[6]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[7]),
        .I3(grp_reg_int_s_fu_3839_ap_return[7]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_4_i_i_reg_5282[31]_i_99 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[4]),
        .I1(grp_reg_int_s_fu_3839_ap_return[4]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[5]),
        .I3(grp_reg_int_s_fu_3839_ap_return[5]),
        .O(\a0_1_4_i_i_reg_5282[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_4_i_i_reg_5282[3]_i_1 
       (.I0(\a0_1_4_i_i_reg_5282_reg[31] [3]),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [3]),
        .I2(CO),
        .I3(tmp_89_4_i_i_min_int_s_fu_839_ap_return[3]),
        .I4(\a0_1_4_i_i_max_int_s_fu_1196/p_0_in ),
        .O(\a0_1_3_i_i_reg_5262_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[3]_i_2 
       (.I0(grp_reg_int_s_fu_3839_ap_return[3]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[3]),
        .I2(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .O(tmp_89_4_i_i_min_int_s_fu_839_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_4_i_i_reg_5282[4]_i_1 
       (.I0(\a0_1_4_i_i_reg_5282_reg[31] [4]),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [4]),
        .I2(CO),
        .I3(tmp_89_4_i_i_min_int_s_fu_839_ap_return[4]),
        .I4(\a0_1_4_i_i_max_int_s_fu_1196/p_0_in ),
        .O(\a0_1_3_i_i_reg_5262_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[4]_i_2 
       (.I0(grp_reg_int_s_fu_3839_ap_return[4]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[4]),
        .I2(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .O(tmp_89_4_i_i_min_int_s_fu_839_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_4_i_i_reg_5282[5]_i_1 
       (.I0(\a0_1_4_i_i_reg_5282_reg[31] [5]),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [5]),
        .I2(CO),
        .I3(tmp_89_4_i_i_min_int_s_fu_839_ap_return[5]),
        .I4(\a0_1_4_i_i_max_int_s_fu_1196/p_0_in ),
        .O(\a0_1_3_i_i_reg_5262_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[5]_i_2 
       (.I0(grp_reg_int_s_fu_3839_ap_return[5]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[5]),
        .I2(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .O(tmp_89_4_i_i_min_int_s_fu_839_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_4_i_i_reg_5282[6]_i_1 
       (.I0(\a0_1_4_i_i_reg_5282_reg[31] [6]),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [6]),
        .I2(CO),
        .I3(tmp_89_4_i_i_min_int_s_fu_839_ap_return[6]),
        .I4(\a0_1_4_i_i_max_int_s_fu_1196/p_0_in ),
        .O(\a0_1_3_i_i_reg_5262_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[6]_i_2 
       (.I0(grp_reg_int_s_fu_3839_ap_return[6]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[6]),
        .I2(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .O(tmp_89_4_i_i_min_int_s_fu_839_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_4_i_i_reg_5282[7]_i_1 
       (.I0(\a0_1_4_i_i_reg_5282_reg[31] [7]),
        .I1(\a0_1_4_i_i_reg_5282_reg[31]_0 [7]),
        .I2(CO),
        .I3(tmp_89_4_i_i_min_int_s_fu_839_ap_return[7]),
        .I4(\a0_1_4_i_i_max_int_s_fu_1196/p_0_in ),
        .O(\a0_1_3_i_i_reg_5262_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_4_i_i_reg_5282[7]_i_2 
       (.I0(grp_reg_int_s_fu_3839_ap_return[7]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[7]),
        .I2(\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ),
        .O(tmp_89_4_i_i_min_int_s_fu_839_ap_return[7]));
  CARRY4 \a0_1_4_i_i_reg_5282_reg[31]_i_15 
       (.CI(\a0_1_4_i_i_reg_5282_reg[31]_i_32_n_0 ),
        .CO({\tmp_89_4_i_i_min_int_s_fu_839/p_0_in ,\a0_1_4_i_i_reg_5282_reg[31]_i_15_n_1 ,\a0_1_4_i_i_reg_5282_reg[31]_i_15_n_2 ,\a0_1_4_i_i_reg_5282_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_4_i_i_reg_5282[31]_i_33_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_34_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_35_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_36_n_0 }),
        .O(\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\a0_1_4_i_i_reg_5282[31]_i_37_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_38_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_39_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_40_n_0 }));
  CARRY4 \a0_1_4_i_i_reg_5282_reg[31]_i_16 
       (.CI(\a0_1_4_i_i_reg_5282_reg[31]_i_41_n_0 ),
        .CO({\a0_1_4_i_i_reg_5282_reg[31]_i_16_n_0 ,\a0_1_4_i_i_reg_5282_reg[31]_i_16_n_1 ,\a0_1_4_i_i_reg_5282_reg[31]_i_16_n_2 ,\a0_1_4_i_i_reg_5282_reg[31]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_4_i_i_reg_5282[31]_i_18_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_18_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_18_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_18_n_0 }),
        .O(\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_16_O_UNCONNECTED [3:0]),
        .S({\a0_1_4_i_i_reg_5282[31]_i_42_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_43_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_44_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_45_n_0 }));
  CARRY4 \a0_1_4_i_i_reg_5282_reg[31]_i_32 
       (.CI(\a0_1_4_i_i_reg_5282_reg[31]_i_55_n_0 ),
        .CO({\a0_1_4_i_i_reg_5282_reg[31]_i_32_n_0 ,\a0_1_4_i_i_reg_5282_reg[31]_i_32_n_1 ,\a0_1_4_i_i_reg_5282_reg[31]_i_32_n_2 ,\a0_1_4_i_i_reg_5282_reg[31]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_4_i_i_reg_5282[31]_i_56_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_57_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_58_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_59_n_0 }),
        .O(\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_32_O_UNCONNECTED [3:0]),
        .S({\a0_1_4_i_i_reg_5282[31]_i_60_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_61_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_62_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_63_n_0 }));
  CARRY4 \a0_1_4_i_i_reg_5282_reg[31]_i_41 
       (.CI(\a0_1_4_i_i_reg_5282_reg[31]_i_64_n_0 ),
        .CO({\a0_1_4_i_i_reg_5282_reg[31]_i_41_n_0 ,\a0_1_4_i_i_reg_5282_reg[31]_i_41_n_1 ,\a0_1_4_i_i_reg_5282_reg[31]_i_41_n_2 ,\a0_1_4_i_i_reg_5282_reg[31]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_4_i_i_reg_5282[31]_i_18_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_18_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_18_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_18_n_0 }),
        .O(\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_41_O_UNCONNECTED [3:0]),
        .S({\a0_1_4_i_i_reg_5282[31]_i_65_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_66_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_67_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_68_n_0 }));
  CARRY4 \a0_1_4_i_i_reg_5282_reg[31]_i_5 
       (.CI(\a0_1_4_i_i_reg_5282_reg[31]_i_16_n_0 ),
        .CO({\a0_1_4_i_i_max_int_s_fu_1196/p_0_in ,\a0_1_4_i_i_reg_5282_reg[31]_i_5_n_1 ,\a0_1_4_i_i_reg_5282_reg[31]_i_5_n_2 ,\a0_1_4_i_i_reg_5282_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_4_i_i_reg_5282[31]_i_17_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_18_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_18_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_18_n_0 }),
        .O(\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\a0_1_4_i_i_reg_5282[31]_i_19_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_20_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_21_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_22_n_0 }));
  CARRY4 \a0_1_4_i_i_reg_5282_reg[31]_i_55 
       (.CI(\a0_1_4_i_i_reg_5282_reg[31]_i_77_n_0 ),
        .CO({\a0_1_4_i_i_reg_5282_reg[31]_i_55_n_0 ,\a0_1_4_i_i_reg_5282_reg[31]_i_55_n_1 ,\a0_1_4_i_i_reg_5282_reg[31]_i_55_n_2 ,\a0_1_4_i_i_reg_5282_reg[31]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_4_i_i_reg_5282[31]_i_78_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_79_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_80_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_81_n_0 }),
        .O(\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_55_O_UNCONNECTED [3:0]),
        .S({\a0_1_4_i_i_reg_5282[31]_i_82_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_83_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_84_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_85_n_0 }));
  CARRY4 \a0_1_4_i_i_reg_5282_reg[31]_i_64 
       (.CI(1'b0),
        .CO({\a0_1_4_i_i_reg_5282_reg[31]_i_64_n_0 ,\a0_1_4_i_i_reg_5282_reg[31]_i_64_n_1 ,\a0_1_4_i_i_reg_5282_reg[31]_i_64_n_2 ,\a0_1_4_i_i_reg_5282_reg[31]_i_64_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_4_i_i_reg_5282[31]_i_86_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_87_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_88_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_89_n_0 }),
        .O(\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_64_O_UNCONNECTED [3:0]),
        .S({\a0_1_4_i_i_reg_5282[31]_i_90_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_91_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_92_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_93_n_0 }));
  CARRY4 \a0_1_4_i_i_reg_5282_reg[31]_i_77 
       (.CI(1'b0),
        .CO({\a0_1_4_i_i_reg_5282_reg[31]_i_77_n_0 ,\a0_1_4_i_i_reg_5282_reg[31]_i_77_n_1 ,\a0_1_4_i_i_reg_5282_reg[31]_i_77_n_2 ,\a0_1_4_i_i_reg_5282_reg[31]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_4_i_i_reg_5282[31]_i_94_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_95_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_96_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_97_n_0 }),
        .O(\NLW_a0_1_4_i_i_reg_5282_reg[31]_i_77_O_UNCONNECTED [3:0]),
        .S({\a0_1_4_i_i_reg_5282[31]_i_98_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_99_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_100_n_0 ,\a0_1_4_i_i_reg_5282[31]_i_101_n_0 }));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(grp_reg_int_s_fu_3839_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(grp_reg_int_s_fu_3839_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(grp_reg_int_s_fu_3839_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(Q[8]),
        .Q(grp_reg_int_s_fu_3839_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(grp_reg_int_s_fu_3839_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(grp_reg_int_s_fu_3839_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(grp_reg_int_s_fu_3839_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(grp_reg_int_s_fu_3839_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(grp_reg_int_s_fu_3839_ap_return[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_4_i_i_reg_5287[0]_i_1 
       (.I0(grp_reg_int_s_fu_3839_ap_return[0]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[0]),
        .I2(\tmp_92_4_i_i_min_int_s_fu_845/p_0_in ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_4_i_i_reg_5287[1]_i_1 
       (.I0(grp_reg_int_s_fu_3839_ap_return[1]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[1]),
        .I2(\tmp_92_4_i_i_min_int_s_fu_845/p_0_in ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_4_i_i_reg_5287[2]_i_1 
       (.I0(grp_reg_int_s_fu_3839_ap_return[2]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[2]),
        .I2(\tmp_92_4_i_i_min_int_s_fu_845/p_0_in ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_4_i_i_reg_5287[31]_i_1 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I2(\tmp_92_4_i_i_min_int_s_fu_845/p_0_in ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_4_i_i_reg_5287[31]_i_10 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_4_i_i_reg_5287[31]_i_11 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_4_i_i_reg_5287[31]_i_13 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_4_i_i_reg_5287[31]_i_14 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_4_i_i_reg_5287[31]_i_15 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_4_i_i_reg_5287[31]_i_16 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_4_i_i_reg_5287[31]_i_17 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_4_i_i_reg_5287[31]_i_18 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_4_i_i_reg_5287[31]_i_19 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_4_i_i_reg_5287[31]_i_20 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_4_i_i_reg_5287[31]_i_22 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_4_i_i_reg_5287[31]_i_23 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_4_i_i_reg_5287[31]_i_24 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_4_i_i_reg_5287[31]_i_25 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_4_i_i_reg_5287[31]_i_26 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_4_i_i_reg_5287[31]_i_27 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_4_i_i_reg_5287[31]_i_28 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_4_i_i_reg_5287[31]_i_29 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_4_i_i_reg_5287[31]_i_30 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[6]),
        .I1(grp_reg_int_s_fu_3839_ap_return[6]),
        .I2(grp_reg_int_s_fu_3839_ap_return[7]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[7]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_4_i_i_reg_5287[31]_i_31 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[4]),
        .I1(grp_reg_int_s_fu_3839_ap_return[4]),
        .I2(grp_reg_int_s_fu_3839_ap_return[5]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[5]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_4_i_i_reg_5287[31]_i_32 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[2]),
        .I1(grp_reg_int_s_fu_3839_ap_return[2]),
        .I2(grp_reg_int_s_fu_3839_ap_return[3]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[3]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_4_i_i_reg_5287[31]_i_33 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[0]),
        .I1(grp_reg_int_s_fu_3839_ap_return[0]),
        .I2(grp_reg_int_s_fu_3839_ap_return[1]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[1]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_4_i_i_reg_5287[31]_i_34 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[6]),
        .I1(grp_reg_int_s_fu_3839_ap_return[6]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[7]),
        .I3(grp_reg_int_s_fu_3839_ap_return[7]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_4_i_i_reg_5287[31]_i_35 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[4]),
        .I1(grp_reg_int_s_fu_3839_ap_return[4]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[5]),
        .I3(grp_reg_int_s_fu_3839_ap_return[5]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_4_i_i_reg_5287[31]_i_36 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[2]),
        .I1(grp_reg_int_s_fu_3839_ap_return[2]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[3]),
        .I3(grp_reg_int_s_fu_3839_ap_return[3]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_4_i_i_reg_5287[31]_i_37 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[0]),
        .I1(grp_reg_int_s_fu_3839_ap_return[0]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[1]),
        .I3(grp_reg_int_s_fu_3839_ap_return[1]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_4_i_i_reg_5287[31]_i_4 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3839_ap_return[31]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_4_i_i_reg_5287[31]_i_5 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_4_i_i_reg_5287[31]_i_6 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_4_i_i_reg_5287[31]_i_7 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_4_i_i_reg_5287[31]_i_8 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_4_i_i_reg_5287[31]_i_9 
       (.I0(grp_reg_int_s_fu_3839_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_92_4_i_i_reg_5287[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_4_i_i_reg_5287[3]_i_1 
       (.I0(grp_reg_int_s_fu_3839_ap_return[3]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[3]),
        .I2(\tmp_92_4_i_i_min_int_s_fu_845/p_0_in ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_4_i_i_reg_5287[4]_i_1 
       (.I0(grp_reg_int_s_fu_3839_ap_return[4]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[4]),
        .I2(\tmp_92_4_i_i_min_int_s_fu_845/p_0_in ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_4_i_i_reg_5287[5]_i_1 
       (.I0(grp_reg_int_s_fu_3839_ap_return[5]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[5]),
        .I2(\tmp_92_4_i_i_min_int_s_fu_845/p_0_in ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_4_i_i_reg_5287[6]_i_1 
       (.I0(grp_reg_int_s_fu_3839_ap_return[6]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[6]),
        .I2(\tmp_92_4_i_i_min_int_s_fu_845/p_0_in ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_4_i_i_reg_5287[7]_i_1 
       (.I0(grp_reg_int_s_fu_3839_ap_return[7]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[7]),
        .I2(\tmp_92_4_i_i_min_int_s_fu_845/p_0_in ),
        .O(D[7]));
  CARRY4 \tmp_92_4_i_i_reg_5287_reg[31]_i_12 
       (.CI(\tmp_92_4_i_i_reg_5287_reg[31]_i_21_n_0 ),
        .CO({\tmp_92_4_i_i_reg_5287_reg[31]_i_12_n_0 ,\tmp_92_4_i_i_reg_5287_reg[31]_i_12_n_1 ,\tmp_92_4_i_i_reg_5287_reg[31]_i_12_n_2 ,\tmp_92_4_i_i_reg_5287_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_4_i_i_reg_5287[31]_i_22_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_23_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_24_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_25_n_0 }),
        .O(\NLW_tmp_92_4_i_i_reg_5287_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_92_4_i_i_reg_5287[31]_i_26_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_27_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_28_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_29_n_0 }));
  CARRY4 \tmp_92_4_i_i_reg_5287_reg[31]_i_2 
       (.CI(\tmp_92_4_i_i_reg_5287_reg[31]_i_3_n_0 ),
        .CO({\tmp_92_4_i_i_min_int_s_fu_845/p_0_in ,\tmp_92_4_i_i_reg_5287_reg[31]_i_2_n_1 ,\tmp_92_4_i_i_reg_5287_reg[31]_i_2_n_2 ,\tmp_92_4_i_i_reg_5287_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_4_i_i_reg_5287[31]_i_4_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_5_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_6_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_7_n_0 }),
        .O(\NLW_tmp_92_4_i_i_reg_5287_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_92_4_i_i_reg_5287[31]_i_8_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_9_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_10_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_11_n_0 }));
  CARRY4 \tmp_92_4_i_i_reg_5287_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_92_4_i_i_reg_5287_reg[31]_i_21_n_0 ,\tmp_92_4_i_i_reg_5287_reg[31]_i_21_n_1 ,\tmp_92_4_i_i_reg_5287_reg[31]_i_21_n_2 ,\tmp_92_4_i_i_reg_5287_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_4_i_i_reg_5287[31]_i_30_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_31_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_32_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_33_n_0 }),
        .O(\NLW_tmp_92_4_i_i_reg_5287_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_92_4_i_i_reg_5287[31]_i_34_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_35_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_36_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_37_n_0 }));
  CARRY4 \tmp_92_4_i_i_reg_5287_reg[31]_i_3 
       (.CI(\tmp_92_4_i_i_reg_5287_reg[31]_i_12_n_0 ),
        .CO({\tmp_92_4_i_i_reg_5287_reg[31]_i_3_n_0 ,\tmp_92_4_i_i_reg_5287_reg[31]_i_3_n_1 ,\tmp_92_4_i_i_reg_5287_reg[31]_i_3_n_2 ,\tmp_92_4_i_i_reg_5287_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_4_i_i_reg_5287[31]_i_13_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_14_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_15_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_16_n_0 }),
        .O(\NLW_tmp_92_4_i_i_reg_5287_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_92_4_i_i_reg_5287[31]_i_17_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_18_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_19_n_0 ,\tmp_92_4_i_i_reg_5287[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_65
   (D,
    \ap_return_reg[31]_0 ,
    E,
    Q,
    aclk,
    \b0_1_4_i_i_reg_5292_reg[31] ,
    \b0_1_4_i_i_reg_5292_reg[31]_0 ,
    CO,
    ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968,
    b0_2_3_i_i_min_int_s_fu_851_ap_return,
    ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974);
  output [8:0]D;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]E;
  input [8:0]Q;
  input aclk;
  input [8:0]\b0_1_4_i_i_reg_5292_reg[31] ;
  input [8:0]\b0_1_4_i_i_reg_5292_reg[31]_0 ;
  input [0:0]CO;
  input [8:0]ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968;
  input [7:0]b0_2_3_i_i_min_int_s_fu_851_ap_return;
  input [8:0]ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974;
  wire [8:0]ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \b0_1_4_i_i_min_int_s_fu_857/p_0_in ;
  wire \b0_1_4_i_i_reg_5292[31]_i_100_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_109_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_110_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_111_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_112_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_16_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_17_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_18_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_19_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_20_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_21_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_32_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_33_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_34_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_35_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_36_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_37_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_38_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_39_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_41_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_42_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_43_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_44_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_55_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_56_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_57_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_58_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_59_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_60_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_61_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_62_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_64_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_65_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_66_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_67_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_77_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_78_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_79_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_80_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_81_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_82_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_83_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_84_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_85_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_86_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_87_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_88_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_89_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_90_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_91_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_92_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_93_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_94_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_95_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_96_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_97_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_98_n_0 ;
  wire \b0_1_4_i_i_reg_5292[31]_i_99_n_0 ;
  wire [8:0]\b0_1_4_i_i_reg_5292_reg[31] ;
  wire [8:0]\b0_1_4_i_i_reg_5292_reg[31]_0 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_14_n_1 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_14_n_2 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_14_n_3 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_15_n_0 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_15_n_1 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_15_n_2 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_15_n_3 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_31_n_0 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_31_n_1 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_31_n_2 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_31_n_3 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_40_n_0 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_40_n_1 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_40_n_2 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_40_n_3 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_4_n_1 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_4_n_2 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_4_n_3 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_54_n_0 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_54_n_1 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_54_n_2 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_54_n_3 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_63_n_0 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_63_n_1 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_63_n_2 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_63_n_3 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_76_n_0 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_76_n_1 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_76_n_2 ;
  wire \b0_1_4_i_i_reg_5292_reg[31]_i_76_n_3 ;
  wire [7:0]b0_2_3_i_i_min_int_s_fu_851_ap_return;
  wire [31:0]grp_reg_int_s_fu_3846_ap_return;
  wire \tmp_100_4_i_i_max_int_s_fu_1211/p_0_in ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_10_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_11_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_13_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_14_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_15_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_16_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_17_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_18_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_19_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_20_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_22_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_23_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_24_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_25_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_26_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_27_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_28_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_29_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_30_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_31_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_32_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_33_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_34_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_35_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_36_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_37_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_4_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_5_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_6_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_7_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_8_n_0 ;
  wire \tmp_100_4_i_i_reg_5297[31]_i_9_n_0 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_12_n_0 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_12_n_1 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_12_n_2 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_12_n_3 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_21_n_0 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_21_n_1 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_21_n_2 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_21_n_3 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_2_n_1 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_2_n_2 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_2_n_3 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_3_n_0 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_3_n_1 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_3_n_2 ;
  wire \tmp_100_4_i_i_reg_5297_reg[31]_i_3_n_3 ;
  wire \tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ;
  wire [31:0]tmp_97_4_i_i_max_int_s_fu_1204_ap_return;
  wire [3:0]\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_63_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_76_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_4_i_i_reg_5297_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_4_i_i_reg_5297_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_4_i_i_reg_5297_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_4_i_i_reg_5297_reg[31]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(grp_reg_int_s_fu_3846_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(grp_reg_int_s_fu_3846_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(grp_reg_int_s_fu_3846_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(Q[8]),
        .Q(grp_reg_int_s_fu_3846_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(grp_reg_int_s_fu_3846_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(grp_reg_int_s_fu_3846_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(grp_reg_int_s_fu_3846_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(grp_reg_int_s_fu_3846_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(grp_reg_int_s_fu_3846_ap_return[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_4_i_i_reg_5292[0]_i_1 
       (.I0(\b0_1_4_i_i_reg_5292_reg[31] [0]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [0]),
        .I2(CO),
        .I3(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[0]),
        .I4(\b0_1_4_i_i_min_int_s_fu_857/p_0_in ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[0]_i_2 
       (.I0(grp_reg_int_s_fu_3846_ap_return[0]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[0]),
        .I2(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .O(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_4_i_i_reg_5292[1]_i_1 
       (.I0(\b0_1_4_i_i_reg_5292_reg[31] [1]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [1]),
        .I2(CO),
        .I3(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[1]),
        .I4(\b0_1_4_i_i_min_int_s_fu_857/p_0_in ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[1]_i_2 
       (.I0(grp_reg_int_s_fu_3846_ap_return[1]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[1]),
        .I2(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .O(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_4_i_i_reg_5292[2]_i_1 
       (.I0(\b0_1_4_i_i_reg_5292_reg[31] [2]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [2]),
        .I2(CO),
        .I3(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[2]),
        .I4(\b0_1_4_i_i_min_int_s_fu_857/p_0_in ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[2]_i_2 
       (.I0(grp_reg_int_s_fu_3846_ap_return[2]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[2]),
        .I2(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .O(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_4_i_i_reg_5292[31]_i_1 
       (.I0(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(CO),
        .I3(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[31]),
        .I4(\b0_1_4_i_i_min_int_s_fu_857/p_0_in ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_4_i_i_reg_5292[31]_i_100 
       (.I0(grp_reg_int_s_fu_3846_ap_return[0]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[0]),
        .I2(grp_reg_int_s_fu_3846_ap_return[1]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[1]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_109 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [7]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [7]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[7]),
        .I5(grp_reg_int_s_fu_3846_ap_return[7]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_110 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [5]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [5]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[5]),
        .I5(grp_reg_int_s_fu_3846_ap_return[5]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_111 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [3]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [3]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[3]),
        .I5(grp_reg_int_s_fu_3846_ap_return[3]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_112 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [1]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [1]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[1]),
        .I5(grp_reg_int_s_fu_3846_ap_return[1]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_4_i_i_reg_5292[31]_i_16 
       (.I0(grp_reg_int_s_fu_3846_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I3(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I4(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I5(CO),
        .O(\b0_1_4_i_i_reg_5292[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_4_i_i_reg_5292[31]_i_17 
       (.I0(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3846_ap_return[31]),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .O(\b0_1_4_i_i_reg_5292[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \b0_1_4_i_i_reg_5292[31]_i_18 
       (.I0(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3846_ap_return[31]),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .O(\b0_1_4_i_i_reg_5292[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_19 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_20 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_21 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[31]_i_3 
       (.I0(grp_reg_int_s_fu_3846_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I2(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .O(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[31]));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_32 
       (.I0(grp_reg_int_s_fu_3846_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_33 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_34 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_35 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_36 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_37 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_38 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_39 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_41 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_42 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_43 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_44 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_55 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_56 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_57 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_58 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_59 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_60 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_61 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_62 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_64 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_65 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_66 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_4_i_i_reg_5292[31]_i_67 
       (.I0(CO),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [8]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31] [8]),
        .I3(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I4(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I5(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_77 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_78 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_79 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_4_i_i_reg_5292[31]_i_80 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_81 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_82 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_83 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_4_i_i_reg_5292[31]_i_84 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_4_i_i_reg_5292[31]_i_85 
       (.I0(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[6]),
        .I2(grp_reg_int_s_fu_3846_ap_return[6]),
        .I3(b0_2_3_i_i_min_int_s_fu_851_ap_return[6]),
        .I4(b0_2_3_i_i_min_int_s_fu_851_ap_return[7]),
        .I5(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[7]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_4_i_i_reg_5292[31]_i_86 
       (.I0(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[4]),
        .I2(grp_reg_int_s_fu_3846_ap_return[4]),
        .I3(b0_2_3_i_i_min_int_s_fu_851_ap_return[4]),
        .I4(b0_2_3_i_i_min_int_s_fu_851_ap_return[5]),
        .I5(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[5]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_4_i_i_reg_5292[31]_i_87 
       (.I0(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[2]),
        .I2(grp_reg_int_s_fu_3846_ap_return[2]),
        .I3(b0_2_3_i_i_min_int_s_fu_851_ap_return[2]),
        .I4(b0_2_3_i_i_min_int_s_fu_851_ap_return[3]),
        .I5(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[3]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_4_i_i_reg_5292[31]_i_88 
       (.I0(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[0]),
        .I2(grp_reg_int_s_fu_3846_ap_return[0]),
        .I3(b0_2_3_i_i_min_int_s_fu_851_ap_return[0]),
        .I4(b0_2_3_i_i_min_int_s_fu_851_ap_return[1]),
        .I5(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[1]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_4_i_i_reg_5292[31]_i_89 
       (.I0(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[6]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31] [6]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31]_0 [6]),
        .I3(CO),
        .I4(\b0_1_4_i_i_reg_5292[31]_i_109_n_0 ),
        .O(\b0_1_4_i_i_reg_5292[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_4_i_i_reg_5292[31]_i_90 
       (.I0(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[4]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31] [4]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31]_0 [4]),
        .I3(CO),
        .I4(\b0_1_4_i_i_reg_5292[31]_i_110_n_0 ),
        .O(\b0_1_4_i_i_reg_5292[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_4_i_i_reg_5292[31]_i_91 
       (.I0(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[2]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31] [2]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31]_0 [2]),
        .I3(CO),
        .I4(\b0_1_4_i_i_reg_5292[31]_i_111_n_0 ),
        .O(\b0_1_4_i_i_reg_5292[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_4_i_i_reg_5292[31]_i_92 
       (.I0(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[0]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31] [0]),
        .I2(\b0_1_4_i_i_reg_5292_reg[31]_0 [0]),
        .I3(CO),
        .I4(\b0_1_4_i_i_reg_5292[31]_i_112_n_0 ),
        .O(\b0_1_4_i_i_reg_5292[31]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_4_i_i_reg_5292[31]_i_93 
       (.I0(grp_reg_int_s_fu_3846_ap_return[6]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[6]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[7]),
        .I3(grp_reg_int_s_fu_3846_ap_return[7]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_4_i_i_reg_5292[31]_i_94 
       (.I0(grp_reg_int_s_fu_3846_ap_return[4]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[4]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[5]),
        .I3(grp_reg_int_s_fu_3846_ap_return[5]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_4_i_i_reg_5292[31]_i_95 
       (.I0(grp_reg_int_s_fu_3846_ap_return[2]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[2]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[3]),
        .I3(grp_reg_int_s_fu_3846_ap_return[3]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_4_i_i_reg_5292[31]_i_96 
       (.I0(grp_reg_int_s_fu_3846_ap_return[0]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[0]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[1]),
        .I3(grp_reg_int_s_fu_3846_ap_return[1]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_4_i_i_reg_5292[31]_i_97 
       (.I0(grp_reg_int_s_fu_3846_ap_return[6]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[6]),
        .I2(grp_reg_int_s_fu_3846_ap_return[7]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[7]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_4_i_i_reg_5292[31]_i_98 
       (.I0(grp_reg_int_s_fu_3846_ap_return[4]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[4]),
        .I2(grp_reg_int_s_fu_3846_ap_return[5]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[5]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_4_i_i_reg_5292[31]_i_99 
       (.I0(grp_reg_int_s_fu_3846_ap_return[2]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[2]),
        .I2(grp_reg_int_s_fu_3846_ap_return[3]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[3]),
        .O(\b0_1_4_i_i_reg_5292[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_4_i_i_reg_5292[3]_i_1 
       (.I0(\b0_1_4_i_i_reg_5292_reg[31] [3]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [3]),
        .I2(CO),
        .I3(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[3]),
        .I4(\b0_1_4_i_i_min_int_s_fu_857/p_0_in ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[3]_i_2 
       (.I0(grp_reg_int_s_fu_3846_ap_return[3]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[3]),
        .I2(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .O(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_4_i_i_reg_5292[4]_i_1 
       (.I0(\b0_1_4_i_i_reg_5292_reg[31] [4]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [4]),
        .I2(CO),
        .I3(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[4]),
        .I4(\b0_1_4_i_i_min_int_s_fu_857/p_0_in ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[4]_i_2 
       (.I0(grp_reg_int_s_fu_3846_ap_return[4]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[4]),
        .I2(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .O(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_4_i_i_reg_5292[5]_i_1 
       (.I0(\b0_1_4_i_i_reg_5292_reg[31] [5]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [5]),
        .I2(CO),
        .I3(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[5]),
        .I4(\b0_1_4_i_i_min_int_s_fu_857/p_0_in ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[5]_i_2 
       (.I0(grp_reg_int_s_fu_3846_ap_return[5]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[5]),
        .I2(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .O(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_4_i_i_reg_5292[6]_i_1 
       (.I0(\b0_1_4_i_i_reg_5292_reg[31] [6]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [6]),
        .I2(CO),
        .I3(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[6]),
        .I4(\b0_1_4_i_i_min_int_s_fu_857/p_0_in ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[6]_i_2 
       (.I0(grp_reg_int_s_fu_3846_ap_return[6]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[6]),
        .I2(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .O(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_4_i_i_reg_5292[7]_i_1 
       (.I0(\b0_1_4_i_i_reg_5292_reg[31] [7]),
        .I1(\b0_1_4_i_i_reg_5292_reg[31]_0 [7]),
        .I2(CO),
        .I3(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[7]),
        .I4(\b0_1_4_i_i_min_int_s_fu_857/p_0_in ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_4_i_i_reg_5292[7]_i_2 
       (.I0(grp_reg_int_s_fu_3846_ap_return[7]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968[7]),
        .I2(\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ),
        .O(tmp_97_4_i_i_max_int_s_fu_1204_ap_return[7]));
  CARRY4 \b0_1_4_i_i_reg_5292_reg[31]_i_14 
       (.CI(\b0_1_4_i_i_reg_5292_reg[31]_i_31_n_0 ),
        .CO({\tmp_97_4_i_i_max_int_s_fu_1204/p_0_in ,\b0_1_4_i_i_reg_5292_reg[31]_i_14_n_1 ,\b0_1_4_i_i_reg_5292_reg[31]_i_14_n_2 ,\b0_1_4_i_i_reg_5292_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_4_i_i_reg_5292[31]_i_32_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_33_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_34_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_35_n_0 }),
        .O(\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\b0_1_4_i_i_reg_5292[31]_i_36_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_37_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_38_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_39_n_0 }));
  CARRY4 \b0_1_4_i_i_reg_5292_reg[31]_i_15 
       (.CI(\b0_1_4_i_i_reg_5292_reg[31]_i_40_n_0 ),
        .CO({\b0_1_4_i_i_reg_5292_reg[31]_i_15_n_0 ,\b0_1_4_i_i_reg_5292_reg[31]_i_15_n_1 ,\b0_1_4_i_i_reg_5292_reg[31]_i_15_n_2 ,\b0_1_4_i_i_reg_5292_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_4_i_i_reg_5292[31]_i_17_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_17_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_17_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_17_n_0 }),
        .O(\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\b0_1_4_i_i_reg_5292[31]_i_41_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_42_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_43_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_44_n_0 }));
  CARRY4 \b0_1_4_i_i_reg_5292_reg[31]_i_31 
       (.CI(\b0_1_4_i_i_reg_5292_reg[31]_i_54_n_0 ),
        .CO({\b0_1_4_i_i_reg_5292_reg[31]_i_31_n_0 ,\b0_1_4_i_i_reg_5292_reg[31]_i_31_n_1 ,\b0_1_4_i_i_reg_5292_reg[31]_i_31_n_2 ,\b0_1_4_i_i_reg_5292_reg[31]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_4_i_i_reg_5292[31]_i_55_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_56_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_57_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_58_n_0 }),
        .O(\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_31_O_UNCONNECTED [3:0]),
        .S({\b0_1_4_i_i_reg_5292[31]_i_59_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_60_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_61_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_62_n_0 }));
  CARRY4 \b0_1_4_i_i_reg_5292_reg[31]_i_4 
       (.CI(\b0_1_4_i_i_reg_5292_reg[31]_i_15_n_0 ),
        .CO({\b0_1_4_i_i_min_int_s_fu_857/p_0_in ,\b0_1_4_i_i_reg_5292_reg[31]_i_4_n_1 ,\b0_1_4_i_i_reg_5292_reg[31]_i_4_n_2 ,\b0_1_4_i_i_reg_5292_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_4_i_i_reg_5292[31]_i_16_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_17_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_17_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_17_n_0 }),
        .O(\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\b0_1_4_i_i_reg_5292[31]_i_18_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_19_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_20_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_21_n_0 }));
  CARRY4 \b0_1_4_i_i_reg_5292_reg[31]_i_40 
       (.CI(\b0_1_4_i_i_reg_5292_reg[31]_i_63_n_0 ),
        .CO({\b0_1_4_i_i_reg_5292_reg[31]_i_40_n_0 ,\b0_1_4_i_i_reg_5292_reg[31]_i_40_n_1 ,\b0_1_4_i_i_reg_5292_reg[31]_i_40_n_2 ,\b0_1_4_i_i_reg_5292_reg[31]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_4_i_i_reg_5292[31]_i_17_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_17_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_17_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_17_n_0 }),
        .O(\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_40_O_UNCONNECTED [3:0]),
        .S({\b0_1_4_i_i_reg_5292[31]_i_64_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_65_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_66_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_67_n_0 }));
  CARRY4 \b0_1_4_i_i_reg_5292_reg[31]_i_54 
       (.CI(\b0_1_4_i_i_reg_5292_reg[31]_i_76_n_0 ),
        .CO({\b0_1_4_i_i_reg_5292_reg[31]_i_54_n_0 ,\b0_1_4_i_i_reg_5292_reg[31]_i_54_n_1 ,\b0_1_4_i_i_reg_5292_reg[31]_i_54_n_2 ,\b0_1_4_i_i_reg_5292_reg[31]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_4_i_i_reg_5292[31]_i_77_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_78_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_79_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_80_n_0 }),
        .O(\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_54_O_UNCONNECTED [3:0]),
        .S({\b0_1_4_i_i_reg_5292[31]_i_81_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_82_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_83_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_84_n_0 }));
  CARRY4 \b0_1_4_i_i_reg_5292_reg[31]_i_63 
       (.CI(1'b0),
        .CO({\b0_1_4_i_i_reg_5292_reg[31]_i_63_n_0 ,\b0_1_4_i_i_reg_5292_reg[31]_i_63_n_1 ,\b0_1_4_i_i_reg_5292_reg[31]_i_63_n_2 ,\b0_1_4_i_i_reg_5292_reg[31]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_4_i_i_reg_5292[31]_i_85_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_86_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_87_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_88_n_0 }),
        .O(\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_63_O_UNCONNECTED [3:0]),
        .S({\b0_1_4_i_i_reg_5292[31]_i_89_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_90_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_91_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_92_n_0 }));
  CARRY4 \b0_1_4_i_i_reg_5292_reg[31]_i_76 
       (.CI(1'b0),
        .CO({\b0_1_4_i_i_reg_5292_reg[31]_i_76_n_0 ,\b0_1_4_i_i_reg_5292_reg[31]_i_76_n_1 ,\b0_1_4_i_i_reg_5292_reg[31]_i_76_n_2 ,\b0_1_4_i_i_reg_5292_reg[31]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_4_i_i_reg_5292[31]_i_93_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_94_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_95_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_96_n_0 }),
        .O(\NLW_b0_1_4_i_i_reg_5292_reg[31]_i_76_O_UNCONNECTED [3:0]),
        .S({\b0_1_4_i_i_reg_5292[31]_i_97_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_98_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_99_n_0 ,\b0_1_4_i_i_reg_5292[31]_i_100_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_4_i_i_reg_5297[0]_i_1 
       (.I0(grp_reg_int_s_fu_3846_ap_return[0]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[0]),
        .I2(\tmp_100_4_i_i_max_int_s_fu_1211/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_4_i_i_reg_5297[1]_i_1 
       (.I0(grp_reg_int_s_fu_3846_ap_return[1]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[1]),
        .I2(\tmp_100_4_i_i_max_int_s_fu_1211/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_4_i_i_reg_5297[2]_i_1 
       (.I0(grp_reg_int_s_fu_3846_ap_return[2]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[2]),
        .I2(\tmp_100_4_i_i_max_int_s_fu_1211/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_4_i_i_reg_5297[31]_i_1 
       (.I0(grp_reg_int_s_fu_3846_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I2(\tmp_100_4_i_i_max_int_s_fu_1211/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_4_i_i_reg_5297[31]_i_10 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_4_i_i_reg_5297[31]_i_11 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_4_i_i_reg_5297[31]_i_13 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_4_i_i_reg_5297[31]_i_14 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_4_i_i_reg_5297[31]_i_15 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_4_i_i_reg_5297[31]_i_16 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_4_i_i_reg_5297[31]_i_17 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_4_i_i_reg_5297[31]_i_18 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_4_i_i_reg_5297[31]_i_19 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_4_i_i_reg_5297[31]_i_20 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_4_i_i_reg_5297[31]_i_22 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_4_i_i_reg_5297[31]_i_23 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_4_i_i_reg_5297[31]_i_24 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_4_i_i_reg_5297[31]_i_25 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_4_i_i_reg_5297[31]_i_26 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_4_i_i_reg_5297[31]_i_27 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_4_i_i_reg_5297[31]_i_28 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_4_i_i_reg_5297[31]_i_29 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_4_i_i_reg_5297[31]_i_30 
       (.I0(grp_reg_int_s_fu_3846_ap_return[6]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[6]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[7]),
        .I3(grp_reg_int_s_fu_3846_ap_return[7]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_4_i_i_reg_5297[31]_i_31 
       (.I0(grp_reg_int_s_fu_3846_ap_return[4]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[4]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[5]),
        .I3(grp_reg_int_s_fu_3846_ap_return[5]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_4_i_i_reg_5297[31]_i_32 
       (.I0(grp_reg_int_s_fu_3846_ap_return[2]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[2]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[3]),
        .I3(grp_reg_int_s_fu_3846_ap_return[3]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_4_i_i_reg_5297[31]_i_33 
       (.I0(grp_reg_int_s_fu_3846_ap_return[0]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[0]),
        .I2(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[1]),
        .I3(grp_reg_int_s_fu_3846_ap_return[1]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_4_i_i_reg_5297[31]_i_34 
       (.I0(grp_reg_int_s_fu_3846_ap_return[6]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[6]),
        .I2(grp_reg_int_s_fu_3846_ap_return[7]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[7]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_4_i_i_reg_5297[31]_i_35 
       (.I0(grp_reg_int_s_fu_3846_ap_return[4]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[4]),
        .I2(grp_reg_int_s_fu_3846_ap_return[5]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[5]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_4_i_i_reg_5297[31]_i_36 
       (.I0(grp_reg_int_s_fu_3846_ap_return[2]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[2]),
        .I2(grp_reg_int_s_fu_3846_ap_return[3]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[3]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_4_i_i_reg_5297[31]_i_37 
       (.I0(grp_reg_int_s_fu_3846_ap_return[0]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[0]),
        .I2(grp_reg_int_s_fu_3846_ap_return[1]),
        .I3(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[1]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_4_i_i_reg_5297[31]_i_4 
       (.I0(grp_reg_int_s_fu_3846_ap_return[31]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_4_i_i_reg_5297[31]_i_5 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_4_i_i_reg_5297[31]_i_6 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_4_i_i_reg_5297[31]_i_7 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_4_i_i_reg_5297[31]_i_8 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_4_i_i_reg_5297[31]_i_9 
       (.I0(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[8]),
        .I1(grp_reg_int_s_fu_3846_ap_return[31]),
        .O(\tmp_100_4_i_i_reg_5297[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_4_i_i_reg_5297[3]_i_1 
       (.I0(grp_reg_int_s_fu_3846_ap_return[3]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[3]),
        .I2(\tmp_100_4_i_i_max_int_s_fu_1211/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_4_i_i_reg_5297[4]_i_1 
       (.I0(grp_reg_int_s_fu_3846_ap_return[4]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[4]),
        .I2(\tmp_100_4_i_i_max_int_s_fu_1211/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_4_i_i_reg_5297[5]_i_1 
       (.I0(grp_reg_int_s_fu_3846_ap_return[5]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[5]),
        .I2(\tmp_100_4_i_i_max_int_s_fu_1211/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_4_i_i_reg_5297[6]_i_1 
       (.I0(grp_reg_int_s_fu_3846_ap_return[6]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[6]),
        .I2(\tmp_100_4_i_i_max_int_s_fu_1211/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_4_i_i_reg_5297[7]_i_1 
       (.I0(grp_reg_int_s_fu_3846_ap_return[7]),
        .I1(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974[7]),
        .I2(\tmp_100_4_i_i_max_int_s_fu_1211/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_100_4_i_i_reg_5297_reg[31]_i_12 
       (.CI(\tmp_100_4_i_i_reg_5297_reg[31]_i_21_n_0 ),
        .CO({\tmp_100_4_i_i_reg_5297_reg[31]_i_12_n_0 ,\tmp_100_4_i_i_reg_5297_reg[31]_i_12_n_1 ,\tmp_100_4_i_i_reg_5297_reg[31]_i_12_n_2 ,\tmp_100_4_i_i_reg_5297_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_4_i_i_reg_5297[31]_i_22_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_23_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_24_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_25_n_0 }),
        .O(\NLW_tmp_100_4_i_i_reg_5297_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_100_4_i_i_reg_5297[31]_i_26_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_27_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_28_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_29_n_0 }));
  CARRY4 \tmp_100_4_i_i_reg_5297_reg[31]_i_2 
       (.CI(\tmp_100_4_i_i_reg_5297_reg[31]_i_3_n_0 ),
        .CO({\tmp_100_4_i_i_max_int_s_fu_1211/p_0_in ,\tmp_100_4_i_i_reg_5297_reg[31]_i_2_n_1 ,\tmp_100_4_i_i_reg_5297_reg[31]_i_2_n_2 ,\tmp_100_4_i_i_reg_5297_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_4_i_i_reg_5297[31]_i_4_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_5_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_6_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_7_n_0 }),
        .O(\NLW_tmp_100_4_i_i_reg_5297_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_100_4_i_i_reg_5297[31]_i_8_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_9_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_10_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_11_n_0 }));
  CARRY4 \tmp_100_4_i_i_reg_5297_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_100_4_i_i_reg_5297_reg[31]_i_21_n_0 ,\tmp_100_4_i_i_reg_5297_reg[31]_i_21_n_1 ,\tmp_100_4_i_i_reg_5297_reg[31]_i_21_n_2 ,\tmp_100_4_i_i_reg_5297_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_4_i_i_reg_5297[31]_i_30_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_31_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_32_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_33_n_0 }),
        .O(\NLW_tmp_100_4_i_i_reg_5297_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_100_4_i_i_reg_5297[31]_i_34_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_35_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_36_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_37_n_0 }));
  CARRY4 \tmp_100_4_i_i_reg_5297_reg[31]_i_3 
       (.CI(\tmp_100_4_i_i_reg_5297_reg[31]_i_12_n_0 ),
        .CO({\tmp_100_4_i_i_reg_5297_reg[31]_i_3_n_0 ,\tmp_100_4_i_i_reg_5297_reg[31]_i_3_n_1 ,\tmp_100_4_i_i_reg_5297_reg[31]_i_3_n_2 ,\tmp_100_4_i_i_reg_5297_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_4_i_i_reg_5297[31]_i_13_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_14_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_15_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_16_n_0 }),
        .O(\NLW_tmp_100_4_i_i_reg_5297_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_100_4_i_i_reg_5297[31]_i_17_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_18_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_19_n_0 ,\tmp_100_4_i_i_reg_5297[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_66
   (D,
    \a0_1_4_i_i_reg_5282_reg[31] ,
    E,
    Q,
    aclk,
    ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026,
    ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986,
    \a0_1_5_i_i_reg_5302_reg[31] ,
    \a0_1_5_i_i_reg_5302_reg[31]_0 ,
    CO,
    a0_2_4_i_i_max_int_s_fu_1217_ap_return);
  output [8:0]D;
  output [8:0]\a0_1_4_i_i_reg_5282_reg[31] ;
  input [0:0]E;
  input [8:0]Q;
  input aclk;
  input [8:0]ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026;
  input [8:0]ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986;
  input [8:0]\a0_1_5_i_i_reg_5302_reg[31] ;
  input [8:0]\a0_1_5_i_i_reg_5302_reg[31]_0 ;
  input [0:0]CO;
  input [7:0]a0_2_4_i_i_max_int_s_fu_1217_ap_return;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [8:0]\a0_1_4_i_i_reg_5282_reg[31] ;
  wire \a0_1_5_i_i_max_int_s_fu_1223/p_0_in ;
  wire \a0_1_5_i_i_reg_5302[31]_i_100_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_101_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_107_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_109_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_111_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_113_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_17_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_18_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_19_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_20_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_21_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_22_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_33_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_34_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_35_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_36_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_37_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_38_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_39_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_40_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_42_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_43_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_44_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_45_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_56_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_57_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_58_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_59_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_60_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_61_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_62_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_63_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_65_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_66_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_67_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_68_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_78_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_79_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_80_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_81_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_82_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_83_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_84_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_85_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_86_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_87_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_88_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_89_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_90_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_91_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_92_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_93_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_94_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_95_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_96_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_97_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_98_n_0 ;
  wire \a0_1_5_i_i_reg_5302[31]_i_99_n_0 ;
  wire [8:0]\a0_1_5_i_i_reg_5302_reg[31] ;
  wire [8:0]\a0_1_5_i_i_reg_5302_reg[31]_0 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_15_n_1 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_15_n_2 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_15_n_3 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_16_n_0 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_16_n_1 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_16_n_2 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_16_n_3 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_32_n_0 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_32_n_1 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_32_n_2 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_32_n_3 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_41_n_0 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_41_n_1 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_41_n_2 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_41_n_3 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_55_n_0 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_55_n_1 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_55_n_2 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_55_n_3 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_5_n_1 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_5_n_2 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_5_n_3 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_64_n_0 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_64_n_1 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_64_n_2 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_64_n_3 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_77_n_0 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_77_n_1 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_77_n_2 ;
  wire \a0_1_5_i_i_reg_5302_reg[31]_i_77_n_3 ;
  wire [7:0]a0_2_4_i_i_max_int_s_fu_1217_ap_return;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026;
  wire [8:0]ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986;
  wire [31:0]grp_reg_int_s_fu_3853_ap_return;
  wire \tmp_89_5_i_i_min_int_s_fu_864/p_0_in ;
  wire [31:0]tmp_89_5_i_i_min_int_s_fu_864_ap_return;
  wire \tmp_92_5_i_i_min_int_s_fu_870/p_0_in ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_10_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_11_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_13_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_14_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_15_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_16_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_17_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_18_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_19_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_20_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_22_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_23_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_24_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_25_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_26_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_27_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_28_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_29_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_30_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_31_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_32_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_33_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_34_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_35_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_36_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_37_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_4_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_5_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_6_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_7_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_8_n_0 ;
  wire \tmp_92_5_i_i_reg_5307[31]_i_9_n_0 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_12_n_0 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_12_n_1 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_12_n_2 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_12_n_3 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_21_n_0 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_21_n_1 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_21_n_2 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_21_n_3 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_2_n_1 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_2_n_2 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_2_n_3 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_3_n_0 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_3_n_1 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_3_n_2 ;
  wire \tmp_92_5_i_i_reg_5307_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_64_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_77_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_5_i_i_reg_5307_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_5_i_i_reg_5307_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_5_i_i_reg_5307_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_5_i_i_reg_5307_reg[31]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_5_i_i_reg_5302[0]_i_1 
       (.I0(\a0_1_5_i_i_reg_5302_reg[31] [0]),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [0]),
        .I2(CO),
        .I3(tmp_89_5_i_i_min_int_s_fu_864_ap_return[0]),
        .I4(\a0_1_5_i_i_max_int_s_fu_1223/p_0_in ),
        .O(\a0_1_4_i_i_reg_5282_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[0]_i_2 
       (.I0(grp_reg_int_s_fu_3853_ap_return[0]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[0]),
        .I2(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .O(tmp_89_5_i_i_min_int_s_fu_864_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_5_i_i_reg_5302[1]_i_1 
       (.I0(\a0_1_5_i_i_reg_5302_reg[31] [1]),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [1]),
        .I2(CO),
        .I3(tmp_89_5_i_i_min_int_s_fu_864_ap_return[1]),
        .I4(\a0_1_5_i_i_max_int_s_fu_1223/p_0_in ),
        .O(\a0_1_4_i_i_reg_5282_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[1]_i_2 
       (.I0(grp_reg_int_s_fu_3853_ap_return[1]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[1]),
        .I2(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .O(tmp_89_5_i_i_min_int_s_fu_864_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_5_i_i_reg_5302[2]_i_1 
       (.I0(\a0_1_5_i_i_reg_5302_reg[31] [2]),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [2]),
        .I2(CO),
        .I3(tmp_89_5_i_i_min_int_s_fu_864_ap_return[2]),
        .I4(\a0_1_5_i_i_max_int_s_fu_1223/p_0_in ),
        .O(\a0_1_4_i_i_reg_5282_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[2]_i_2 
       (.I0(grp_reg_int_s_fu_3853_ap_return[2]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[2]),
        .I2(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .O(tmp_89_5_i_i_min_int_s_fu_864_ap_return[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_5302[31]_i_100 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[2]),
        .I1(grp_reg_int_s_fu_3853_ap_return[2]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[3]),
        .I3(grp_reg_int_s_fu_3853_ap_return[3]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_100_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_5302[31]_i_101 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[0]),
        .I1(grp_reg_int_s_fu_3853_ap_return[0]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[1]),
        .I3(grp_reg_int_s_fu_3853_ap_return[1]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_107 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[7]),
        .I2(grp_reg_int_s_fu_3853_ap_return[7]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [7]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [7]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_109 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[5]),
        .I2(grp_reg_int_s_fu_3853_ap_return[5]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [5]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [5]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_111 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[3]),
        .I2(grp_reg_int_s_fu_3853_ap_return[3]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [3]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [3]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_113 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[1]),
        .I2(grp_reg_int_s_fu_3853_ap_return[1]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [1]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [1]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_5_i_i_reg_5302[31]_i_17 
       (.I0(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3853_ap_return[31]),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .O(\a0_1_5_i_i_reg_5302[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_5_i_i_reg_5302[31]_i_18 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I3(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I5(CO),
        .O(\a0_1_5_i_i_reg_5302[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \a0_1_5_i_i_reg_5302[31]_i_19 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I3(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I5(CO),
        .O(\a0_1_5_i_i_reg_5302[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_5_i_i_reg_5302[31]_i_2 
       (.I0(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I2(CO),
        .I3(tmp_89_5_i_i_min_int_s_fu_864_ap_return[31]),
        .I4(\a0_1_5_i_i_max_int_s_fu_1223/p_0_in ),
        .O(\a0_1_4_i_i_reg_5282_reg[31] [8]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_20 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(grp_reg_int_s_fu_3853_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_21 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(grp_reg_int_s_fu_3853_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_22 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(grp_reg_int_s_fu_3853_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_33 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3853_ap_return[31]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_34 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_35 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_36 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_37 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_38 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_39 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[31]_i_4 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .O(tmp_89_5_i_i_min_int_s_fu_864_ap_return[31]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_40 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_42 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(grp_reg_int_s_fu_3853_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_43 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(grp_reg_int_s_fu_3853_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_44 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(grp_reg_int_s_fu_3853_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_45 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(grp_reg_int_s_fu_3853_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_56 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_57 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_58 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_59 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_60 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_61 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_62 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_63 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_65 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(grp_reg_int_s_fu_3853_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_66 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(grp_reg_int_s_fu_3853_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_67 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(grp_reg_int_s_fu_3853_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_5_i_i_reg_5302[31]_i_68 
       (.I0(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(grp_reg_int_s_fu_3853_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_5_i_i_reg_5302_reg[31]_0 [8]),
        .I5(\a0_1_5_i_i_reg_5302_reg[31] [8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_78 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_79 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_80 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_5_i_i_reg_5302[31]_i_81 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_82 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_83 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_84 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_5_i_i_reg_5302[31]_i_85 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_5_i_i_reg_5302[31]_i_86 
       (.I0(CO),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [6]),
        .I2(\a0_1_5_i_i_reg_5302_reg[31] [6]),
        .I3(tmp_89_5_i_i_min_int_s_fu_864_ap_return[6]),
        .I4(tmp_89_5_i_i_min_int_s_fu_864_ap_return[7]),
        .I5(a0_2_4_i_i_max_int_s_fu_1217_ap_return[7]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_5_i_i_reg_5302[31]_i_87 
       (.I0(CO),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [4]),
        .I2(\a0_1_5_i_i_reg_5302_reg[31] [4]),
        .I3(tmp_89_5_i_i_min_int_s_fu_864_ap_return[4]),
        .I4(tmp_89_5_i_i_min_int_s_fu_864_ap_return[5]),
        .I5(a0_2_4_i_i_max_int_s_fu_1217_ap_return[5]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_5_i_i_reg_5302[31]_i_88 
       (.I0(CO),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [2]),
        .I2(\a0_1_5_i_i_reg_5302_reg[31] [2]),
        .I3(tmp_89_5_i_i_min_int_s_fu_864_ap_return[2]),
        .I4(tmp_89_5_i_i_min_int_s_fu_864_ap_return[3]),
        .I5(a0_2_4_i_i_max_int_s_fu_1217_ap_return[3]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_5_i_i_reg_5302[31]_i_89 
       (.I0(CO),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [0]),
        .I2(\a0_1_5_i_i_reg_5302_reg[31] [0]),
        .I3(tmp_89_5_i_i_min_int_s_fu_864_ap_return[0]),
        .I4(tmp_89_5_i_i_min_int_s_fu_864_ap_return[1]),
        .I5(a0_2_4_i_i_max_int_s_fu_1217_ap_return[1]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_5_i_i_reg_5302[31]_i_90 
       (.I0(a0_2_4_i_i_max_int_s_fu_1217_ap_return[6]),
        .I1(grp_reg_int_s_fu_3853_ap_return[6]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[6]),
        .I3(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I4(\a0_1_5_i_i_reg_5302[31]_i_107_n_0 ),
        .O(\a0_1_5_i_i_reg_5302[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_5_i_i_reg_5302[31]_i_91 
       (.I0(a0_2_4_i_i_max_int_s_fu_1217_ap_return[4]),
        .I1(grp_reg_int_s_fu_3853_ap_return[4]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[4]),
        .I3(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I4(\a0_1_5_i_i_reg_5302[31]_i_109_n_0 ),
        .O(\a0_1_5_i_i_reg_5302[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_5_i_i_reg_5302[31]_i_92 
       (.I0(a0_2_4_i_i_max_int_s_fu_1217_ap_return[2]),
        .I1(grp_reg_int_s_fu_3853_ap_return[2]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[2]),
        .I3(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I4(\a0_1_5_i_i_reg_5302[31]_i_111_n_0 ),
        .O(\a0_1_5_i_i_reg_5302[31]_i_92_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_5_i_i_reg_5302[31]_i_93 
       (.I0(a0_2_4_i_i_max_int_s_fu_1217_ap_return[0]),
        .I1(grp_reg_int_s_fu_3853_ap_return[0]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[0]),
        .I3(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .I4(\a0_1_5_i_i_reg_5302[31]_i_113_n_0 ),
        .O(\a0_1_5_i_i_reg_5302[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_5_i_i_reg_5302[31]_i_94 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[6]),
        .I1(grp_reg_int_s_fu_3853_ap_return[6]),
        .I2(grp_reg_int_s_fu_3853_ap_return[7]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[7]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_5_i_i_reg_5302[31]_i_95 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[4]),
        .I1(grp_reg_int_s_fu_3853_ap_return[4]),
        .I2(grp_reg_int_s_fu_3853_ap_return[5]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[5]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_5_i_i_reg_5302[31]_i_96 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[2]),
        .I1(grp_reg_int_s_fu_3853_ap_return[2]),
        .I2(grp_reg_int_s_fu_3853_ap_return[3]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[3]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_5_i_i_reg_5302[31]_i_97 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[0]),
        .I1(grp_reg_int_s_fu_3853_ap_return[0]),
        .I2(grp_reg_int_s_fu_3853_ap_return[1]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[1]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_5302[31]_i_98 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[6]),
        .I1(grp_reg_int_s_fu_3853_ap_return[6]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[7]),
        .I3(grp_reg_int_s_fu_3853_ap_return[7]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_5_i_i_reg_5302[31]_i_99 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[4]),
        .I1(grp_reg_int_s_fu_3853_ap_return[4]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[5]),
        .I3(grp_reg_int_s_fu_3853_ap_return[5]),
        .O(\a0_1_5_i_i_reg_5302[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_5_i_i_reg_5302[3]_i_1 
       (.I0(\a0_1_5_i_i_reg_5302_reg[31] [3]),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [3]),
        .I2(CO),
        .I3(tmp_89_5_i_i_min_int_s_fu_864_ap_return[3]),
        .I4(\a0_1_5_i_i_max_int_s_fu_1223/p_0_in ),
        .O(\a0_1_4_i_i_reg_5282_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[3]_i_2 
       (.I0(grp_reg_int_s_fu_3853_ap_return[3]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[3]),
        .I2(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .O(tmp_89_5_i_i_min_int_s_fu_864_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_5_i_i_reg_5302[4]_i_1 
       (.I0(\a0_1_5_i_i_reg_5302_reg[31] [4]),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [4]),
        .I2(CO),
        .I3(tmp_89_5_i_i_min_int_s_fu_864_ap_return[4]),
        .I4(\a0_1_5_i_i_max_int_s_fu_1223/p_0_in ),
        .O(\a0_1_4_i_i_reg_5282_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[4]_i_2 
       (.I0(grp_reg_int_s_fu_3853_ap_return[4]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[4]),
        .I2(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .O(tmp_89_5_i_i_min_int_s_fu_864_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_5_i_i_reg_5302[5]_i_1 
       (.I0(\a0_1_5_i_i_reg_5302_reg[31] [5]),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [5]),
        .I2(CO),
        .I3(tmp_89_5_i_i_min_int_s_fu_864_ap_return[5]),
        .I4(\a0_1_5_i_i_max_int_s_fu_1223/p_0_in ),
        .O(\a0_1_4_i_i_reg_5282_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[5]_i_2 
       (.I0(grp_reg_int_s_fu_3853_ap_return[5]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[5]),
        .I2(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .O(tmp_89_5_i_i_min_int_s_fu_864_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_5_i_i_reg_5302[6]_i_1 
       (.I0(\a0_1_5_i_i_reg_5302_reg[31] [6]),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [6]),
        .I2(CO),
        .I3(tmp_89_5_i_i_min_int_s_fu_864_ap_return[6]),
        .I4(\a0_1_5_i_i_max_int_s_fu_1223/p_0_in ),
        .O(\a0_1_4_i_i_reg_5282_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[6]_i_2 
       (.I0(grp_reg_int_s_fu_3853_ap_return[6]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[6]),
        .I2(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .O(tmp_89_5_i_i_min_int_s_fu_864_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_5_i_i_reg_5302[7]_i_1 
       (.I0(\a0_1_5_i_i_reg_5302_reg[31] [7]),
        .I1(\a0_1_5_i_i_reg_5302_reg[31]_0 [7]),
        .I2(CO),
        .I3(tmp_89_5_i_i_min_int_s_fu_864_ap_return[7]),
        .I4(\a0_1_5_i_i_max_int_s_fu_1223/p_0_in ),
        .O(\a0_1_4_i_i_reg_5282_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_5_i_i_reg_5302[7]_i_2 
       (.I0(grp_reg_int_s_fu_3853_ap_return[7]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[7]),
        .I2(\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ),
        .O(tmp_89_5_i_i_min_int_s_fu_864_ap_return[7]));
  CARRY4 \a0_1_5_i_i_reg_5302_reg[31]_i_15 
       (.CI(\a0_1_5_i_i_reg_5302_reg[31]_i_32_n_0 ),
        .CO({\tmp_89_5_i_i_min_int_s_fu_864/p_0_in ,\a0_1_5_i_i_reg_5302_reg[31]_i_15_n_1 ,\a0_1_5_i_i_reg_5302_reg[31]_i_15_n_2 ,\a0_1_5_i_i_reg_5302_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_5302[31]_i_33_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_34_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_35_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_36_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_5302[31]_i_37_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_38_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_39_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_40_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_5302_reg[31]_i_16 
       (.CI(\a0_1_5_i_i_reg_5302_reg[31]_i_41_n_0 ),
        .CO({\a0_1_5_i_i_reg_5302_reg[31]_i_16_n_0 ,\a0_1_5_i_i_reg_5302_reg[31]_i_16_n_1 ,\a0_1_5_i_i_reg_5302_reg[31]_i_16_n_2 ,\a0_1_5_i_i_reg_5302_reg[31]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_5302[31]_i_18_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_18_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_18_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_18_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_16_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_5302[31]_i_42_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_43_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_44_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_45_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_5302_reg[31]_i_32 
       (.CI(\a0_1_5_i_i_reg_5302_reg[31]_i_55_n_0 ),
        .CO({\a0_1_5_i_i_reg_5302_reg[31]_i_32_n_0 ,\a0_1_5_i_i_reg_5302_reg[31]_i_32_n_1 ,\a0_1_5_i_i_reg_5302_reg[31]_i_32_n_2 ,\a0_1_5_i_i_reg_5302_reg[31]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_5302[31]_i_56_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_57_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_58_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_59_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_32_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_5302[31]_i_60_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_61_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_62_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_63_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_5302_reg[31]_i_41 
       (.CI(\a0_1_5_i_i_reg_5302_reg[31]_i_64_n_0 ),
        .CO({\a0_1_5_i_i_reg_5302_reg[31]_i_41_n_0 ,\a0_1_5_i_i_reg_5302_reg[31]_i_41_n_1 ,\a0_1_5_i_i_reg_5302_reg[31]_i_41_n_2 ,\a0_1_5_i_i_reg_5302_reg[31]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_5302[31]_i_18_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_18_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_18_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_18_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_41_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_5302[31]_i_65_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_66_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_67_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_68_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_5302_reg[31]_i_5 
       (.CI(\a0_1_5_i_i_reg_5302_reg[31]_i_16_n_0 ),
        .CO({\a0_1_5_i_i_max_int_s_fu_1223/p_0_in ,\a0_1_5_i_i_reg_5302_reg[31]_i_5_n_1 ,\a0_1_5_i_i_reg_5302_reg[31]_i_5_n_2 ,\a0_1_5_i_i_reg_5302_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_5302[31]_i_17_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_18_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_18_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_18_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_5302[31]_i_19_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_20_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_21_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_22_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_5302_reg[31]_i_55 
       (.CI(\a0_1_5_i_i_reg_5302_reg[31]_i_77_n_0 ),
        .CO({\a0_1_5_i_i_reg_5302_reg[31]_i_55_n_0 ,\a0_1_5_i_i_reg_5302_reg[31]_i_55_n_1 ,\a0_1_5_i_i_reg_5302_reg[31]_i_55_n_2 ,\a0_1_5_i_i_reg_5302_reg[31]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_5302[31]_i_78_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_79_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_80_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_81_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_55_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_5302[31]_i_82_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_83_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_84_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_85_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_5302_reg[31]_i_64 
       (.CI(1'b0),
        .CO({\a0_1_5_i_i_reg_5302_reg[31]_i_64_n_0 ,\a0_1_5_i_i_reg_5302_reg[31]_i_64_n_1 ,\a0_1_5_i_i_reg_5302_reg[31]_i_64_n_2 ,\a0_1_5_i_i_reg_5302_reg[31]_i_64_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_5302[31]_i_86_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_87_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_88_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_89_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_64_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_5302[31]_i_90_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_91_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_92_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_93_n_0 }));
  CARRY4 \a0_1_5_i_i_reg_5302_reg[31]_i_77 
       (.CI(1'b0),
        .CO({\a0_1_5_i_i_reg_5302_reg[31]_i_77_n_0 ,\a0_1_5_i_i_reg_5302_reg[31]_i_77_n_1 ,\a0_1_5_i_i_reg_5302_reg[31]_i_77_n_2 ,\a0_1_5_i_i_reg_5302_reg[31]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_5_i_i_reg_5302[31]_i_94_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_95_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_96_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_97_n_0 }),
        .O(\NLW_a0_1_5_i_i_reg_5302_reg[31]_i_77_O_UNCONNECTED [3:0]),
        .S({\a0_1_5_i_i_reg_5302[31]_i_98_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_99_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_100_n_0 ,\a0_1_5_i_i_reg_5302[31]_i_101_n_0 }));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(grp_reg_int_s_fu_3853_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(grp_reg_int_s_fu_3853_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(grp_reg_int_s_fu_3853_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(Q[8]),
        .Q(grp_reg_int_s_fu_3853_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(grp_reg_int_s_fu_3853_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(grp_reg_int_s_fu_3853_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(grp_reg_int_s_fu_3853_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(grp_reg_int_s_fu_3853_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(grp_reg_int_s_fu_3853_ap_return[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_5_i_i_reg_5307[0]_i_1 
       (.I0(grp_reg_int_s_fu_3853_ap_return[0]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[0]),
        .I2(\tmp_92_5_i_i_min_int_s_fu_870/p_0_in ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_5_i_i_reg_5307[1]_i_1 
       (.I0(grp_reg_int_s_fu_3853_ap_return[1]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[1]),
        .I2(\tmp_92_5_i_i_min_int_s_fu_870/p_0_in ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_5_i_i_reg_5307[2]_i_1 
       (.I0(grp_reg_int_s_fu_3853_ap_return[2]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[2]),
        .I2(\tmp_92_5_i_i_min_int_s_fu_870/p_0_in ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_5_i_i_reg_5307[31]_i_1 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I2(\tmp_92_5_i_i_min_int_s_fu_870/p_0_in ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_5_i_i_reg_5307[31]_i_10 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_5_i_i_reg_5307[31]_i_11 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_5_i_i_reg_5307[31]_i_13 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_5_i_i_reg_5307[31]_i_14 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_5_i_i_reg_5307[31]_i_15 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_5_i_i_reg_5307[31]_i_16 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_5_i_i_reg_5307[31]_i_17 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_5_i_i_reg_5307[31]_i_18 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_5_i_i_reg_5307[31]_i_19 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_5_i_i_reg_5307[31]_i_20 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_5_i_i_reg_5307[31]_i_22 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_5_i_i_reg_5307[31]_i_23 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_5_i_i_reg_5307[31]_i_24 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_5_i_i_reg_5307[31]_i_25 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_5_i_i_reg_5307[31]_i_26 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_5_i_i_reg_5307[31]_i_27 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_5_i_i_reg_5307[31]_i_28 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_5_i_i_reg_5307[31]_i_29 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_5_i_i_reg_5307[31]_i_30 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[6]),
        .I1(grp_reg_int_s_fu_3853_ap_return[6]),
        .I2(grp_reg_int_s_fu_3853_ap_return[7]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[7]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_5_i_i_reg_5307[31]_i_31 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[4]),
        .I1(grp_reg_int_s_fu_3853_ap_return[4]),
        .I2(grp_reg_int_s_fu_3853_ap_return[5]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[5]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_5_i_i_reg_5307[31]_i_32 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[2]),
        .I1(grp_reg_int_s_fu_3853_ap_return[2]),
        .I2(grp_reg_int_s_fu_3853_ap_return[3]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[3]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_5_i_i_reg_5307[31]_i_33 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[0]),
        .I1(grp_reg_int_s_fu_3853_ap_return[0]),
        .I2(grp_reg_int_s_fu_3853_ap_return[1]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[1]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_5_i_i_reg_5307[31]_i_34 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[6]),
        .I1(grp_reg_int_s_fu_3853_ap_return[6]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[7]),
        .I3(grp_reg_int_s_fu_3853_ap_return[7]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_5_i_i_reg_5307[31]_i_35 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[4]),
        .I1(grp_reg_int_s_fu_3853_ap_return[4]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[5]),
        .I3(grp_reg_int_s_fu_3853_ap_return[5]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_5_i_i_reg_5307[31]_i_36 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[2]),
        .I1(grp_reg_int_s_fu_3853_ap_return[2]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[3]),
        .I3(grp_reg_int_s_fu_3853_ap_return[3]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_5_i_i_reg_5307[31]_i_37 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[0]),
        .I1(grp_reg_int_s_fu_3853_ap_return[0]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[1]),
        .I3(grp_reg_int_s_fu_3853_ap_return[1]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_5_i_i_reg_5307[31]_i_4 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3853_ap_return[31]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_5_i_i_reg_5307[31]_i_5 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_5_i_i_reg_5307[31]_i_6 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_5_i_i_reg_5307[31]_i_7 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_5_i_i_reg_5307[31]_i_8 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_5_i_i_reg_5307[31]_i_9 
       (.I0(grp_reg_int_s_fu_3853_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_92_5_i_i_reg_5307[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_5_i_i_reg_5307[3]_i_1 
       (.I0(grp_reg_int_s_fu_3853_ap_return[3]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[3]),
        .I2(\tmp_92_5_i_i_min_int_s_fu_870/p_0_in ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_5_i_i_reg_5307[4]_i_1 
       (.I0(grp_reg_int_s_fu_3853_ap_return[4]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[4]),
        .I2(\tmp_92_5_i_i_min_int_s_fu_870/p_0_in ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_5_i_i_reg_5307[5]_i_1 
       (.I0(grp_reg_int_s_fu_3853_ap_return[5]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[5]),
        .I2(\tmp_92_5_i_i_min_int_s_fu_870/p_0_in ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_5_i_i_reg_5307[6]_i_1 
       (.I0(grp_reg_int_s_fu_3853_ap_return[6]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[6]),
        .I2(\tmp_92_5_i_i_min_int_s_fu_870/p_0_in ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_5_i_i_reg_5307[7]_i_1 
       (.I0(grp_reg_int_s_fu_3853_ap_return[7]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[7]),
        .I2(\tmp_92_5_i_i_min_int_s_fu_870/p_0_in ),
        .O(D[7]));
  CARRY4 \tmp_92_5_i_i_reg_5307_reg[31]_i_12 
       (.CI(\tmp_92_5_i_i_reg_5307_reg[31]_i_21_n_0 ),
        .CO({\tmp_92_5_i_i_reg_5307_reg[31]_i_12_n_0 ,\tmp_92_5_i_i_reg_5307_reg[31]_i_12_n_1 ,\tmp_92_5_i_i_reg_5307_reg[31]_i_12_n_2 ,\tmp_92_5_i_i_reg_5307_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_5_i_i_reg_5307[31]_i_22_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_23_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_24_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_25_n_0 }),
        .O(\NLW_tmp_92_5_i_i_reg_5307_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_92_5_i_i_reg_5307[31]_i_26_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_27_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_28_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_29_n_0 }));
  CARRY4 \tmp_92_5_i_i_reg_5307_reg[31]_i_2 
       (.CI(\tmp_92_5_i_i_reg_5307_reg[31]_i_3_n_0 ),
        .CO({\tmp_92_5_i_i_min_int_s_fu_870/p_0_in ,\tmp_92_5_i_i_reg_5307_reg[31]_i_2_n_1 ,\tmp_92_5_i_i_reg_5307_reg[31]_i_2_n_2 ,\tmp_92_5_i_i_reg_5307_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_5_i_i_reg_5307[31]_i_4_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_5_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_6_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_7_n_0 }),
        .O(\NLW_tmp_92_5_i_i_reg_5307_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_92_5_i_i_reg_5307[31]_i_8_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_9_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_10_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_11_n_0 }));
  CARRY4 \tmp_92_5_i_i_reg_5307_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_92_5_i_i_reg_5307_reg[31]_i_21_n_0 ,\tmp_92_5_i_i_reg_5307_reg[31]_i_21_n_1 ,\tmp_92_5_i_i_reg_5307_reg[31]_i_21_n_2 ,\tmp_92_5_i_i_reg_5307_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_5_i_i_reg_5307[31]_i_30_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_31_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_32_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_33_n_0 }),
        .O(\NLW_tmp_92_5_i_i_reg_5307_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_92_5_i_i_reg_5307[31]_i_34_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_35_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_36_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_37_n_0 }));
  CARRY4 \tmp_92_5_i_i_reg_5307_reg[31]_i_3 
       (.CI(\tmp_92_5_i_i_reg_5307_reg[31]_i_12_n_0 ),
        .CO({\tmp_92_5_i_i_reg_5307_reg[31]_i_3_n_0 ,\tmp_92_5_i_i_reg_5307_reg[31]_i_3_n_1 ,\tmp_92_5_i_i_reg_5307_reg[31]_i_3_n_2 ,\tmp_92_5_i_i_reg_5307_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_5_i_i_reg_5307[31]_i_13_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_14_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_15_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_16_n_0 }),
        .O(\NLW_tmp_92_5_i_i_reg_5307_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_92_5_i_i_reg_5307[31]_i_17_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_18_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_19_n_0 ,\tmp_92_5_i_i_reg_5307[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_67
   (D,
    \ap_return_reg[31]_0 ,
    E,
    Q,
    aclk,
    \b0_1_5_i_i_reg_5312_reg[31] ,
    \b0_1_5_i_i_reg_5312_reg[31]_0 ,
    CO,
    ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026,
    b0_2_4_i_i_min_int_s_fu_876_ap_return,
    ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986);
  output [8:0]D;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]E;
  input [8:0]Q;
  input aclk;
  input [8:0]\b0_1_5_i_i_reg_5312_reg[31] ;
  input [8:0]\b0_1_5_i_i_reg_5312_reg[31]_0 ;
  input [0:0]CO;
  input [8:0]ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026;
  input [7:0]b0_2_4_i_i_min_int_s_fu_876_ap_return;
  input [8:0]ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026;
  wire [8:0]ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \b0_1_5_i_i_min_int_s_fu_882/p_0_in ;
  wire \b0_1_5_i_i_reg_5312[31]_i_100_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_109_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_110_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_111_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_112_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_16_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_17_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_18_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_19_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_20_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_21_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_32_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_33_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_34_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_35_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_36_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_37_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_38_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_39_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_41_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_42_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_43_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_44_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_55_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_56_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_57_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_58_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_59_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_60_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_61_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_62_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_64_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_65_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_66_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_67_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_77_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_78_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_79_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_80_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_81_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_82_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_83_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_84_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_85_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_86_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_87_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_88_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_89_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_90_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_91_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_92_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_93_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_94_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_95_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_96_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_97_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_98_n_0 ;
  wire \b0_1_5_i_i_reg_5312[31]_i_99_n_0 ;
  wire [8:0]\b0_1_5_i_i_reg_5312_reg[31] ;
  wire [8:0]\b0_1_5_i_i_reg_5312_reg[31]_0 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_14_n_1 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_14_n_2 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_14_n_3 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_15_n_0 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_15_n_1 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_15_n_2 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_15_n_3 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_31_n_0 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_31_n_1 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_31_n_2 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_31_n_3 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_40_n_0 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_40_n_1 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_40_n_2 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_40_n_3 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_4_n_1 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_4_n_2 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_4_n_3 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_54_n_0 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_54_n_1 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_54_n_2 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_54_n_3 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_63_n_0 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_63_n_1 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_63_n_2 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_63_n_3 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_76_n_0 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_76_n_1 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_76_n_2 ;
  wire \b0_1_5_i_i_reg_5312_reg[31]_i_76_n_3 ;
  wire [7:0]b0_2_4_i_i_min_int_s_fu_876_ap_return;
  wire [31:0]grp_reg_int_s_fu_3860_ap_return;
  wire \tmp_100_5_i_i_max_int_s_fu_1238/p_0_in ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_10_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_11_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_13_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_14_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_15_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_16_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_17_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_18_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_19_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_20_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_22_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_23_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_24_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_25_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_26_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_27_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_28_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_29_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_30_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_31_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_32_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_33_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_34_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_35_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_36_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_37_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_4_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_5_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_6_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_7_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_8_n_0 ;
  wire \tmp_100_5_i_i_reg_5317[31]_i_9_n_0 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_12_n_0 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_12_n_1 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_12_n_2 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_12_n_3 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_21_n_0 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_21_n_1 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_21_n_2 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_21_n_3 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_2_n_1 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_2_n_2 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_2_n_3 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_3_n_0 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_3_n_1 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_3_n_2 ;
  wire \tmp_100_5_i_i_reg_5317_reg[31]_i_3_n_3 ;
  wire \tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ;
  wire [31:0]tmp_97_5_i_i_max_int_s_fu_1231_ap_return;
  wire [3:0]\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_63_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_76_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_5_i_i_reg_5317_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_5_i_i_reg_5317_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_5_i_i_reg_5317_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_5_i_i_reg_5317_reg[31]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(grp_reg_int_s_fu_3860_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(grp_reg_int_s_fu_3860_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(grp_reg_int_s_fu_3860_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(Q[8]),
        .Q(grp_reg_int_s_fu_3860_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(grp_reg_int_s_fu_3860_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(grp_reg_int_s_fu_3860_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(grp_reg_int_s_fu_3860_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(grp_reg_int_s_fu_3860_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(grp_reg_int_s_fu_3860_ap_return[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_5_i_i_reg_5312[0]_i_1 
       (.I0(\b0_1_5_i_i_reg_5312_reg[31] [0]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [0]),
        .I2(CO),
        .I3(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[0]),
        .I4(\b0_1_5_i_i_min_int_s_fu_882/p_0_in ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[0]_i_2 
       (.I0(grp_reg_int_s_fu_3860_ap_return[0]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[0]),
        .I2(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .O(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_5_i_i_reg_5312[1]_i_1 
       (.I0(\b0_1_5_i_i_reg_5312_reg[31] [1]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [1]),
        .I2(CO),
        .I3(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[1]),
        .I4(\b0_1_5_i_i_min_int_s_fu_882/p_0_in ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[1]_i_2 
       (.I0(grp_reg_int_s_fu_3860_ap_return[1]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[1]),
        .I2(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .O(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_5_i_i_reg_5312[2]_i_1 
       (.I0(\b0_1_5_i_i_reg_5312_reg[31] [2]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [2]),
        .I2(CO),
        .I3(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[2]),
        .I4(\b0_1_5_i_i_min_int_s_fu_882/p_0_in ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[2]_i_2 
       (.I0(grp_reg_int_s_fu_3860_ap_return[2]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[2]),
        .I2(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .O(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_5_i_i_reg_5312[31]_i_1 
       (.I0(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(CO),
        .I3(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[31]),
        .I4(\b0_1_5_i_i_min_int_s_fu_882/p_0_in ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_5312[31]_i_100 
       (.I0(grp_reg_int_s_fu_3860_ap_return[0]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[0]),
        .I2(grp_reg_int_s_fu_3860_ap_return[1]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[1]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_109 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [7]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [7]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[7]),
        .I5(grp_reg_int_s_fu_3860_ap_return[7]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_110 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [5]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [5]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[5]),
        .I5(grp_reg_int_s_fu_3860_ap_return[5]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_111 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [3]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [3]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[3]),
        .I5(grp_reg_int_s_fu_3860_ap_return[3]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_112 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [1]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [1]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[1]),
        .I5(grp_reg_int_s_fu_3860_ap_return[1]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_5_i_i_reg_5312[31]_i_16 
       (.I0(grp_reg_int_s_fu_3860_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I3(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I4(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I5(CO),
        .O(\b0_1_5_i_i_reg_5312[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_5_i_i_reg_5312[31]_i_17 
       (.I0(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3860_ap_return[31]),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .O(\b0_1_5_i_i_reg_5312[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \b0_1_5_i_i_reg_5312[31]_i_18 
       (.I0(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3860_ap_return[31]),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .O(\b0_1_5_i_i_reg_5312[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_19 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_20 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_21 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[31]_i_3 
       (.I0(grp_reg_int_s_fu_3860_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I2(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .O(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[31]));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_32 
       (.I0(grp_reg_int_s_fu_3860_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_33 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_34 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_35 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_36 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_37 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_38 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_39 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_41 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_42 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_43 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_44 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_55 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_56 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_57 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_58 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_59 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_60 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_61 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_62 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_64 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_65 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_66 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_5_i_i_reg_5312[31]_i_67 
       (.I0(CO),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [8]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31] [8]),
        .I3(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I4(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I5(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_77 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_78 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_79 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_5_i_i_reg_5312[31]_i_80 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_81 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_82 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_83 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_5_i_i_reg_5312[31]_i_84 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_5_i_i_reg_5312[31]_i_85 
       (.I0(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[6]),
        .I2(grp_reg_int_s_fu_3860_ap_return[6]),
        .I3(b0_2_4_i_i_min_int_s_fu_876_ap_return[6]),
        .I4(b0_2_4_i_i_min_int_s_fu_876_ap_return[7]),
        .I5(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[7]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_5_i_i_reg_5312[31]_i_86 
       (.I0(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[4]),
        .I2(grp_reg_int_s_fu_3860_ap_return[4]),
        .I3(b0_2_4_i_i_min_int_s_fu_876_ap_return[4]),
        .I4(b0_2_4_i_i_min_int_s_fu_876_ap_return[5]),
        .I5(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[5]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_5_i_i_reg_5312[31]_i_87 
       (.I0(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[2]),
        .I2(grp_reg_int_s_fu_3860_ap_return[2]),
        .I3(b0_2_4_i_i_min_int_s_fu_876_ap_return[2]),
        .I4(b0_2_4_i_i_min_int_s_fu_876_ap_return[3]),
        .I5(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[3]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_5_i_i_reg_5312[31]_i_88 
       (.I0(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[0]),
        .I2(grp_reg_int_s_fu_3860_ap_return[0]),
        .I3(b0_2_4_i_i_min_int_s_fu_876_ap_return[0]),
        .I4(b0_2_4_i_i_min_int_s_fu_876_ap_return[1]),
        .I5(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[1]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_5_i_i_reg_5312[31]_i_89 
       (.I0(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[6]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31] [6]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31]_0 [6]),
        .I3(CO),
        .I4(\b0_1_5_i_i_reg_5312[31]_i_109_n_0 ),
        .O(\b0_1_5_i_i_reg_5312[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_5_i_i_reg_5312[31]_i_90 
       (.I0(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[4]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31] [4]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31]_0 [4]),
        .I3(CO),
        .I4(\b0_1_5_i_i_reg_5312[31]_i_110_n_0 ),
        .O(\b0_1_5_i_i_reg_5312[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_5_i_i_reg_5312[31]_i_91 
       (.I0(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[2]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31] [2]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31]_0 [2]),
        .I3(CO),
        .I4(\b0_1_5_i_i_reg_5312[31]_i_111_n_0 ),
        .O(\b0_1_5_i_i_reg_5312[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_5_i_i_reg_5312[31]_i_92 
       (.I0(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[0]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31] [0]),
        .I2(\b0_1_5_i_i_reg_5312_reg[31]_0 [0]),
        .I3(CO),
        .I4(\b0_1_5_i_i_reg_5312[31]_i_112_n_0 ),
        .O(\b0_1_5_i_i_reg_5312[31]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_5_i_i_reg_5312[31]_i_93 
       (.I0(grp_reg_int_s_fu_3860_ap_return[6]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[6]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[7]),
        .I3(grp_reg_int_s_fu_3860_ap_return[7]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_5_i_i_reg_5312[31]_i_94 
       (.I0(grp_reg_int_s_fu_3860_ap_return[4]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[4]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[5]),
        .I3(grp_reg_int_s_fu_3860_ap_return[5]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_5_i_i_reg_5312[31]_i_95 
       (.I0(grp_reg_int_s_fu_3860_ap_return[2]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[2]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[3]),
        .I3(grp_reg_int_s_fu_3860_ap_return[3]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_5_i_i_reg_5312[31]_i_96 
       (.I0(grp_reg_int_s_fu_3860_ap_return[0]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[0]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[1]),
        .I3(grp_reg_int_s_fu_3860_ap_return[1]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_5312[31]_i_97 
       (.I0(grp_reg_int_s_fu_3860_ap_return[6]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[6]),
        .I2(grp_reg_int_s_fu_3860_ap_return[7]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[7]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_5312[31]_i_98 
       (.I0(grp_reg_int_s_fu_3860_ap_return[4]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[4]),
        .I2(grp_reg_int_s_fu_3860_ap_return[5]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[5]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_5_i_i_reg_5312[31]_i_99 
       (.I0(grp_reg_int_s_fu_3860_ap_return[2]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[2]),
        .I2(grp_reg_int_s_fu_3860_ap_return[3]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[3]),
        .O(\b0_1_5_i_i_reg_5312[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_5_i_i_reg_5312[3]_i_1 
       (.I0(\b0_1_5_i_i_reg_5312_reg[31] [3]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [3]),
        .I2(CO),
        .I3(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[3]),
        .I4(\b0_1_5_i_i_min_int_s_fu_882/p_0_in ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[3]_i_2 
       (.I0(grp_reg_int_s_fu_3860_ap_return[3]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[3]),
        .I2(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .O(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_5_i_i_reg_5312[4]_i_1 
       (.I0(\b0_1_5_i_i_reg_5312_reg[31] [4]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [4]),
        .I2(CO),
        .I3(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[4]),
        .I4(\b0_1_5_i_i_min_int_s_fu_882/p_0_in ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[4]_i_2 
       (.I0(grp_reg_int_s_fu_3860_ap_return[4]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[4]),
        .I2(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .O(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_5_i_i_reg_5312[5]_i_1 
       (.I0(\b0_1_5_i_i_reg_5312_reg[31] [5]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [5]),
        .I2(CO),
        .I3(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[5]),
        .I4(\b0_1_5_i_i_min_int_s_fu_882/p_0_in ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[5]_i_2 
       (.I0(grp_reg_int_s_fu_3860_ap_return[5]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[5]),
        .I2(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .O(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_5_i_i_reg_5312[6]_i_1 
       (.I0(\b0_1_5_i_i_reg_5312_reg[31] [6]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [6]),
        .I2(CO),
        .I3(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[6]),
        .I4(\b0_1_5_i_i_min_int_s_fu_882/p_0_in ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[6]_i_2 
       (.I0(grp_reg_int_s_fu_3860_ap_return[6]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[6]),
        .I2(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .O(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_5_i_i_reg_5312[7]_i_1 
       (.I0(\b0_1_5_i_i_reg_5312_reg[31] [7]),
        .I1(\b0_1_5_i_i_reg_5312_reg[31]_0 [7]),
        .I2(CO),
        .I3(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[7]),
        .I4(\b0_1_5_i_i_min_int_s_fu_882/p_0_in ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_5_i_i_reg_5312[7]_i_2 
       (.I0(grp_reg_int_s_fu_3860_ap_return[7]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026[7]),
        .I2(\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ),
        .O(tmp_97_5_i_i_max_int_s_fu_1231_ap_return[7]));
  CARRY4 \b0_1_5_i_i_reg_5312_reg[31]_i_14 
       (.CI(\b0_1_5_i_i_reg_5312_reg[31]_i_31_n_0 ),
        .CO({\tmp_97_5_i_i_max_int_s_fu_1231/p_0_in ,\b0_1_5_i_i_reg_5312_reg[31]_i_14_n_1 ,\b0_1_5_i_i_reg_5312_reg[31]_i_14_n_2 ,\b0_1_5_i_i_reg_5312_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_5312[31]_i_32_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_33_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_34_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_35_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_5312[31]_i_36_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_37_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_38_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_39_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_5312_reg[31]_i_15 
       (.CI(\b0_1_5_i_i_reg_5312_reg[31]_i_40_n_0 ),
        .CO({\b0_1_5_i_i_reg_5312_reg[31]_i_15_n_0 ,\b0_1_5_i_i_reg_5312_reg[31]_i_15_n_1 ,\b0_1_5_i_i_reg_5312_reg[31]_i_15_n_2 ,\b0_1_5_i_i_reg_5312_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_5312[31]_i_17_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_17_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_17_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_17_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_5312[31]_i_41_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_42_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_43_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_44_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_5312_reg[31]_i_31 
       (.CI(\b0_1_5_i_i_reg_5312_reg[31]_i_54_n_0 ),
        .CO({\b0_1_5_i_i_reg_5312_reg[31]_i_31_n_0 ,\b0_1_5_i_i_reg_5312_reg[31]_i_31_n_1 ,\b0_1_5_i_i_reg_5312_reg[31]_i_31_n_2 ,\b0_1_5_i_i_reg_5312_reg[31]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_5312[31]_i_55_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_56_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_57_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_58_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_31_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_5312[31]_i_59_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_60_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_61_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_62_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_5312_reg[31]_i_4 
       (.CI(\b0_1_5_i_i_reg_5312_reg[31]_i_15_n_0 ),
        .CO({\b0_1_5_i_i_min_int_s_fu_882/p_0_in ,\b0_1_5_i_i_reg_5312_reg[31]_i_4_n_1 ,\b0_1_5_i_i_reg_5312_reg[31]_i_4_n_2 ,\b0_1_5_i_i_reg_5312_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_5312[31]_i_16_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_17_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_17_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_17_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_5312[31]_i_18_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_19_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_20_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_21_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_5312_reg[31]_i_40 
       (.CI(\b0_1_5_i_i_reg_5312_reg[31]_i_63_n_0 ),
        .CO({\b0_1_5_i_i_reg_5312_reg[31]_i_40_n_0 ,\b0_1_5_i_i_reg_5312_reg[31]_i_40_n_1 ,\b0_1_5_i_i_reg_5312_reg[31]_i_40_n_2 ,\b0_1_5_i_i_reg_5312_reg[31]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_5312[31]_i_17_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_17_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_17_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_17_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_40_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_5312[31]_i_64_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_65_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_66_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_67_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_5312_reg[31]_i_54 
       (.CI(\b0_1_5_i_i_reg_5312_reg[31]_i_76_n_0 ),
        .CO({\b0_1_5_i_i_reg_5312_reg[31]_i_54_n_0 ,\b0_1_5_i_i_reg_5312_reg[31]_i_54_n_1 ,\b0_1_5_i_i_reg_5312_reg[31]_i_54_n_2 ,\b0_1_5_i_i_reg_5312_reg[31]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_5312[31]_i_77_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_78_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_79_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_80_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_54_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_5312[31]_i_81_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_82_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_83_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_84_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_5312_reg[31]_i_63 
       (.CI(1'b0),
        .CO({\b0_1_5_i_i_reg_5312_reg[31]_i_63_n_0 ,\b0_1_5_i_i_reg_5312_reg[31]_i_63_n_1 ,\b0_1_5_i_i_reg_5312_reg[31]_i_63_n_2 ,\b0_1_5_i_i_reg_5312_reg[31]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_5312[31]_i_85_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_86_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_87_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_88_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_63_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_5312[31]_i_89_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_90_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_91_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_92_n_0 }));
  CARRY4 \b0_1_5_i_i_reg_5312_reg[31]_i_76 
       (.CI(1'b0),
        .CO({\b0_1_5_i_i_reg_5312_reg[31]_i_76_n_0 ,\b0_1_5_i_i_reg_5312_reg[31]_i_76_n_1 ,\b0_1_5_i_i_reg_5312_reg[31]_i_76_n_2 ,\b0_1_5_i_i_reg_5312_reg[31]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_5_i_i_reg_5312[31]_i_93_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_94_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_95_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_96_n_0 }),
        .O(\NLW_b0_1_5_i_i_reg_5312_reg[31]_i_76_O_UNCONNECTED [3:0]),
        .S({\b0_1_5_i_i_reg_5312[31]_i_97_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_98_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_99_n_0 ,\b0_1_5_i_i_reg_5312[31]_i_100_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_5_i_i_reg_5317[0]_i_1 
       (.I0(grp_reg_int_s_fu_3860_ap_return[0]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[0]),
        .I2(\tmp_100_5_i_i_max_int_s_fu_1238/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_5_i_i_reg_5317[1]_i_1 
       (.I0(grp_reg_int_s_fu_3860_ap_return[1]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[1]),
        .I2(\tmp_100_5_i_i_max_int_s_fu_1238/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_5_i_i_reg_5317[2]_i_1 
       (.I0(grp_reg_int_s_fu_3860_ap_return[2]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[2]),
        .I2(\tmp_100_5_i_i_max_int_s_fu_1238/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_5_i_i_reg_5317[31]_i_1 
       (.I0(grp_reg_int_s_fu_3860_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I2(\tmp_100_5_i_i_max_int_s_fu_1238/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_5_i_i_reg_5317[31]_i_10 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_5_i_i_reg_5317[31]_i_11 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_5_i_i_reg_5317[31]_i_13 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_5_i_i_reg_5317[31]_i_14 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_5_i_i_reg_5317[31]_i_15 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_5_i_i_reg_5317[31]_i_16 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_5_i_i_reg_5317[31]_i_17 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_5_i_i_reg_5317[31]_i_18 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_5_i_i_reg_5317[31]_i_19 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_5_i_i_reg_5317[31]_i_20 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_5_i_i_reg_5317[31]_i_22 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_5_i_i_reg_5317[31]_i_23 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_5_i_i_reg_5317[31]_i_24 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_5_i_i_reg_5317[31]_i_25 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_5_i_i_reg_5317[31]_i_26 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_5_i_i_reg_5317[31]_i_27 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_5_i_i_reg_5317[31]_i_28 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_5_i_i_reg_5317[31]_i_29 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_5_i_i_reg_5317[31]_i_30 
       (.I0(grp_reg_int_s_fu_3860_ap_return[6]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[6]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[7]),
        .I3(grp_reg_int_s_fu_3860_ap_return[7]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_5_i_i_reg_5317[31]_i_31 
       (.I0(grp_reg_int_s_fu_3860_ap_return[4]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[4]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[5]),
        .I3(grp_reg_int_s_fu_3860_ap_return[5]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_5_i_i_reg_5317[31]_i_32 
       (.I0(grp_reg_int_s_fu_3860_ap_return[2]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[2]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[3]),
        .I3(grp_reg_int_s_fu_3860_ap_return[3]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_5_i_i_reg_5317[31]_i_33 
       (.I0(grp_reg_int_s_fu_3860_ap_return[0]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[0]),
        .I2(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[1]),
        .I3(grp_reg_int_s_fu_3860_ap_return[1]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_5_i_i_reg_5317[31]_i_34 
       (.I0(grp_reg_int_s_fu_3860_ap_return[6]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[6]),
        .I2(grp_reg_int_s_fu_3860_ap_return[7]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[7]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_5_i_i_reg_5317[31]_i_35 
       (.I0(grp_reg_int_s_fu_3860_ap_return[4]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[4]),
        .I2(grp_reg_int_s_fu_3860_ap_return[5]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[5]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_5_i_i_reg_5317[31]_i_36 
       (.I0(grp_reg_int_s_fu_3860_ap_return[2]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[2]),
        .I2(grp_reg_int_s_fu_3860_ap_return[3]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[3]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_5_i_i_reg_5317[31]_i_37 
       (.I0(grp_reg_int_s_fu_3860_ap_return[0]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[0]),
        .I2(grp_reg_int_s_fu_3860_ap_return[1]),
        .I3(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[1]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_5_i_i_reg_5317[31]_i_4 
       (.I0(grp_reg_int_s_fu_3860_ap_return[31]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_5_i_i_reg_5317[31]_i_5 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_5_i_i_reg_5317[31]_i_6 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_5_i_i_reg_5317[31]_i_7 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_5_i_i_reg_5317[31]_i_8 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_5_i_i_reg_5317[31]_i_9 
       (.I0(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[8]),
        .I1(grp_reg_int_s_fu_3860_ap_return[31]),
        .O(\tmp_100_5_i_i_reg_5317[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_5_i_i_reg_5317[3]_i_1 
       (.I0(grp_reg_int_s_fu_3860_ap_return[3]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[3]),
        .I2(\tmp_100_5_i_i_max_int_s_fu_1238/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_5_i_i_reg_5317[4]_i_1 
       (.I0(grp_reg_int_s_fu_3860_ap_return[4]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[4]),
        .I2(\tmp_100_5_i_i_max_int_s_fu_1238/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_5_i_i_reg_5317[5]_i_1 
       (.I0(grp_reg_int_s_fu_3860_ap_return[5]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[5]),
        .I2(\tmp_100_5_i_i_max_int_s_fu_1238/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_5_i_i_reg_5317[6]_i_1 
       (.I0(grp_reg_int_s_fu_3860_ap_return[6]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[6]),
        .I2(\tmp_100_5_i_i_max_int_s_fu_1238/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_5_i_i_reg_5317[7]_i_1 
       (.I0(grp_reg_int_s_fu_3860_ap_return[7]),
        .I1(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986[7]),
        .I2(\tmp_100_5_i_i_max_int_s_fu_1238/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_100_5_i_i_reg_5317_reg[31]_i_12 
       (.CI(\tmp_100_5_i_i_reg_5317_reg[31]_i_21_n_0 ),
        .CO({\tmp_100_5_i_i_reg_5317_reg[31]_i_12_n_0 ,\tmp_100_5_i_i_reg_5317_reg[31]_i_12_n_1 ,\tmp_100_5_i_i_reg_5317_reg[31]_i_12_n_2 ,\tmp_100_5_i_i_reg_5317_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_5_i_i_reg_5317[31]_i_22_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_23_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_24_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_25_n_0 }),
        .O(\NLW_tmp_100_5_i_i_reg_5317_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_100_5_i_i_reg_5317[31]_i_26_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_27_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_28_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_29_n_0 }));
  CARRY4 \tmp_100_5_i_i_reg_5317_reg[31]_i_2 
       (.CI(\tmp_100_5_i_i_reg_5317_reg[31]_i_3_n_0 ),
        .CO({\tmp_100_5_i_i_max_int_s_fu_1238/p_0_in ,\tmp_100_5_i_i_reg_5317_reg[31]_i_2_n_1 ,\tmp_100_5_i_i_reg_5317_reg[31]_i_2_n_2 ,\tmp_100_5_i_i_reg_5317_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_5_i_i_reg_5317[31]_i_4_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_5_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_6_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_7_n_0 }),
        .O(\NLW_tmp_100_5_i_i_reg_5317_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_100_5_i_i_reg_5317[31]_i_8_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_9_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_10_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_11_n_0 }));
  CARRY4 \tmp_100_5_i_i_reg_5317_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_100_5_i_i_reg_5317_reg[31]_i_21_n_0 ,\tmp_100_5_i_i_reg_5317_reg[31]_i_21_n_1 ,\tmp_100_5_i_i_reg_5317_reg[31]_i_21_n_2 ,\tmp_100_5_i_i_reg_5317_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_5_i_i_reg_5317[31]_i_30_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_31_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_32_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_33_n_0 }),
        .O(\NLW_tmp_100_5_i_i_reg_5317_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_100_5_i_i_reg_5317[31]_i_34_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_35_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_36_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_37_n_0 }));
  CARRY4 \tmp_100_5_i_i_reg_5317_reg[31]_i_3 
       (.CI(\tmp_100_5_i_i_reg_5317_reg[31]_i_12_n_0 ),
        .CO({\tmp_100_5_i_i_reg_5317_reg[31]_i_3_n_0 ,\tmp_100_5_i_i_reg_5317_reg[31]_i_3_n_1 ,\tmp_100_5_i_i_reg_5317_reg[31]_i_3_n_2 ,\tmp_100_5_i_i_reg_5317_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_5_i_i_reg_5317[31]_i_13_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_14_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_15_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_16_n_0 }),
        .O(\NLW_tmp_100_5_i_i_reg_5317_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_100_5_i_i_reg_5317[31]_i_17_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_18_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_19_n_0 ,\tmp_100_5_i_i_reg_5317[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_68
   (D,
    \a0_1_5_i_i_reg_5302_reg[31] ,
    E,
    Q,
    aclk,
    ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068,
    ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998,
    \a0_1_6_i_i_reg_5322_reg[31] ,
    \a0_1_6_i_i_reg_5322_reg[31]_0 ,
    CO,
    a0_2_5_i_i_max_int_s_fu_1244_ap_return);
  output [8:0]D;
  output [8:0]\a0_1_5_i_i_reg_5302_reg[31] ;
  input [0:0]E;
  input [8:0]Q;
  input aclk;
  input [8:0]ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068;
  input [8:0]ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998;
  input [8:0]\a0_1_6_i_i_reg_5322_reg[31] ;
  input [8:0]\a0_1_6_i_i_reg_5322_reg[31]_0 ;
  input [0:0]CO;
  input [7:0]a0_2_5_i_i_max_int_s_fu_1244_ap_return;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [8:0]\a0_1_5_i_i_reg_5302_reg[31] ;
  wire \a0_1_6_i_i_max_int_s_fu_1250/p_0_in ;
  wire \a0_1_6_i_i_reg_5322[31]_i_100_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_101_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_107_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_109_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_111_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_113_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_17_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_18_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_19_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_20_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_21_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_22_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_33_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_34_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_35_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_36_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_37_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_38_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_39_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_40_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_42_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_43_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_44_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_45_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_56_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_57_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_58_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_59_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_60_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_61_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_62_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_63_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_65_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_66_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_67_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_68_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_78_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_79_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_80_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_81_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_82_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_83_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_84_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_85_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_86_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_87_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_88_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_89_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_90_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_91_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_92_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_93_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_94_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_95_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_96_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_97_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_98_n_0 ;
  wire \a0_1_6_i_i_reg_5322[31]_i_99_n_0 ;
  wire [8:0]\a0_1_6_i_i_reg_5322_reg[31] ;
  wire [8:0]\a0_1_6_i_i_reg_5322_reg[31]_0 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_15_n_1 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_15_n_2 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_15_n_3 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_16_n_0 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_16_n_1 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_16_n_2 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_16_n_3 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_32_n_0 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_32_n_1 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_32_n_2 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_32_n_3 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_41_n_0 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_41_n_1 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_41_n_2 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_41_n_3 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_55_n_0 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_55_n_1 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_55_n_2 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_55_n_3 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_5_n_1 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_5_n_2 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_5_n_3 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_64_n_0 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_64_n_1 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_64_n_2 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_64_n_3 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_77_n_0 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_77_n_1 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_77_n_2 ;
  wire \a0_1_6_i_i_reg_5322_reg[31]_i_77_n_3 ;
  wire [7:0]a0_2_5_i_i_max_int_s_fu_1244_ap_return;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068;
  wire [8:0]ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998;
  wire [31:0]grp_reg_int_s_fu_3867_ap_return;
  wire \tmp_89_6_i_i_min_int_s_fu_889/p_0_in ;
  wire [31:0]tmp_89_6_i_i_min_int_s_fu_889_ap_return;
  wire \tmp_92_6_i_i_min_int_s_fu_895/p_0_in ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_10_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_11_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_13_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_14_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_15_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_16_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_17_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_18_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_19_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_20_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_22_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_23_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_24_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_25_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_26_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_27_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_28_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_29_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_30_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_31_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_32_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_33_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_34_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_35_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_36_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_37_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_4_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_5_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_6_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_7_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_8_n_0 ;
  wire \tmp_92_6_i_i_reg_5327[31]_i_9_n_0 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_12_n_0 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_12_n_1 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_12_n_2 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_12_n_3 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_21_n_0 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_21_n_1 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_21_n_2 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_21_n_3 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_2_n_1 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_2_n_2 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_2_n_3 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_3_n_0 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_3_n_1 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_3_n_2 ;
  wire \tmp_92_6_i_i_reg_5327_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_64_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_77_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_6_i_i_reg_5327_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_6_i_i_reg_5327_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_6_i_i_reg_5327_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_6_i_i_reg_5327_reg[31]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_6_i_i_reg_5322[0]_i_1 
       (.I0(\a0_1_6_i_i_reg_5322_reg[31] [0]),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [0]),
        .I2(CO),
        .I3(tmp_89_6_i_i_min_int_s_fu_889_ap_return[0]),
        .I4(\a0_1_6_i_i_max_int_s_fu_1250/p_0_in ),
        .O(\a0_1_5_i_i_reg_5302_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[0]_i_2 
       (.I0(grp_reg_int_s_fu_3867_ap_return[0]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[0]),
        .I2(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .O(tmp_89_6_i_i_min_int_s_fu_889_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_6_i_i_reg_5322[1]_i_1 
       (.I0(\a0_1_6_i_i_reg_5322_reg[31] [1]),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [1]),
        .I2(CO),
        .I3(tmp_89_6_i_i_min_int_s_fu_889_ap_return[1]),
        .I4(\a0_1_6_i_i_max_int_s_fu_1250/p_0_in ),
        .O(\a0_1_5_i_i_reg_5302_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[1]_i_2 
       (.I0(grp_reg_int_s_fu_3867_ap_return[1]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[1]),
        .I2(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .O(tmp_89_6_i_i_min_int_s_fu_889_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_6_i_i_reg_5322[2]_i_1 
       (.I0(\a0_1_6_i_i_reg_5322_reg[31] [2]),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [2]),
        .I2(CO),
        .I3(tmp_89_6_i_i_min_int_s_fu_889_ap_return[2]),
        .I4(\a0_1_6_i_i_max_int_s_fu_1250/p_0_in ),
        .O(\a0_1_5_i_i_reg_5302_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[2]_i_2 
       (.I0(grp_reg_int_s_fu_3867_ap_return[2]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[2]),
        .I2(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .O(tmp_89_6_i_i_min_int_s_fu_889_ap_return[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_6_i_i_reg_5322[31]_i_100 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[2]),
        .I1(grp_reg_int_s_fu_3867_ap_return[2]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[3]),
        .I3(grp_reg_int_s_fu_3867_ap_return[3]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_100_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_6_i_i_reg_5322[31]_i_101 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[0]),
        .I1(grp_reg_int_s_fu_3867_ap_return[0]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[1]),
        .I3(grp_reg_int_s_fu_3867_ap_return[1]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_107 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[7]),
        .I2(grp_reg_int_s_fu_3867_ap_return[7]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [7]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [7]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_109 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[5]),
        .I2(grp_reg_int_s_fu_3867_ap_return[5]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [5]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [5]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_111 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[3]),
        .I2(grp_reg_int_s_fu_3867_ap_return[3]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [3]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [3]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_113 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[1]),
        .I2(grp_reg_int_s_fu_3867_ap_return[1]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [1]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [1]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_6_i_i_reg_5322[31]_i_17 
       (.I0(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3867_ap_return[31]),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .O(\a0_1_6_i_i_reg_5322[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_6_i_i_reg_5322[31]_i_18 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I3(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I5(CO),
        .O(\a0_1_6_i_i_reg_5322[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \a0_1_6_i_i_reg_5322[31]_i_19 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I3(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I5(CO),
        .O(\a0_1_6_i_i_reg_5322[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_6_i_i_reg_5322[31]_i_2 
       (.I0(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I2(CO),
        .I3(tmp_89_6_i_i_min_int_s_fu_889_ap_return[31]),
        .I4(\a0_1_6_i_i_max_int_s_fu_1250/p_0_in ),
        .O(\a0_1_5_i_i_reg_5302_reg[31] [8]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_20 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(grp_reg_int_s_fu_3867_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_21 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(grp_reg_int_s_fu_3867_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_22 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(grp_reg_int_s_fu_3867_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_33 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3867_ap_return[31]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_34 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_35 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_36 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_37 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_38 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_39 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[31]_i_4 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .O(tmp_89_6_i_i_min_int_s_fu_889_ap_return[31]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_40 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_42 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(grp_reg_int_s_fu_3867_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_43 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(grp_reg_int_s_fu_3867_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_44 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(grp_reg_int_s_fu_3867_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_45 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(grp_reg_int_s_fu_3867_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_56 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_57 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_58 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_59 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_60 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_61 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_62 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_63 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_65 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(grp_reg_int_s_fu_3867_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_66 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(grp_reg_int_s_fu_3867_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_67 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(grp_reg_int_s_fu_3867_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_6_i_i_reg_5322[31]_i_68 
       (.I0(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(grp_reg_int_s_fu_3867_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_6_i_i_reg_5322_reg[31]_0 [8]),
        .I5(\a0_1_6_i_i_reg_5322_reg[31] [8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_78 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_79 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_80 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_6_i_i_reg_5322[31]_i_81 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_82 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_83 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_84 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_6_i_i_reg_5322[31]_i_85 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_6_i_i_reg_5322[31]_i_86 
       (.I0(CO),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [6]),
        .I2(\a0_1_6_i_i_reg_5322_reg[31] [6]),
        .I3(tmp_89_6_i_i_min_int_s_fu_889_ap_return[6]),
        .I4(tmp_89_6_i_i_min_int_s_fu_889_ap_return[7]),
        .I5(a0_2_5_i_i_max_int_s_fu_1244_ap_return[7]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_6_i_i_reg_5322[31]_i_87 
       (.I0(CO),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [4]),
        .I2(\a0_1_6_i_i_reg_5322_reg[31] [4]),
        .I3(tmp_89_6_i_i_min_int_s_fu_889_ap_return[4]),
        .I4(tmp_89_6_i_i_min_int_s_fu_889_ap_return[5]),
        .I5(a0_2_5_i_i_max_int_s_fu_1244_ap_return[5]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_6_i_i_reg_5322[31]_i_88 
       (.I0(CO),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [2]),
        .I2(\a0_1_6_i_i_reg_5322_reg[31] [2]),
        .I3(tmp_89_6_i_i_min_int_s_fu_889_ap_return[2]),
        .I4(tmp_89_6_i_i_min_int_s_fu_889_ap_return[3]),
        .I5(a0_2_5_i_i_max_int_s_fu_1244_ap_return[3]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_6_i_i_reg_5322[31]_i_89 
       (.I0(CO),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [0]),
        .I2(\a0_1_6_i_i_reg_5322_reg[31] [0]),
        .I3(tmp_89_6_i_i_min_int_s_fu_889_ap_return[0]),
        .I4(tmp_89_6_i_i_min_int_s_fu_889_ap_return[1]),
        .I5(a0_2_5_i_i_max_int_s_fu_1244_ap_return[1]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_6_i_i_reg_5322[31]_i_90 
       (.I0(a0_2_5_i_i_max_int_s_fu_1244_ap_return[6]),
        .I1(grp_reg_int_s_fu_3867_ap_return[6]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[6]),
        .I3(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I4(\a0_1_6_i_i_reg_5322[31]_i_107_n_0 ),
        .O(\a0_1_6_i_i_reg_5322[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_6_i_i_reg_5322[31]_i_91 
       (.I0(a0_2_5_i_i_max_int_s_fu_1244_ap_return[4]),
        .I1(grp_reg_int_s_fu_3867_ap_return[4]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[4]),
        .I3(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I4(\a0_1_6_i_i_reg_5322[31]_i_109_n_0 ),
        .O(\a0_1_6_i_i_reg_5322[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_6_i_i_reg_5322[31]_i_92 
       (.I0(a0_2_5_i_i_max_int_s_fu_1244_ap_return[2]),
        .I1(grp_reg_int_s_fu_3867_ap_return[2]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[2]),
        .I3(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I4(\a0_1_6_i_i_reg_5322[31]_i_111_n_0 ),
        .O(\a0_1_6_i_i_reg_5322[31]_i_92_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_6_i_i_reg_5322[31]_i_93 
       (.I0(a0_2_5_i_i_max_int_s_fu_1244_ap_return[0]),
        .I1(grp_reg_int_s_fu_3867_ap_return[0]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[0]),
        .I3(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .I4(\a0_1_6_i_i_reg_5322[31]_i_113_n_0 ),
        .O(\a0_1_6_i_i_reg_5322[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_6_i_i_reg_5322[31]_i_94 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[6]),
        .I1(grp_reg_int_s_fu_3867_ap_return[6]),
        .I2(grp_reg_int_s_fu_3867_ap_return[7]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[7]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_6_i_i_reg_5322[31]_i_95 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[4]),
        .I1(grp_reg_int_s_fu_3867_ap_return[4]),
        .I2(grp_reg_int_s_fu_3867_ap_return[5]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[5]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_6_i_i_reg_5322[31]_i_96 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[2]),
        .I1(grp_reg_int_s_fu_3867_ap_return[2]),
        .I2(grp_reg_int_s_fu_3867_ap_return[3]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[3]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_6_i_i_reg_5322[31]_i_97 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[0]),
        .I1(grp_reg_int_s_fu_3867_ap_return[0]),
        .I2(grp_reg_int_s_fu_3867_ap_return[1]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[1]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_6_i_i_reg_5322[31]_i_98 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[6]),
        .I1(grp_reg_int_s_fu_3867_ap_return[6]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[7]),
        .I3(grp_reg_int_s_fu_3867_ap_return[7]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_6_i_i_reg_5322[31]_i_99 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[4]),
        .I1(grp_reg_int_s_fu_3867_ap_return[4]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[5]),
        .I3(grp_reg_int_s_fu_3867_ap_return[5]),
        .O(\a0_1_6_i_i_reg_5322[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_6_i_i_reg_5322[3]_i_1 
       (.I0(\a0_1_6_i_i_reg_5322_reg[31] [3]),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [3]),
        .I2(CO),
        .I3(tmp_89_6_i_i_min_int_s_fu_889_ap_return[3]),
        .I4(\a0_1_6_i_i_max_int_s_fu_1250/p_0_in ),
        .O(\a0_1_5_i_i_reg_5302_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[3]_i_2 
       (.I0(grp_reg_int_s_fu_3867_ap_return[3]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[3]),
        .I2(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .O(tmp_89_6_i_i_min_int_s_fu_889_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_6_i_i_reg_5322[4]_i_1 
       (.I0(\a0_1_6_i_i_reg_5322_reg[31] [4]),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [4]),
        .I2(CO),
        .I3(tmp_89_6_i_i_min_int_s_fu_889_ap_return[4]),
        .I4(\a0_1_6_i_i_max_int_s_fu_1250/p_0_in ),
        .O(\a0_1_5_i_i_reg_5302_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[4]_i_2 
       (.I0(grp_reg_int_s_fu_3867_ap_return[4]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[4]),
        .I2(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .O(tmp_89_6_i_i_min_int_s_fu_889_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_6_i_i_reg_5322[5]_i_1 
       (.I0(\a0_1_6_i_i_reg_5322_reg[31] [5]),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [5]),
        .I2(CO),
        .I3(tmp_89_6_i_i_min_int_s_fu_889_ap_return[5]),
        .I4(\a0_1_6_i_i_max_int_s_fu_1250/p_0_in ),
        .O(\a0_1_5_i_i_reg_5302_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[5]_i_2 
       (.I0(grp_reg_int_s_fu_3867_ap_return[5]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[5]),
        .I2(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .O(tmp_89_6_i_i_min_int_s_fu_889_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_6_i_i_reg_5322[6]_i_1 
       (.I0(\a0_1_6_i_i_reg_5322_reg[31] [6]),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [6]),
        .I2(CO),
        .I3(tmp_89_6_i_i_min_int_s_fu_889_ap_return[6]),
        .I4(\a0_1_6_i_i_max_int_s_fu_1250/p_0_in ),
        .O(\a0_1_5_i_i_reg_5302_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[6]_i_2 
       (.I0(grp_reg_int_s_fu_3867_ap_return[6]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[6]),
        .I2(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .O(tmp_89_6_i_i_min_int_s_fu_889_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_6_i_i_reg_5322[7]_i_1 
       (.I0(\a0_1_6_i_i_reg_5322_reg[31] [7]),
        .I1(\a0_1_6_i_i_reg_5322_reg[31]_0 [7]),
        .I2(CO),
        .I3(tmp_89_6_i_i_min_int_s_fu_889_ap_return[7]),
        .I4(\a0_1_6_i_i_max_int_s_fu_1250/p_0_in ),
        .O(\a0_1_5_i_i_reg_5302_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_6_i_i_reg_5322[7]_i_2 
       (.I0(grp_reg_int_s_fu_3867_ap_return[7]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[7]),
        .I2(\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ),
        .O(tmp_89_6_i_i_min_int_s_fu_889_ap_return[7]));
  CARRY4 \a0_1_6_i_i_reg_5322_reg[31]_i_15 
       (.CI(\a0_1_6_i_i_reg_5322_reg[31]_i_32_n_0 ),
        .CO({\tmp_89_6_i_i_min_int_s_fu_889/p_0_in ,\a0_1_6_i_i_reg_5322_reg[31]_i_15_n_1 ,\a0_1_6_i_i_reg_5322_reg[31]_i_15_n_2 ,\a0_1_6_i_i_reg_5322_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_6_i_i_reg_5322[31]_i_33_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_34_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_35_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_36_n_0 }),
        .O(\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\a0_1_6_i_i_reg_5322[31]_i_37_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_38_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_39_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_40_n_0 }));
  CARRY4 \a0_1_6_i_i_reg_5322_reg[31]_i_16 
       (.CI(\a0_1_6_i_i_reg_5322_reg[31]_i_41_n_0 ),
        .CO({\a0_1_6_i_i_reg_5322_reg[31]_i_16_n_0 ,\a0_1_6_i_i_reg_5322_reg[31]_i_16_n_1 ,\a0_1_6_i_i_reg_5322_reg[31]_i_16_n_2 ,\a0_1_6_i_i_reg_5322_reg[31]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_6_i_i_reg_5322[31]_i_18_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_18_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_18_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_18_n_0 }),
        .O(\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_16_O_UNCONNECTED [3:0]),
        .S({\a0_1_6_i_i_reg_5322[31]_i_42_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_43_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_44_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_45_n_0 }));
  CARRY4 \a0_1_6_i_i_reg_5322_reg[31]_i_32 
       (.CI(\a0_1_6_i_i_reg_5322_reg[31]_i_55_n_0 ),
        .CO({\a0_1_6_i_i_reg_5322_reg[31]_i_32_n_0 ,\a0_1_6_i_i_reg_5322_reg[31]_i_32_n_1 ,\a0_1_6_i_i_reg_5322_reg[31]_i_32_n_2 ,\a0_1_6_i_i_reg_5322_reg[31]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_6_i_i_reg_5322[31]_i_56_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_57_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_58_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_59_n_0 }),
        .O(\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_32_O_UNCONNECTED [3:0]),
        .S({\a0_1_6_i_i_reg_5322[31]_i_60_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_61_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_62_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_63_n_0 }));
  CARRY4 \a0_1_6_i_i_reg_5322_reg[31]_i_41 
       (.CI(\a0_1_6_i_i_reg_5322_reg[31]_i_64_n_0 ),
        .CO({\a0_1_6_i_i_reg_5322_reg[31]_i_41_n_0 ,\a0_1_6_i_i_reg_5322_reg[31]_i_41_n_1 ,\a0_1_6_i_i_reg_5322_reg[31]_i_41_n_2 ,\a0_1_6_i_i_reg_5322_reg[31]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_6_i_i_reg_5322[31]_i_18_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_18_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_18_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_18_n_0 }),
        .O(\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_41_O_UNCONNECTED [3:0]),
        .S({\a0_1_6_i_i_reg_5322[31]_i_65_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_66_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_67_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_68_n_0 }));
  CARRY4 \a0_1_6_i_i_reg_5322_reg[31]_i_5 
       (.CI(\a0_1_6_i_i_reg_5322_reg[31]_i_16_n_0 ),
        .CO({\a0_1_6_i_i_max_int_s_fu_1250/p_0_in ,\a0_1_6_i_i_reg_5322_reg[31]_i_5_n_1 ,\a0_1_6_i_i_reg_5322_reg[31]_i_5_n_2 ,\a0_1_6_i_i_reg_5322_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_6_i_i_reg_5322[31]_i_17_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_18_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_18_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_18_n_0 }),
        .O(\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\a0_1_6_i_i_reg_5322[31]_i_19_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_20_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_21_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_22_n_0 }));
  CARRY4 \a0_1_6_i_i_reg_5322_reg[31]_i_55 
       (.CI(\a0_1_6_i_i_reg_5322_reg[31]_i_77_n_0 ),
        .CO({\a0_1_6_i_i_reg_5322_reg[31]_i_55_n_0 ,\a0_1_6_i_i_reg_5322_reg[31]_i_55_n_1 ,\a0_1_6_i_i_reg_5322_reg[31]_i_55_n_2 ,\a0_1_6_i_i_reg_5322_reg[31]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_6_i_i_reg_5322[31]_i_78_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_79_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_80_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_81_n_0 }),
        .O(\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_55_O_UNCONNECTED [3:0]),
        .S({\a0_1_6_i_i_reg_5322[31]_i_82_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_83_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_84_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_85_n_0 }));
  CARRY4 \a0_1_6_i_i_reg_5322_reg[31]_i_64 
       (.CI(1'b0),
        .CO({\a0_1_6_i_i_reg_5322_reg[31]_i_64_n_0 ,\a0_1_6_i_i_reg_5322_reg[31]_i_64_n_1 ,\a0_1_6_i_i_reg_5322_reg[31]_i_64_n_2 ,\a0_1_6_i_i_reg_5322_reg[31]_i_64_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_6_i_i_reg_5322[31]_i_86_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_87_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_88_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_89_n_0 }),
        .O(\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_64_O_UNCONNECTED [3:0]),
        .S({\a0_1_6_i_i_reg_5322[31]_i_90_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_91_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_92_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_93_n_0 }));
  CARRY4 \a0_1_6_i_i_reg_5322_reg[31]_i_77 
       (.CI(1'b0),
        .CO({\a0_1_6_i_i_reg_5322_reg[31]_i_77_n_0 ,\a0_1_6_i_i_reg_5322_reg[31]_i_77_n_1 ,\a0_1_6_i_i_reg_5322_reg[31]_i_77_n_2 ,\a0_1_6_i_i_reg_5322_reg[31]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_6_i_i_reg_5322[31]_i_94_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_95_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_96_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_97_n_0 }),
        .O(\NLW_a0_1_6_i_i_reg_5322_reg[31]_i_77_O_UNCONNECTED [3:0]),
        .S({\a0_1_6_i_i_reg_5322[31]_i_98_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_99_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_100_n_0 ,\a0_1_6_i_i_reg_5322[31]_i_101_n_0 }));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(grp_reg_int_s_fu_3867_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(grp_reg_int_s_fu_3867_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(grp_reg_int_s_fu_3867_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(Q[8]),
        .Q(grp_reg_int_s_fu_3867_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(grp_reg_int_s_fu_3867_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(grp_reg_int_s_fu_3867_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(grp_reg_int_s_fu_3867_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(grp_reg_int_s_fu_3867_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(grp_reg_int_s_fu_3867_ap_return[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_6_i_i_reg_5327[0]_i_1 
       (.I0(grp_reg_int_s_fu_3867_ap_return[0]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[0]),
        .I2(\tmp_92_6_i_i_min_int_s_fu_895/p_0_in ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_6_i_i_reg_5327[1]_i_1 
       (.I0(grp_reg_int_s_fu_3867_ap_return[1]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[1]),
        .I2(\tmp_92_6_i_i_min_int_s_fu_895/p_0_in ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_6_i_i_reg_5327[2]_i_1 
       (.I0(grp_reg_int_s_fu_3867_ap_return[2]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[2]),
        .I2(\tmp_92_6_i_i_min_int_s_fu_895/p_0_in ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_6_i_i_reg_5327[31]_i_1 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I2(\tmp_92_6_i_i_min_int_s_fu_895/p_0_in ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_6_i_i_reg_5327[31]_i_10 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_6_i_i_reg_5327[31]_i_11 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_6_i_i_reg_5327[31]_i_13 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_6_i_i_reg_5327[31]_i_14 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_6_i_i_reg_5327[31]_i_15 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_6_i_i_reg_5327[31]_i_16 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_6_i_i_reg_5327[31]_i_17 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_6_i_i_reg_5327[31]_i_18 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_6_i_i_reg_5327[31]_i_19 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_6_i_i_reg_5327[31]_i_20 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_6_i_i_reg_5327[31]_i_22 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_6_i_i_reg_5327[31]_i_23 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_6_i_i_reg_5327[31]_i_24 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_6_i_i_reg_5327[31]_i_25 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_6_i_i_reg_5327[31]_i_26 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_6_i_i_reg_5327[31]_i_27 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_6_i_i_reg_5327[31]_i_28 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_6_i_i_reg_5327[31]_i_29 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_6_i_i_reg_5327[31]_i_30 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[6]),
        .I1(grp_reg_int_s_fu_3867_ap_return[6]),
        .I2(grp_reg_int_s_fu_3867_ap_return[7]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[7]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_6_i_i_reg_5327[31]_i_31 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[4]),
        .I1(grp_reg_int_s_fu_3867_ap_return[4]),
        .I2(grp_reg_int_s_fu_3867_ap_return[5]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[5]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_6_i_i_reg_5327[31]_i_32 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[2]),
        .I1(grp_reg_int_s_fu_3867_ap_return[2]),
        .I2(grp_reg_int_s_fu_3867_ap_return[3]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[3]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_6_i_i_reg_5327[31]_i_33 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[0]),
        .I1(grp_reg_int_s_fu_3867_ap_return[0]),
        .I2(grp_reg_int_s_fu_3867_ap_return[1]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[1]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_6_i_i_reg_5327[31]_i_34 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[6]),
        .I1(grp_reg_int_s_fu_3867_ap_return[6]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[7]),
        .I3(grp_reg_int_s_fu_3867_ap_return[7]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_6_i_i_reg_5327[31]_i_35 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[4]),
        .I1(grp_reg_int_s_fu_3867_ap_return[4]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[5]),
        .I3(grp_reg_int_s_fu_3867_ap_return[5]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_6_i_i_reg_5327[31]_i_36 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[2]),
        .I1(grp_reg_int_s_fu_3867_ap_return[2]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[3]),
        .I3(grp_reg_int_s_fu_3867_ap_return[3]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_6_i_i_reg_5327[31]_i_37 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[0]),
        .I1(grp_reg_int_s_fu_3867_ap_return[0]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[1]),
        .I3(grp_reg_int_s_fu_3867_ap_return[1]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_6_i_i_reg_5327[31]_i_4 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3867_ap_return[31]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_6_i_i_reg_5327[31]_i_5 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_6_i_i_reg_5327[31]_i_6 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_6_i_i_reg_5327[31]_i_7 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_6_i_i_reg_5327[31]_i_8 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_6_i_i_reg_5327[31]_i_9 
       (.I0(grp_reg_int_s_fu_3867_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_92_6_i_i_reg_5327[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_6_i_i_reg_5327[3]_i_1 
       (.I0(grp_reg_int_s_fu_3867_ap_return[3]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[3]),
        .I2(\tmp_92_6_i_i_min_int_s_fu_895/p_0_in ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_6_i_i_reg_5327[4]_i_1 
       (.I0(grp_reg_int_s_fu_3867_ap_return[4]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[4]),
        .I2(\tmp_92_6_i_i_min_int_s_fu_895/p_0_in ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_6_i_i_reg_5327[5]_i_1 
       (.I0(grp_reg_int_s_fu_3867_ap_return[5]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[5]),
        .I2(\tmp_92_6_i_i_min_int_s_fu_895/p_0_in ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_6_i_i_reg_5327[6]_i_1 
       (.I0(grp_reg_int_s_fu_3867_ap_return[6]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[6]),
        .I2(\tmp_92_6_i_i_min_int_s_fu_895/p_0_in ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_6_i_i_reg_5327[7]_i_1 
       (.I0(grp_reg_int_s_fu_3867_ap_return[7]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[7]),
        .I2(\tmp_92_6_i_i_min_int_s_fu_895/p_0_in ),
        .O(D[7]));
  CARRY4 \tmp_92_6_i_i_reg_5327_reg[31]_i_12 
       (.CI(\tmp_92_6_i_i_reg_5327_reg[31]_i_21_n_0 ),
        .CO({\tmp_92_6_i_i_reg_5327_reg[31]_i_12_n_0 ,\tmp_92_6_i_i_reg_5327_reg[31]_i_12_n_1 ,\tmp_92_6_i_i_reg_5327_reg[31]_i_12_n_2 ,\tmp_92_6_i_i_reg_5327_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_6_i_i_reg_5327[31]_i_22_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_23_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_24_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_25_n_0 }),
        .O(\NLW_tmp_92_6_i_i_reg_5327_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_92_6_i_i_reg_5327[31]_i_26_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_27_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_28_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_29_n_0 }));
  CARRY4 \tmp_92_6_i_i_reg_5327_reg[31]_i_2 
       (.CI(\tmp_92_6_i_i_reg_5327_reg[31]_i_3_n_0 ),
        .CO({\tmp_92_6_i_i_min_int_s_fu_895/p_0_in ,\tmp_92_6_i_i_reg_5327_reg[31]_i_2_n_1 ,\tmp_92_6_i_i_reg_5327_reg[31]_i_2_n_2 ,\tmp_92_6_i_i_reg_5327_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_6_i_i_reg_5327[31]_i_4_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_5_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_6_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_7_n_0 }),
        .O(\NLW_tmp_92_6_i_i_reg_5327_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_92_6_i_i_reg_5327[31]_i_8_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_9_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_10_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_11_n_0 }));
  CARRY4 \tmp_92_6_i_i_reg_5327_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_92_6_i_i_reg_5327_reg[31]_i_21_n_0 ,\tmp_92_6_i_i_reg_5327_reg[31]_i_21_n_1 ,\tmp_92_6_i_i_reg_5327_reg[31]_i_21_n_2 ,\tmp_92_6_i_i_reg_5327_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_6_i_i_reg_5327[31]_i_30_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_31_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_32_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_33_n_0 }),
        .O(\NLW_tmp_92_6_i_i_reg_5327_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_92_6_i_i_reg_5327[31]_i_34_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_35_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_36_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_37_n_0 }));
  CARRY4 \tmp_92_6_i_i_reg_5327_reg[31]_i_3 
       (.CI(\tmp_92_6_i_i_reg_5327_reg[31]_i_12_n_0 ),
        .CO({\tmp_92_6_i_i_reg_5327_reg[31]_i_3_n_0 ,\tmp_92_6_i_i_reg_5327_reg[31]_i_3_n_1 ,\tmp_92_6_i_i_reg_5327_reg[31]_i_3_n_2 ,\tmp_92_6_i_i_reg_5327_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_6_i_i_reg_5327[31]_i_13_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_14_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_15_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_16_n_0 }),
        .O(\NLW_tmp_92_6_i_i_reg_5327_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_92_6_i_i_reg_5327[31]_i_17_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_18_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_19_n_0 ,\tmp_92_6_i_i_reg_5327[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_69
   (D,
    \ap_return_reg[31]_0 ,
    E,
    Q,
    aclk,
    \b0_1_6_i_i_reg_5332_reg[31] ,
    \b0_1_6_i_i_reg_5332_reg[31]_0 ,
    CO,
    ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068,
    b0_2_5_i_i_min_int_s_fu_901_ap_return,
    ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998);
  output [8:0]D;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]E;
  input [8:0]Q;
  input aclk;
  input [8:0]\b0_1_6_i_i_reg_5332_reg[31] ;
  input [8:0]\b0_1_6_i_i_reg_5332_reg[31]_0 ;
  input [0:0]CO;
  input [8:0]ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068;
  input [7:0]b0_2_5_i_i_min_int_s_fu_901_ap_return;
  input [8:0]ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068;
  wire [8:0]ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire \b0_1_6_i_i_min_int_s_fu_907/p_0_in ;
  wire \b0_1_6_i_i_reg_5332[31]_i_100_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_109_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_110_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_111_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_112_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_16_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_17_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_18_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_19_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_20_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_21_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_32_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_33_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_34_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_35_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_36_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_37_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_38_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_39_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_41_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_42_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_43_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_44_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_55_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_56_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_57_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_58_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_59_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_60_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_61_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_62_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_64_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_65_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_66_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_67_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_77_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_78_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_79_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_80_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_81_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_82_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_83_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_84_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_85_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_86_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_87_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_88_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_89_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_90_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_91_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_92_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_93_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_94_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_95_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_96_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_97_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_98_n_0 ;
  wire \b0_1_6_i_i_reg_5332[31]_i_99_n_0 ;
  wire [8:0]\b0_1_6_i_i_reg_5332_reg[31] ;
  wire [8:0]\b0_1_6_i_i_reg_5332_reg[31]_0 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_14_n_1 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_14_n_2 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_14_n_3 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_15_n_0 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_15_n_1 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_15_n_2 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_15_n_3 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_31_n_0 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_31_n_1 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_31_n_2 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_31_n_3 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_40_n_0 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_40_n_1 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_40_n_2 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_40_n_3 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_4_n_1 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_4_n_2 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_4_n_3 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_54_n_0 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_54_n_1 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_54_n_2 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_54_n_3 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_63_n_0 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_63_n_1 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_63_n_2 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_63_n_3 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_76_n_0 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_76_n_1 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_76_n_2 ;
  wire \b0_1_6_i_i_reg_5332_reg[31]_i_76_n_3 ;
  wire [7:0]b0_2_5_i_i_min_int_s_fu_901_ap_return;
  wire [31:0]grp_reg_int_s_fu_3874_ap_return;
  wire \tmp_100_6_i_i_max_int_s_fu_1265/p_0_in ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_10_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_11_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_13_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_14_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_15_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_16_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_17_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_18_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_19_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_20_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_22_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_23_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_24_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_25_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_26_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_27_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_28_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_29_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_30_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_31_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_32_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_33_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_34_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_35_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_36_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_37_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_4_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_5_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_6_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_7_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_8_n_0 ;
  wire \tmp_100_6_i_i_reg_5337[31]_i_9_n_0 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_12_n_0 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_12_n_1 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_12_n_2 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_12_n_3 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_21_n_0 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_21_n_1 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_21_n_2 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_21_n_3 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_2_n_1 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_2_n_2 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_2_n_3 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_3_n_0 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_3_n_1 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_3_n_2 ;
  wire \tmp_100_6_i_i_reg_5337_reg[31]_i_3_n_3 ;
  wire \tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ;
  wire [31:0]tmp_97_6_i_i_max_int_s_fu_1258_ap_return;
  wire [3:0]\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_63_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_76_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_6_i_i_reg_5337_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_6_i_i_reg_5337_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_6_i_i_reg_5337_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_6_i_i_reg_5337_reg[31]_i_3_O_UNCONNECTED ;

  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(grp_reg_int_s_fu_3874_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(grp_reg_int_s_fu_3874_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(grp_reg_int_s_fu_3874_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(Q[8]),
        .Q(grp_reg_int_s_fu_3874_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(grp_reg_int_s_fu_3874_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(grp_reg_int_s_fu_3874_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(grp_reg_int_s_fu_3874_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(grp_reg_int_s_fu_3874_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(grp_reg_int_s_fu_3874_ap_return[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_6_i_i_reg_5332[0]_i_1 
       (.I0(\b0_1_6_i_i_reg_5332_reg[31] [0]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [0]),
        .I2(CO),
        .I3(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[0]),
        .I4(\b0_1_6_i_i_min_int_s_fu_907/p_0_in ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[0]_i_2 
       (.I0(grp_reg_int_s_fu_3874_ap_return[0]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[0]),
        .I2(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .O(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_6_i_i_reg_5332[1]_i_1 
       (.I0(\b0_1_6_i_i_reg_5332_reg[31] [1]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [1]),
        .I2(CO),
        .I3(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[1]),
        .I4(\b0_1_6_i_i_min_int_s_fu_907/p_0_in ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[1]_i_2 
       (.I0(grp_reg_int_s_fu_3874_ap_return[1]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[1]),
        .I2(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .O(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_6_i_i_reg_5332[2]_i_1 
       (.I0(\b0_1_6_i_i_reg_5332_reg[31] [2]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [2]),
        .I2(CO),
        .I3(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[2]),
        .I4(\b0_1_6_i_i_min_int_s_fu_907/p_0_in ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[2]_i_2 
       (.I0(grp_reg_int_s_fu_3874_ap_return[2]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[2]),
        .I2(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .O(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_6_i_i_reg_5332[31]_i_1 
       (.I0(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(CO),
        .I3(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[31]),
        .I4(\b0_1_6_i_i_min_int_s_fu_907/p_0_in ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_6_i_i_reg_5332[31]_i_100 
       (.I0(grp_reg_int_s_fu_3874_ap_return[0]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[0]),
        .I2(grp_reg_int_s_fu_3874_ap_return[1]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[1]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_109 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [7]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [7]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[7]),
        .I5(grp_reg_int_s_fu_3874_ap_return[7]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_110 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [5]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [5]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[5]),
        .I5(grp_reg_int_s_fu_3874_ap_return[5]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_111 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [3]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [3]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[3]),
        .I5(grp_reg_int_s_fu_3874_ap_return[3]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_112 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [1]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [1]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[1]),
        .I5(grp_reg_int_s_fu_3874_ap_return[1]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_6_i_i_reg_5332[31]_i_16 
       (.I0(grp_reg_int_s_fu_3874_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I3(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I4(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I5(CO),
        .O(\b0_1_6_i_i_reg_5332[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_6_i_i_reg_5332[31]_i_17 
       (.I0(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3874_ap_return[31]),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .O(\b0_1_6_i_i_reg_5332[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \b0_1_6_i_i_reg_5332[31]_i_18 
       (.I0(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3874_ap_return[31]),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .O(\b0_1_6_i_i_reg_5332[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_19 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_20 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_21 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[31]_i_3 
       (.I0(grp_reg_int_s_fu_3874_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I2(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .O(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[31]));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_32 
       (.I0(grp_reg_int_s_fu_3874_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_33 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_34 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_35 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_36 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_37 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_38 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_39 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_41 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_42 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_43 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_44 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_55 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_56 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_57 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_58 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_59 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_60 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_61 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_62 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_64 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_65 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_66 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_6_i_i_reg_5332[31]_i_67 
       (.I0(CO),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [8]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31] [8]),
        .I3(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I4(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I5(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_77 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_78 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_79 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_6_i_i_reg_5332[31]_i_80 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_81 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_82 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_83 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_6_i_i_reg_5332[31]_i_84 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_6_i_i_reg_5332[31]_i_85 
       (.I0(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[6]),
        .I2(grp_reg_int_s_fu_3874_ap_return[6]),
        .I3(b0_2_5_i_i_min_int_s_fu_901_ap_return[6]),
        .I4(b0_2_5_i_i_min_int_s_fu_901_ap_return[7]),
        .I5(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[7]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_6_i_i_reg_5332[31]_i_86 
       (.I0(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[4]),
        .I2(grp_reg_int_s_fu_3874_ap_return[4]),
        .I3(b0_2_5_i_i_min_int_s_fu_901_ap_return[4]),
        .I4(b0_2_5_i_i_min_int_s_fu_901_ap_return[5]),
        .I5(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[5]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_6_i_i_reg_5332[31]_i_87 
       (.I0(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[2]),
        .I2(grp_reg_int_s_fu_3874_ap_return[2]),
        .I3(b0_2_5_i_i_min_int_s_fu_901_ap_return[2]),
        .I4(b0_2_5_i_i_min_int_s_fu_901_ap_return[3]),
        .I5(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[3]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_6_i_i_reg_5332[31]_i_88 
       (.I0(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[0]),
        .I2(grp_reg_int_s_fu_3874_ap_return[0]),
        .I3(b0_2_5_i_i_min_int_s_fu_901_ap_return[0]),
        .I4(b0_2_5_i_i_min_int_s_fu_901_ap_return[1]),
        .I5(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[1]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_6_i_i_reg_5332[31]_i_89 
       (.I0(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[6]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31] [6]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31]_0 [6]),
        .I3(CO),
        .I4(\b0_1_6_i_i_reg_5332[31]_i_109_n_0 ),
        .O(\b0_1_6_i_i_reg_5332[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_6_i_i_reg_5332[31]_i_90 
       (.I0(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[4]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31] [4]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31]_0 [4]),
        .I3(CO),
        .I4(\b0_1_6_i_i_reg_5332[31]_i_110_n_0 ),
        .O(\b0_1_6_i_i_reg_5332[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_6_i_i_reg_5332[31]_i_91 
       (.I0(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[2]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31] [2]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31]_0 [2]),
        .I3(CO),
        .I4(\b0_1_6_i_i_reg_5332[31]_i_111_n_0 ),
        .O(\b0_1_6_i_i_reg_5332[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_6_i_i_reg_5332[31]_i_92 
       (.I0(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[0]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31] [0]),
        .I2(\b0_1_6_i_i_reg_5332_reg[31]_0 [0]),
        .I3(CO),
        .I4(\b0_1_6_i_i_reg_5332[31]_i_112_n_0 ),
        .O(\b0_1_6_i_i_reg_5332[31]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_6_i_i_reg_5332[31]_i_93 
       (.I0(grp_reg_int_s_fu_3874_ap_return[6]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[6]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[7]),
        .I3(grp_reg_int_s_fu_3874_ap_return[7]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_6_i_i_reg_5332[31]_i_94 
       (.I0(grp_reg_int_s_fu_3874_ap_return[4]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[4]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[5]),
        .I3(grp_reg_int_s_fu_3874_ap_return[5]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_6_i_i_reg_5332[31]_i_95 
       (.I0(grp_reg_int_s_fu_3874_ap_return[2]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[2]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[3]),
        .I3(grp_reg_int_s_fu_3874_ap_return[3]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_6_i_i_reg_5332[31]_i_96 
       (.I0(grp_reg_int_s_fu_3874_ap_return[0]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[0]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[1]),
        .I3(grp_reg_int_s_fu_3874_ap_return[1]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_6_i_i_reg_5332[31]_i_97 
       (.I0(grp_reg_int_s_fu_3874_ap_return[6]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[6]),
        .I2(grp_reg_int_s_fu_3874_ap_return[7]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[7]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_6_i_i_reg_5332[31]_i_98 
       (.I0(grp_reg_int_s_fu_3874_ap_return[4]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[4]),
        .I2(grp_reg_int_s_fu_3874_ap_return[5]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[5]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_6_i_i_reg_5332[31]_i_99 
       (.I0(grp_reg_int_s_fu_3874_ap_return[2]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[2]),
        .I2(grp_reg_int_s_fu_3874_ap_return[3]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[3]),
        .O(\b0_1_6_i_i_reg_5332[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_6_i_i_reg_5332[3]_i_1 
       (.I0(\b0_1_6_i_i_reg_5332_reg[31] [3]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [3]),
        .I2(CO),
        .I3(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[3]),
        .I4(\b0_1_6_i_i_min_int_s_fu_907/p_0_in ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[3]_i_2 
       (.I0(grp_reg_int_s_fu_3874_ap_return[3]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[3]),
        .I2(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .O(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_6_i_i_reg_5332[4]_i_1 
       (.I0(\b0_1_6_i_i_reg_5332_reg[31] [4]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [4]),
        .I2(CO),
        .I3(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[4]),
        .I4(\b0_1_6_i_i_min_int_s_fu_907/p_0_in ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[4]_i_2 
       (.I0(grp_reg_int_s_fu_3874_ap_return[4]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[4]),
        .I2(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .O(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_6_i_i_reg_5332[5]_i_1 
       (.I0(\b0_1_6_i_i_reg_5332_reg[31] [5]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [5]),
        .I2(CO),
        .I3(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[5]),
        .I4(\b0_1_6_i_i_min_int_s_fu_907/p_0_in ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[5]_i_2 
       (.I0(grp_reg_int_s_fu_3874_ap_return[5]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[5]),
        .I2(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .O(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_6_i_i_reg_5332[6]_i_1 
       (.I0(\b0_1_6_i_i_reg_5332_reg[31] [6]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [6]),
        .I2(CO),
        .I3(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[6]),
        .I4(\b0_1_6_i_i_min_int_s_fu_907/p_0_in ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[6]_i_2 
       (.I0(grp_reg_int_s_fu_3874_ap_return[6]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[6]),
        .I2(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .O(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_6_i_i_reg_5332[7]_i_1 
       (.I0(\b0_1_6_i_i_reg_5332_reg[31] [7]),
        .I1(\b0_1_6_i_i_reg_5332_reg[31]_0 [7]),
        .I2(CO),
        .I3(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[7]),
        .I4(\b0_1_6_i_i_min_int_s_fu_907/p_0_in ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_6_i_i_reg_5332[7]_i_2 
       (.I0(grp_reg_int_s_fu_3874_ap_return[7]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068[7]),
        .I2(\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ),
        .O(tmp_97_6_i_i_max_int_s_fu_1258_ap_return[7]));
  CARRY4 \b0_1_6_i_i_reg_5332_reg[31]_i_14 
       (.CI(\b0_1_6_i_i_reg_5332_reg[31]_i_31_n_0 ),
        .CO({\tmp_97_6_i_i_max_int_s_fu_1258/p_0_in ,\b0_1_6_i_i_reg_5332_reg[31]_i_14_n_1 ,\b0_1_6_i_i_reg_5332_reg[31]_i_14_n_2 ,\b0_1_6_i_i_reg_5332_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_6_i_i_reg_5332[31]_i_32_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_33_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_34_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_35_n_0 }),
        .O(\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\b0_1_6_i_i_reg_5332[31]_i_36_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_37_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_38_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_39_n_0 }));
  CARRY4 \b0_1_6_i_i_reg_5332_reg[31]_i_15 
       (.CI(\b0_1_6_i_i_reg_5332_reg[31]_i_40_n_0 ),
        .CO({\b0_1_6_i_i_reg_5332_reg[31]_i_15_n_0 ,\b0_1_6_i_i_reg_5332_reg[31]_i_15_n_1 ,\b0_1_6_i_i_reg_5332_reg[31]_i_15_n_2 ,\b0_1_6_i_i_reg_5332_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_6_i_i_reg_5332[31]_i_17_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_17_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_17_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_17_n_0 }),
        .O(\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\b0_1_6_i_i_reg_5332[31]_i_41_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_42_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_43_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_44_n_0 }));
  CARRY4 \b0_1_6_i_i_reg_5332_reg[31]_i_31 
       (.CI(\b0_1_6_i_i_reg_5332_reg[31]_i_54_n_0 ),
        .CO({\b0_1_6_i_i_reg_5332_reg[31]_i_31_n_0 ,\b0_1_6_i_i_reg_5332_reg[31]_i_31_n_1 ,\b0_1_6_i_i_reg_5332_reg[31]_i_31_n_2 ,\b0_1_6_i_i_reg_5332_reg[31]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_6_i_i_reg_5332[31]_i_55_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_56_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_57_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_58_n_0 }),
        .O(\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_31_O_UNCONNECTED [3:0]),
        .S({\b0_1_6_i_i_reg_5332[31]_i_59_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_60_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_61_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_62_n_0 }));
  CARRY4 \b0_1_6_i_i_reg_5332_reg[31]_i_4 
       (.CI(\b0_1_6_i_i_reg_5332_reg[31]_i_15_n_0 ),
        .CO({\b0_1_6_i_i_min_int_s_fu_907/p_0_in ,\b0_1_6_i_i_reg_5332_reg[31]_i_4_n_1 ,\b0_1_6_i_i_reg_5332_reg[31]_i_4_n_2 ,\b0_1_6_i_i_reg_5332_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_6_i_i_reg_5332[31]_i_16_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_17_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_17_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_17_n_0 }),
        .O(\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\b0_1_6_i_i_reg_5332[31]_i_18_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_19_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_20_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_21_n_0 }));
  CARRY4 \b0_1_6_i_i_reg_5332_reg[31]_i_40 
       (.CI(\b0_1_6_i_i_reg_5332_reg[31]_i_63_n_0 ),
        .CO({\b0_1_6_i_i_reg_5332_reg[31]_i_40_n_0 ,\b0_1_6_i_i_reg_5332_reg[31]_i_40_n_1 ,\b0_1_6_i_i_reg_5332_reg[31]_i_40_n_2 ,\b0_1_6_i_i_reg_5332_reg[31]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_6_i_i_reg_5332[31]_i_17_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_17_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_17_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_17_n_0 }),
        .O(\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_40_O_UNCONNECTED [3:0]),
        .S({\b0_1_6_i_i_reg_5332[31]_i_64_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_65_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_66_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_67_n_0 }));
  CARRY4 \b0_1_6_i_i_reg_5332_reg[31]_i_54 
       (.CI(\b0_1_6_i_i_reg_5332_reg[31]_i_76_n_0 ),
        .CO({\b0_1_6_i_i_reg_5332_reg[31]_i_54_n_0 ,\b0_1_6_i_i_reg_5332_reg[31]_i_54_n_1 ,\b0_1_6_i_i_reg_5332_reg[31]_i_54_n_2 ,\b0_1_6_i_i_reg_5332_reg[31]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_6_i_i_reg_5332[31]_i_77_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_78_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_79_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_80_n_0 }),
        .O(\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_54_O_UNCONNECTED [3:0]),
        .S({\b0_1_6_i_i_reg_5332[31]_i_81_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_82_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_83_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_84_n_0 }));
  CARRY4 \b0_1_6_i_i_reg_5332_reg[31]_i_63 
       (.CI(1'b0),
        .CO({\b0_1_6_i_i_reg_5332_reg[31]_i_63_n_0 ,\b0_1_6_i_i_reg_5332_reg[31]_i_63_n_1 ,\b0_1_6_i_i_reg_5332_reg[31]_i_63_n_2 ,\b0_1_6_i_i_reg_5332_reg[31]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_6_i_i_reg_5332[31]_i_85_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_86_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_87_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_88_n_0 }),
        .O(\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_63_O_UNCONNECTED [3:0]),
        .S({\b0_1_6_i_i_reg_5332[31]_i_89_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_90_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_91_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_92_n_0 }));
  CARRY4 \b0_1_6_i_i_reg_5332_reg[31]_i_76 
       (.CI(1'b0),
        .CO({\b0_1_6_i_i_reg_5332_reg[31]_i_76_n_0 ,\b0_1_6_i_i_reg_5332_reg[31]_i_76_n_1 ,\b0_1_6_i_i_reg_5332_reg[31]_i_76_n_2 ,\b0_1_6_i_i_reg_5332_reg[31]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_6_i_i_reg_5332[31]_i_93_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_94_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_95_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_96_n_0 }),
        .O(\NLW_b0_1_6_i_i_reg_5332_reg[31]_i_76_O_UNCONNECTED [3:0]),
        .S({\b0_1_6_i_i_reg_5332[31]_i_97_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_98_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_99_n_0 ,\b0_1_6_i_i_reg_5332[31]_i_100_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_6_i_i_reg_5337[0]_i_1 
       (.I0(grp_reg_int_s_fu_3874_ap_return[0]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[0]),
        .I2(\tmp_100_6_i_i_max_int_s_fu_1265/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_6_i_i_reg_5337[1]_i_1 
       (.I0(grp_reg_int_s_fu_3874_ap_return[1]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[1]),
        .I2(\tmp_100_6_i_i_max_int_s_fu_1265/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_6_i_i_reg_5337[2]_i_1 
       (.I0(grp_reg_int_s_fu_3874_ap_return[2]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[2]),
        .I2(\tmp_100_6_i_i_max_int_s_fu_1265/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_6_i_i_reg_5337[31]_i_1 
       (.I0(grp_reg_int_s_fu_3874_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I2(\tmp_100_6_i_i_max_int_s_fu_1265/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_6_i_i_reg_5337[31]_i_10 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_6_i_i_reg_5337[31]_i_11 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_6_i_i_reg_5337[31]_i_13 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_6_i_i_reg_5337[31]_i_14 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_6_i_i_reg_5337[31]_i_15 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_6_i_i_reg_5337[31]_i_16 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_6_i_i_reg_5337[31]_i_17 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_6_i_i_reg_5337[31]_i_18 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_6_i_i_reg_5337[31]_i_19 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_6_i_i_reg_5337[31]_i_20 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_6_i_i_reg_5337[31]_i_22 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_6_i_i_reg_5337[31]_i_23 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_6_i_i_reg_5337[31]_i_24 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_6_i_i_reg_5337[31]_i_25 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_6_i_i_reg_5337[31]_i_26 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_6_i_i_reg_5337[31]_i_27 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_6_i_i_reg_5337[31]_i_28 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_6_i_i_reg_5337[31]_i_29 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_6_i_i_reg_5337[31]_i_30 
       (.I0(grp_reg_int_s_fu_3874_ap_return[6]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[6]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[7]),
        .I3(grp_reg_int_s_fu_3874_ap_return[7]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_6_i_i_reg_5337[31]_i_31 
       (.I0(grp_reg_int_s_fu_3874_ap_return[4]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[4]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[5]),
        .I3(grp_reg_int_s_fu_3874_ap_return[5]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_6_i_i_reg_5337[31]_i_32 
       (.I0(grp_reg_int_s_fu_3874_ap_return[2]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[2]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[3]),
        .I3(grp_reg_int_s_fu_3874_ap_return[3]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_6_i_i_reg_5337[31]_i_33 
       (.I0(grp_reg_int_s_fu_3874_ap_return[0]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[0]),
        .I2(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[1]),
        .I3(grp_reg_int_s_fu_3874_ap_return[1]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_6_i_i_reg_5337[31]_i_34 
       (.I0(grp_reg_int_s_fu_3874_ap_return[6]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[6]),
        .I2(grp_reg_int_s_fu_3874_ap_return[7]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[7]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_6_i_i_reg_5337[31]_i_35 
       (.I0(grp_reg_int_s_fu_3874_ap_return[4]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[4]),
        .I2(grp_reg_int_s_fu_3874_ap_return[5]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[5]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_6_i_i_reg_5337[31]_i_36 
       (.I0(grp_reg_int_s_fu_3874_ap_return[2]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[2]),
        .I2(grp_reg_int_s_fu_3874_ap_return[3]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[3]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_6_i_i_reg_5337[31]_i_37 
       (.I0(grp_reg_int_s_fu_3874_ap_return[0]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[0]),
        .I2(grp_reg_int_s_fu_3874_ap_return[1]),
        .I3(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[1]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_6_i_i_reg_5337[31]_i_4 
       (.I0(grp_reg_int_s_fu_3874_ap_return[31]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_6_i_i_reg_5337[31]_i_5 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_6_i_i_reg_5337[31]_i_6 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_6_i_i_reg_5337[31]_i_7 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_6_i_i_reg_5337[31]_i_8 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_6_i_i_reg_5337[31]_i_9 
       (.I0(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[8]),
        .I1(grp_reg_int_s_fu_3874_ap_return[31]),
        .O(\tmp_100_6_i_i_reg_5337[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_6_i_i_reg_5337[3]_i_1 
       (.I0(grp_reg_int_s_fu_3874_ap_return[3]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[3]),
        .I2(\tmp_100_6_i_i_max_int_s_fu_1265/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_6_i_i_reg_5337[4]_i_1 
       (.I0(grp_reg_int_s_fu_3874_ap_return[4]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[4]),
        .I2(\tmp_100_6_i_i_max_int_s_fu_1265/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_6_i_i_reg_5337[5]_i_1 
       (.I0(grp_reg_int_s_fu_3874_ap_return[5]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[5]),
        .I2(\tmp_100_6_i_i_max_int_s_fu_1265/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_6_i_i_reg_5337[6]_i_1 
       (.I0(grp_reg_int_s_fu_3874_ap_return[6]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[6]),
        .I2(\tmp_100_6_i_i_max_int_s_fu_1265/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_6_i_i_reg_5337[7]_i_1 
       (.I0(grp_reg_int_s_fu_3874_ap_return[7]),
        .I1(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998[7]),
        .I2(\tmp_100_6_i_i_max_int_s_fu_1265/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_100_6_i_i_reg_5337_reg[31]_i_12 
       (.CI(\tmp_100_6_i_i_reg_5337_reg[31]_i_21_n_0 ),
        .CO({\tmp_100_6_i_i_reg_5337_reg[31]_i_12_n_0 ,\tmp_100_6_i_i_reg_5337_reg[31]_i_12_n_1 ,\tmp_100_6_i_i_reg_5337_reg[31]_i_12_n_2 ,\tmp_100_6_i_i_reg_5337_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_6_i_i_reg_5337[31]_i_22_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_23_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_24_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_25_n_0 }),
        .O(\NLW_tmp_100_6_i_i_reg_5337_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_100_6_i_i_reg_5337[31]_i_26_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_27_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_28_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_29_n_0 }));
  CARRY4 \tmp_100_6_i_i_reg_5337_reg[31]_i_2 
       (.CI(\tmp_100_6_i_i_reg_5337_reg[31]_i_3_n_0 ),
        .CO({\tmp_100_6_i_i_max_int_s_fu_1265/p_0_in ,\tmp_100_6_i_i_reg_5337_reg[31]_i_2_n_1 ,\tmp_100_6_i_i_reg_5337_reg[31]_i_2_n_2 ,\tmp_100_6_i_i_reg_5337_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_6_i_i_reg_5337[31]_i_4_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_5_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_6_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_7_n_0 }),
        .O(\NLW_tmp_100_6_i_i_reg_5337_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_100_6_i_i_reg_5337[31]_i_8_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_9_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_10_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_11_n_0 }));
  CARRY4 \tmp_100_6_i_i_reg_5337_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_100_6_i_i_reg_5337_reg[31]_i_21_n_0 ,\tmp_100_6_i_i_reg_5337_reg[31]_i_21_n_1 ,\tmp_100_6_i_i_reg_5337_reg[31]_i_21_n_2 ,\tmp_100_6_i_i_reg_5337_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_6_i_i_reg_5337[31]_i_30_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_31_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_32_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_33_n_0 }),
        .O(\NLW_tmp_100_6_i_i_reg_5337_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_100_6_i_i_reg_5337[31]_i_34_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_35_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_36_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_37_n_0 }));
  CARRY4 \tmp_100_6_i_i_reg_5337_reg[31]_i_3 
       (.CI(\tmp_100_6_i_i_reg_5337_reg[31]_i_12_n_0 ),
        .CO({\tmp_100_6_i_i_reg_5337_reg[31]_i_3_n_0 ,\tmp_100_6_i_i_reg_5337_reg[31]_i_3_n_1 ,\tmp_100_6_i_i_reg_5337_reg[31]_i_3_n_2 ,\tmp_100_6_i_i_reg_5337_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_6_i_i_reg_5337[31]_i_13_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_14_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_15_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_16_n_0 }),
        .O(\NLW_tmp_100_6_i_i_reg_5337_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_100_6_i_i_reg_5337[31]_i_17_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_18_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_19_n_0 ,\tmp_100_6_i_i_reg_5337[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_70
   (\ap_return_reg[31]_0 ,
    \a0_1_6_i_i_reg_5322_reg[31] ,
    E,
    D,
    aclk,
    ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110,
    ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010,
    Q,
    \a0_1_7_i_i_reg_5342_reg[31] ,
    CO,
    a0_2_6_i_i_max_int_s_fu_1271_ap_return);
  output [8:0]\ap_return_reg[31]_0 ;
  output [8:0]\a0_1_6_i_i_reg_5322_reg[31] ;
  input [0:0]E;
  input [8:0]D;
  input aclk;
  input [8:0]ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110;
  input [8:0]ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010;
  input [8:0]Q;
  input [8:0]\a0_1_7_i_i_reg_5342_reg[31] ;
  input [0:0]CO;
  input [7:0]a0_2_6_i_i_max_int_s_fu_1271_ap_return;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [8:0]\a0_1_6_i_i_reg_5322_reg[31] ;
  wire \a0_1_7_i_i_max_int_s_fu_1277/p_0_in ;
  wire \a0_1_7_i_i_reg_5342[31]_i_100_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_101_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_107_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_109_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_111_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_113_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_17_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_18_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_19_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_20_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_21_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_22_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_33_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_34_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_35_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_36_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_37_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_38_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_39_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_40_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_42_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_43_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_44_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_45_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_56_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_57_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_58_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_59_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_60_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_61_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_62_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_63_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_65_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_66_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_67_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_68_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_78_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_79_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_80_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_81_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_82_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_83_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_84_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_85_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_86_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_87_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_88_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_89_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_90_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_91_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_92_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_93_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_94_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_95_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_96_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_97_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_98_n_0 ;
  wire \a0_1_7_i_i_reg_5342[31]_i_99_n_0 ;
  wire [8:0]\a0_1_7_i_i_reg_5342_reg[31] ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_15_n_1 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_15_n_2 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_15_n_3 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_16_n_0 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_16_n_1 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_16_n_2 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_16_n_3 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_32_n_0 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_32_n_1 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_32_n_2 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_32_n_3 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_41_n_0 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_41_n_1 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_41_n_2 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_41_n_3 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_55_n_0 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_55_n_1 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_55_n_2 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_55_n_3 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_5_n_1 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_5_n_2 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_5_n_3 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_64_n_0 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_64_n_1 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_64_n_2 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_64_n_3 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_77_n_0 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_77_n_1 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_77_n_2 ;
  wire \a0_1_7_i_i_reg_5342_reg[31]_i_77_n_3 ;
  wire [7:0]a0_2_6_i_i_max_int_s_fu_1271_ap_return;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110;
  wire [8:0]ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [31:0]grp_reg_int_s_fu_3881_ap_return;
  wire \tmp_89_7_i_i_min_int_s_fu_914/p_0_in ;
  wire [31:0]tmp_89_7_i_i_min_int_s_fu_914_ap_return;
  wire \tmp_92_7_i_i_min_int_s_fu_920/p_0_in ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_10_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_11_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_13_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_14_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_15_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_16_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_17_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_18_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_19_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_20_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_22_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_23_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_24_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_25_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_26_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_27_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_28_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_29_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_30_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_31_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_32_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_33_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_34_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_35_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_36_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_37_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_4_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_5_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_6_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_7_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_8_n_0 ;
  wire \tmp_92_7_i_i_reg_5347[31]_i_9_n_0 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_12_n_0 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_12_n_1 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_12_n_2 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_12_n_3 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_21_n_0 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_21_n_1 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_21_n_2 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_21_n_3 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_2_n_1 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_2_n_2 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_2_n_3 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_3_n_0 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_3_n_1 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_3_n_2 ;
  wire \tmp_92_7_i_i_reg_5347_reg[31]_i_3_n_3 ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_64_O_UNCONNECTED ;
  wire [3:0]\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_77_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_7_i_i_reg_5347_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_7_i_i_reg_5347_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_7_i_i_reg_5347_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_7_i_i_reg_5347_reg[31]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_5342[0]_i_1 
       (.I0(Q[0]),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [0]),
        .I2(CO),
        .I3(tmp_89_7_i_i_min_int_s_fu_914_ap_return[0]),
        .I4(\a0_1_7_i_i_max_int_s_fu_1277/p_0_in ),
        .O(\a0_1_6_i_i_reg_5322_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[0]_i_2 
       (.I0(grp_reg_int_s_fu_3881_ap_return[0]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[0]),
        .I2(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .O(tmp_89_7_i_i_min_int_s_fu_914_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_5342[1]_i_1 
       (.I0(Q[1]),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [1]),
        .I2(CO),
        .I3(tmp_89_7_i_i_min_int_s_fu_914_ap_return[1]),
        .I4(\a0_1_7_i_i_max_int_s_fu_1277/p_0_in ),
        .O(\a0_1_6_i_i_reg_5322_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[1]_i_2 
       (.I0(grp_reg_int_s_fu_3881_ap_return[1]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[1]),
        .I2(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .O(tmp_89_7_i_i_min_int_s_fu_914_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_5342[2]_i_1 
       (.I0(Q[2]),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [2]),
        .I2(CO),
        .I3(tmp_89_7_i_i_min_int_s_fu_914_ap_return[2]),
        .I4(\a0_1_7_i_i_max_int_s_fu_1277/p_0_in ),
        .O(\a0_1_6_i_i_reg_5322_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[2]_i_2 
       (.I0(grp_reg_int_s_fu_3881_ap_return[2]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[2]),
        .I2(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .O(tmp_89_7_i_i_min_int_s_fu_914_ap_return[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_5342[31]_i_100 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[2]),
        .I1(grp_reg_int_s_fu_3881_ap_return[2]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[3]),
        .I3(grp_reg_int_s_fu_3881_ap_return[3]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_100_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_5342[31]_i_101 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[0]),
        .I1(grp_reg_int_s_fu_3881_ap_return[0]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[1]),
        .I3(grp_reg_int_s_fu_3881_ap_return[1]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_107 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[7]),
        .I2(grp_reg_int_s_fu_3881_ap_return[7]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [7]),
        .I5(Q[7]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_109 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[5]),
        .I2(grp_reg_int_s_fu_3881_ap_return[5]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [5]),
        .I5(Q[5]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_111 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[3]),
        .I2(grp_reg_int_s_fu_3881_ap_return[3]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [3]),
        .I5(Q[3]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_113 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[1]),
        .I2(grp_reg_int_s_fu_3881_ap_return[1]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [1]),
        .I5(Q[1]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_7_i_i_reg_5342[31]_i_17 
       (.I0(Q[8]),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3881_ap_return[31]),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .O(\a0_1_7_i_i_reg_5342[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \a0_1_7_i_i_reg_5342[31]_i_18 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I3(Q[8]),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I5(CO),
        .O(\a0_1_7_i_i_reg_5342[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \a0_1_7_i_i_reg_5342[31]_i_19 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I3(Q[8]),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I5(CO),
        .O(\a0_1_7_i_i_reg_5342[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_5342[31]_i_2 
       (.I0(Q[8]),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I2(CO),
        .I3(tmp_89_7_i_i_min_int_s_fu_914_ap_return[31]),
        .I4(\a0_1_7_i_i_max_int_s_fu_1277/p_0_in ),
        .O(\a0_1_6_i_i_reg_5322_reg[31] [8]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_20 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(grp_reg_int_s_fu_3881_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I5(Q[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_21 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(grp_reg_int_s_fu_3881_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I5(Q[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_22 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(grp_reg_int_s_fu_3881_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I5(Q[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_33 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3881_ap_return[31]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_34 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_35 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_36 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_37 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_38 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_39 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[31]_i_4 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .O(tmp_89_7_i_i_min_int_s_fu_914_ap_return[31]));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_40 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_42 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(grp_reg_int_s_fu_3881_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I5(Q[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_43 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(grp_reg_int_s_fu_3881_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I5(Q[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_44 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(grp_reg_int_s_fu_3881_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I5(Q[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_45 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(grp_reg_int_s_fu_3881_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I5(Q[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_56 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_57 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_58 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_59 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_60 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_61 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_62 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_63 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_65 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(grp_reg_int_s_fu_3881_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I5(Q[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_66 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(grp_reg_int_s_fu_3881_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I5(Q[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_67 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(grp_reg_int_s_fu_3881_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I5(Q[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \a0_1_7_i_i_reg_5342[31]_i_68 
       (.I0(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(grp_reg_int_s_fu_3881_ap_return[31]),
        .I3(CO),
        .I4(\a0_1_7_i_i_reg_5342_reg[31] [8]),
        .I5(Q[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_78 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_79 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_80 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \a0_1_7_i_i_reg_5342[31]_i_81 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_82 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_83 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_84 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \a0_1_7_i_i_reg_5342[31]_i_85 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_7_i_i_reg_5342[31]_i_86 
       (.I0(CO),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [6]),
        .I2(Q[6]),
        .I3(tmp_89_7_i_i_min_int_s_fu_914_ap_return[6]),
        .I4(tmp_89_7_i_i_min_int_s_fu_914_ap_return[7]),
        .I5(a0_2_6_i_i_max_int_s_fu_1271_ap_return[7]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_7_i_i_reg_5342[31]_i_87 
       (.I0(CO),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [4]),
        .I2(Q[4]),
        .I3(tmp_89_7_i_i_min_int_s_fu_914_ap_return[4]),
        .I4(tmp_89_7_i_i_min_int_s_fu_914_ap_return[5]),
        .I5(a0_2_6_i_i_max_int_s_fu_1271_ap_return[5]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_7_i_i_reg_5342[31]_i_88 
       (.I0(CO),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [2]),
        .I2(Q[2]),
        .I3(tmp_89_7_i_i_min_int_s_fu_914_ap_return[2]),
        .I4(tmp_89_7_i_i_min_int_s_fu_914_ap_return[3]),
        .I5(a0_2_6_i_i_max_int_s_fu_1271_ap_return[3]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \a0_1_7_i_i_reg_5342[31]_i_89 
       (.I0(CO),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [0]),
        .I2(Q[0]),
        .I3(tmp_89_7_i_i_min_int_s_fu_914_ap_return[0]),
        .I4(tmp_89_7_i_i_min_int_s_fu_914_ap_return[1]),
        .I5(a0_2_6_i_i_max_int_s_fu_1271_ap_return[1]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_7_i_i_reg_5342[31]_i_90 
       (.I0(a0_2_6_i_i_max_int_s_fu_1271_ap_return[6]),
        .I1(grp_reg_int_s_fu_3881_ap_return[6]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[6]),
        .I3(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I4(\a0_1_7_i_i_reg_5342[31]_i_107_n_0 ),
        .O(\a0_1_7_i_i_reg_5342[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_7_i_i_reg_5342[31]_i_91 
       (.I0(a0_2_6_i_i_max_int_s_fu_1271_ap_return[4]),
        .I1(grp_reg_int_s_fu_3881_ap_return[4]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[4]),
        .I3(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I4(\a0_1_7_i_i_reg_5342[31]_i_109_n_0 ),
        .O(\a0_1_7_i_i_reg_5342[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_7_i_i_reg_5342[31]_i_92 
       (.I0(a0_2_6_i_i_max_int_s_fu_1271_ap_return[2]),
        .I1(grp_reg_int_s_fu_3881_ap_return[2]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[2]),
        .I3(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I4(\a0_1_7_i_i_reg_5342[31]_i_111_n_0 ),
        .O(\a0_1_7_i_i_reg_5342[31]_i_92_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \a0_1_7_i_i_reg_5342[31]_i_93 
       (.I0(a0_2_6_i_i_max_int_s_fu_1271_ap_return[0]),
        .I1(grp_reg_int_s_fu_3881_ap_return[0]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[0]),
        .I3(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .I4(\a0_1_7_i_i_reg_5342[31]_i_113_n_0 ),
        .O(\a0_1_7_i_i_reg_5342[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_5342[31]_i_94 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[6]),
        .I1(grp_reg_int_s_fu_3881_ap_return[6]),
        .I2(grp_reg_int_s_fu_3881_ap_return[7]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[7]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_5342[31]_i_95 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[4]),
        .I1(grp_reg_int_s_fu_3881_ap_return[4]),
        .I2(grp_reg_int_s_fu_3881_ap_return[5]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[5]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_5342[31]_i_96 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[2]),
        .I1(grp_reg_int_s_fu_3881_ap_return[2]),
        .I2(grp_reg_int_s_fu_3881_ap_return[3]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[3]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a0_1_7_i_i_reg_5342[31]_i_97 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[0]),
        .I1(grp_reg_int_s_fu_3881_ap_return[0]),
        .I2(grp_reg_int_s_fu_3881_ap_return[1]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[1]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_5342[31]_i_98 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[6]),
        .I1(grp_reg_int_s_fu_3881_ap_return[6]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[7]),
        .I3(grp_reg_int_s_fu_3881_ap_return[7]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a0_1_7_i_i_reg_5342[31]_i_99 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[4]),
        .I1(grp_reg_int_s_fu_3881_ap_return[4]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[5]),
        .I3(grp_reg_int_s_fu_3881_ap_return[5]),
        .O(\a0_1_7_i_i_reg_5342[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_5342[3]_i_1 
       (.I0(Q[3]),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [3]),
        .I2(CO),
        .I3(tmp_89_7_i_i_min_int_s_fu_914_ap_return[3]),
        .I4(\a0_1_7_i_i_max_int_s_fu_1277/p_0_in ),
        .O(\a0_1_6_i_i_reg_5322_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[3]_i_2 
       (.I0(grp_reg_int_s_fu_3881_ap_return[3]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[3]),
        .I2(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .O(tmp_89_7_i_i_min_int_s_fu_914_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_5342[4]_i_1 
       (.I0(Q[4]),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [4]),
        .I2(CO),
        .I3(tmp_89_7_i_i_min_int_s_fu_914_ap_return[4]),
        .I4(\a0_1_7_i_i_max_int_s_fu_1277/p_0_in ),
        .O(\a0_1_6_i_i_reg_5322_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[4]_i_2 
       (.I0(grp_reg_int_s_fu_3881_ap_return[4]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[4]),
        .I2(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .O(tmp_89_7_i_i_min_int_s_fu_914_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_5342[5]_i_1 
       (.I0(Q[5]),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [5]),
        .I2(CO),
        .I3(tmp_89_7_i_i_min_int_s_fu_914_ap_return[5]),
        .I4(\a0_1_7_i_i_max_int_s_fu_1277/p_0_in ),
        .O(\a0_1_6_i_i_reg_5322_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[5]_i_2 
       (.I0(grp_reg_int_s_fu_3881_ap_return[5]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[5]),
        .I2(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .O(tmp_89_7_i_i_min_int_s_fu_914_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_5342[6]_i_1 
       (.I0(Q[6]),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [6]),
        .I2(CO),
        .I3(tmp_89_7_i_i_min_int_s_fu_914_ap_return[6]),
        .I4(\a0_1_7_i_i_max_int_s_fu_1277/p_0_in ),
        .O(\a0_1_6_i_i_reg_5322_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[6]_i_2 
       (.I0(grp_reg_int_s_fu_3881_ap_return[6]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[6]),
        .I2(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .O(tmp_89_7_i_i_min_int_s_fu_914_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \a0_1_7_i_i_reg_5342[7]_i_1 
       (.I0(Q[7]),
        .I1(\a0_1_7_i_i_reg_5342_reg[31] [7]),
        .I2(CO),
        .I3(tmp_89_7_i_i_min_int_s_fu_914_ap_return[7]),
        .I4(\a0_1_7_i_i_max_int_s_fu_1277/p_0_in ),
        .O(\a0_1_6_i_i_reg_5322_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a0_1_7_i_i_reg_5342[7]_i_2 
       (.I0(grp_reg_int_s_fu_3881_ap_return[7]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[7]),
        .I2(\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ),
        .O(tmp_89_7_i_i_min_int_s_fu_914_ap_return[7]));
  CARRY4 \a0_1_7_i_i_reg_5342_reg[31]_i_15 
       (.CI(\a0_1_7_i_i_reg_5342_reg[31]_i_32_n_0 ),
        .CO({\tmp_89_7_i_i_min_int_s_fu_914/p_0_in ,\a0_1_7_i_i_reg_5342_reg[31]_i_15_n_1 ,\a0_1_7_i_i_reg_5342_reg[31]_i_15_n_2 ,\a0_1_7_i_i_reg_5342_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_5342[31]_i_33_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_34_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_35_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_36_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_5342[31]_i_37_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_38_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_39_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_40_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_5342_reg[31]_i_16 
       (.CI(\a0_1_7_i_i_reg_5342_reg[31]_i_41_n_0 ),
        .CO({\a0_1_7_i_i_reg_5342_reg[31]_i_16_n_0 ,\a0_1_7_i_i_reg_5342_reg[31]_i_16_n_1 ,\a0_1_7_i_i_reg_5342_reg[31]_i_16_n_2 ,\a0_1_7_i_i_reg_5342_reg[31]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_5342[31]_i_18_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_18_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_18_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_18_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_16_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_5342[31]_i_42_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_43_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_44_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_45_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_5342_reg[31]_i_32 
       (.CI(\a0_1_7_i_i_reg_5342_reg[31]_i_55_n_0 ),
        .CO({\a0_1_7_i_i_reg_5342_reg[31]_i_32_n_0 ,\a0_1_7_i_i_reg_5342_reg[31]_i_32_n_1 ,\a0_1_7_i_i_reg_5342_reg[31]_i_32_n_2 ,\a0_1_7_i_i_reg_5342_reg[31]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_5342[31]_i_56_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_57_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_58_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_59_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_32_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_5342[31]_i_60_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_61_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_62_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_63_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_5342_reg[31]_i_41 
       (.CI(\a0_1_7_i_i_reg_5342_reg[31]_i_64_n_0 ),
        .CO({\a0_1_7_i_i_reg_5342_reg[31]_i_41_n_0 ,\a0_1_7_i_i_reg_5342_reg[31]_i_41_n_1 ,\a0_1_7_i_i_reg_5342_reg[31]_i_41_n_2 ,\a0_1_7_i_i_reg_5342_reg[31]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_5342[31]_i_18_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_18_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_18_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_18_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_41_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_5342[31]_i_65_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_66_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_67_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_68_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_5342_reg[31]_i_5 
       (.CI(\a0_1_7_i_i_reg_5342_reg[31]_i_16_n_0 ),
        .CO({\a0_1_7_i_i_max_int_s_fu_1277/p_0_in ,\a0_1_7_i_i_reg_5342_reg[31]_i_5_n_1 ,\a0_1_7_i_i_reg_5342_reg[31]_i_5_n_2 ,\a0_1_7_i_i_reg_5342_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_5342[31]_i_17_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_18_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_18_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_18_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_5342[31]_i_19_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_20_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_21_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_22_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_5342_reg[31]_i_55 
       (.CI(\a0_1_7_i_i_reg_5342_reg[31]_i_77_n_0 ),
        .CO({\a0_1_7_i_i_reg_5342_reg[31]_i_55_n_0 ,\a0_1_7_i_i_reg_5342_reg[31]_i_55_n_1 ,\a0_1_7_i_i_reg_5342_reg[31]_i_55_n_2 ,\a0_1_7_i_i_reg_5342_reg[31]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_5342[31]_i_78_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_79_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_80_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_81_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_55_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_5342[31]_i_82_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_83_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_84_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_85_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_5342_reg[31]_i_64 
       (.CI(1'b0),
        .CO({\a0_1_7_i_i_reg_5342_reg[31]_i_64_n_0 ,\a0_1_7_i_i_reg_5342_reg[31]_i_64_n_1 ,\a0_1_7_i_i_reg_5342_reg[31]_i_64_n_2 ,\a0_1_7_i_i_reg_5342_reg[31]_i_64_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_5342[31]_i_86_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_87_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_88_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_89_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_64_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_5342[31]_i_90_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_91_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_92_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_93_n_0 }));
  CARRY4 \a0_1_7_i_i_reg_5342_reg[31]_i_77 
       (.CI(1'b0),
        .CO({\a0_1_7_i_i_reg_5342_reg[31]_i_77_n_0 ,\a0_1_7_i_i_reg_5342_reg[31]_i_77_n_1 ,\a0_1_7_i_i_reg_5342_reg[31]_i_77_n_2 ,\a0_1_7_i_i_reg_5342_reg[31]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\a0_1_7_i_i_reg_5342[31]_i_94_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_95_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_96_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_97_n_0 }),
        .O(\NLW_a0_1_7_i_i_reg_5342_reg[31]_i_77_O_UNCONNECTED [3:0]),
        .S({\a0_1_7_i_i_reg_5342[31]_i_98_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_99_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_100_n_0 ,\a0_1_7_i_i_reg_5342[31]_i_101_n_0 }));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(grp_reg_int_s_fu_3881_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(grp_reg_int_s_fu_3881_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(grp_reg_int_s_fu_3881_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(grp_reg_int_s_fu_3881_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(grp_reg_int_s_fu_3881_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(grp_reg_int_s_fu_3881_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(grp_reg_int_s_fu_3881_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(grp_reg_int_s_fu_3881_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(grp_reg_int_s_fu_3881_ap_return[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_7_i_i_reg_5347[0]_i_1 
       (.I0(grp_reg_int_s_fu_3881_ap_return[0]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[0]),
        .I2(\tmp_92_7_i_i_min_int_s_fu_920/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_7_i_i_reg_5347[1]_i_1 
       (.I0(grp_reg_int_s_fu_3881_ap_return[1]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[1]),
        .I2(\tmp_92_7_i_i_min_int_s_fu_920/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_7_i_i_reg_5347[2]_i_1 
       (.I0(grp_reg_int_s_fu_3881_ap_return[2]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[2]),
        .I2(\tmp_92_7_i_i_min_int_s_fu_920/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_7_i_i_reg_5347[31]_i_1 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I2(\tmp_92_7_i_i_min_int_s_fu_920/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_7_i_i_reg_5347[31]_i_10 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_7_i_i_reg_5347[31]_i_11 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_7_i_i_reg_5347[31]_i_13 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_7_i_i_reg_5347[31]_i_14 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_7_i_i_reg_5347[31]_i_15 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_7_i_i_reg_5347[31]_i_16 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_7_i_i_reg_5347[31]_i_17 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_7_i_i_reg_5347[31]_i_18 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_7_i_i_reg_5347[31]_i_19 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_7_i_i_reg_5347[31]_i_20 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_7_i_i_reg_5347[31]_i_22 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_7_i_i_reg_5347[31]_i_23 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_7_i_i_reg_5347[31]_i_24 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_7_i_i_reg_5347[31]_i_25 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_7_i_i_reg_5347[31]_i_26 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_7_i_i_reg_5347[31]_i_27 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_7_i_i_reg_5347[31]_i_28 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_7_i_i_reg_5347[31]_i_29 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_7_i_i_reg_5347[31]_i_30 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[6]),
        .I1(grp_reg_int_s_fu_3881_ap_return[6]),
        .I2(grp_reg_int_s_fu_3881_ap_return[7]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[7]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_7_i_i_reg_5347[31]_i_31 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[4]),
        .I1(grp_reg_int_s_fu_3881_ap_return[4]),
        .I2(grp_reg_int_s_fu_3881_ap_return[5]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[5]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_7_i_i_reg_5347[31]_i_32 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[2]),
        .I1(grp_reg_int_s_fu_3881_ap_return[2]),
        .I2(grp_reg_int_s_fu_3881_ap_return[3]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[3]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_92_7_i_i_reg_5347[31]_i_33 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[0]),
        .I1(grp_reg_int_s_fu_3881_ap_return[0]),
        .I2(grp_reg_int_s_fu_3881_ap_return[1]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[1]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_7_i_i_reg_5347[31]_i_34 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[6]),
        .I1(grp_reg_int_s_fu_3881_ap_return[6]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[7]),
        .I3(grp_reg_int_s_fu_3881_ap_return[7]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_7_i_i_reg_5347[31]_i_35 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[4]),
        .I1(grp_reg_int_s_fu_3881_ap_return[4]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[5]),
        .I3(grp_reg_int_s_fu_3881_ap_return[5]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_7_i_i_reg_5347[31]_i_36 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[2]),
        .I1(grp_reg_int_s_fu_3881_ap_return[2]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[3]),
        .I3(grp_reg_int_s_fu_3881_ap_return[3]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_92_7_i_i_reg_5347[31]_i_37 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[0]),
        .I1(grp_reg_int_s_fu_3881_ap_return[0]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[1]),
        .I3(grp_reg_int_s_fu_3881_ap_return[1]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_7_i_i_reg_5347[31]_i_4 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3881_ap_return[31]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_7_i_i_reg_5347[31]_i_5 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_7_i_i_reg_5347[31]_i_6 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_92_7_i_i_reg_5347[31]_i_7 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_7_i_i_reg_5347[31]_i_8 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_92_7_i_i_reg_5347[31]_i_9 
       (.I0(grp_reg_int_s_fu_3881_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_92_7_i_i_reg_5347[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_7_i_i_reg_5347[3]_i_1 
       (.I0(grp_reg_int_s_fu_3881_ap_return[3]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[3]),
        .I2(\tmp_92_7_i_i_min_int_s_fu_920/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_7_i_i_reg_5347[4]_i_1 
       (.I0(grp_reg_int_s_fu_3881_ap_return[4]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[4]),
        .I2(\tmp_92_7_i_i_min_int_s_fu_920/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_7_i_i_reg_5347[5]_i_1 
       (.I0(grp_reg_int_s_fu_3881_ap_return[5]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[5]),
        .I2(\tmp_92_7_i_i_min_int_s_fu_920/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_7_i_i_reg_5347[6]_i_1 
       (.I0(grp_reg_int_s_fu_3881_ap_return[6]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[6]),
        .I2(\tmp_92_7_i_i_min_int_s_fu_920/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_92_7_i_i_reg_5347[7]_i_1 
       (.I0(grp_reg_int_s_fu_3881_ap_return[7]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[7]),
        .I2(\tmp_92_7_i_i_min_int_s_fu_920/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_92_7_i_i_reg_5347_reg[31]_i_12 
       (.CI(\tmp_92_7_i_i_reg_5347_reg[31]_i_21_n_0 ),
        .CO({\tmp_92_7_i_i_reg_5347_reg[31]_i_12_n_0 ,\tmp_92_7_i_i_reg_5347_reg[31]_i_12_n_1 ,\tmp_92_7_i_i_reg_5347_reg[31]_i_12_n_2 ,\tmp_92_7_i_i_reg_5347_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_7_i_i_reg_5347[31]_i_22_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_23_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_24_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_25_n_0 }),
        .O(\NLW_tmp_92_7_i_i_reg_5347_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_92_7_i_i_reg_5347[31]_i_26_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_27_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_28_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_29_n_0 }));
  CARRY4 \tmp_92_7_i_i_reg_5347_reg[31]_i_2 
       (.CI(\tmp_92_7_i_i_reg_5347_reg[31]_i_3_n_0 ),
        .CO({\tmp_92_7_i_i_min_int_s_fu_920/p_0_in ,\tmp_92_7_i_i_reg_5347_reg[31]_i_2_n_1 ,\tmp_92_7_i_i_reg_5347_reg[31]_i_2_n_2 ,\tmp_92_7_i_i_reg_5347_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_7_i_i_reg_5347[31]_i_4_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_5_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_6_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_7_n_0 }),
        .O(\NLW_tmp_92_7_i_i_reg_5347_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_92_7_i_i_reg_5347[31]_i_8_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_9_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_10_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_11_n_0 }));
  CARRY4 \tmp_92_7_i_i_reg_5347_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\tmp_92_7_i_i_reg_5347_reg[31]_i_21_n_0 ,\tmp_92_7_i_i_reg_5347_reg[31]_i_21_n_1 ,\tmp_92_7_i_i_reg_5347_reg[31]_i_21_n_2 ,\tmp_92_7_i_i_reg_5347_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_7_i_i_reg_5347[31]_i_30_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_31_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_32_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_33_n_0 }),
        .O(\NLW_tmp_92_7_i_i_reg_5347_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_92_7_i_i_reg_5347[31]_i_34_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_35_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_36_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_37_n_0 }));
  CARRY4 \tmp_92_7_i_i_reg_5347_reg[31]_i_3 
       (.CI(\tmp_92_7_i_i_reg_5347_reg[31]_i_12_n_0 ),
        .CO({\tmp_92_7_i_i_reg_5347_reg[31]_i_3_n_0 ,\tmp_92_7_i_i_reg_5347_reg[31]_i_3_n_1 ,\tmp_92_7_i_i_reg_5347_reg[31]_i_3_n_2 ,\tmp_92_7_i_i_reg_5347_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_7_i_i_reg_5347[31]_i_13_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_14_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_15_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_16_n_0 }),
        .O(\NLW_tmp_92_7_i_i_reg_5347_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_92_7_i_i_reg_5347[31]_i_17_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_18_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_19_n_0 ,\tmp_92_7_i_i_reg_5347[31]_i_20_n_0 }));
endmodule

(* ORIG_REF_NAME = "reg_int_s" *) 
module miz_sys_hls_fast_corner_0_1_reg_int_s_71
   (E,
    \b0_1_6_i_i_reg_5332_reg[31] ,
    \ap_return_reg[31]_0 ,
    Q,
    \ap_return_reg[0]_0 ,
    D,
    aclk,
    \b0_1_7_i_i_reg_5352_reg[31] ,
    \b0_1_7_i_i_reg_5352_reg[31]_0 ,
    CO,
    ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110,
    b0_2_6_i_i_min_int_s_fu_926_ap_return,
    ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010);
  output [0:0]E;
  output [8:0]\b0_1_6_i_i_reg_5332_reg[31] ;
  output [8:0]\ap_return_reg[31]_0 ;
  input [0:0]Q;
  input [0:0]\ap_return_reg[0]_0 ;
  input [8:0]D;
  input aclk;
  input [8:0]\b0_1_7_i_i_reg_5352_reg[31] ;
  input [8:0]\b0_1_7_i_i_reg_5352_reg[31]_0 ;
  input [0:0]CO;
  input [8:0]ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110;
  input [7:0]b0_2_6_i_i_min_int_s_fu_926_ap_return;
  input [8:0]ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [8:0]ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110;
  wire [8:0]ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010;
  wire [0:0]\ap_return_reg[0]_0 ;
  wire [8:0]\ap_return_reg[31]_0 ;
  wire [8:0]\b0_1_6_i_i_reg_5332_reg[31] ;
  wire \b0_1_7_i_i_min_int_s_fu_932/p_0_in ;
  wire \b0_1_7_i_i_reg_5352[31]_i_100_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_109_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_110_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_111_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_112_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_16_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_17_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_18_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_19_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_20_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_21_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_32_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_33_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_34_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_35_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_36_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_37_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_38_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_39_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_41_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_42_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_43_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_44_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_55_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_56_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_57_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_58_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_59_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_60_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_61_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_62_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_64_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_65_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_66_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_67_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_77_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_78_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_79_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_80_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_81_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_82_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_83_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_84_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_85_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_86_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_87_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_88_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_89_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_90_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_91_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_92_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_93_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_94_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_95_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_96_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_97_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_98_n_0 ;
  wire \b0_1_7_i_i_reg_5352[31]_i_99_n_0 ;
  wire [8:0]\b0_1_7_i_i_reg_5352_reg[31] ;
  wire [8:0]\b0_1_7_i_i_reg_5352_reg[31]_0 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_14_n_1 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_14_n_2 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_14_n_3 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_15_n_0 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_15_n_1 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_15_n_2 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_15_n_3 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_31_n_0 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_31_n_1 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_31_n_2 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_31_n_3 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_40_n_0 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_40_n_1 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_40_n_2 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_40_n_3 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_4_n_1 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_4_n_2 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_4_n_3 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_54_n_0 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_54_n_1 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_54_n_2 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_54_n_3 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_63_n_0 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_63_n_1 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_63_n_2 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_63_n_3 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_76_n_0 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_76_n_1 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_76_n_2 ;
  wire \b0_1_7_i_i_reg_5352_reg[31]_i_76_n_3 ;
  wire [7:0]b0_2_6_i_i_min_int_s_fu_926_ap_return;
  wire [31:0]grp_reg_int_s_fu_3888_ap_return;
  wire \tmp_100_7_i_i_max_int_s_fu_1292/p_0_in ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_10_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_11_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_13_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_14_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_15_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_16_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_17_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_18_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_19_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_20_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_22_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_23_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_24_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_25_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_26_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_27_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_28_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_29_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_30_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_31_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_32_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_33_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_34_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_35_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_36_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_37_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_4_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_5_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_6_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_7_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_8_n_0 ;
  wire \tmp_100_7_i_i_reg_5357[15]_i_9_n_0 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_12_n_0 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_12_n_1 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_12_n_2 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_12_n_3 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_21_n_0 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_21_n_1 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_21_n_2 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_21_n_3 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_2_n_1 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_2_n_2 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_2_n_3 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_3_n_0 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_3_n_1 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_3_n_2 ;
  wire \tmp_100_7_i_i_reg_5357_reg[15]_i_3_n_3 ;
  wire \tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ;
  wire [31:0]tmp_97_7_i_i_max_int_s_fu_1285_ap_return;
  wire [3:0]\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_63_O_UNCONNECTED ;
  wire [3:0]\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_76_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_7_i_i_reg_5357_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_7_i_i_reg_5357_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_7_i_i_reg_5357_reg[15]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_100_7_i_i_reg_5357_reg[15]_i_3_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \ap_return[31]_i_1__36 
       (.I0(Q),
        .I1(\ap_return_reg[0]_0 ),
        .O(E));
  FDRE \ap_return_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(grp_reg_int_s_fu_3888_ap_return[0]),
        .R(1'b0));
  FDRE \ap_return_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(grp_reg_int_s_fu_3888_ap_return[1]),
        .R(1'b0));
  FDRE \ap_return_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(grp_reg_int_s_fu_3888_ap_return[2]),
        .R(1'b0));
  FDRE \ap_return_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(grp_reg_int_s_fu_3888_ap_return[31]),
        .R(1'b0));
  FDRE \ap_return_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(grp_reg_int_s_fu_3888_ap_return[3]),
        .R(1'b0));
  FDRE \ap_return_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(grp_reg_int_s_fu_3888_ap_return[4]),
        .R(1'b0));
  FDRE \ap_return_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(grp_reg_int_s_fu_3888_ap_return[5]),
        .R(1'b0));
  FDRE \ap_return_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(grp_reg_int_s_fu_3888_ap_return[6]),
        .R(1'b0));
  FDRE \ap_return_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(grp_reg_int_s_fu_3888_ap_return[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_5352[0]_i_1 
       (.I0(\b0_1_7_i_i_reg_5352_reg[31] [0]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [0]),
        .I2(CO),
        .I3(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[0]),
        .I4(\b0_1_7_i_i_min_int_s_fu_932/p_0_in ),
        .O(\b0_1_6_i_i_reg_5332_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[0]_i_2 
       (.I0(grp_reg_int_s_fu_3888_ap_return[0]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[0]),
        .I2(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .O(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_5352[1]_i_1 
       (.I0(\b0_1_7_i_i_reg_5352_reg[31] [1]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [1]),
        .I2(CO),
        .I3(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[1]),
        .I4(\b0_1_7_i_i_min_int_s_fu_932/p_0_in ),
        .O(\b0_1_6_i_i_reg_5332_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[1]_i_2 
       (.I0(grp_reg_int_s_fu_3888_ap_return[1]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[1]),
        .I2(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .O(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_5352[2]_i_1 
       (.I0(\b0_1_7_i_i_reg_5352_reg[31] [2]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [2]),
        .I2(CO),
        .I3(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[2]),
        .I4(\b0_1_7_i_i_min_int_s_fu_932/p_0_in ),
        .O(\b0_1_6_i_i_reg_5332_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[2]_i_2 
       (.I0(grp_reg_int_s_fu_3888_ap_return[2]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[2]),
        .I2(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .O(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_5352[31]_i_1 
       (.I0(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(CO),
        .I3(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[31]),
        .I4(\b0_1_7_i_i_min_int_s_fu_932/p_0_in ),
        .O(\b0_1_6_i_i_reg_5332_reg[31] [8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_5352[31]_i_100 
       (.I0(grp_reg_int_s_fu_3888_ap_return[0]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[0]),
        .I2(grp_reg_int_s_fu_3888_ap_return[1]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[1]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_109 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [7]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [7]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[7]),
        .I5(grp_reg_int_s_fu_3888_ap_return[7]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_110 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [5]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [5]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[5]),
        .I5(grp_reg_int_s_fu_3888_ap_return[5]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_111 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [3]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [3]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[3]),
        .I5(grp_reg_int_s_fu_3888_ap_return[3]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_112 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [1]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [1]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[1]),
        .I5(grp_reg_int_s_fu_3888_ap_return[1]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_7_i_i_reg_5352[31]_i_16 
       (.I0(grp_reg_int_s_fu_3888_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I3(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I4(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I5(CO),
        .O(\b0_1_7_i_i_reg_5352[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5300530053530000)) 
    \b0_1_7_i_i_reg_5352[31]_i_17 
       (.I0(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3888_ap_return[31]),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .O(\b0_1_7_i_i_reg_5352[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAC53AC53ACAC5353)) 
    \b0_1_7_i_i_reg_5352[31]_i_18 
       (.I0(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(CO),
        .I3(grp_reg_int_s_fu_3888_ap_return[31]),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .O(\b0_1_7_i_i_reg_5352[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_19 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_20 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_21 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[31]_i_3 
       (.I0(grp_reg_int_s_fu_3888_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I2(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .O(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[31]));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_32 
       (.I0(grp_reg_int_s_fu_3888_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_33 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_34 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_35 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_36 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_37 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_38 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_39 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_41 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_42 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_43 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_44 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_55 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_56 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_57 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_58 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_59 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_60 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_61 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_62 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_64 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_65 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_66 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \b0_1_7_i_i_reg_5352[31]_i_67 
       (.I0(CO),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [8]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31] [8]),
        .I3(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I4(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I5(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_77 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_78 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_79 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \b0_1_7_i_i_reg_5352[31]_i_80 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_81 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_82 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_83 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_1_7_i_i_reg_5352[31]_i_84 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_5352[31]_i_85 
       (.I0(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[6]),
        .I2(grp_reg_int_s_fu_3888_ap_return[6]),
        .I3(b0_2_6_i_i_min_int_s_fu_926_ap_return[6]),
        .I4(b0_2_6_i_i_min_int_s_fu_926_ap_return[7]),
        .I5(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[7]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_5352[31]_i_86 
       (.I0(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[4]),
        .I2(grp_reg_int_s_fu_3888_ap_return[4]),
        .I3(b0_2_6_i_i_min_int_s_fu_926_ap_return[4]),
        .I4(b0_2_6_i_i_min_int_s_fu_926_ap_return[5]),
        .I5(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[5]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_5352[31]_i_87 
       (.I0(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[2]),
        .I2(grp_reg_int_s_fu_3888_ap_return[2]),
        .I3(b0_2_6_i_i_min_int_s_fu_926_ap_return[2]),
        .I4(b0_2_6_i_i_min_int_s_fu_926_ap_return[3]),
        .I5(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[3]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \b0_1_7_i_i_reg_5352[31]_i_88 
       (.I0(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[0]),
        .I2(grp_reg_int_s_fu_3888_ap_return[0]),
        .I3(b0_2_6_i_i_min_int_s_fu_926_ap_return[0]),
        .I4(b0_2_6_i_i_min_int_s_fu_926_ap_return[1]),
        .I5(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[1]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_7_i_i_reg_5352[31]_i_89 
       (.I0(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[6]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31] [6]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31]_0 [6]),
        .I3(CO),
        .I4(\b0_1_7_i_i_reg_5352[31]_i_109_n_0 ),
        .O(\b0_1_7_i_i_reg_5352[31]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_7_i_i_reg_5352[31]_i_90 
       (.I0(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[4]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31] [4]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31]_0 [4]),
        .I3(CO),
        .I4(\b0_1_7_i_i_reg_5352[31]_i_110_n_0 ),
        .O(\b0_1_7_i_i_reg_5352[31]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_7_i_i_reg_5352[31]_i_91 
       (.I0(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[2]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31] [2]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31]_0 [2]),
        .I3(CO),
        .I4(\b0_1_7_i_i_reg_5352[31]_i_111_n_0 ),
        .O(\b0_1_7_i_i_reg_5352[31]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \b0_1_7_i_i_reg_5352[31]_i_92 
       (.I0(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[0]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31] [0]),
        .I2(\b0_1_7_i_i_reg_5352_reg[31]_0 [0]),
        .I3(CO),
        .I4(\b0_1_7_i_i_reg_5352[31]_i_112_n_0 ),
        .O(\b0_1_7_i_i_reg_5352[31]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_5352[31]_i_93 
       (.I0(grp_reg_int_s_fu_3888_ap_return[6]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[6]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[7]),
        .I3(grp_reg_int_s_fu_3888_ap_return[7]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_5352[31]_i_94 
       (.I0(grp_reg_int_s_fu_3888_ap_return[4]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[4]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[5]),
        .I3(grp_reg_int_s_fu_3888_ap_return[5]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_5352[31]_i_95 
       (.I0(grp_reg_int_s_fu_3888_ap_return[2]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[2]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[3]),
        .I3(grp_reg_int_s_fu_3888_ap_return[3]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b0_1_7_i_i_reg_5352[31]_i_96 
       (.I0(grp_reg_int_s_fu_3888_ap_return[0]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[0]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[1]),
        .I3(grp_reg_int_s_fu_3888_ap_return[1]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_5352[31]_i_97 
       (.I0(grp_reg_int_s_fu_3888_ap_return[6]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[6]),
        .I2(grp_reg_int_s_fu_3888_ap_return[7]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[7]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_5352[31]_i_98 
       (.I0(grp_reg_int_s_fu_3888_ap_return[4]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[4]),
        .I2(grp_reg_int_s_fu_3888_ap_return[5]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[5]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b0_1_7_i_i_reg_5352[31]_i_99 
       (.I0(grp_reg_int_s_fu_3888_ap_return[2]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[2]),
        .I2(grp_reg_int_s_fu_3888_ap_return[3]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[3]),
        .O(\b0_1_7_i_i_reg_5352[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_5352[3]_i_1 
       (.I0(\b0_1_7_i_i_reg_5352_reg[31] [3]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [3]),
        .I2(CO),
        .I3(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[3]),
        .I4(\b0_1_7_i_i_min_int_s_fu_932/p_0_in ),
        .O(\b0_1_6_i_i_reg_5332_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[3]_i_2 
       (.I0(grp_reg_int_s_fu_3888_ap_return[3]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[3]),
        .I2(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .O(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_5352[4]_i_1 
       (.I0(\b0_1_7_i_i_reg_5352_reg[31] [4]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [4]),
        .I2(CO),
        .I3(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[4]),
        .I4(\b0_1_7_i_i_min_int_s_fu_932/p_0_in ),
        .O(\b0_1_6_i_i_reg_5332_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[4]_i_2 
       (.I0(grp_reg_int_s_fu_3888_ap_return[4]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[4]),
        .I2(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .O(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_5352[5]_i_1 
       (.I0(\b0_1_7_i_i_reg_5352_reg[31] [5]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [5]),
        .I2(CO),
        .I3(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[5]),
        .I4(\b0_1_7_i_i_min_int_s_fu_932/p_0_in ),
        .O(\b0_1_6_i_i_reg_5332_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[5]_i_2 
       (.I0(grp_reg_int_s_fu_3888_ap_return[5]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[5]),
        .I2(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .O(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_5352[6]_i_1 
       (.I0(\b0_1_7_i_i_reg_5352_reg[31] [6]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [6]),
        .I2(CO),
        .I3(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[6]),
        .I4(\b0_1_7_i_i_min_int_s_fu_932/p_0_in ),
        .O(\b0_1_6_i_i_reg_5332_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[6]_i_2 
       (.I0(grp_reg_int_s_fu_3888_ap_return[6]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[6]),
        .I2(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .O(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \b0_1_7_i_i_reg_5352[7]_i_1 
       (.I0(\b0_1_7_i_i_reg_5352_reg[31] [7]),
        .I1(\b0_1_7_i_i_reg_5352_reg[31]_0 [7]),
        .I2(CO),
        .I3(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[7]),
        .I4(\b0_1_7_i_i_min_int_s_fu_932/p_0_in ),
        .O(\b0_1_6_i_i_reg_5332_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b0_1_7_i_i_reg_5352[7]_i_2 
       (.I0(grp_reg_int_s_fu_3888_ap_return[7]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110[7]),
        .I2(\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ),
        .O(tmp_97_7_i_i_max_int_s_fu_1285_ap_return[7]));
  CARRY4 \b0_1_7_i_i_reg_5352_reg[31]_i_14 
       (.CI(\b0_1_7_i_i_reg_5352_reg[31]_i_31_n_0 ),
        .CO({\tmp_97_7_i_i_max_int_s_fu_1285/p_0_in ,\b0_1_7_i_i_reg_5352_reg[31]_i_14_n_1 ,\b0_1_7_i_i_reg_5352_reg[31]_i_14_n_2 ,\b0_1_7_i_i_reg_5352_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_5352[31]_i_32_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_33_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_34_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_35_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_5352[31]_i_36_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_37_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_38_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_39_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_5352_reg[31]_i_15 
       (.CI(\b0_1_7_i_i_reg_5352_reg[31]_i_40_n_0 ),
        .CO({\b0_1_7_i_i_reg_5352_reg[31]_i_15_n_0 ,\b0_1_7_i_i_reg_5352_reg[31]_i_15_n_1 ,\b0_1_7_i_i_reg_5352_reg[31]_i_15_n_2 ,\b0_1_7_i_i_reg_5352_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_5352[31]_i_17_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_17_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_17_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_17_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_5352[31]_i_41_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_42_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_43_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_44_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_5352_reg[31]_i_31 
       (.CI(\b0_1_7_i_i_reg_5352_reg[31]_i_54_n_0 ),
        .CO({\b0_1_7_i_i_reg_5352_reg[31]_i_31_n_0 ,\b0_1_7_i_i_reg_5352_reg[31]_i_31_n_1 ,\b0_1_7_i_i_reg_5352_reg[31]_i_31_n_2 ,\b0_1_7_i_i_reg_5352_reg[31]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_5352[31]_i_55_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_56_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_57_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_58_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_31_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_5352[31]_i_59_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_60_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_61_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_62_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_5352_reg[31]_i_4 
       (.CI(\b0_1_7_i_i_reg_5352_reg[31]_i_15_n_0 ),
        .CO({\b0_1_7_i_i_min_int_s_fu_932/p_0_in ,\b0_1_7_i_i_reg_5352_reg[31]_i_4_n_1 ,\b0_1_7_i_i_reg_5352_reg[31]_i_4_n_2 ,\b0_1_7_i_i_reg_5352_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_5352[31]_i_16_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_17_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_17_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_17_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_5352[31]_i_18_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_19_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_20_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_21_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_5352_reg[31]_i_40 
       (.CI(\b0_1_7_i_i_reg_5352_reg[31]_i_63_n_0 ),
        .CO({\b0_1_7_i_i_reg_5352_reg[31]_i_40_n_0 ,\b0_1_7_i_i_reg_5352_reg[31]_i_40_n_1 ,\b0_1_7_i_i_reg_5352_reg[31]_i_40_n_2 ,\b0_1_7_i_i_reg_5352_reg[31]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_5352[31]_i_17_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_17_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_17_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_17_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_40_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_5352[31]_i_64_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_65_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_66_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_67_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_5352_reg[31]_i_54 
       (.CI(\b0_1_7_i_i_reg_5352_reg[31]_i_76_n_0 ),
        .CO({\b0_1_7_i_i_reg_5352_reg[31]_i_54_n_0 ,\b0_1_7_i_i_reg_5352_reg[31]_i_54_n_1 ,\b0_1_7_i_i_reg_5352_reg[31]_i_54_n_2 ,\b0_1_7_i_i_reg_5352_reg[31]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_5352[31]_i_77_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_78_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_79_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_80_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_54_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_5352[31]_i_81_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_82_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_83_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_84_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_5352_reg[31]_i_63 
       (.CI(1'b0),
        .CO({\b0_1_7_i_i_reg_5352_reg[31]_i_63_n_0 ,\b0_1_7_i_i_reg_5352_reg[31]_i_63_n_1 ,\b0_1_7_i_i_reg_5352_reg[31]_i_63_n_2 ,\b0_1_7_i_i_reg_5352_reg[31]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_5352[31]_i_85_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_86_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_87_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_88_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_63_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_5352[31]_i_89_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_90_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_91_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_92_n_0 }));
  CARRY4 \b0_1_7_i_i_reg_5352_reg[31]_i_76 
       (.CI(1'b0),
        .CO({\b0_1_7_i_i_reg_5352_reg[31]_i_76_n_0 ,\b0_1_7_i_i_reg_5352_reg[31]_i_76_n_1 ,\b0_1_7_i_i_reg_5352_reg[31]_i_76_n_2 ,\b0_1_7_i_i_reg_5352_reg[31]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\b0_1_7_i_i_reg_5352[31]_i_93_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_94_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_95_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_96_n_0 }),
        .O(\NLW_b0_1_7_i_i_reg_5352_reg[31]_i_76_O_UNCONNECTED [3:0]),
        .S({\b0_1_7_i_i_reg_5352[31]_i_97_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_98_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_99_n_0 ,\b0_1_7_i_i_reg_5352[31]_i_100_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_7_i_i_reg_5357[0]_i_1 
       (.I0(grp_reg_int_s_fu_3888_ap_return[0]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[0]),
        .I2(\tmp_100_7_i_i_max_int_s_fu_1292/p_0_in ),
        .O(\ap_return_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_7_i_i_reg_5357[15]_i_1 
       (.I0(grp_reg_int_s_fu_3888_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I2(\tmp_100_7_i_i_max_int_s_fu_1292/p_0_in ),
        .O(\ap_return_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_7_i_i_reg_5357[15]_i_10 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_7_i_i_reg_5357[15]_i_11 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_7_i_i_reg_5357[15]_i_13 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_7_i_i_reg_5357[15]_i_14 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_7_i_i_reg_5357[15]_i_15 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_7_i_i_reg_5357[15]_i_16 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_7_i_i_reg_5357[15]_i_17 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_7_i_i_reg_5357[15]_i_18 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_7_i_i_reg_5357[15]_i_19 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_7_i_i_reg_5357[15]_i_20 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_7_i_i_reg_5357[15]_i_22 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_7_i_i_reg_5357[15]_i_23 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_7_i_i_reg_5357[15]_i_24 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_7_i_i_reg_5357[15]_i_25 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_7_i_i_reg_5357[15]_i_26 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_7_i_i_reg_5357[15]_i_27 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_7_i_i_reg_5357[15]_i_28 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_7_i_i_reg_5357[15]_i_29 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_7_i_i_reg_5357[15]_i_30 
       (.I0(grp_reg_int_s_fu_3888_ap_return[6]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[6]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[7]),
        .I3(grp_reg_int_s_fu_3888_ap_return[7]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_7_i_i_reg_5357[15]_i_31 
       (.I0(grp_reg_int_s_fu_3888_ap_return[4]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[4]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[5]),
        .I3(grp_reg_int_s_fu_3888_ap_return[5]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_7_i_i_reg_5357[15]_i_32 
       (.I0(grp_reg_int_s_fu_3888_ap_return[2]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[2]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[3]),
        .I3(grp_reg_int_s_fu_3888_ap_return[3]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_100_7_i_i_reg_5357[15]_i_33 
       (.I0(grp_reg_int_s_fu_3888_ap_return[0]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[0]),
        .I2(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[1]),
        .I3(grp_reg_int_s_fu_3888_ap_return[1]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_7_i_i_reg_5357[15]_i_34 
       (.I0(grp_reg_int_s_fu_3888_ap_return[6]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[6]),
        .I2(grp_reg_int_s_fu_3888_ap_return[7]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[7]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_7_i_i_reg_5357[15]_i_35 
       (.I0(grp_reg_int_s_fu_3888_ap_return[4]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[4]),
        .I2(grp_reg_int_s_fu_3888_ap_return[5]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[5]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_7_i_i_reg_5357[15]_i_36 
       (.I0(grp_reg_int_s_fu_3888_ap_return[2]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[2]),
        .I2(grp_reg_int_s_fu_3888_ap_return[3]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[3]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_100_7_i_i_reg_5357[15]_i_37 
       (.I0(grp_reg_int_s_fu_3888_ap_return[0]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[0]),
        .I2(grp_reg_int_s_fu_3888_ap_return[1]),
        .I3(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[1]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_7_i_i_reg_5357[15]_i_4 
       (.I0(grp_reg_int_s_fu_3888_ap_return[31]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_7_i_i_reg_5357[15]_i_5 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_7_i_i_reg_5357[15]_i_6 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_100_7_i_i_reg_5357[15]_i_7 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_7_i_i_reg_5357[15]_i_8 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_100_7_i_i_reg_5357[15]_i_9 
       (.I0(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[8]),
        .I1(grp_reg_int_s_fu_3888_ap_return[31]),
        .O(\tmp_100_7_i_i_reg_5357[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_7_i_i_reg_5357[1]_i_1 
       (.I0(grp_reg_int_s_fu_3888_ap_return[1]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[1]),
        .I2(\tmp_100_7_i_i_max_int_s_fu_1292/p_0_in ),
        .O(\ap_return_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_7_i_i_reg_5357[2]_i_1 
       (.I0(grp_reg_int_s_fu_3888_ap_return[2]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[2]),
        .I2(\tmp_100_7_i_i_max_int_s_fu_1292/p_0_in ),
        .O(\ap_return_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_7_i_i_reg_5357[3]_i_1 
       (.I0(grp_reg_int_s_fu_3888_ap_return[3]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[3]),
        .I2(\tmp_100_7_i_i_max_int_s_fu_1292/p_0_in ),
        .O(\ap_return_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_7_i_i_reg_5357[4]_i_1 
       (.I0(grp_reg_int_s_fu_3888_ap_return[4]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[4]),
        .I2(\tmp_100_7_i_i_max_int_s_fu_1292/p_0_in ),
        .O(\ap_return_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_7_i_i_reg_5357[5]_i_1 
       (.I0(grp_reg_int_s_fu_3888_ap_return[5]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[5]),
        .I2(\tmp_100_7_i_i_max_int_s_fu_1292/p_0_in ),
        .O(\ap_return_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_7_i_i_reg_5357[6]_i_1 
       (.I0(grp_reg_int_s_fu_3888_ap_return[6]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[6]),
        .I2(\tmp_100_7_i_i_max_int_s_fu_1292/p_0_in ),
        .O(\ap_return_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_100_7_i_i_reg_5357[7]_i_1 
       (.I0(grp_reg_int_s_fu_3888_ap_return[7]),
        .I1(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010[7]),
        .I2(\tmp_100_7_i_i_max_int_s_fu_1292/p_0_in ),
        .O(\ap_return_reg[31]_0 [7]));
  CARRY4 \tmp_100_7_i_i_reg_5357_reg[15]_i_12 
       (.CI(\tmp_100_7_i_i_reg_5357_reg[15]_i_21_n_0 ),
        .CO({\tmp_100_7_i_i_reg_5357_reg[15]_i_12_n_0 ,\tmp_100_7_i_i_reg_5357_reg[15]_i_12_n_1 ,\tmp_100_7_i_i_reg_5357_reg[15]_i_12_n_2 ,\tmp_100_7_i_i_reg_5357_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_7_i_i_reg_5357[15]_i_22_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_23_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_24_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_25_n_0 }),
        .O(\NLW_tmp_100_7_i_i_reg_5357_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_100_7_i_i_reg_5357[15]_i_26_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_27_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_28_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_29_n_0 }));
  CARRY4 \tmp_100_7_i_i_reg_5357_reg[15]_i_2 
       (.CI(\tmp_100_7_i_i_reg_5357_reg[15]_i_3_n_0 ),
        .CO({\tmp_100_7_i_i_max_int_s_fu_1292/p_0_in ,\tmp_100_7_i_i_reg_5357_reg[15]_i_2_n_1 ,\tmp_100_7_i_i_reg_5357_reg[15]_i_2_n_2 ,\tmp_100_7_i_i_reg_5357_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_7_i_i_reg_5357[15]_i_4_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_5_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_6_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_7_n_0 }),
        .O(\NLW_tmp_100_7_i_i_reg_5357_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_100_7_i_i_reg_5357[15]_i_8_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_9_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_10_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_11_n_0 }));
  CARRY4 \tmp_100_7_i_i_reg_5357_reg[15]_i_21 
       (.CI(1'b0),
        .CO({\tmp_100_7_i_i_reg_5357_reg[15]_i_21_n_0 ,\tmp_100_7_i_i_reg_5357_reg[15]_i_21_n_1 ,\tmp_100_7_i_i_reg_5357_reg[15]_i_21_n_2 ,\tmp_100_7_i_i_reg_5357_reg[15]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_7_i_i_reg_5357[15]_i_30_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_31_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_32_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_33_n_0 }),
        .O(\NLW_tmp_100_7_i_i_reg_5357_reg[15]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_100_7_i_i_reg_5357[15]_i_34_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_35_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_36_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_37_n_0 }));
  CARRY4 \tmp_100_7_i_i_reg_5357_reg[15]_i_3 
       (.CI(\tmp_100_7_i_i_reg_5357_reg[15]_i_12_n_0 ),
        .CO({\tmp_100_7_i_i_reg_5357_reg[15]_i_3_n_0 ,\tmp_100_7_i_i_reg_5357_reg[15]_i_3_n_1 ,\tmp_100_7_i_i_reg_5357_reg[15]_i_3_n_2 ,\tmp_100_7_i_i_reg_5357_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_100_7_i_i_reg_5357[15]_i_13_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_14_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_15_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_16_n_0 }),
        .O(\NLW_tmp_100_7_i_i_reg_5357_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_100_7_i_i_reg_5357[15]_i_17_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_18_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_19_n_0 ,\tmp_100_7_i_i_reg_5357[15]_i_20_n_0 }));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
