<stg><name>CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6</name>


<trans_list>

<trans id="153" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %s = alloca i32 1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten143 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten143"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %indvar_flatten158 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten158"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %indvar_flatten182 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten182"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i17 0, i17 %indvar_flatten182

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:10 %store_ln171 = store i6 0, i6 %n

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i13 0, i13 %indvar_flatten158

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:12 %store_ln173 = store i6 0, i6 %y

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i8 0, i8 %indvar_flatten143

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:14 %store_ln176 = store i5 0, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:15 %store_ln178 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %store_ln174 = store i16 0, i16 %s

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.body12.i403

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body12.i403:0 %indvar_flatten143_load = load i8 %indvar_flatten143

]]></Node>
<StgValue><ssdm name="indvar_flatten143_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body12.i403:1 %indvar_flatten158_load = load i13 %indvar_flatten158

]]></Node>
<StgValue><ssdm name="indvar_flatten158_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body12.i403:2 %indvar_flatten182_load = load i17 %indvar_flatten182

]]></Node>
<StgValue><ssdm name="indvar_flatten182_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body12.i403:3 %icmp_ln171 = icmp_eq  i17 %indvar_flatten182_load, i17 102400

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body12.i403:4 %add_ln171 = add i17 %indvar_flatten182_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12.i403:5 %br_ln171 = br i1 %icmp_ln171, void %for.inc45.i427, void %for.body4.i433.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc45.i427:7 %icmp_ln173 = icmp_eq  i13 %indvar_flatten158_load, i13 3200

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45.i427:9 %xor_ln171 = xor i1 %icmp_ln173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln171"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i427:11 %icmp_ln176 = icmp_eq  i8 %indvar_flatten143_load, i8 80

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45.i427:12 %and_ln171_1 = and i1 %icmp_ln176, i1 %xor_ln171

]]></Node>
<StgValue><ssdm name="and_ln171_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45.i427:16 %or_ln173 = or i1 %and_ln171_1, i1 %icmp_ln173

]]></Node>
<StgValue><ssdm name="or_ln173"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
new.latch.for.body12.i403.split:0 %add_ln176_1 = add i8 %indvar_flatten143_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln176_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
new.latch.for.body12.i403.split:1 %select_ln176_1 = select i1 %or_ln173, i8 1, i8 %add_ln176_1

]]></Node>
<StgValue><ssdm name="select_ln176_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
new.latch.for.body12.i403.split:2 %add_ln173_1 = add i13 %indvar_flatten158_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln173_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
new.latch.for.body12.i403.split:3 %select_ln173_3 = select i1 %icmp_ln173, i13 1, i13 %add_ln173_1

]]></Node>
<StgValue><ssdm name="select_ln173_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body12.i403.split:4 %store_ln171 = store i17 %add_ln171, i17 %indvar_flatten182

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body12.i403.split:6 %store_ln173 = store i13 %select_ln173_3, i13 %indvar_flatten158

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body12.i403.split:8 %store_ln176 = store i8 %select_ln176_1, i8 %indvar_flatten143

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc45.i427:1 %j_load = load i3 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc45.i427:2 %k_load = load i5 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc45.i427:10 %icmp_ln178 = icmp_eq  i3 %j_load, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc45.i427:17 %select_ln173 = select i1 %or_ln173, i5 0, i5 %k_load

]]></Node>
<StgValue><ssdm name="select_ln173"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45.i427:18 %xor_ln173 = xor i1 %icmp_ln176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln173"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45.i427:19 %or_ln173_1 = or i1 %icmp_ln173, i1 %xor_ln173

]]></Node>
<StgValue><ssdm name="or_ln173_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45.i427:20 %and_ln171 = and i1 %xor_ln171, i1 %icmp_ln178

]]></Node>
<StgValue><ssdm name="and_ln171"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45.i427:21 %and_ln173 = and i1 %and_ln171, i1 %or_ln173_1

]]></Node>
<StgValue><ssdm name="and_ln173"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc45.i427:23 %add_ln176 = add i5 %select_ln173, i5 1

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45.i427:24 %or_ln174 = or i1 %and_ln173, i1 %and_ln171_1

]]></Node>
<StgValue><ssdm name="or_ln174"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45.i427:25 %or_ln174_1 = or i1 %or_ln174, i1 %icmp_ln173

]]></Node>
<StgValue><ssdm name="or_ln174_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc45.i427:26 %select_ln174 = select i1 %or_ln174_1, i3 0, i3 %j_load

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc45.i427:27 %select_ln176 = select i1 %and_ln173, i5 %add_ln176, i5 %select_ln173

]]></Node>
<StgValue><ssdm name="select_ln176"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="5">
<![CDATA[
for.inc45.i427:44 %zext_ln178 = zext i5 %select_ln176

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="5">
<![CDATA[
for.inc45.i427:45 %empty_158 = trunc i5 %select_ln176

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i427:48 %mul_ln178 = mul i10 %zext_ln178, i10 44

]]></Node>
<StgValue><ssdm name="mul_ln178"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc45.i427:76 %add_ln178 = add i3 %select_ln174, i3 1

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc45.i427:77 %icmp_ln178_1 = icmp_eq  i3 %add_ln178, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln178_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc45.i427:78 %icmp_ln176_1 = icmp_eq  i5 %select_ln176, i5 15

]]></Node>
<StgValue><ssdm name="icmp_ln176_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc45.i427:89 %br_ln178 = br i1 %icmp_ln178_1, void %new.latch.for.body12.i403.split, void %last.iter.for.body12.i403.split

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.body12.i403.split:0 %br_ln178 = br i1 %icmp_ln176_1, void %new.latch.for.inc23.i406, void %last.iter.for.inc23.i406

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc23.i406:0 %br_ln178 = br void %new.latch.for.body12.i403.split

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body12.i403.split:9 %store_ln176 = store i5 %select_ln176, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body12.i403.split:10 %store_ln178 = store i3 %add_ln178, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i427:48 %mul_ln178 = mul i10 %zext_ln178, i10 44

]]></Node>
<StgValue><ssdm name="mul_ln178"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc45.i427:3 %y_load = load i6 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc45.i427:4 %n_load = load i6 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc45.i427:8 %select_ln171 = select i1 %icmp_ln173, i6 0, i6 %y_load

]]></Node>
<StgValue><ssdm name="select_ln171"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45.i427:13 %add_ln171_1 = add i6 %n_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln171_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc45.i427:14 %select_ln171_1 = select i1 %icmp_ln173, i6 %add_ln171_1, i6 %n_load

]]></Node>
<StgValue><ssdm name="select_ln171_1"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln171_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45.i427:15 %add_ln173 = add i6 %select_ln171, i6 1

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc45.i427:22 %select_ln173_1 = select i1 %and_ln171_1, i6 %add_ln173, i6 %select_ln171

]]></Node>
<StgValue><ssdm name="select_ln173_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="6">
<![CDATA[
for.inc45.i427:29 %empty = trunc i6 %select_ln171_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i427:48 %mul_ln178 = mul i10 %zext_ln178, i10 44

]]></Node>
<StgValue><ssdm name="mul_ln178"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="3">
<![CDATA[
for.inc45.i427:50 %zext_ln178_2 = zext i3 %select_ln174

]]></Node>
<StgValue><ssdm name="zext_ln178_2"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45.i427:52 %add_ln179 = add i6 %select_ln173_1, i6 %zext_ln178_2

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="6">
<![CDATA[
for.inc45.i427:53 %zext_ln179 = zext i6 %add_ln179

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i427:54 %add_ln179_1 = add i10 %zext_ln179, i10 %mul_ln178

]]></Node>
<StgValue><ssdm name="add_ln179_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body12.i403.split:5 %store_ln171 = store i6 %select_ln171_1, i6 %n

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body12.i403.split:7 %store_ln173 = store i6 %select_ln173_1, i6 %y

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc45.i427:30 %p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %empty, i6 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="11">
<![CDATA[
for.inc45.i427:31 %p_shl48_cast = zext i11 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl48_cast"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc45.i427:32 %p_shl17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty, i4 0

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="5">
<![CDATA[
for.inc45.i427:43 %zext_ln176 = zext i5 %select_ln176

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc45.i427:46 %p_shl20 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_158, i2 0

]]></Node>
<StgValue><ssdm name="p_shl20"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="6">
<![CDATA[
for.inc45.i427:47 %p_shl50_cast = zext i6 %p_shl20

]]></Node>
<StgValue><ssdm name="p_shl50_cast"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="3">
<![CDATA[
for.inc45.i427:49 %zext_ln178_1 = zext i3 %select_ln174

]]></Node>
<StgValue><ssdm name="zext_ln178_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i427:54 %add_ln179_1 = add i10 %zext_ln179, i10 %mul_ln178

]]></Node>
<StgValue><ssdm name="add_ln179_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i427:55 %zext_ln179_1 = zext i10 %add_ln179_1

]]></Node>
<StgValue><ssdm name="zext_ln179_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i427:56 %add_ln179_2 = add i9 %p_shl17, i9 %zext_ln176

]]></Node>
<StgValue><ssdm name="add_ln179_2"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="9">
<![CDATA[
for.inc45.i427:57 %zext_ln179_2 = zext i9 %add_ln179_2

]]></Node>
<StgValue><ssdm name="zext_ln179_2"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc45.i427:58 %add_ln179_5 = add i12 %zext_ln179_2, i12 %p_shl48_cast

]]></Node>
<StgValue><ssdm name="add_ln179_5"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="12">
<![CDATA[
for.inc45.i427:59 %zext_ln179_3 = zext i12 %add_ln179_5

]]></Node>
<StgValue><ssdm name="zext_ln179_3"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc45.i427:60 %add_ln179_6 = add i12 %zext_ln178_1, i12 2556

]]></Node>
<StgValue><ssdm name="add_ln179_6"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc45.i427:61 %add_ln179_7 = add i12 %add_ln179_6, i12 %p_shl50_cast

]]></Node>
<StgValue><ssdm name="add_ln179_7"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="12">
<![CDATA[
for.inc45.i427:62 %zext_ln179_4 = zext i12 %add_ln179_7

]]></Node>
<StgValue><ssdm name="zext_ln179_4"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc45.i427:63 %add_ln179_3 = add i13 %zext_ln179_4, i13 %zext_ln179_3

]]></Node>
<StgValue><ssdm name="add_ln179_3"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="13">
<![CDATA[
for.inc45.i427:64 %zext_ln179_5 = zext i13 %add_ln179_3

]]></Node>
<StgValue><ssdm name="zext_ln179_5"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i427:65 %Weights_addr_89 = getelementptr i16 %Weights, i64 0, i64 %zext_ln179_5

]]></Node>
<StgValue><ssdm name="Weights_addr_89"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i427:66 %Weights_load_89 = load i14 %Weights_addr_89

]]></Node>
<StgValue><ssdm name="Weights_load_89"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i427:68 %OutPadConv6_addr = getelementptr i16 %OutPadConv6, i64 0, i64 %zext_ln179_1

]]></Node>
<StgValue><ssdm name="OutPadConv6_addr"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i427:69 %OutPadConv6_load = load i10 %OutPadConv6_addr

]]></Node>
<StgValue><ssdm name="OutPadConv6_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i427:66 %Weights_load_89 = load i14 %Weights_addr_89

]]></Node>
<StgValue><ssdm name="Weights_load_89"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i427:67 %sext_ln179 = sext i16 %Weights_load_89

]]></Node>
<StgValue><ssdm name="sext_ln179"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="10">
<![CDATA[
for.inc45.i427:69 %OutPadConv6_load = load i10 %OutPadConv6_addr

]]></Node>
<StgValue><ssdm name="OutPadConv6_load"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i427:70 %sext_ln179_1 = sext i16 %OutPadConv6_load

]]></Node>
<StgValue><ssdm name="sext_ln179_1"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i427:71 %mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179

]]></Node>
<StgValue><ssdm name="mul_ln179"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="6">
<![CDATA[
for.inc45.i427:28 %zext_ln171 = zext i6 %select_ln171_1

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc45.i427:33 %arrayidx45_sum = add i13 %zext_ln171, i13 5116

]]></Node>
<StgValue><ssdm name="arrayidx45_sum"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="13">
<![CDATA[
for.inc45.i427:34 %arrayidx45_sum_cast = zext i13 %arrayidx45_sum

]]></Node>
<StgValue><ssdm name="arrayidx45_sum_cast"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i427:35 %Weights_addr = getelementptr i16 %Weights, i64 0, i64 %arrayidx45_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i427:36 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc45.i427:38 %p_shl18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="10">
<![CDATA[
for.inc45.i427:39 %p_shl46_cast = zext i10 %p_shl18

]]></Node>
<StgValue><ssdm name="p_shl46_cast"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc45.i427:40 %p_shl19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i427:41 %zext_ln173 = zext i8 %p_shl19

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="6">
<![CDATA[
for.inc45.i427:42 %zext_ln173_1 = zext i6 %select_ln173_1

]]></Node>
<StgValue><ssdm name="zext_ln173_1"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i427:71 %mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179

]]></Node>
<StgValue><ssdm name="mul_ln179"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i427:82 %add_ln181_3 = add i9 %zext_ln173, i9 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="add_ln181_3"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="9">
<![CDATA[
for.inc45.i427:83 %zext_ln181 = zext i9 %add_ln181_3

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i427:84 %add_ln181_1 = add i11 %zext_ln181, i11 %p_shl46_cast

]]></Node>
<StgValue><ssdm name="add_ln181_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc45.i427:0 %s_load = load i16 %s

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i427:36 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i427:71 %mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179

]]></Node>
<StgValue><ssdm name="mul_ln179"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc45.i427:72 %select_ln173_2 = select i1 %or_ln173, i16 0, i16 %s_load

]]></Node>
<StgValue><ssdm name="select_ln173_2"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i427:73 %shl_ln6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln173_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i427:74 %add_ln179_4 = add i24 %shl_ln6, i24 %mul_ln179

]]></Node>
<StgValue><ssdm name="add_ln179_4"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0">
<![CDATA[
for.body4.i433.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45.i427:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45.i427:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102400, i64 102400, i64 102400

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i427:37 %conv_i_i13_i93_i382 = sext i16 %Weights_load

]]></Node>
<StgValue><ssdm name="conv_i_i13_i93_i382"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45.i427:51 %specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln174"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i427:74 %add_ln179_4 = add i24 %shl_ln6, i24 %mul_ln179

]]></Node>
<StgValue><ssdm name="add_ln179_4"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i427:75 %s_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln179_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="s_2"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i427:79 %sext_ln181 = sext i16 %s_2

]]></Node>
<StgValue><ssdm name="sext_ln181"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i427:80 %add_ln181 = add i17 %sext_ln181, i17 %conv_i_i13_i93_i382

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc45.i427:81 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln181, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i427:85 %zext_ln181_1 = zext i11 %add_ln181_1

]]></Node>
<StgValue><ssdm name="zext_ln181_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i427:86 %OutConv6_addr = getelementptr i16 %OutConv6, i64 0, i64 %zext_ln181_1

]]></Node>
<StgValue><ssdm name="OutConv6_addr"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc45.i427:87 %add_ln181_2 = add i16 %Weights_load, i16 %s_2

]]></Node>
<StgValue><ssdm name="add_ln181_2"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc45.i427:88 %select_ln181 = select i1 %tmp, i16 0, i16 %add_ln181_2

]]></Node>
<StgValue><ssdm name="select_ln181"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178_1" val="1"/>
<literal name="icmp_ln176_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
last.iter.for.inc23.i406:0 %store_ln181 = store i16 %select_ln181, i11 %OutConv6_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178_1" val="1"/>
<literal name="icmp_ln176_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc23.i406:1 %br_ln178 = br void %new.latch.for.inc23.i406

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body12.i403.split:11 %store_ln174 = store i16 %s_2, i16 %s

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.body12.i403.split:12 %br_ln178 = br void %for.body12.i403

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
