Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: TopClock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopClock.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopClock"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TopClock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\Mux4x1.v" into library work
Parsing module <MUX4x1>.
Analyzing Verilog file "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\Deco.v" into library work
Parsing module <Deco>.
Analyzing Verilog file "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\Contador.v" into library work
Parsing module <Contador>.
Analyzing Verilog file "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\Conta2.v" into library work
Parsing module <Conta2>.
Analyzing Verilog file "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" into library work
Parsing module <FSM_Logic>.
Analyzing Verilog file "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\Display.v" into library work
Parsing module <Display>.
Analyzing Verilog file "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\ContaActualiza.v" into library work
Parsing module <ContaActualiza>.
Analyzing Verilog file "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\TopClock.v" into library work
Parsing module <TopClock>.
Parsing VHDL file "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\i2c_master.vhd" into library work
Parsing entity <i2c_master>.
INFO:HDLCompiler:1676 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\i2c_master.vhd" Line 47. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <logic> of entity <i2c_master>.
WARNING:HDLCompiler:957 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\i2c_master.vhd" Line 84: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\i2c_master.vhd" Line 87: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\i2c_master.vhd" Line 90: Case choice must be a locally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopClock>.

Elaborating module <FSM_Logic>.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 86: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 87: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 91: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 92: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 96: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 97: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 101: Signal <data_rd> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 102: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 108: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 109: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 113: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 114: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 118: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 119: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 123: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 124: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 128: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 129: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 133: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 134: Signal <data_rd> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 139: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 140: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 144: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 145: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 149: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 150: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 154: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 155: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 159: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 160: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 164: Signal <MSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v" Line 165: Signal <LSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:604 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\TopClock.v" Line 40: Module instantiation should have an instance name

Elaborating module <ContaActualiza>.
Going to vhdl side to elaborate module i2c_master

Elaborating entity <i2c_master> (architecture <logic>) with generics from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:604 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\TopClock.v" Line 57: Module instantiation should have an instance name

Elaborating module <Display>.

Elaborating module <MUX4x1>.

Elaborating module <Deco>.

Elaborating module <Contador>.

Elaborating module <Conta2>.
WARNING:HDLCompiler:552 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\TopClock.v" Line 44: Input port data_wr[7] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopClock>.
    Related source file is "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\TopClock.v".
WARNING:Xst:2898 - Port 'data_wr', unconnected in block instance 'master', is tied to GND.
INFO:Xst:3210 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\TopClock.v" line 44: Output port <ack_error> of the instance <master> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <clk2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <TopClock> synthesized.

Synthesizing Unit <FSM_Logic>.
    Related source file is "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\FSM_Logic.v".
        T0 = 4'b0000
        T1 = 4'b0001
        T2 = 4'b0010
        T3 = 4'b0011
        T4 = 4'b0100
        T5 = 4'b0101
        T6 = 4'b0110
        T7 = 4'b0111
        T8 = 4'b1000
        T9 = 4'b1001
        T10 = 4'b1010
        T11 = 4'b1011
        T12 = 4'b1100
        T13 = 4'b1101
        T14 = 4'b1110
        T15 = 4'b1111
    Found 4-bit register for signal <PRE>.
    Found finite state machine <FSM_0> for signal <PRE>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (falling_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <MSB<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MSB<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MSB<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MSB<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MSB<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MSB<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MSB<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MSB<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LSB<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LSB<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LSB<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LSB<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LSB<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LSB<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LSB<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LSB<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  16 Latch(s).
	inferred   1 Finite State Machine(s).
Unit <FSM_Logic> synthesized.

Synthesizing Unit <ContaActualiza>.
    Related source file is "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\ContaActualiza.v".
    Found 24-bit register for signal <count>.
    Found 24-bit adder for signal <count[23]_GND_19_o_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <ContaActualiza> synthesized.

Synthesizing Unit <i2c_master>.
    Related source file is "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\i2c_master.vhd".
        input_clk = 50000000
        bus_clk = 400000
    Found 3-bit register for signal <bit_cnt>.
    Found 1-bit register for signal <sda_int>.
    Found 1-bit register for signal <busy>.
    Found 7-bit register for signal <count>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <data_rd>.
    Found 1-bit register for signal <scl_ena>.
    Found 1-bit register for signal <ack_error>.
    Found 1-bit register for signal <stretch>.
    Found 1-bit register for signal <data_clk_prev>.
    Found 1-bit register for signal <scl_clk>.
    Found 1-bit register for signal <data_clk>.
    Found 8-bit register for signal <addr_rw>.
    Found 8-bit register for signal <data_tx>.
    Found 8-bit register for signal <data_rx>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 36                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <count[6]_GND_24_o_add_1_OUT> created at line 81.
    Found 3-bit subtractor for signal <GND_24_o_GND_24_o_sub_27_OUT<2:0>> created at line 159.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_addr_rw[7]_Mux_15_o> created at line 131.
    Found 1-bit 8-to-1 multiplexer for signal <GND_24_o_addr_rw[7]_Mux_19_o> created at line 140.
    Found 1-bit tristate buffer for signal <scl> created at line 242
    Found 1-bit tristate buffer for signal <sda> created at line 243
    Found 7-bit comparator lessequal for signal <GND_24_o_count[6]_LessThan_5_o> created at line 84
    Found 7-bit comparator greater for signal <count[6]_GND_24_o_LessThan_6_o> created at line 87
    Found 7-bit comparator greater for signal <GND_24_o_count[6]_LessThan_7_o> created at line 87
    Found 7-bit comparator greater for signal <count[6]_GND_24_o_LessThan_8_o> created at line 90
    Found 7-bit comparator greater for signal <PWR_24_o_count[6]_LessThan_9_o> created at line 90
    Found 8-bit comparator equal for signal <addr_rw[7]_addr[6]_equal_43_o> created at line 196
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master> synthesized.

Synthesizing Unit <Display>.
    Related source file is "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\Display.v".
    Summary:
	no macro.
Unit <Display> synthesized.

Synthesizing Unit <MUX4x1>.
    Related source file is "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\Mux4x1.v".
    Found 4x4-bit Read Only RAM for signal <an>
    Found 4-bit 4-to-1 multiplexer for signal <OUT> created at line 30.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <MUX4x1> synthesized.

Synthesizing Unit <Deco>.
    Related source file is "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\Deco.v".
    Found 16x8-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <Deco> synthesized.

Synthesizing Unit <Contador>.
    Related source file is "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\Contador.v".
    Found 2-bit register for signal <Out>.
    Found 2-bit adder for signal <Out[1]_GND_31_o_add_1_OUT> created at line 11.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <Contador> synthesized.

Synthesizing Unit <Conta2>.
    Related source file is "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\Conta2.v".
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_32_o_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <Conta2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 24-bit adder                                          : 1
 3-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Registers                                            : 17
 1-bit register                                        : 9
 16-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 1
 3-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 16
 1-bit latch                                           : 16
# Comparators                                          : 6
 7-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 19
 1-bit 8-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <addr_rw_1> in Unit <master> is equivalent to the following 3 FFs/Latches, which will be removed : <addr_rw_2> <addr_rw_4> <addr_rw_7> 
INFO:Xst:2261 - The FF/Latch <addr_rw_3> in Unit <master> is equivalent to the following 2 FFs/Latches, which will be removed : <addr_rw_5> <addr_rw_6> 
WARNING:Xst:1710 - FF/Latch <addr_rw_1> (without init value) has a constant value of 1 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_rw_3> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Conta2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Conta2> synthesized (advanced).

Synthesizing (advanced) Unit <ContaActualiza>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ContaActualiza> synthesized (advanced).

Synthesizing (advanced) Unit <Contador>.
The following registers are absorbed into counter <Out>: 1 register on signal <Out>.
Unit <Contador> synthesized (advanced).

Synthesizing (advanced) Unit <Deco>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <Deco> synthesized (advanced).

Synthesizing (advanced) Unit <MUX4x1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SEL>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an>            |          |
    -----------------------------------------------------------------------
Unit <MUX4x1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 3-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Comparators                                          : 6
 7-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 19
 1-bit 8-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <addr_rw_1> (without init value) has a constant value of 1 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_rw_2> (without init value) has a constant value of 1 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_rw_3> (without init value) has a constant value of 0 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_rw_4> (without init value) has a constant value of 1 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_rw_5> (without init value) has a constant value of 0 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_rw_6> (without init value) has a constant value of 0 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_rw_7> (without init value) has a constant value of 1 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <master/FSM_1> on signal <state[1:4]> with user encoding.
----------------------
 State    | Encoding
----------------------
 ready    | 0000
 start    | 0001
 command  | 0010
 slv_ack1 | 0011
 wr       | 0100
 rd       | 0101
 slv_ack2 | 0110
 mstr_ack | 0111
 stop     | 1000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inteligencia/FSM_0> on signal <PRE[1:13]> with one-hot encoding.
------------------------
 State | Encoding
------------------------
 0000  | 0000000000001
 0001  | 0000000000010
 0010  | 0000000000100
 0011  | 0000000001000
 0100  | 0000000010000
 0101  | 0000000100000
 0110  | 0000001000000
 0111  | 0000010000000
 1011  | 0000100000000
 1001  | 0001000000000
 1000  | 0010000000000
 1100  | 0100000000000
 1101  | 1000000000000
------------------------
WARNING:Xst:2677 - Node <master/ack_error> of sequential type is unconnected in block <TopClock>.

Optimizing unit <TopClock> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopClock, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 94
 Flip-Flops                                            : 94

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopClock.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 241
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 38
#      LUT2                        : 17
#      LUT3                        : 10
#      LUT4                        : 13
#      LUT5                        : 17
#      LUT6                        : 56
#      MUXCY                       : 38
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 110
#      FD                          : 1
#      FDC                         : 13
#      FDC_1                       : 12
#      FDCE                        : 8
#      FDE                         : 11
#      FDP                         : 1
#      FDP_1                       : 1
#      FDPE                        : 4
#      FDR                         : 41
#      FDRE                        : 2
#      LD                          : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 2
#      IOBUF                       : 2
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             110  out of  18224     0%  
 Number of Slice LUTs:                  156  out of   9112     1%  
    Number used as Logic:               156  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    180
   Number with an unused Flip Flop:      70  out of    180    38%  
   Number with an unused LUT:            24  out of    180    13%  
   Number of fully used LUT-FF pairs:    86  out of    180    47%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
clk                                | BUFGP                   | 1     |
clk2                               | BUFG                    | 93    |
inteligencia/PRE_FSM_FFd4          | NONE(inteligencia/LSB_0)| 8     |
inteligencia/PRE_FSM_FFd10         | NONE(inteligencia/MSB_0)| 8     |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.009ns (Maximum Frequency: 142.670MHz)
   Minimum input arrival time before clock: 5.236ns
   Maximum output required time after clock: 6.244ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.456ns (frequency: 686.884MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.456ns (Levels of Logic = 0)
  Source:            clk2 (FF)
  Destination:       clk2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk2 to clk2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  clk2 (clk2)
     FDR:R                     0.430          clk2
    ----------------------------------------
    Total                      1.456ns (0.877ns logic, 0.579ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk2'
  Clock period: 7.009ns (frequency: 142.670MHz)
  Total number of paths / destination ports: 1970 / 139
-------------------------------------------------------------------------
Delay:               3.505ns (Levels of Logic = 4)
  Source:            inteligencia/PRE_FSM_FFd10 (FF)
  Destination:       master/state_FSM_FFd4 (FF)
  Source Clock:      clk2 falling
  Destination Clock: clk2 rising

  Data Path: inteligencia/PRE_FSM_FFd10 to master/state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           18   0.447   1.050  inteligencia/PRE_FSM_FFd10 (inteligencia/PRE_FSM_FFd10)
     LUT6:I5->O            1   0.205   0.000  inteligencia/PRE__n0135<0>_SW1_F (N58)
     MUXF7:I0->O           1   0.131   0.580  inteligencia/PRE__n0135<0>_SW1 (N28)
     LUT6:I5->O            1   0.205   0.580  master/state_FSM_FFd4-In1 (master/state_FSM_FFd4-In1)
     LUT6:I5->O            1   0.205   0.000  master/state_FSM_FFd4-In5 (master/state_FSM_FFd4-In)
     FDC:D                     0.102          master/state_FSM_FFd4
    ----------------------------------------
    Total                      3.505ns (1.295ns logic, 2.210ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk2'
  Total number of paths / destination ports: 114 / 106
-------------------------------------------------------------------------
Offset:              5.236ns (Levels of Logic = 4)
  Source:            rw (PAD)
  Destination:       master/sda_int (FF)
  Destination Clock: clk2 rising

  Data Path: rw to master/sda_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.745  rw_IBUF (rw_IBUF)
     LUT2:I1->O            4   0.205   0.931  master/addr_rw[7]_addr[6]_equal_43_o1 (master/addr_rw[7]_addr[6]_equal_43_o1)
     LUT6:I2->O            1   0.203   0.827  inteligencia/PRE__n0135<0>_SW7 (N37)
     LUT6:I2->O            1   0.203   0.579  master/_n0246_inv1 (master/_n0246_inv)
     FDPE:CE                   0.322          master/sda_int
    ----------------------------------------
    Total                      5.236ns (2.155ns logic, 3.081ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk2'
  Total number of paths / destination ports: 72 / 13
-------------------------------------------------------------------------
Offset:              6.244ns (Levels of Logic = 3)
  Source:            _i000003/conta/Out_0 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk2 rising

  Data Path: _i000003/conta/Out_0 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   1.221  _i000003/conta/Out_0 (_i000003/conta/Out_0)
     LUT6:I0->O            7   0.203   1.021  _i000003/mux/Mmux_OUT11 (_i000003/OUT<0>)
     LUT4:I0->O            1   0.203   0.579  _i000003/deco_b/Mram_out111 (seg_1_OBUF)
     OBUF:I->O                 2.571          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      6.244ns (3.424ns logic, 2.820ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inteligencia/PRE_FSM_FFd10'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              5.901ns (Levels of Logic = 3)
  Source:            inteligencia/MSB_0 (LATCH)
  Destination:       seg<6> (PAD)
  Source Clock:      inteligencia/PRE_FSM_FFd10 falling

  Data Path: inteligencia/MSB_0 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.827  inteligencia/MSB_0 (inteligencia/MSB_0)
     LUT6:I2->O            7   0.203   1.021  _i000003/mux/Mmux_OUT11 (_i000003/OUT<0>)
     LUT4:I0->O            1   0.203   0.579  _i000003/deco_b/Mram_out111 (seg_1_OBUF)
     OBUF:I->O                 2.571          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      5.901ns (3.475ns logic, 2.426ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inteligencia/PRE_FSM_FFd4'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              5.884ns (Levels of Logic = 3)
  Source:            inteligencia/LSB_0 (LATCH)
  Destination:       seg<6> (PAD)
  Source Clock:      inteligencia/PRE_FSM_FFd4 falling

  Data Path: inteligencia/LSB_0 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.808  inteligencia/LSB_0 (inteligencia/LSB_0)
     LUT6:I3->O            7   0.205   1.021  _i000003/mux/Mmux_OUT11 (_i000003/OUT<0>)
     LUT4:I0->O            1   0.203   0.579  _i000003/deco_b/Mram_out111 (seg_1_OBUF)
     OBUF:I->O                 2.571          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      5.884ns (3.477ns logic, 2.407ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.456|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk2           |    6.285|    3.505|    2.866|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock inteligencia/PRE_FSM_FFd10
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk2           |         |         |    1.100|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock inteligencia/PRE_FSM_FFd4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk2           |         |         |    1.100|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.96 secs
 
--> 

Total memory usage is 266628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   65 (   0 filtered)
Number of infos    :    6 (   0 filtered)

