# do Dec2_4EnDemo.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:10 on Feb 19,2019
# vlog -work work Dec2_4EnDemo.vo 
# -- Compiling module Dec2_4En
# 
# Top level modules:
# 	Dec2_4En
# End time: 14:12:11 on Feb 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:11 on Feb 19,2019
# vlog -work work Dec2_4En_1.vwf.vt 
# -- Compiling module Dec2_4En_vlg_vec_tst
# 
# Top level modules:
# 	Dec2_4En_vlg_vec_tst
# End time: 14:12:11 on Feb 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Dec2_4En_vlg_vec_tst 
# Start time: 14:12:12 on Feb 19,2019
# Loading work.Dec2_4En_vlg_vec_tst
# Loading work.Dec2_4En
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#23
# ** Note: $stop    : Dec2_4En_1.vwf.vt(46)
#    Time: 1 us  Iteration: 0  Instance: /Dec2_4En_vlg_vec_tst
# Break in Module Dec2_4En_vlg_vec_tst at Dec2_4En_1.vwf.vt line 46
# Stopped at Dec2_4En_1.vwf.vt line 46
# End time: 14:12:13 on Feb 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
