Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Oct 21 22:01:20 2021
| Host         : DESKTOP-PQJ8FTT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DataCompare8_control_sets_placed.rpt
| Design       : DataCompare8
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+----------------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------+---------------+----------------------------+------------------+----------------+
|  d2/oData_reg[1]/G0 |               |                            |                1 |              1 |
|  d2/oData_reg[0]/G0 |               |                            |                1 |              1 |
|  d1/oData_reg[1]/G0 |               |                            |                1 |              1 |
|  d1/oData_reg[0]/G0 |               |                            |                1 |              1 |
|  d1/oData12_in_0    |               | d1/oData_reg[2]_i_2__0_n_0 |                1 |              1 |
|  d1/E[0]            |               | d1/AR[1]                   |                1 |              1 |
+---------------------+---------------+----------------------------+------------------+----------------+


