// Seed: 2087210892
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  and primCall (id_2, id_6, id_3, id_4, id_1);
  module_2 modCall_1 (
      id_4,
      id_2,
      id_5,
      id_4,
      id_6,
      id_4,
      id_4,
      id_1,
      id_3,
      id_5,
      id_4,
      id_5,
      id_5,
      id_1,
      id_3,
      id_2
  );
  input wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd49
) (
    _id_1[-1 :-1]
);
  inout logic [7:0] _id_1;
  wire [id_1 : id_1] id_2, id_3;
  logic id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wand id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_17;
  logic id_18;
  ;
  assign id_17 = id_11;
  wire id_19, id_20;
  wire  id_21;
  logic id_22;
  assign id_6 = 1;
endmodule : SymbolIdentifier
