

================================================================
== Vivado HLS Report for 'fetch'
================================================================
* Date:           Thu Jun 20 10:10:49 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vta_fetch
* Solution:       soln
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.00 ns | 6.125 ns |   0.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INSN_DECODE  |        ?|        ?|         5|          1|          1|     ?|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 14 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%insns_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %insns_V)"   --->   Operation 15 'read' 'insns_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%insn_count_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %insn_count)"   --->   Operation 16 'read' 'insn_count_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%insns_V1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %insns_V_read, i32 4, i32 31)"   --->   Operation 17 'partselect' 'insns_V1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.12>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = zext i28 %insns_V1 to i64"   --->   Operation 18 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ins_port_addr = getelementptr i128* %ins_port, i64 %empty"   --->   Operation 19 'getelementptr' 'ins_port_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [7/7] (6.12ns)   --->   "%ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ins_port_addr, i32 %insn_count_read)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:148]   --->   Operation 20 'readreq' 'ins_port_addr_rd_req' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 6.12>
ST_3 : Operation 21 [6/7] (6.12ns)   --->   "%ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ins_port_addr, i32 %insn_count_read)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:148]   --->   Operation 21 'readreq' 'ins_port_addr_rd_req' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 6.12>
ST_4 : Operation 22 [5/7] (6.12ns)   --->   "%ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ins_port_addr, i32 %insn_count_read)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:148]   --->   Operation 22 'readreq' 'ins_port_addr_rd_req' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 6.12>
ST_5 : Operation 23 [4/7] (6.12ns)   --->   "%ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ins_port_addr, i32 %insn_count_read)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:148]   --->   Operation 23 'readreq' 'ins_port_addr_rd_req' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 6.12>
ST_6 : Operation 24 [3/7] (6.12ns)   --->   "%ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ins_port_addr, i32 %insn_count_read)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:148]   --->   Operation 24 'readreq' 'ins_port_addr_rd_req' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 6.12>
ST_7 : Operation 25 [2/7] (6.12ns)   --->   "%ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ins_port_addr, i32 %insn_count_read)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:148]   --->   Operation 25 'readreq' 'ins_port_addr_rd_req' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 6.12>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %ins_port), !map !228"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %insn_count), !map !234"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %load_queue_V_V), !map !240"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %gemm_queue_V_V), !map !244"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %store_queue_V_V), !map !248"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @fetch_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %insn_count, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [3 x i8]* @p_str3, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:138]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ins_port, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:139]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %insns_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:139]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %load_queue_V_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:140]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %gemm_queue_V_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:141]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %store_queue_V_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:142]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:143]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/7] (6.12ns)   --->   "%ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ins_port_addr, i32 %insn_count_read)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:148]   --->   Operation 39 'readreq' 'ins_port_addr_rd_req' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 40 [1/1] (1.76ns)   --->   "br label %1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:145]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%pc_0 = phi i32 [ 0, %0 ], [ %pc, %INSN_DECODE_end ]"   --->   Operation 41 'phi' 'pc_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln145 = icmp eq i32 %pc_0, %insn_count_read" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:145]   --->   Operation 42 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 43 [1/1] (2.55ns)   --->   "%pc = add nsw i32 %pc_0, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:145]   --->   Operation 43 'add' 'pc' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln145, label %10, label %INSN_DECODE_begin" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:145]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.12>
ST_10 : Operation 45 [1/1] (6.12ns)   --->   "%raw_insn = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ins_port_addr)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:148]   --->   Operation 45 'read' 'raw_insn' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%opcode_V = trunc i128 %raw_insn to i3" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:152]   --->   Operation 46 'trunc' 'opcode_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%memory_type_V = call i3 @_ssdm_op_PartSelect.i3.i128.i32.i32(i128 %raw_insn, i32 7, i32 9)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:153]   --->   Operation 47 'partselect' 'memory_type_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.60>
ST_11 : Operation 48 [1/1] (1.13ns)   --->   "%icmp_ln879 = icmp eq i3 %opcode_V, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:155]   --->   Operation 48 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %2, label %3" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:155]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (1.13ns)   --->   "%icmp_ln879_1 = icmp eq i3 %opcode_V, 0" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:157]   --->   Operation 50 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln879)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %4, label %8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:157]   --->   Operation 51 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (1.65ns)   --->   "%add_ln158 = add i3 %memory_type_V, -1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:158]   --->   Operation 52 'add' 'add_ln158' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln158, i32 1, i32 2)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:158]   --->   Operation 53 'partselect' 'tmp' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.95ns)   --->   "%icmp_ln158 = icmp eq i2 %tmp, 0" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:158]   --->   Operation 54 'icmp' 'icmp_ln158' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln158, label %5, label %6" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:158]   --->   Operation 55 'br' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 56 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P(i128* %gemm_queue_V_V, i128 %raw_insn)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:164]   --->   Operation 56 'write' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 57 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P(i128* %gemm_queue_V_V, i128 %raw_insn)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:161]   --->   Operation 57 'write' <Predicate = (!icmp_ln879 & icmp_ln879_1 & !icmp_ln158)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 58 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P(i128* %load_queue_V_V, i128 %raw_insn)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:159]   --->   Operation 58 'write' <Predicate = (!icmp_ln879 & icmp_ln879_1 & icmp_ln158)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 59 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P(i128* %store_queue_V_V, i128 %raw_insn)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:156]   --->   Operation 59 'write' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:145]   --->   Operation 60 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:145]   --->   Operation 61 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:146]   --->   Operation 62 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P(i128* %gemm_queue_V_V, i128 %raw_insn)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:164]   --->   Operation 63 'write' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 64 'br' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_13 : Operation 65 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P(i128* %gemm_queue_V_V, i128 %raw_insn)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:161]   --->   Operation 65 'write' <Predicate = (!icmp_ln879 & icmp_ln879_1 & !icmp_ln158)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 66 'br' <Predicate = (!icmp_ln879 & icmp_ln879_1 & !icmp_ln158)> <Delay = 0.00>
ST_13 : Operation 67 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P(i128* %load_queue_V_V, i128 %raw_insn)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:159]   --->   Operation 67 'write' <Predicate = (!icmp_ln879 & icmp_ln879_1 & icmp_ln158)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "br label %7" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:160]   --->   Operation 68 'br' <Predicate = (!icmp_ln879 & icmp_ln879_1 & icmp_ln158)> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "br label %9" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:163]   --->   Operation 69 'br' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "br label %INSN_DECODE_end"   --->   Operation 70 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_13 : Operation 71 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P(i128* %store_queue_V_V, i128 %raw_insn)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:156]   --->   Operation 71 'write' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "br label %INSN_DECODE_end" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:157]   --->   Operation 72 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:166]   --->   Operation 73 'specregionend' 'empty_8' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "br label %1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:145]   --->   Operation 74 'br' <Predicate = (!icmp_ln145)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:167]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ins_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ insn_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ insns_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load_queue_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ gemm_queue_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ store_queue_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
insns_V_read         (read           ) [ 000000000000000]
insn_count_read      (read           ) [ 001111111111110]
insns_V1             (partselect     ) [ 001000000000000]
empty                (zext           ) [ 000000000000000]
ins_port_addr        (getelementptr  ) [ 000111111111110]
specbitsmap_ln0      (specbitsmap    ) [ 000000000000000]
specbitsmap_ln0      (specbitsmap    ) [ 000000000000000]
specbitsmap_ln0      (specbitsmap    ) [ 000000000000000]
specbitsmap_ln0      (specbitsmap    ) [ 000000000000000]
specbitsmap_ln0      (specbitsmap    ) [ 000000000000000]
spectopmodule_ln0    (spectopmodule  ) [ 000000000000000]
specinterface_ln138  (specinterface  ) [ 000000000000000]
specinterface_ln139  (specinterface  ) [ 000000000000000]
specinterface_ln139  (specinterface  ) [ 000000000000000]
specinterface_ln140  (specinterface  ) [ 000000000000000]
specinterface_ln141  (specinterface  ) [ 000000000000000]
specinterface_ln142  (specinterface  ) [ 000000000000000]
specinterface_ln143  (specinterface  ) [ 000000000000000]
ins_port_addr_rd_req (readreq        ) [ 000000000000000]
br_ln145             (br             ) [ 000000001111110]
pc_0                 (phi            ) [ 000000000100000]
icmp_ln145           (icmp           ) [ 000000000111110]
pc                   (add            ) [ 000000001111110]
br_ln145             (br             ) [ 000000000000000]
raw_insn             (read           ) [ 000000000101110]
opcode_V             (trunc          ) [ 000000000101000]
memory_type_V        (partselect     ) [ 000000000101000]
icmp_ln879           (icmp           ) [ 000000000111110]
br_ln155             (br             ) [ 000000000000000]
icmp_ln879_1         (icmp           ) [ 000000000111110]
br_ln157             (br             ) [ 000000000000000]
add_ln158            (add            ) [ 000000000000000]
tmp                  (partselect     ) [ 000000000000000]
icmp_ln158           (icmp           ) [ 000000000100110]
br_ln158             (br             ) [ 000000000000000]
specloopname_ln145   (specloopname   ) [ 000000000000000]
tmp_1                (specregionbegin) [ 000000000000000]
specpipeline_ln146   (specpipeline   ) [ 000000000000000]
write_ln164          (write          ) [ 000000000000000]
br_ln0               (br             ) [ 000000000000000]
write_ln161          (write          ) [ 000000000000000]
br_ln0               (br             ) [ 000000000000000]
write_ln159          (write          ) [ 000000000000000]
br_ln160             (br             ) [ 000000000000000]
br_ln163             (br             ) [ 000000000000000]
br_ln0               (br             ) [ 000000000000000]
write_ln156          (write          ) [ 000000000000000]
br_ln157             (br             ) [ 000000000000000]
empty_8              (specregionend  ) [ 000000000000000]
br_ln145             (br             ) [ 000000001111110]
ret_ln167            (ret            ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ins_port">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ins_port"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="insn_count">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="insn_count"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="insns_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="insns_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="load_queue_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_queue_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gemm_queue_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemm_queue_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="store_queue_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_queue_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fetch_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="insns_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="insns_V_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="insn_count_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="insn_count_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_readreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="1"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="ins_port_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="raw_insn_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="128" slack="0"/>
<pin id="112" dir="0" index="1" bw="128" slack="8"/>
<pin id="113" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="raw_insn/10 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="128" slack="0"/>
<pin id="118" dir="0" index="2" bw="128" slack="2"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln164/12 write_ln161/12 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="0"/>
<pin id="125" dir="0" index="2" bw="128" slack="2"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln159/12 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="128" slack="0"/>
<pin id="132" dir="0" index="2" bw="128" slack="2"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln156/12 "/>
</bind>
</comp>

<comp id="136" class="1005" name="pc_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pc_0 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="pc_0_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pc_0/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="insns_V1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="28" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="0" index="3" bw="6" slack="0"/>
<pin id="152" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="insns_V1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="empty_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="28" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ins_port_addr_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="128" slack="0"/>
<pin id="162" dir="0" index="1" bw="28" slack="0"/>
<pin id="163" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ins_port_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln145_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="8"/>
<pin id="170" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="pc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pc/9 "/>
</bind>
</comp>

<comp id="178" class="1004" name="opcode_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="128" slack="0"/>
<pin id="180" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="opcode_V/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="memory_type_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="128" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="0" index="3" bw="5" slack="0"/>
<pin id="187" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="memory_type_V/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln879_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="1"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/11 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln879_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="1"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/11 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln158_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="1"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="0" index="3" bw="3" slack="0"/>
<pin id="212" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln158_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158/11 "/>
</bind>
</comp>

<comp id="223" class="1005" name="insn_count_read_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="insn_count_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="insns_V1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="28" slack="1"/>
<pin id="231" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="insns_V1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="ins_port_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="128" slack="1"/>
<pin id="236" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="ins_port_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="icmp_ln145_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="4"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln145 "/>
</bind>
</comp>

<comp id="244" class="1005" name="pc_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pc "/>
</bind>
</comp>

<comp id="249" class="1005" name="raw_insn_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="128" slack="2"/>
<pin id="251" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="raw_insn "/>
</bind>
</comp>

<comp id="256" class="1005" name="opcode_V_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="opcode_V "/>
</bind>
</comp>

<comp id="262" class="1005" name="memory_type_V_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="1"/>
<pin id="264" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="memory_type_V "/>
</bind>
</comp>

<comp id="267" class="1005" name="icmp_ln879_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln879_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln158_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln158 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="78" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="78" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="78" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="92" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="160" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="171"><net_src comp="140" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="140" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="110" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="110" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="64" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="70" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="72" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="202" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="74" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="221"><net_src comp="207" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="76" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="98" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="232"><net_src comp="147" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="237"><net_src comp="160" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="243"><net_src comp="167" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="172" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="252"><net_src comp="110" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="259"><net_src comp="178" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="265"><net_src comp="182" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="270"><net_src comp="192" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="197" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="217" pin="2"/><net_sink comp="275" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: load_queue_V_V | {13 }
	Port: gemm_queue_V_V | {13 }
	Port: store_queue_V_V | {13 }
 - Input state : 
	Port: fetch : ins_port | {2 3 4 5 6 7 8 10 }
	Port: fetch : insn_count | {1 }
	Port: fetch : insns_V | {1 }
  - Chain level:
	State 1
	State 2
		ins_port_addr : 1
		ins_port_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln145 : 1
		pc : 1
		br_ln145 : 2
	State 10
	State 11
		br_ln155 : 1
		br_ln157 : 1
		tmp : 1
		icmp_ln158 : 2
		br_ln158 : 3
	State 12
	State 13
		empty_8 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |          pc_fu_172         |    0    |    39   |
|          |      add_ln158_fu_202      |    0    |    12   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln145_fu_167     |    0    |    18   |
|   icmp   |      icmp_ln879_fu_192     |    0    |    9    |
|          |     icmp_ln879_1_fu_197    |    0    |    9    |
|          |      icmp_ln158_fu_217     |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |   insns_V_read_read_fu_92  |    0    |    0    |
|   read   | insn_count_read_read_fu_98 |    0    |    0    |
|          |    raw_insn_read_fu_110    |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |     grp_readreq_fu_104     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      grp_write_fu_115      |    0    |    0    |
|   write  |      grp_write_fu_122      |    0    |    0    |
|          |      grp_write_fu_129      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       insns_V1_fu_147      |    0    |    0    |
|partselect|    memory_type_V_fu_182    |    0    |    0    |
|          |         tmp_fu_207         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        empty_fu_157        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |       opcode_V_fu_178      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    95   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   icmp_ln145_reg_240  |    1   |
|   icmp_ln158_reg_275  |    1   |
|  icmp_ln879_1_reg_271 |    1   |
|   icmp_ln879_reg_267  |    1   |
| ins_port_addr_reg_234 |   128  |
|insn_count_read_reg_223|   32   |
|    insns_V1_reg_229   |   28   |
| memory_type_V_reg_262 |    3   |
|    opcode_V_reg_256   |    3   |
|      pc_0_reg_136     |   32   |
|       pc_reg_244      |   32   |
|    raw_insn_reg_249   |   128  |
+-----------------------+--------+
|         Total         |   390  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_104 |  p1  |   2  |  128 |   256  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   256  ||  1.769  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   95   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   390  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   390  |   104  |
+-----------+--------+--------+--------+
