
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 15.82

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: regs[3043]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[3043]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ regs[3043]$_DFF_P_/CK (DFF_X1)
     5    5.41    0.01    0.08    0.08 v regs[3043]$_DFF_P_/Q (DFF_X1)
                                         regs[3043] (net)
                  0.01    0.00    0.08 v _45995_/A1 (NAND2_X1)
     1    1.73    0.01    0.01    0.10 ^ _45995_/ZN (NAND2_X1)
                                         _16250_ (net)
                  0.01    0.00    0.10 ^ _45996_/A (OAI21_X1)
     1    1.10    0.01    0.01    0.11 v _45996_/ZN (OAI21_X1)
                                         regs_nxt[3043] (net)
                  0.01    0.00    0.11 v regs[3043]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ regs[3043]$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_addr[0] (input port clocked by clk)
Endpoint: mask[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
     1   23.72    0.00    0.00    6.00 v wr_addr[0] (in)
                                         wr_addr[0] (net)
                  0.00    0.00    6.00 v input149/A (BUF_X32)
     1   59.28    0.00    0.02    6.02 v input149/Z (BUF_X32)
                                         net149 (net)
                  0.06    0.05    6.07 v wire2374/A (BUF_X16)
     1   67.40    0.01    0.05    6.11 v wire2374/Z (BUF_X16)
                                         net2374 (net)
                  0.07    0.06    6.17 v wire2373/A (BUF_X32)
    86  255.29    0.01    0.05    6.22 v wire2373/Z (BUF_X32)
                                         net2373 (net)
                  0.18    0.15    6.36 v max_length2372/A (BUF_X32)
   108  300.22    0.01    0.08    6.44 v max_length2372/Z (BUF_X32)
                                         net2372 (net)
                  0.09    0.08    6.51 v max_length2366/A (BUF_X32)
    57  215.68    0.01    0.05    6.57 v max_length2366/Z (BUF_X32)
                                         net2366 (net)
                  0.10    0.08    6.65 v wire2365/A (BUF_X32)
    46  205.98    0.01    0.05    6.70 v wire2365/Z (BUF_X32)
                                         net2365 (net)
                  0.19    0.16    6.86 v max_length2363/A (BUF_X32)
   156  464.28    0.02    0.08    6.94 v max_length2363/Z (BUF_X32)
                                         net2363 (net)
                  0.13    0.11    7.05 v max_length2360/A (BUF_X32)
   170  392.90    0.01    0.06    7.11 v max_length2360/Z (BUF_X32)
                                         net2360 (net)
                  0.06    0.05    7.16 v max_length2359/A (BUF_X32)
   113  244.63    0.01    0.05    7.21 v max_length2359/Z (BUF_X32)
                                         net2359 (net)
                  0.02    0.02    7.22 v _35811_/A1 (NOR3_X4)
    16   49.47    0.10    0.12    7.34 ^ _35811_/ZN (NOR3_X4)
                                         _08368_ (net)
                  0.10    0.01    7.35 ^ max_cap1894/A (BUF_X8)
    12   63.29    0.02    0.04    7.39 ^ max_cap1894/Z (BUF_X8)
                                         net1894 (net)
                  0.03    0.02    7.41 ^ wire1893/A (BUF_X8)
     4   62.87    0.01    0.03    7.44 ^ wire1893/Z (BUF_X8)
                                         net1893 (net)
                  0.07    0.06    7.50 ^ max_cap1892/A (BUF_X8)
    16   62.79    0.01    0.04    7.53 ^ max_cap1892/Z (BUF_X8)
                                         net1892 (net)
                  0.03    0.02    7.55 ^ max_cap1891/A (BUF_X8)
    10   40.74    0.01    0.03    7.58 ^ max_cap1891/Z (BUF_X8)
                                         net1891 (net)
                  0.01    0.00    7.59 ^ max_cap1890/A (BUF_X8)
    12   43.44    0.01    0.03    7.61 ^ max_cap1890/Z (BUF_X8)
                                         net1890 (net)
                  0.01    0.01    7.62 ^ max_cap1889/A (BUF_X8)
     8   39.58    0.01    0.03    7.65 ^ max_cap1889/Z (BUF_X8)
                                         net1889 (net)
                  0.02    0.01    7.66 ^ _35815_/A2 (NAND2_X4)
     5   57.82    0.04    0.03    7.69 v _35815_/ZN (NAND2_X4)
                                         _08371_ (net)
                  0.06    0.04    7.73 v wire1767/A (BUF_X16)
    12   69.23    0.01    0.04    7.77 v wire1767/Z (BUF_X16)
                                         net1767 (net)
                  0.06    0.05    7.82 v _35818_/S (MUX2_X2)
     1   55.41    0.03    0.09    7.91 v _35818_/Z (MUX2_X2)
                                         net428 (net)
                  0.07    0.05    7.96 v wire1536/A (BUF_X16)
     1   51.43    0.01    0.05    8.01 v wire1536/Z (BUF_X16)
                                         net1536 (net)
                  0.05    0.04    8.05 v wire1535/A (BUF_X16)
     1   55.12    0.01    0.04    8.09 v wire1535/Z (BUF_X16)
                                         net1535 (net)
                  0.05    0.04    8.13 v output428/A (BUF_X1)
     1    0.11    0.01    0.04    8.18 v output428/Z (BUF_X1)
                                         mask[11] (net)
                  0.01    0.00    8.18 v mask[11] (out)
                                  8.18   data arrival time

                  0.00   30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                          0.00   30.00   clock reconvergence pessimism
                         -6.00   24.00   output external delay
                                 24.00   data required time
-----------------------------------------------------------------------------
                                 24.00   data required time
                                 -8.18   data arrival time
-----------------------------------------------------------------------------
                                 15.82   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_addr[0] (input port clocked by clk)
Endpoint: mask[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
     1   23.72    0.00    0.00    6.00 v wr_addr[0] (in)
                                         wr_addr[0] (net)
                  0.00    0.00    6.00 v input149/A (BUF_X32)
     1   59.28    0.00    0.02    6.02 v input149/Z (BUF_X32)
                                         net149 (net)
                  0.06    0.05    6.07 v wire2374/A (BUF_X16)
     1   67.40    0.01    0.05    6.11 v wire2374/Z (BUF_X16)
                                         net2374 (net)
                  0.07    0.06    6.17 v wire2373/A (BUF_X32)
    86  255.29    0.01    0.05    6.22 v wire2373/Z (BUF_X32)
                                         net2373 (net)
                  0.18    0.15    6.36 v max_length2372/A (BUF_X32)
   108  300.22    0.01    0.08    6.44 v max_length2372/Z (BUF_X32)
                                         net2372 (net)
                  0.09    0.08    6.51 v max_length2366/A (BUF_X32)
    57  215.68    0.01    0.05    6.57 v max_length2366/Z (BUF_X32)
                                         net2366 (net)
                  0.10    0.08    6.65 v wire2365/A (BUF_X32)
    46  205.98    0.01    0.05    6.70 v wire2365/Z (BUF_X32)
                                         net2365 (net)
                  0.19    0.16    6.86 v max_length2363/A (BUF_X32)
   156  464.28    0.02    0.08    6.94 v max_length2363/Z (BUF_X32)
                                         net2363 (net)
                  0.13    0.11    7.05 v max_length2360/A (BUF_X32)
   170  392.90    0.01    0.06    7.11 v max_length2360/Z (BUF_X32)
                                         net2360 (net)
                  0.06    0.05    7.16 v max_length2359/A (BUF_X32)
   113  244.63    0.01    0.05    7.21 v max_length2359/Z (BUF_X32)
                                         net2359 (net)
                  0.02    0.02    7.22 v _35811_/A1 (NOR3_X4)
    16   49.47    0.10    0.12    7.34 ^ _35811_/ZN (NOR3_X4)
                                         _08368_ (net)
                  0.10    0.01    7.35 ^ max_cap1894/A (BUF_X8)
    12   63.29    0.02    0.04    7.39 ^ max_cap1894/Z (BUF_X8)
                                         net1894 (net)
                  0.03    0.02    7.41 ^ wire1893/A (BUF_X8)
     4   62.87    0.01    0.03    7.44 ^ wire1893/Z (BUF_X8)
                                         net1893 (net)
                  0.07    0.06    7.50 ^ max_cap1892/A (BUF_X8)
    16   62.79    0.01    0.04    7.53 ^ max_cap1892/Z (BUF_X8)
                                         net1892 (net)
                  0.03    0.02    7.55 ^ max_cap1891/A (BUF_X8)
    10   40.74    0.01    0.03    7.58 ^ max_cap1891/Z (BUF_X8)
                                         net1891 (net)
                  0.01    0.00    7.59 ^ max_cap1890/A (BUF_X8)
    12   43.44    0.01    0.03    7.61 ^ max_cap1890/Z (BUF_X8)
                                         net1890 (net)
                  0.01    0.01    7.62 ^ max_cap1889/A (BUF_X8)
     8   39.58    0.01    0.03    7.65 ^ max_cap1889/Z (BUF_X8)
                                         net1889 (net)
                  0.02    0.01    7.66 ^ _35815_/A2 (NAND2_X4)
     5   57.82    0.04    0.03    7.69 v _35815_/ZN (NAND2_X4)
                                         _08371_ (net)
                  0.06    0.04    7.73 v wire1767/A (BUF_X16)
    12   69.23    0.01    0.04    7.77 v wire1767/Z (BUF_X16)
                                         net1767 (net)
                  0.06    0.05    7.82 v _35818_/S (MUX2_X2)
     1   55.41    0.03    0.09    7.91 v _35818_/Z (MUX2_X2)
                                         net428 (net)
                  0.07    0.05    7.96 v wire1536/A (BUF_X16)
     1   51.43    0.01    0.05    8.01 v wire1536/Z (BUF_X16)
                                         net1536 (net)
                  0.05    0.04    8.05 v wire1535/A (BUF_X16)
     1   55.12    0.01    0.04    8.09 v wire1535/Z (BUF_X16)
                                         net1535 (net)
                  0.05    0.04    8.13 v output428/A (BUF_X1)
     1    0.11    0.01    0.04    8.18 v output428/Z (BUF_X1)
                                         mask[11] (net)
                  0.01    0.00    8.18 v mask[11] (out)
                                  8.18   data arrival time

                  0.00   30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                          0.00   30.00   clock reconvergence pessimism
                         -6.00   24.00   output external delay
                                 24.00   data required time
-----------------------------------------------------------------------------
                                 24.00   data required time
                                 -8.18   data arrival time
-----------------------------------------------------------------------------
                                 15.82   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_41650_/ZN                            106.81  118.19  -11.38 (VIOLATED)
_41674_/ZN                             63.32   66.92   -3.59 (VIOLATED)


==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.06289172172546387

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3168

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
-11.383926391601562

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1066

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: regs[3655]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[1479]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ regs[3655]$_DFF_P_/CK (DFF_X1)
   0.09    0.09 v regs[3655]$_DFF_P_/Q (DFF_X1)
   0.06    0.14 v _40415_/Z (MUX2_X1)
   0.06    0.20 v _40416_/Z (MUX2_X1)
   0.06    0.26 v _40417_/Z (MUX2_X1)
   0.14    0.41 ^ _40428_/ZN (AOI222_X2)
   0.08    0.49 v _40444_/ZN (OAI221_X2)
   0.07    0.56 v _42086_/Z (MUX2_X1)
   0.00    0.56 v regs[1479]$_DFF_P_/D (DFF_X1)
           0.56   data arrival time

  30.00   30.00   clock clk (rise edge)
   0.00   30.00   clock network delay (ideal)
   0.00   30.00   clock reconvergence pessimism
          30.00 ^ regs[1479]$_DFF_P_/CK (DFF_X1)
  -0.04   29.96   library setup time
          29.96   data required time
---------------------------------------------------------
          29.96   data required time
          -0.56   data arrival time
---------------------------------------------------------
          29.40   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: regs[3043]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[3043]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ regs[3043]$_DFF_P_/CK (DFF_X1)
   0.08    0.08 v regs[3043]$_DFF_P_/Q (DFF_X1)
   0.01    0.10 ^ _45995_/ZN (NAND2_X1)
   0.01    0.11 v _45996_/ZN (OAI21_X1)
   0.00    0.11 v regs[3043]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ regs[3043]$_DFF_P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
8.1759

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
15.8241

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
193.545665

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.38e-03   3.31e-04   3.24e-04   2.03e-03  26.9%
Combinational          2.31e-03   1.65e-03   1.58e-03   5.54e-03  73.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.69e-03   1.98e-03   1.90e-03   7.57e-03 100.0%
                          48.7%      26.2%      25.1%
