// Seed: 1363060227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_17;
  wire  [  -1  :  -1 'b0 ^  -1  ]  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  , module_0 ,  id_33  ,  id_34  ,  id_35  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_7 = -1;
  integer id_8;
  assign id_6[-1-1] = id_6 ? 1 : 1;
  always @(posedge {1'b0,
    1'd0
  } or posedge -1)
  begin : LABEL_0
    assign id_6 = 1;
  end
  logic id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_8,
      id_5,
      id_1,
      id_5,
      id_5,
      id_7,
      id_5,
      id_8,
      id_2,
      id_8,
      id_5,
      id_7,
      id_3,
      id_5
  );
  assign id_12[-1] = 1'b0;
endmodule
