This project is associated with Western Semiconductor

Modified TileLink based bus architecture connecting a CPU with 2 hardware accelerators and a GPIO.
