#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Mar 12 14:24:44 2023
# Process ID: 19196
# Current directory: C:/Users/austi/CPE 233
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20088 C:\Users\austi\CPE 233\OTTERWRAPPER.xpr
# Log file: C:/Users/austi/CPE 233/vivado.log
# Journal file: C:/Users/austi/CPE 233\vivado.jou
#-----------------------------------------------------------
start_guioopen_project {C:/Users/austi/CPE 233/OTTERWRAPPER.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.oopen_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1232.375 ; gain = 0.000uupdate_compile_order -fileset sources_1elaunch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/austi/CPE -notrace
couldn't read file "C:/Users/austi/CPE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 12 14:27:39 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1232.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1232.375 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1232.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1232.375 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1232.375 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/OTTERWRAPPER.runs/synth_1

launch_runs synth_1 -jobs 10
[Sun Mar 12 19:04:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Mar 12 19:06:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Mar 12 19:09:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-18:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1232.375 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A0D5A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2297.688 ; gain = 1065.312
set_property PROGRAM.FILE {C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A0D5A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A0D5A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.727 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2340.727 ; gain = 0.000
run 78 us
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A0D5A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A0D5A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
save_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2343.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2343.086 ; gain = 0.000
run 78 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2348.859 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2348.859 ; gain = 0.000
save_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2364.898 ; gain = 3.172
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2364.898 ; gain = 3.172
run 78 us
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A0D5A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A0D5A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
run 78 us
run 78 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/OTTERWRAPPER.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Mar 13 12:07:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.762 ; gain = 0.082
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2420.762 ; gain = 0.082
launch_runs impl_1 -jobs 10
[Mon Mar 13 12:09:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Mar 13 12:11:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2481.980 ; gain = 0.891
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2481.980 ; gain = 0.891
run 78 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/OTTERWRAPPER.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Mar 13 12:21:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Mar 13 12:22:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Mar 13 12:24:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/OTTERWRAPPER.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Mar 13 12:26:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Mar 13 12:28:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Mar 13 12:30:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/OTTERWRAPPER.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Mar 13 12:40:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Mar 13 12:41:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Mar 13 12:43:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/austi/CPE 233/OTTERWRAPPER.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2564.977 ; gain = 0.469
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2564.977 ; gain = 0.469
save_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2564.977 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2564.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2567.562 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2567.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2568.918 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2568.918 ; gain = 0.000
run 78 us
run 78 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2568.918 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2568.918 ; gain = 0.000
run 78 us
run 78 us
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A0D5A
save_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/austi/CPE -notrace
couldn't read file "C:/Users/austi/CPE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 13 14:59:08 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2574.406 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2574.406 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/otterMCU_TB.sv} w ]
add_files -fileset sim_1 {{C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/otterMCU_TB.sv}}
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_WRAPPER_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/interrupt_test_hex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_WRAPPER_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrpt_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_WRAPPER_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_WRAPPER_TB_behav xil_defaultlib.OTTER_WRAPPER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.intrpt_and
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_WRAPPER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_WRAPPER_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_WRAPPER_TB_behav -key {Behavioral:sim_1:Functional:OTTER_WRAPPER_TB} -tclbatch {OTTER_WRAPPER_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_WRAPPER_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2583.172 ; gain = 2.609
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_WRAPPER_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2583.172 ; gain = 2.609
run 78 us
run 78 us
set_property top otterMCU_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 13 15:13:02 2023...
