
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.04

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: domain_isolation_on[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ domain_isolation_on[0]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ domain_isolation_on[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: domain_isolate[0] (input port clocked by core_clock)
Endpoint: domain_isolation_on[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ domain_isolate[0] (in)
                                         domain_isolate[0] (net)
                  0.00    0.00    0.20 ^ _268_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.08    0.07    0.27 v _268_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _112_ (net)
                  0.08    0.00    0.27 v _269_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.00    0.04    0.04    0.31 ^ _269_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _016_ (net)
                  0.04    0.00    0.31 ^ domain_isolation_on[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ domain_isolation_on[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: _332_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    31    0.30    0.21    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.21    0.00    0.40 ^ _332_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _332_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: delay_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: delay_counter[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ delay_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.17    0.48    0.48 ^ delay_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         delay_counter[0] (net)
                  0.17    0.00    0.48 ^ _167_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     6    0.05    0.22    0.17    0.66 v _167_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _161_ (net)
                  0.22    0.00    0.66 v _331_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.18    0.32    0.98 v _331_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _165_ (net)
                  0.18    0.00    0.98 v _218_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.04    0.18    0.15    1.12 ^ _218_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _066_ (net)
                  0.18    0.00    1.12 ^ _252_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    1.37 v _252_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _097_ (net)
                  0.09    0.00    1.37 v _254_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.21    0.16    1.53 ^ _254_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _099_ (net)
                  0.21    0.00    1.53 ^ _255_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.18    1.71 ^ _255_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _100_ (net)
                  0.07    0.00    1.71 ^ _261_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.00    0.05    0.12    1.83 ^ _261_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _015_ (net)
                  0.05    0.00    1.83 ^ delay_counter[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.83   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ delay_counter[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: _332_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    31    0.30    0.21    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.21    0.00    0.40 ^ _332_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _332_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: delay_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: delay_counter[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ delay_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.17    0.48    0.48 ^ delay_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         delay_counter[0] (net)
                  0.17    0.00    0.48 ^ _167_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     6    0.05    0.22    0.17    0.66 v _167_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _161_ (net)
                  0.22    0.00    0.66 v _331_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.18    0.32    0.98 v _331_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _165_ (net)
                  0.18    0.00    0.98 v _218_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.04    0.18    0.15    1.12 ^ _218_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _066_ (net)
                  0.18    0.00    1.12 ^ _252_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    1.37 v _252_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _097_ (net)
                  0.09    0.00    1.37 v _254_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.21    0.16    1.53 ^ _254_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _099_ (net)
                  0.21    0.00    1.53 ^ _255_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.18    1.71 ^ _255_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _100_ (net)
                  0.07    0.00    1.71 ^ _261_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.00    0.05    0.12    1.83 ^ _261_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _015_ (net)
                  0.05    0.00    1.83 ^ delay_counter[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.83   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ delay_counter[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.58e-03   2.00e-03   2.14e-08   9.58e-03  42.8%
Combinational          8.98e-03   3.84e-03   3.49e-08   1.28e-02  57.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.66e-02   5.84e-03   5.63e-08   2.24e-02 100.0%
                          73.9%      26.1%       0.0%
