
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098846                       # Number of seconds simulated
sim_ticks                                 98846272140                       # Number of ticks simulated
final_tick                               626922981642                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139298                       # Simulator instruction rate (inst/s)
host_op_rate                                   175696                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6250475                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892532                       # Number of bytes of host memory used
host_seconds                                 15814.20                       # Real time elapsed on the host
sim_insts                                  2202879047                       # Number of instructions simulated
sim_ops                                    2778485731                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       386304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       377728                       # Number of bytes read from this memory
system.physmem.bytes_read::total               767744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       587520                       # Number of bytes written to this memory
system.physmem.bytes_written::total            587520                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3018                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2951                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5998                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4590                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4590                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        18129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      3908129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3821368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 7767051                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        18129                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19424                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              37553                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5943775                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5943775                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5943775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        18129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      3908129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19424                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3821368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               13710826                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               237041421                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21502052                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17431017                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1976735                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8751516                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8143515                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2333076                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93745                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186261427                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119882709                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21502052                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10476591                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26384890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6026827                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3380677                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11507312                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1975131                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220051581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.669124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.029896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193666691     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837494      0.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336846      1.52%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3088168      1.40%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964409      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1616848      0.73%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924485      0.42%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955703      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12660937      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220051581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090710                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.505746                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184368046                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5291359                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26323177                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        44674                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4024324                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3734065                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147143319                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4024324                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184840453                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1181816                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3030657                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25866307                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1108023                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147020130                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        178515                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       480000                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208547139                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684834742                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684834742                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36842617                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4107632                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13862340                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7184045                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83092                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1595104                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146056029                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137953412                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116566                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21995372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46200568                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220051581                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299879                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160566345     72.97%     72.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25173475     11.44%     84.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13552550      6.16%     90.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6863700      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8180929      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2649877      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2484019      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438966      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       141720      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220051581                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416172     59.69%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143197     20.54%     80.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137884     19.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116010111     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978457      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12786519      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7161418      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137953412                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.581980                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697253                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005054                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    496772223                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168085426                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134974833                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138650665                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       270578                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2668919                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        93017                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4024324                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         801025                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       113564                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146089846                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8361                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13862340                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7184045                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         98993                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          211                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1054513                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1101451                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2155964                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135964741                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12336749                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1988670                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19498018                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195204                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7161269                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.573591                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134974878                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134974833                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77882593                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216938674                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.569415                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359007                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22960837                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2001869                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216027257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.569971                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369643                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164173202     76.00%     76.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23869994     11.05%     87.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12381992      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980705      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464784      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1835220      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057685      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937506      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2326169      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216027257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2326169                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           359791258                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296204701                       # The number of ROB writes
system.switch_cpus0.timesIdled                2878989                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               16989840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.370414                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.370414                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.421867                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.421867                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611538754                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188884934                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135808569                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               237041421                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21241543                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17429797                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1985088                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8992010                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8362138                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2119535                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93457                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190538659                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116530790                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21241543                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10481673                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25125540                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5493430                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4990767                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11521002                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1976309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224146110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.637703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.999792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199020570     88.79%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1871226      0.83%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3390727      1.51%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2003801      0.89%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1643042      0.73%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1462219      0.65%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          810706      0.36%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2023470      0.90%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11920349      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224146110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089611                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491605                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188971160                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6570218                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25052177                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61607                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3490937                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3491934                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     142878218                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3490937                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189250600                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         656322                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5058776                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24818004                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       871462                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     142834194                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95325                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       503220                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    201253521                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    662880222                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    662880222                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171105465                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30148056                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34045                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17046                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2519211                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13252415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7155875                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        69630                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1620520                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         141753730                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34046                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135243450                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        63469                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16671825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     34319622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    224146110                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.603372                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.290203                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167820969     74.87%     74.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22419138     10.00%     84.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11731570      5.23%     90.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8262564      3.69%     93.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8268247      3.69%     97.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2957347      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2256113      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       264217      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       165945      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224146110                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          49640     13.71%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161513     44.61%     58.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       150917     41.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114112482     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1850325      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16999      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12125919      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7137725      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135243450                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.570548                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             362070                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002677                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    495058549                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    158459833                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132935750                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135605520                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       275891                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2133926                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        85362                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3490937                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         459290                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53761                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    141787776                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13252415                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7155875                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17046                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44661                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1144523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1035304                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2179827                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133701395                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12033659                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1542055                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19171377                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18946200                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7137718                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.564042                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132935805                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132935750                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77791935                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        211821858                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.560812                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367252                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99485785                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122630582                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19157474                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2001927                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    220655173                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.555757                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.407506                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170593670     77.31%     77.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24414918     11.06%     88.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9370259      4.25%     92.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4933067      2.24%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4188446      1.90%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1990468      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       936168      0.42%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1472603      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2755574      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    220655173                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99485785                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122630582                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18189002                       # Number of memory references committed
system.switch_cpus1.commit.loads             11118489                       # Number of loads committed
system.switch_cpus1.commit.membars              17000                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17792369                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110399183                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2536381                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2755574                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           359687655                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          287067051                       # The number of ROB writes
system.switch_cpus1.timesIdled                2807606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               12895311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99485785                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122630582                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99485785                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.382666                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.382666                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419698                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419698                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       601201734                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      185694513                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132331894                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34000                       # number of misc regfile writes
system.l2.replacements                           5998                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           769313                       # Total number of references to valid blocks.
system.l2.sampled_refs                          38766                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.845045                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1638.518903                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.997001                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1514.571266                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.997602                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1467.632327                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          15756.604919                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              8.341271                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12352.336710                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.050004                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.046221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.044789                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.480853                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000255                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.376963                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        35920                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29769                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   65689                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            19464                       # number of Writeback hits
system.l2.Writeback_hits::total                 19464                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        35920                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29769                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65689                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        35920                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29769                       # number of overall hits
system.l2.overall_hits::total                   65689                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3018                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2951                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5998                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3018                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2951                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5998                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3018                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2951                       # number of overall misses
system.l2.overall_misses::total                  5998                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2117573                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    507350312                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2266591                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    494435348                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1006169824                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2117573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    507350312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2266591                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    494435348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1006169824                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2117573                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    507350312                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2266591                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    494435348                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1006169824                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        32720                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               71687                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        19464                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19464                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        32720                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71687                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        32720                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71687                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.077508                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.090189                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.083669                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.077508                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.090189                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083669                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.077508                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.090189                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083669                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151255.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168108.121935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151106.066667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167548.406642                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167750.887629                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151255.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168108.121935                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151106.066667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167548.406642                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167750.887629                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151255.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168108.121935                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151106.066667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167548.406642                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167750.887629                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4590                       # number of writebacks
system.l2.writebacks::total                      4590                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3018                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2951                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5998                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5998                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5998                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1302017                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    331598964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1391970                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    322552830                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    656845781                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1302017                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    331598964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1391970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    322552830                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    656845781                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1302017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    331598964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1391970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    322552830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    656845781                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.077508                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.090189                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.083669                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.077508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.090189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083669                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.077508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.090189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083669                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93001.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109873.745527                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        92798                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109302.890546                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109510.800433                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93001.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109873.745527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        92798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109302.890546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109510.800433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93001.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109873.745527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        92798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109302.890546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109510.800433                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996993                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011514947                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184697.509719                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996993                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11507296                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11507296                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11507296                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11507296                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11507296                       # number of overall hits
system.cpu0.icache.overall_hits::total       11507296                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2656557                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2656557                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2656557                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2656557                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2656557                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2656557                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11507312                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11507312                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11507312                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11507312                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11507312                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11507312                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 166034.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 166034.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 166034.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 166034.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 166034.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 166034.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2233773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2233773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2233773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2233773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2233773                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2233773                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159555.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159555.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159555.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159555.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159555.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159555.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168084089                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.515819                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.577363                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.422637                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908505                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091495                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9266857                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9266857                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16325759                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16325759                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16325759                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16325759                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117253                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117253                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117253                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117253                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117253                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11070897381                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11070897381                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11070897381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11070897381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11070897381                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11070897381                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9384110                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9384110                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16443012                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16443012                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16443012                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16443012                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012495                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012495                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 94418.883790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94418.883790                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94418.883790                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94418.883790                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94418.883790                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94418.883790                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9414                       # number of writebacks
system.cpu0.dcache.writebacks::total             9414                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78315                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78315                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78315                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78315                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78315                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78315                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2872984205                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2872984205                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2872984205                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2872984205                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2872984205                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2872984205                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73783.558606                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73783.558606                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 73783.558606                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73783.558606                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 73783.558606                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73783.558606                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997593                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014921899                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2201565.941432                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997593                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024035                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11520986                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11520986                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11520986                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11520986                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11520986                       # number of overall hits
system.cpu1.icache.overall_hits::total       11520986                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2661731                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2661731                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2661731                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2661731                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2661731                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2661731                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11521002                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11521002                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11521002                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11521002                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11521002                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11521002                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 166358.187500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 166358.187500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 166358.187500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 166358.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 166358.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 166358.187500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2392017                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2392017                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2392017                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2392017                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2392017                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2392017                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159467.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159467.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159467.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159467.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159467.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159467.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32720                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162803352                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 32976                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4937.025473                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.173444                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.826556                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903021                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096979                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8966994                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8966994                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7036514                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7036514                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17020                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17020                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17000                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17000                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16003508                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16003508                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16003508                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16003508                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84062                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84062                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84062                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84062                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84062                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84062                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7251534660                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7251534660                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7251534660                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7251534660                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7251534660                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7251534660                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9051056                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9051056                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7036514                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7036514                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17000                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17000                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16087570                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16087570                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16087570                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16087570                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009288                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009288                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005225                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005225                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005225                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005225                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 86264.122433                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86264.122433                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 86264.122433                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86264.122433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 86264.122433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86264.122433                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10050                       # number of writebacks
system.cpu1.dcache.writebacks::total            10050                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51342                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51342                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51342                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51342                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51342                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51342                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32720                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32720                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32720                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32720                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32720                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32720                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2464698366                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2464698366                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2464698366                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2464698366                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2464698366                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2464698366                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75326.967176                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75326.967176                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 75326.967176                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75326.967176                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 75326.967176                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75326.967176                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
