// Seed: 1679158562
module module_0 (
    input tri id_0
);
  wire id_2;
  assign module_1.id_20 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri0 id_8,
    input wand id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wor id_12,
    input uwire id_13,
    output wand id_14,
    input tri1 id_15,
    output wire id_16,
    input supply0 id_17,
    output tri0 id_18,
    output wor id_19,
    input tri1 id_20,
    output tri0 id_21,
    input wire id_22,
    input tri0 id_23,
    input wire id_24,
    input wor id_25,
    output wire id_26,
    input tri1 id_27
);
  supply0 id_29 = 1;
  module_0 modCall_1 (id_0);
  wire id_30;
  or primCall (
      id_8,
      id_0,
      id_25,
      id_17,
      id_29,
      id_3,
      id_4,
      id_11,
      id_27,
      id_15,
      id_7,
      id_10,
      id_13,
      id_23,
      id_6,
      id_22,
      id_24,
      id_12,
      id_2,
      id_1,
      id_20,
      id_9
  );
  wire id_31;
endmodule
