fifo_64_512.v,verilog,xil_defaultlib,../../../../encoder_top.gen/sources_1/ip/fifo_64_512/sim/fifo_64_512.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
