!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
A	ath9k/mci.h	/^	u8 A;		\/*		  HID: Sniff attempt, in slots *\/$/;"	m	struct:ath_mci_profile_info
ACTION_MGMT_FTYPE	ath6kl/wmi.h	/^	ACTION_MGMT_FTYPE,$/;"	e	enum:wmi_bi_ftype
ACTIVE_SCAN_CTRL_FLAGS	ath6kl/wmi.h	/^	ACTIVE_SCAN_CTRL_FLAGS = 0x04,$/;"	e	enum:wmi_scan_ctrl_flags_bits
ADC_DC_CAL	ath9k/ar9002_calib.c	/^	ADC_DC_CAL = BIT(1),$/;"	e	enum:ar9002_cal_types	file:
ADC_GAIN_CAL	ath9k/ar9002_calib.c	/^	ADC_GAIN_CAL = BIT(0),$/;"	e	enum:ar9002_cal_types	file:
ADD	carl9170/debug.c	48;"	d	file:
ADHOC_CREATOR	ath6kl/wmi.h	/^	ADHOC_CREATOR = 0x04,$/;"	e	enum:network_type
ADHOC_NETWORK	ath6kl/wmi.h	/^	ADHOC_NETWORK = 0x02,$/;"	e	enum:network_type
AES_CRYPT	ath6kl/common.h	/^	AES_CRYPT           = 0x08,$/;"	e	enum:crypto_type
AGGR_BUF_FIRST	ath9k/mac.h	/^	AGGR_BUF_FIRST,$/;"	e	enum:aggr_type
AGGR_BUF_LAST	ath9k/mac.h	/^	AGGR_BUF_LAST,$/;"	e	enum:aggr_type
AGGR_BUF_MIDDLE	ath9k/mac.h	/^	AGGR_BUF_MIDDLE,$/;"	e	enum:aggr_type
AGGR_BUF_NONE	ath9k/mac.h	/^	AGGR_BUF_NONE,$/;"	e	enum:aggr_type
AGGR_DCRM_IDX	ath6kl/core.h	236;"	d
AGGR_INCR_IDX	ath6kl/core.h	235;"	d
AGGR_NUM_OF_FREE_NETBUFS	ath6kl/core.h	248;"	d
AGGR_OPERATIONAL	ath9k/htc.h	/^	AGGR_OPERATIONAL$/;"	e	enum:tid_aggr_state
AGGR_PROGRESS	ath9k/htc.h	/^	AGGR_PROGRESS,$/;"	e	enum:tid_aggr_state
AGGR_RX_TIMEOUT	ath6kl/core.h	250;"	d
AGGR_START	ath9k/htc.h	/^	AGGR_START,$/;"	e	enum:tid_aggr_state
AGGR_STOP	ath9k/htc.h	/^	AGGR_STOP = 0,$/;"	e	enum:tid_aggr_state
AGGR_SZ_DEFAULT	ath6kl/core.h	241;"	d
AGGR_WIN_IDX	ath6kl/core.h	234;"	d
AGGR_WIN_SZ_MAX	ath6kl/core.h	244;"	d
AGGR_WIN_SZ_MIN	ath6kl/core.h	243;"	d
AHB_AMODE_20MHZ	carl9170/hw.h	/^	AHB_AMODE_20MHZ = 1,$/;"	e	enum:cpu_clock
AHB_AMODE_40MHZ	carl9170/hw.h	/^	AHB_AMODE_40MHZ = 2,$/;"	e	enum:cpu_clock
AHB_AMODE_80MHZ	carl9170/hw.h	/^	AHB_AMODE_80MHZ = 3$/;"	e	enum:cpu_clock
AHB_GMODE_22MHZ	carl9170/hw.h	/^	AHB_GMODE_22MHZ = 1,$/;"	e	enum:cpu_clock
AHB_GMODE_44MHZ	carl9170/hw.h	/^	AHB_GMODE_44MHZ = 2,$/;"	e	enum:cpu_clock
AHB_GMODE_88MHZ	carl9170/hw.h	/^	AHB_GMODE_88MHZ = 3,$/;"	e	enum:cpu_clock
AHB_STATIC_40MHZ	carl9170/hw.h	/^	AHB_STATIC_40MHZ = 0,$/;"	e	enum:cpu_clock
AH_FASTCC	ath9k/hw.h	741;"	d
AH_RX_STOP_DMA_TIMEOUT	ath9k/mac.c	698;"	d	file:
AH_RX_STOP_DMA_TIMEOUT	ath9k/mac.c	741;"	d	file:
AH_TIME_QUANTUM	ath9k/hw.h	161;"	d
AH_TSF_WRITE_TIMEOUT	ath9k/hw.h	160;"	d
AH_UNPLUGGED	ath9k/hw.h	740;"	d
AH_USE_EEPROM	ath9k/hw.h	739;"	d
AH_WAIT_TIMEOUT	ath9k/hw.h	159;"	d
AH_WOW_BEACON_MISS	ath9k/hw.h	215;"	d
AH_WOW_LINK_CHANGE	ath9k/hw.h	214;"	d
AH_WOW_MAGIC_PATTERN_EN	ath9k/hw.h	213;"	d
AH_WOW_USER_PATTERN_EN	ath9k/hw.h	212;"	d
ALL_BSS_FILTER	ath6kl/wmi.h	/^	ALL_BSS_FILTER,$/;"	e	enum:wmi_bss_filter
ALL_BUT_BSS_FILTER	ath6kl/wmi.h	/^	ALL_BUT_BSS_FILTER,$/;"	e	enum:wmi_bss_filter
ALL_BUT_PROFILE_FILTER	ath6kl/wmi.h	/^	ALL_BUT_PROFILE_FILTER,$/;"	e	enum:wmi_bss_filter
ALL_TARGET_HT20_0_8_16	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_0_8_16,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_12	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_12,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_13	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_13,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_14	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_14,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_15	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_15,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_1_3_9_11_17_19	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_1_3_9_11_17_19,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_20	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_20,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_21	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_21,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_22	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_22,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_23	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_23,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_4	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_4,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_5	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_5,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_6	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_6,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT20_7	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT20_7,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_0_8_16	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_0_8_16,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_12	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_12,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_13	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_13,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_14	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_14,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_15	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_15,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_1_3_9_11_17_19	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_1_3_9_11_17_19,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_20	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_20,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_21	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_21,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_22	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_22,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_23	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_23,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_4	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_4,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_5	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_5,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_6	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_6,$/;"	e	enum:ar9300_Rates
ALL_TARGET_HT40_7	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_HT40_7,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_11L	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_11L,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_11S	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_11S,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_1L_5L	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_1L_5L,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_36	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_36,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_48	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_48,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_54	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_54,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_5S	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_5S,$/;"	e	enum:ar9300_Rates
ALL_TARGET_LEGACY_6_24	ath9k/ar9003_eeprom.h	/^	ALL_TARGET_LEGACY_6_24,$/;"	e	enum:ar9300_Rates
AMKSTR	ath9k/debug.c	1892;"	d	file:
ANALOG_INTF_BASE_ADDRESS	ath6kl/target.h	128;"	d
ANI_H	ath5k/ani.h	17;"	d
ANI_H	ath9k/ani.h	18;"	d
ANTSWAP_AB	ath9k/phy.h	40;"	d
ANY_SSID_FLAG	ath6kl/wmi.h	/^	ANY_SSID_FLAG = 0x02,$/;"	e	enum:wmi_ssid_flag
APL1_APLA	regd_common.h	/^	APL1_APLA = 0x54,$/;"	e	enum:EnumRd
APL1_ETSIC	regd_common.h	/^	APL1_ETSIC = 0x55,$/;"	e	enum:EnumRd
APL1_FCCA	regd_common.h	/^	APL1_FCCA = 0x53,$/;"	e	enum:EnumRd
APL1_WORLD	regd_common.h	/^	APL1_WORLD = 0x52,$/;"	e	enum:EnumRd
APL2_APLC	regd_common.h	/^	APL2_APLC = 0x46,$/;"	e	enum:EnumRd
APL2_APLD	regd_common.h	/^	APL2_APLD = 0x49,$/;"	e	enum:EnumRd
APL2_ETSIC	regd_common.h	/^	APL2_ETSIC = 0x56,$/;"	e	enum:EnumRd
APL2_WORLD	regd_common.h	/^	APL2_WORLD = 0x45,$/;"	e	enum:EnumRd
APL3_FCCA	regd_common.h	/^	APL3_FCCA = 0x50,$/;"	e	enum:EnumRd
APL3_WORLD	regd_common.h	/^	APL3_WORLD = 0x47,$/;"	e	enum:EnumRd
APL4_WORLD	regd_common.h	/^	APL4_WORLD = 0x42,$/;"	e	enum:EnumRd
APL5_WORLD	regd_common.h	/^	APL5_WORLD = 0x58,$/;"	e	enum:EnumRd
APL6_WORLD	regd_common.h	/^	APL6_WORLD = 0x5B,$/;"	e	enum:EnumRd
APL7_FCCA	regd_common.h	/^	APL7_FCCA = 0x5C,$/;"	e	enum:EnumRd
APL8_WORLD	regd_common.h	/^	APL8_WORLD = 0x5D,$/;"	e	enum:EnumRd
APL9_WORLD	regd_common.h	/^	APL9_WORLD = 0x5E,$/;"	e	enum:EnumRd
APLIST_VER1	ath6kl/wmi.h	/^	APLIST_VER1 = 1,$/;"	e	enum:aplist_ver
APL_RESERVED	regd_common.h	/^	APL_RESERVED = 0x44,$/;"	e	enum:EnumRd
AP_MAX_NUM_STA	ath6kl/wmi.h	2250;"	d
AP_NETWORK	ath6kl/wmi.h	/^	AP_NETWORK = 0x10,$/;"	e	enum:network_type
AR2427_DEVID_PCIE	ath9k/hw.h	43;"	d
AR5416DESC	ath9k/mac.h	316;"	d
AR5416DESC_CONST	ath9k/mac.h	317;"	d
AR5416_AR9100_DEVID	ath9k/hw.h	56;"	d
AR5416_BCHAN_UNUSED	ath9k/eeprom.h	149;"	d
AR5416_DEVID_PCI	ath9k/hw.h	37;"	d
AR5416_DEVID_PCIE	ath9k/hw.h	38;"	d
AR5416_EEP4K_MAX_CHAINS	ath9k/eeprom.h	172;"	d
AR5416_EEP4K_NUM_2G_20_TARGET_POWERS	ath9k/eeprom.h	167;"	d
AR5416_EEP4K_NUM_2G_40_TARGET_POWERS	ath9k/eeprom.h	168;"	d
AR5416_EEP4K_NUM_2G_CAL_PIERS	ath9k/eeprom.h	165;"	d
AR5416_EEP4K_NUM_2G_CCK_TARGET_POWERS	ath9k/eeprom.h	166;"	d
AR5416_EEP4K_NUM_BAND_EDGES	ath9k/eeprom.h	170;"	d
AR5416_EEP4K_NUM_CTLS	ath9k/eeprom.h	169;"	d
AR5416_EEP4K_NUM_PD_GAINS	ath9k/eeprom.h	171;"	d
AR5416_EEP4K_START_LOC	ath9k/eeprom.h	164;"	d
AR5416_EEPROM_MAGIC	ath9k/eeprom.h	27;"	d
AR5416_EEPROM_MAGIC	ath9k/eeprom.h	29;"	d
AR5416_EEPROM_MAGIC_OFFSET	ath9k/eeprom.h	55;"	d
AR5416_EEPROM_MAX	ath9k/eeprom.h	58;"	d
AR5416_EEPROM_OFFSET	ath9k/eeprom.h	57;"	d
AR5416_EEPROM_S	ath9k/eeprom.h	56;"	d
AR5416_EEPROM_START_ADDR	ath9k/eeprom.h	60;"	d
AR5416_EEP_MINOR_VER_16	ath9k/eeprom.h	129;"	d
AR5416_EEP_MINOR_VER_17	ath9k/eeprom.h	130;"	d
AR5416_EEP_MINOR_VER_19	ath9k/eeprom.h	131;"	d
AR5416_EEP_MINOR_VER_2	ath9k/eeprom.h	125;"	d
AR5416_EEP_MINOR_VER_20	ath9k/eeprom.h	132;"	d
AR5416_EEP_MINOR_VER_21	ath9k/eeprom.h	133;"	d
AR5416_EEP_MINOR_VER_22	ath9k/eeprom.h	134;"	d
AR5416_EEP_MINOR_VER_3	ath9k/eeprom.h	126;"	d
AR5416_EEP_MINOR_VER_7	ath9k/eeprom.h	127;"	d
AR5416_EEP_MINOR_VER_9	ath9k/eeprom.h	128;"	d
AR5416_EEP_NO_BACK_VER	ath9k/eeprom.h	122;"	d
AR5416_EEP_RXGAIN_13DB_BACKOFF	ath9k/eeprom.h	157;"	d
AR5416_EEP_RXGAIN_23DB_BACKOFF	ath9k/eeprom.h	156;"	d
AR5416_EEP_RXGAIN_ORIG	ath9k/eeprom.h	158;"	d
AR5416_EEP_TXGAIN_HIGH_POWER	ath9k/eeprom.h	162;"	d
AR5416_EEP_TXGAIN_ORIGINAL	ath9k/eeprom.h	161;"	d
AR5416_EEP_VER	ath9k/eeprom.h	123;"	d
AR5416_EEP_VER_MINOR_MASK	ath9k/eeprom.h	124;"	d
AR5416_MAGIC	ath9k/hw.h	60;"	d
AR5416_MAX_CHAINS	ath9k/eeprom.h	151;"	d
AR5416_MAX_CHAINS	carl9170/eeprom.h	43;"	d
AR5416_MAX_NUM_TGT_PWRS	carl9170/eeprom.h	99;"	d
AR5416_MAX_PWR_RANGE_IN_HALF_DB	ath9k/eeprom.h	150;"	d
AR5416_MAX_RATE_POWER	carl9170/hw.h	803;"	d
AR5416_MODAL_SPURS	carl9170/eeprom.h	44;"	d
AR5416_NUM_2G_20_TARGET_POWERS	ath9k/eeprom.h	141;"	d
AR5416_NUM_2G_40_TARGET_POWERS	ath9k/eeprom.h	142;"	d
AR5416_NUM_2G_CAL_PIERS	ath9k/eeprom.h	137;"	d
AR5416_NUM_2G_CAL_PIERS	carl9170/eeprom.h	94;"	d
AR5416_NUM_2G_CCK_TARGET_POWERS	ath9k/eeprom.h	140;"	d
AR5416_NUM_2G_CCK_TARGET_PWRS	carl9170/eeprom.h	97;"	d
AR5416_NUM_2G_OFDM_TARGET_PWRS	carl9170/eeprom.h	98;"	d
AR5416_NUM_5G_20_TARGET_POWERS	ath9k/eeprom.h	138;"	d
AR5416_NUM_5G_40_TARGET_POWERS	ath9k/eeprom.h	139;"	d
AR5416_NUM_5G_CAL_PIERS	ath9k/eeprom.h	136;"	d
AR5416_NUM_5G_CAL_PIERS	carl9170/eeprom.h	93;"	d
AR5416_NUM_5G_TARGET_PWRS	carl9170/eeprom.h	96;"	d
AR5416_NUM_BAND_EDGES	ath9k/eeprom.h	144;"	d
AR5416_NUM_BAND_EDGES	carl9170/eeprom.h	119;"	d
AR5416_NUM_CTLS	ath9k/eeprom.h	143;"	d
AR5416_NUM_CTLS	carl9170/eeprom.h	111;"	d
AR5416_NUM_PDADC_VALUES	ath9k/eeprom.h	148;"	d
AR5416_NUM_PD_GAINS	ath9k/eeprom.h	145;"	d
AR5416_NUM_PD_GAINS	carl9170/eeprom.h	85;"	d
AR5416_OPFLAGS_11A	ath9k/eeprom.h	115;"	d
AR5416_OPFLAGS_11G	ath9k/eeprom.h	116;"	d
AR5416_OPFLAGS_N_2G_HT20	ath9k/eeprom.h	120;"	d
AR5416_OPFLAGS_N_2G_HT40	ath9k/eeprom.h	118;"	d
AR5416_OPFLAGS_N_5G_HT20	ath9k/eeprom.h	119;"	d
AR5416_OPFLAGS_N_5G_HT40	ath9k/eeprom.h	117;"	d
AR5416_PD_GAINS_IN_MASK	ath9k/eeprom.h	146;"	d
AR5416_PD_GAIN_ICEPTS	ath9k/eeprom.h	147;"	d
AR5416_PD_GAIN_ICEPTS	carl9170/eeprom.h	86;"	d
AR5416_PWR_TABLE_OFFSET_DB	ath9k/eeprom.h	153;"	d
AR5416_VER_MASK	ath9k/eeprom.h	102;"	d
AR5523_CMD_FLAG_MAGIC	ar5523/ar5523.h	136;"	d
AR5523_CMD_FLAG_READ	ar5523/ar5523.h	135;"	d
AR5523_CMD_ID	ar5523/ar5523.h	48;"	d
AR5523_CMD_RX_PIPE	ar5523/ar5523.h	28;"	d
AR5523_CMD_TIMEOUT	ar5523/ar5523.h	41;"	d
AR5523_CMD_TX_PIPE	ar5523/ar5523.h	26;"	d
AR5523_CONNECTED	ar5523/ar5523.h	/^	AR5523_CONNECTED$/;"	e	enum:AR5523_flags
AR5523_DATA_ID	ar5523/ar5523.h	49;"	d
AR5523_DATA_RX_PIPE	ar5523/ar5523.h	29;"	d
AR5523_DATA_TIMEOUT	ar5523/ar5523.h	40;"	d
AR5523_DATA_TX_PIPE	ar5523/ar5523.h	27;"	d
AR5523_DEVICE_UG	ar5523/ar5523.c	1745;"	d	file:
AR5523_DEVICE_UX	ar5523/ar5523.c	1749;"	d	file:
AR5523_FIRMWARE_FILE	ar5523/ar5523.c	/^MODULE_FIRMWARE(AR5523_FIRMWARE_FILE);$/;"	v
AR5523_FIRMWARE_FILE	ar5523/ar5523.h	24;"	d
AR5523_FLAG_ABG	ar5523/ar5523.h	22;"	d
AR5523_FLAG_PRE_FIRMWARE	ar5523/ar5523.h	21;"	d
AR5523_FLUSH_TIMEOUT	ar5523/ar5523.h	52;"	d
AR5523_HW_UP	ar5523/ar5523.h	/^	AR5523_HW_UP,$/;"	e	enum:AR5523_flags
AR5523_ID_BROADCAST	ar5523/ar5523_hw.h	179;"	d
AR5523_ID_BSS	ar5523/ar5523_hw.h	178;"	d
AR5523_MAX_FWBLOCK_SIZE	ar5523/ar5523_hw.h	27;"	d
AR5523_MAX_NRATES	ar5523/ar5523_hw.h	190;"	d
AR5523_MAX_RXCMDSZ	ar5523/ar5523_hw.h	35;"	d
AR5523_MAX_TXCMDSZ	ar5523/ar5523_hw.h	36;"	d
AR5523_MIN_RXBUFSZ	ar5523/ar5523_hw.h	429;"	d
AR5523_RX_DATA_COUNT	ar5523/ar5523.h	45;"	d
AR5523_RX_DATA_REFILL_COUNT	ar5523/ar5523.h	46;"	d
AR5523_SANE_RXBUFSZ	ar5523/ar5523.c	1403;"	d	file:
AR5523_SUPPORTED_FILTERS	ar5523/ar5523.c	1321;"	d	file:
AR5523_TX_DATA_COUNT	ar5523/ar5523.h	43;"	d
AR5523_TX_DATA_RESTART_COUNT	ar5523/ar5523.h	44;"	d
AR5523_TX_WD_TIMEOUT	ar5523/ar5523.h	51;"	d
AR5523_USB_DISCONNECTED	ar5523/ar5523.h	/^	AR5523_USB_DISCONNECTED,$/;"	e	enum:AR5523_flags
AR5523_WRITE_BLOCK	ar5523/ar5523_hw.h	24;"	d
AR5523_flags	ar5523/ar5523.h	/^enum AR5523_flags {$/;"	g
AR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT	ath5k/desc.h	172;"	d
AR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT_5210	ath5k/desc.h	170;"	d
AR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT_5211	ath5k/desc.h	171;"	d
AR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT_S	ath5k/desc.h	176;"	d
AR5K_2W_TX_DESC_CTL0_CLRDMASK	ath5k/desc.h	169;"	d
AR5K_2W_TX_DESC_CTL0_ENCRYPT_KEY_VALID	ath5k/desc.h	180;"	d
AR5K_2W_TX_DESC_CTL0_FRAME_LEN	ath5k/desc.h	161;"	d
AR5K_2W_TX_DESC_CTL0_FRAME_TYPE_5210	ath5k/desc.h	177;"	d
AR5K_2W_TX_DESC_CTL0_FRAME_TYPE_5210_S	ath5k/desc.h	178;"	d
AR5K_2W_TX_DESC_CTL0_HEADER_LEN_5210	ath5k/desc.h	162;"	d
AR5K_2W_TX_DESC_CTL0_HEADER_LEN_5210_S	ath5k/desc.h	163;"	d
AR5K_2W_TX_DESC_CTL0_INTREQ	ath5k/desc.h	179;"	d
AR5K_2W_TX_DESC_CTL0_LONG_PACKET_5210	ath5k/desc.h	167;"	d
AR5K_2W_TX_DESC_CTL0_RTSENA	ath5k/desc.h	166;"	d
AR5K_2W_TX_DESC_CTL0_VEOL_5211	ath5k/desc.h	168;"	d
AR5K_2W_TX_DESC_CTL0_XMIT_RATE	ath5k/desc.h	164;"	d
AR5K_2W_TX_DESC_CTL0_XMIT_RATE_S	ath5k/desc.h	165;"	d
AR5K_2W_TX_DESC_CTL1_BUF_LEN	ath5k/desc.h	183;"	d
AR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX	ath5k/desc.h	187;"	d
AR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX_5210	ath5k/desc.h	185;"	d
AR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX_5211	ath5k/desc.h	186;"	d
AR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX_S	ath5k/desc.h	191;"	d
AR5K_2W_TX_DESC_CTL1_FRAME_TYPE_5211	ath5k/desc.h	192;"	d
AR5K_2W_TX_DESC_CTL1_FRAME_TYPE_5211_S	ath5k/desc.h	193;"	d
AR5K_2W_TX_DESC_CTL1_MORE	ath5k/desc.h	184;"	d
AR5K_2W_TX_DESC_CTL1_NOACK_5211	ath5k/desc.h	194;"	d
AR5K_2W_TX_DESC_CTL1_RTS_DURATION_5210	ath5k/desc.h	195;"	d
AR5K_4W_TX_DESC_CTL0_ANT_MODE_XMIT	ath5k/desc.h	227;"	d
AR5K_4W_TX_DESC_CTL0_ANT_MODE_XMIT_S	ath5k/desc.h	228;"	d
AR5K_4W_TX_DESC_CTL0_CLRDMASK	ath5k/desc.h	226;"	d
AR5K_4W_TX_DESC_CTL0_CTSENA	ath5k/desc.h	231;"	d
AR5K_4W_TX_DESC_CTL0_ENCRYPT_KEY_VALID	ath5k/desc.h	230;"	d
AR5K_4W_TX_DESC_CTL0_FRAME_LEN	ath5k/desc.h	221;"	d
AR5K_4W_TX_DESC_CTL0_INTREQ	ath5k/desc.h	229;"	d
AR5K_4W_TX_DESC_CTL0_RTSENA	ath5k/desc.h	224;"	d
AR5K_4W_TX_DESC_CTL0_VEOL	ath5k/desc.h	225;"	d
AR5K_4W_TX_DESC_CTL0_XMIT_POWER	ath5k/desc.h	222;"	d
AR5K_4W_TX_DESC_CTL0_XMIT_POWER_S	ath5k/desc.h	223;"	d
AR5K_4W_TX_DESC_CTL1_BUF_LEN	ath5k/desc.h	234;"	d
AR5K_4W_TX_DESC_CTL1_COMP_ICV_LEN	ath5k/desc.h	245;"	d
AR5K_4W_TX_DESC_CTL1_COMP_ICV_LEN_S	ath5k/desc.h	246;"	d
AR5K_4W_TX_DESC_CTL1_COMP_IV_LEN	ath5k/desc.h	243;"	d
AR5K_4W_TX_DESC_CTL1_COMP_IV_LEN_S	ath5k/desc.h	244;"	d
AR5K_4W_TX_DESC_CTL1_COMP_PROC	ath5k/desc.h	241;"	d
AR5K_4W_TX_DESC_CTL1_COMP_PROC_S	ath5k/desc.h	242;"	d
AR5K_4W_TX_DESC_CTL1_ENCRYPT_KEY_IDX	ath5k/desc.h	236;"	d
AR5K_4W_TX_DESC_CTL1_ENCRYPT_KEY_IDX_S	ath5k/desc.h	237;"	d
AR5K_4W_TX_DESC_CTL1_FRAME_TYPE	ath5k/desc.h	238;"	d
AR5K_4W_TX_DESC_CTL1_FRAME_TYPE_S	ath5k/desc.h	239;"	d
AR5K_4W_TX_DESC_CTL1_MORE	ath5k/desc.h	235;"	d
AR5K_4W_TX_DESC_CTL1_NOACK	ath5k/desc.h	240;"	d
AR5K_4W_TX_DESC_CTL2_DURATION_UPD_EN	ath5k/desc.h	250;"	d
AR5K_4W_TX_DESC_CTL2_RTS_DURATION	ath5k/desc.h	249;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES0	ath5k/desc.h	251;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES0_S	ath5k/desc.h	252;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES1	ath5k/desc.h	253;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES1_S	ath5k/desc.h	254;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES2	ath5k/desc.h	255;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES2_S	ath5k/desc.h	256;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES3	ath5k/desc.h	257;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES3_S	ath5k/desc.h	258;"	d
AR5K_4W_TX_DESC_CTL3_RTS_CTS_RATE	ath5k/desc.h	268;"	d
AR5K_4W_TX_DESC_CTL3_RTS_CTS_RATE_S	ath5k/desc.h	269;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE0	ath5k/desc.h	261;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE1	ath5k/desc.h	262;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE1_S	ath5k/desc.h	263;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE2	ath5k/desc.h	264;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE2_S	ath5k/desc.h	265;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE3	ath5k/desc.h	266;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE3_S	ath5k/desc.h	267;"	d
AR5K_5210_RX_DESC_STATUS0_DATA_LEN	ath5k/desc.h	51;"	d
AR5K_5210_RX_DESC_STATUS0_MORE	ath5k/desc.h	52;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_ANT_5210	ath5k/desc.h	53;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_ANT_5211	ath5k/desc.h	58;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_ANT_5211_S	ath5k/desc.h	59;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_RATE	ath5k/desc.h	54;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_RATE_S	ath5k/desc.h	55;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_SIGNAL	ath5k/desc.h	56;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_SIGNAL_S	ath5k/desc.h	57;"	d
AR5K_5210_RX_DESC_STATUS1_CRC_ERROR	ath5k/desc.h	64;"	d
AR5K_5210_RX_DESC_STATUS1_DECRYPT_CRC_ERROR	ath5k/desc.h	66;"	d
AR5K_5210_RX_DESC_STATUS1_DONE	ath5k/desc.h	62;"	d
AR5K_5210_RX_DESC_STATUS1_FIFO_OVERRUN_5210	ath5k/desc.h	65;"	d
AR5K_5210_RX_DESC_STATUS1_FRAME_RECEIVE_OK	ath5k/desc.h	63;"	d
AR5K_5210_RX_DESC_STATUS1_KEY_CACHE_MISS	ath5k/desc.h	74;"	d
AR5K_5210_RX_DESC_STATUS1_KEY_INDEX	ath5k/desc.h	70;"	d
AR5K_5210_RX_DESC_STATUS1_KEY_INDEX_S	ath5k/desc.h	71;"	d
AR5K_5210_RX_DESC_STATUS1_KEY_INDEX_VALID	ath5k/desc.h	69;"	d
AR5K_5210_RX_DESC_STATUS1_PHY_ERROR	ath5k/desc.h	67;"	d
AR5K_5210_RX_DESC_STATUS1_PHY_ERROR_S	ath5k/desc.h	68;"	d
AR5K_5210_RX_DESC_STATUS1_RECEIVE_TIMESTAMP	ath5k/desc.h	72;"	d
AR5K_5210_RX_DESC_STATUS1_RECEIVE_TIMESTAMP_S	ath5k/desc.h	73;"	d
AR5K_5212_RX_DESC_STATUS0_DATA_LEN	ath5k/desc.h	78;"	d
AR5K_5212_RX_DESC_STATUS0_DECOMP_CRC_ERROR	ath5k/desc.h	80;"	d
AR5K_5212_RX_DESC_STATUS0_MORE	ath5k/desc.h	79;"	d
AR5K_5212_RX_DESC_STATUS0_RECEIVE_ANTENNA	ath5k/desc.h	85;"	d
AR5K_5212_RX_DESC_STATUS0_RECEIVE_ANTENNA_S	ath5k/desc.h	86;"	d
AR5K_5212_RX_DESC_STATUS0_RECEIVE_RATE	ath5k/desc.h	81;"	d
AR5K_5212_RX_DESC_STATUS0_RECEIVE_RATE_S	ath5k/desc.h	82;"	d
AR5K_5212_RX_DESC_STATUS0_RECEIVE_SIGNAL	ath5k/desc.h	83;"	d
AR5K_5212_RX_DESC_STATUS0_RECEIVE_SIGNAL_S	ath5k/desc.h	84;"	d
AR5K_5212_RX_DESC_STATUS1_CRC_ERROR	ath5k/desc.h	91;"	d
AR5K_5212_RX_DESC_STATUS1_DECRYPT_CRC_ERROR	ath5k/desc.h	92;"	d
AR5K_5212_RX_DESC_STATUS1_DONE	ath5k/desc.h	89;"	d
AR5K_5212_RX_DESC_STATUS1_FRAME_RECEIVE_OK	ath5k/desc.h	90;"	d
AR5K_5212_RX_DESC_STATUS1_KEY_CACHE_MISS	ath5k/desc.h	100;"	d
AR5K_5212_RX_DESC_STATUS1_KEY_INDEX	ath5k/desc.h	96;"	d
AR5K_5212_RX_DESC_STATUS1_KEY_INDEX_S	ath5k/desc.h	97;"	d
AR5K_5212_RX_DESC_STATUS1_KEY_INDEX_VALID	ath5k/desc.h	95;"	d
AR5K_5212_RX_DESC_STATUS1_MIC_ERROR	ath5k/desc.h	94;"	d
AR5K_5212_RX_DESC_STATUS1_PHY_ERROR	ath5k/desc.h	93;"	d
AR5K_5212_RX_DESC_STATUS1_PHY_ERROR_CODE	ath5k/desc.h	101;"	d
AR5K_5212_RX_DESC_STATUS1_PHY_ERROR_CODE_S	ath5k/desc.h	102;"	d
AR5K_5212_RX_DESC_STATUS1_RECEIVE_TIMESTAMP	ath5k/desc.h	98;"	d
AR5K_5212_RX_DESC_STATUS1_RECEIVE_TIMESTAMP_S	ath5k/desc.h	99;"	d
AR5K_5414_CBCFG	ath5k/reg.h	995;"	d
AR5K_5414_CBCFG_BUF_DIS	ath5k/reg.h	996;"	d
AR5K_ACKSIFS	ath5k/reg.h	1751;"	d
AR5K_ACKSIFS_INC	ath5k/reg.h	1752;"	d
AR5K_ACK_FAIL	ath5k/reg.h	1559;"	d
AR5K_ACK_FAIL_5210	ath5k/reg.h	1557;"	d
AR5K_ACK_FAIL_5211	ath5k/reg.h	1558;"	d
AR5K_ADDAC_TEST	ath5k/reg.h	1478;"	d
AR5K_ADDAC_TEST_CAPTURE	ath5k/reg.h	1488;"	d
AR5K_ADDAC_TEST_LOOP_EN	ath5k/reg.h	1481;"	d
AR5K_ADDAC_TEST_LOOP_LEN	ath5k/reg.h	1482;"	d
AR5K_ADDAC_TEST_MSB	ath5k/reg.h	1484;"	d
AR5K_ADDAC_TEST_RXCONT	ath5k/reg.h	1487;"	d
AR5K_ADDAC_TEST_TRIG_PTY	ath5k/reg.h	1486;"	d
AR5K_ADDAC_TEST_TRIG_SEL	ath5k/reg.h	1485;"	d
AR5K_ADDAC_TEST_TST_ARM	ath5k/reg.h	1489;"	d
AR5K_ADDAC_TEST_TST_MODE	ath5k/reg.h	1480;"	d
AR5K_ADDAC_TEST_TXCONT	ath5k/reg.h	1479;"	d
AR5K_ADDAC_TEST_USE_U8	ath5k/reg.h	1483;"	d
AR5K_AGC_SETTLING	ath5k/ath5k.h	262;"	d
AR5K_AGC_SETTLING_TURBO	ath5k/ath5k.h	264;"	d
AR5K_ANTMODE_DEBUG	ath5k/ath5k.h	/^	AR5K_ANTMODE_DEBUG	= 6,$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_DEFAULT	ath5k/ath5k.h	/^	AR5K_ANTMODE_DEFAULT	= 0,$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_FIXED_A	ath5k/ath5k.h	/^	AR5K_ANTMODE_FIXED_A	= 1,$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_FIXED_B	ath5k/ath5k.h	/^	AR5K_ANTMODE_FIXED_B	= 2,$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_MAX	ath5k/ath5k.h	/^	AR5K_ANTMODE_MAX,$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_SECTOR_AP	ath5k/ath5k.h	/^	AR5K_ANTMODE_SECTOR_AP	= 4,$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_SECTOR_STA	ath5k/ath5k.h	/^	AR5K_ANTMODE_SECTOR_STA	= 5,$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_SINGLE_AP	ath5k/ath5k.h	/^	AR5K_ANTMODE_SINGLE_AP	= 3,$/;"	e	enum:ath5k_ant_mode
AR5K_ANT_CTL	ath5k/eeprom.h	/^	AR5K_ANT_CTL		= 0,	\/* Idle switch table settings *\/$/;"	e	enum:ath5k_ant_table
AR5K_ANT_MAX	ath5k/eeprom.h	/^	AR5K_ANT_MAX,$/;"	e	enum:ath5k_ant_table
AR5K_ANT_SWTABLE_A	ath5k/eeprom.h	/^	AR5K_ANT_SWTABLE_A	= 1,	\/* Switch table for antenna A *\/$/;"	e	enum:ath5k_ant_table
AR5K_ANT_SWTABLE_B	ath5k/eeprom.h	/^	AR5K_ANT_SWTABLE_B	= 2,	\/* Switch table for antenna B *\/$/;"	e	enum:ath5k_ant_table
AR5K_AR2315_AHB_ARB_CTL	ath5k/reg.h	2600;"	d
AR5K_AR2315_AHB_ARB_CTL_WLAN	ath5k/reg.h	2601;"	d
AR5K_AR2315_BYTESWAP	ath5k/reg.h	2603;"	d
AR5K_AR2315_BYTESWAP_WMAC	ath5k/reg.h	2604;"	d
AR5K_AR2315_PCI_BASE	ath5k/ath5k.h	1649;"	d
AR5K_AR2315_RESET	ath5k/reg.h	2596;"	d
AR5K_AR2315_RESET_BB_WARM	ath5k/reg.h	2598;"	d
AR5K_AR2315_RESET_WMAC	ath5k/reg.h	2597;"	d
AR5K_AR5210	ath5k/ath5k.h	/^	AR5K_AR5210	= 0,$/;"	e	enum:ath5k_version
AR5K_AR5210_TX_DESC_FRAME_TYPE_ATIM	ath5k/desc.h	199;"	d
AR5K_AR5210_TX_DESC_FRAME_TYPE_NORMAL	ath5k/desc.h	198;"	d
AR5K_AR5210_TX_DESC_FRAME_TYPE_NO_DELAY	ath5k/desc.h	201;"	d
AR5K_AR5210_TX_DESC_FRAME_TYPE_PIFS	ath5k/desc.h	203;"	d
AR5K_AR5210_TX_DESC_FRAME_TYPE_PSPOLL	ath5k/desc.h	200;"	d
AR5K_AR5211	ath5k/ath5k.h	/^	AR5K_AR5211	= 1,$/;"	e	enum:ath5k_version
AR5K_AR5211_TX_DESC_FRAME_TYPE_BEACON	ath5k/desc.h	202;"	d
AR5K_AR5211_TX_DESC_FRAME_TYPE_PRESP	ath5k/desc.h	204;"	d
AR5K_AR5212	ath5k/ath5k.h	/^	AR5K_AR5212	= 2,$/;"	e	enum:ath5k_version
AR5K_AR5312_ENABLE	ath5k/reg.h	2592;"	d
AR5K_AR5312_ENABLE_WLAN0	ath5k/reg.h	2593;"	d
AR5K_AR5312_ENABLE_WLAN1	ath5k/reg.h	2594;"	d
AR5K_AR5312_RESET	ath5k/reg.h	2584;"	d
AR5K_AR5312_RESET_BB0_COLD	ath5k/reg.h	2585;"	d
AR5K_AR5312_RESET_BB0_WARM	ath5k/reg.h	2588;"	d
AR5K_AR5312_RESET_BB1_COLD	ath5k/reg.h	2586;"	d
AR5K_AR5312_RESET_BB1_WARM	ath5k/reg.h	2590;"	d
AR5K_AR5312_RESET_WMAC0	ath5k/reg.h	2587;"	d
AR5K_AR5312_RESET_WMAC1	ath5k/reg.h	2589;"	d
AR5K_ASSERT_ENTRY	ath5k/ath5k.h	931;"	d
AR5K_BACKOFF	ath5k/reg.h	1517;"	d
AR5K_BACKOFF_CNT	ath5k/reg.h	1519;"	d
AR5K_BACKOFF_CW	ath5k/reg.h	1518;"	d
AR5K_BB_GAIN	ath5k/reg.h	2399;"	d
AR5K_BB_GAIN_BASE	ath5k/reg.h	2398;"	d
AR5K_BCR	ath5k/reg.h	102;"	d
AR5K_BCR_ADHOC	ath5k/reg.h	104;"	d
AR5K_BCR_AP	ath5k/reg.h	103;"	d
AR5K_BCR_BCGET	ath5k/reg.h	108;"	d
AR5K_BCR_BDMAE	ath5k/reg.h	105;"	d
AR5K_BCR_TQ1FV	ath5k/reg.h	106;"	d
AR5K_BCR_TQ1V	ath5k/reg.h	107;"	d
AR5K_BEACON	ath5k/reg.h	1261;"	d
AR5K_BEACON_5210	ath5k/reg.h	1259;"	d
AR5K_BEACON_5211	ath5k/reg.h	1260;"	d
AR5K_BEACON_CNT	ath5k/reg.h	1575;"	d
AR5K_BEACON_CNT_5210	ath5k/reg.h	1573;"	d
AR5K_BEACON_CNT_5211	ath5k/reg.h	1574;"	d
AR5K_BEACON_ENA	ath5k/ath5k.h	739;"	d
AR5K_BEACON_ENABLE	ath5k/reg.h	1267;"	d
AR5K_BEACON_PERIOD	ath5k/ath5k.h	738;"	d
AR5K_BEACON_PERIOD	ath5k/reg.h	1263;"	d
AR5K_BEACON_PERIOD_S	ath5k/reg.h	1264;"	d
AR5K_BEACON_RESET_TSF	ath5k/ath5k.h	740;"	d
AR5K_BEACON_RESET_TSF	ath5k/reg.h	1268;"	d
AR5K_BEACON_TIM	ath5k/reg.h	1265;"	d
AR5K_BEACON_TIM_S	ath5k/reg.h	1266;"	d
AR5K_BSR	ath5k/reg.h	139;"	d
AR5K_BSR_ATIMDLY	ath5k/reg.h	143;"	d
AR5K_BSR_BDLYDMA	ath5k/reg.h	141;"	d
AR5K_BSR_BDLYSW	ath5k/reg.h	140;"	d
AR5K_BSR_SNAPSHOTSVALID	ath5k/reg.h	148;"	d
AR5K_BSR_SNPADHOC	ath5k/reg.h	144;"	d
AR5K_BSR_SNPBDMAE	ath5k/reg.h	145;"	d
AR5K_BSR_SNPTQ1FV	ath5k/reg.h	146;"	d
AR5K_BSR_SNPTQ1V	ath5k/reg.h	147;"	d
AR5K_BSR_SWBA_CNT	ath5k/reg.h	149;"	d
AR5K_BSR_TXQ1F	ath5k/reg.h	142;"	d
AR5K_BSS_ID0	ath5k/reg.h	1173;"	d
AR5K_BSS_ID1	ath5k/reg.h	1180;"	d
AR5K_BSS_ID1_AID	ath5k/reg.h	1181;"	d
AR5K_BSS_ID1_AID_S	ath5k/reg.h	1182;"	d
AR5K_BWMODE_10MHZ	ath5k/ath5k.h	/^	AR5K_BWMODE_10MHZ	= 2,$/;"	e	enum:ath5k_bw_mode
AR5K_BWMODE_40MHZ	ath5k/ath5k.h	/^	AR5K_BWMODE_40MHZ	= 3$/;"	e	enum:ath5k_bw_mode
AR5K_BWMODE_5MHZ	ath5k/ath5k.h	/^	AR5K_BWMODE_5MHZ	= 1,$/;"	e	enum:ath5k_bw_mode
AR5K_BWMODE_DEFAULT	ath5k/ath5k.h	/^	AR5K_BWMODE_DEFAULT	= 0,$/;"	e	enum:ath5k_bw_mode
AR5K_CALIBRATION_ANI	ath5k/ath5k.h	/^	AR5K_CALIBRATION_ANI = 0x08,$/;"	e	enum:ath5k_calibration_mask
AR5K_CALIBRATION_FULL	ath5k/ath5k.h	/^	AR5K_CALIBRATION_FULL = 0x01,$/;"	e	enum:ath5k_calibration_mask
AR5K_CALIBRATION_NF	ath5k/ath5k.h	/^	AR5K_CALIBRATION_NF = 0x04,$/;"	e	enum:ath5k_calibration_mask
AR5K_CALIBRATION_SHORT	ath5k/ath5k.h	/^	AR5K_CALIBRATION_SHORT = 0x02,$/;"	e	enum:ath5k_calibration_mask
AR5K_CCFG	ath5k/reg.h	521;"	d
AR5K_CCFG_CCU	ath5k/reg.h	525;"	d
AR5K_CCFG_CCU_CD_THRES	ath5k/reg.h	528;"	d
AR5K_CCFG_CCU_CREDIT	ath5k/reg.h	527;"	d
AR5K_CCFG_CCU_CUP_EN	ath5k/reg.h	526;"	d
AR5K_CCFG_CCU_CUP_LCNT	ath5k/reg.h	529;"	d
AR5K_CCFG_CCU_INIT	ath5k/reg.h	530;"	d
AR5K_CCFG_CPC_EN	ath5k/reg.h	523;"	d
AR5K_CCFG_WINDOW_SIZE	ath5k/reg.h	522;"	d
AR5K_CCK_FIL_CNT	ath5k/reg.h	1784;"	d
AR5K_CFG	ath5k/reg.h	69;"	d
AR5K_CFG_CLKGD	ath5k/reg.h	78;"	d
AR5K_CFG_EEBS	ath5k/reg.h	77;"	d
AR5K_CFG_IBSS	ath5k/reg.h	75;"	d
AR5K_CFG_PCI_THRES	ath5k/reg.h	83;"	d
AR5K_CFG_PCI_THRES_S	ath5k/reg.h	84;"	d
AR5K_CFG_PHY_OK	ath5k/reg.h	76;"	d
AR5K_CFG_SWRB	ath5k/reg.h	73;"	d
AR5K_CFG_SWRD	ath5k/reg.h	72;"	d
AR5K_CFG_SWRG	ath5k/reg.h	74;"	d
AR5K_CFG_SWTB	ath5k/reg.h	71;"	d
AR5K_CFG_SWTD	ath5k/reg.h	70;"	d
AR5K_CFG_TXCNT	ath5k/reg.h	79;"	d
AR5K_CFG_TXCNT_S	ath5k/reg.h	80;"	d
AR5K_CFG_TXFSTAT	ath5k/reg.h	81;"	d
AR5K_CFG_TXFSTRT	ath5k/reg.h	82;"	d
AR5K_CFP_DUR	ath5k/reg.h	1336;"	d
AR5K_CFP_DUR_5210	ath5k/reg.h	1334;"	d
AR5K_CFP_DUR_5211	ath5k/reg.h	1335;"	d
AR5K_CFP_PERIOD	ath5k/reg.h	1275;"	d
AR5K_CFP_PERIOD_5210	ath5k/reg.h	1273;"	d
AR5K_CFP_PERIOD_5211	ath5k/reg.h	1274;"	d
AR5K_CLR_TMASK	ath5k/reg.h	1395;"	d
AR5K_CPC0	ath5k/reg.h	535;"	d
AR5K_CPC1	ath5k/reg.h	536;"	d
AR5K_CPC2	ath5k/reg.h	537;"	d
AR5K_CPC3	ath5k/reg.h	538;"	d
AR5K_CPCOVF	ath5k/reg.h	539;"	d
AR5K_CR	ath5k/reg.h	52;"	d
AR5K_CR_RXD	ath5k/reg.h	58;"	d
AR5K_CR_RXE	ath5k/reg.h	55;"	d
AR5K_CR_SWI	ath5k/reg.h	59;"	d
AR5K_CR_TXD0	ath5k/reg.h	56;"	d
AR5K_CR_TXD1	ath5k/reg.h	57;"	d
AR5K_CR_TXE0	ath5k/reg.h	53;"	d
AR5K_CR_TXE1	ath5k/reg.h	54;"	d
AR5K_CTL_11A	ath5k/eeprom.h	/^	AR5K_CTL_11A = 0,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_11B	ath5k/eeprom.h	/^	AR5K_CTL_11B = 1,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_11G	ath5k/eeprom.h	/^	AR5K_CTL_11G = 2,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_2GHT20	ath5k/eeprom.h	/^	AR5K_CTL_2GHT20 = 5,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_2GHT40	ath5k/eeprom.h	/^	AR5K_CTL_2GHT40 = 7,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_5GHT20	ath5k/eeprom.h	/^	AR5K_CTL_5GHT20 = 6,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_5GHT40	ath5k/eeprom.h	/^	AR5K_CTL_5GHT40 = 8,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_MODE_M	ath5k/eeprom.h	/^	AR5K_CTL_MODE_M = 15,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_TURBO	ath5k/eeprom.h	/^	AR5K_CTL_TURBO = 3,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_TURBOG	ath5k/eeprom.h	/^	AR5K_CTL_TURBOG = 4,$/;"	e	enum:ath5k_ctl_mode
AR5K_DB2RATE	ath5k/reg.h	1834;"	d
AR5K_DB2RATE_BASE	ath5k/reg.h	1833;"	d
AR5K_DCCFG	ath5k/reg.h	512;"	d
AR5K_DCCFG_BCAST_EN	ath5k/reg.h	515;"	d
AR5K_DCCFG_BYPASS_EN	ath5k/reg.h	514;"	d
AR5K_DCCFG_GLOBAL_EN	ath5k/reg.h	513;"	d
AR5K_DCCFG_MCAST_EN	ath5k/reg.h	516;"	d
AR5K_DCM_ADDR	ath5k/reg.h	476;"	d
AR5K_DCM_DATA	ath5k/reg.h	477;"	d
AR5K_DCU_CHAN_TIME_BASE	ath5k/reg.h	718;"	d
AR5K_DCU_CHAN_TIME_DUR	ath5k/reg.h	719;"	d
AR5K_DCU_CHAN_TIME_DUR_S	ath5k/reg.h	720;"	d
AR5K_DCU_CHAN_TIME_ENABLE	ath5k/reg.h	721;"	d
AR5K_DCU_FP	ath5k/reg.h	815;"	d
AR5K_DCU_FP_BURST_DCU_EN	ath5k/reg.h	818;"	d
AR5K_DCU_FP_NOBURST_DCU_EN	ath5k/reg.h	816;"	d
AR5K_DCU_FP_NOBURST_EN	ath5k/reg.h	817;"	d
AR5K_DCU_GBL_IFS_EIFS	ath5k/reg.h	787;"	d
AR5K_DCU_GBL_IFS_EIFS_M	ath5k/reg.h	788;"	d
AR5K_DCU_GBL_IFS_MISC	ath5k/reg.h	800;"	d
AR5K_DCU_GBL_IFS_MISC_AIFS_CNT_RST	ath5k/reg.h	809;"	d
AR5K_DCU_GBL_IFS_MISC_DCU_ARB_DELAY	ath5k/reg.h	807;"	d
AR5K_DCU_GBL_IFS_MISC_LFSR_SLICE	ath5k/reg.h	801;"	d
AR5K_DCU_GBL_IFS_MISC_RND_LFSR_SL_DIS	ath5k/reg.h	810;"	d
AR5K_DCU_GBL_IFS_MISC_SIFS_CNT_RST	ath5k/reg.h	808;"	d
AR5K_DCU_GBL_IFS_MISC_SIFS_DUR_USEC	ath5k/reg.h	803;"	d
AR5K_DCU_GBL_IFS_MISC_SIFS_DUR_USEC_S	ath5k/reg.h	804;"	d
AR5K_DCU_GBL_IFS_MISC_TURBO_MODE	ath5k/reg.h	802;"	d
AR5K_DCU_GBL_IFS_MISC_USEC_DUR	ath5k/reg.h	805;"	d
AR5K_DCU_GBL_IFS_MISC_USEC_DUR_S	ath5k/reg.h	806;"	d
AR5K_DCU_GBL_IFS_SIFS	ath5k/reg.h	775;"	d
AR5K_DCU_GBL_IFS_SIFS_M	ath5k/reg.h	776;"	d
AR5K_DCU_GBL_IFS_SLOT	ath5k/reg.h	781;"	d
AR5K_DCU_GBL_IFS_SLOT_M	ath5k/reg.h	782;"	d
AR5K_DCU_LCL_IFS_AIFS	ath5k/reg.h	697;"	d
AR5K_DCU_LCL_IFS_AIFS_MAX	ath5k/reg.h	699;"	d
AR5K_DCU_LCL_IFS_AIFS_S	ath5k/reg.h	698;"	d
AR5K_DCU_LCL_IFS_BASE	ath5k/reg.h	692;"	d
AR5K_DCU_LCL_IFS_CW_MAX	ath5k/reg.h	695;"	d
AR5K_DCU_LCL_IFS_CW_MAX_S	ath5k/reg.h	696;"	d
AR5K_DCU_LCL_IFS_CW_MIN	ath5k/reg.h	693;"	d
AR5K_DCU_LCL_IFS_CW_MIN_S	ath5k/reg.h	694;"	d
AR5K_DCU_MISC_ARBLOCK_CTL	ath5k/reg.h	752;"	d
AR5K_DCU_MISC_ARBLOCK_CTL_GLOBAL	ath5k/reg.h	756;"	d
AR5K_DCU_MISC_ARBLOCK_CTL_INTFRM	ath5k/reg.h	755;"	d
AR5K_DCU_MISC_ARBLOCK_CTL_NONE	ath5k/reg.h	754;"	d
AR5K_DCU_MISC_ARBLOCK_CTL_S	ath5k/reg.h	753;"	d
AR5K_DCU_MISC_ARBLOCK_IGNORE	ath5k/reg.h	757;"	d
AR5K_DCU_MISC_BACKOFF	ath5k/reg.h	737;"	d
AR5K_DCU_MISC_BACKOFF_FRAG	ath5k/reg.h	744;"	d
AR5K_DCU_MISC_BACKOFF_PERSIST	ath5k/reg.h	746;"	d
AR5K_DCU_MISC_BASE	ath5k/reg.h	736;"	d
AR5K_DCU_MISC_BCN_ENABLE	ath5k/reg.h	751;"	d
AR5K_DCU_MISC_BLOWN_IFS_POLICY	ath5k/reg.h	761;"	d
AR5K_DCU_MISC_ETS_CW_POL	ath5k/reg.h	741;"	d
AR5K_DCU_MISC_ETS_RTS_POL	ath5k/reg.h	738;"	d
AR5K_DCU_MISC_FRAG_WAIT	ath5k/reg.h	743;"	d
AR5K_DCU_MISC_FRMPRFTCH_ENABLE	ath5k/reg.h	747;"	d
AR5K_DCU_MISC_HCFPOLL_ENABLE	ath5k/reg.h	745;"	d
AR5K_DCU_MISC_POST_FR_BKOFF_DIS	ath5k/reg.h	759;"	d
AR5K_DCU_MISC_SEQNUM_CTL	ath5k/reg.h	762;"	d
AR5K_DCU_MISC_SEQ_NUM_INCR_DIS	ath5k/reg.h	758;"	d
AR5K_DCU_MISC_VIRTCOL	ath5k/reg.h	748;"	d
AR5K_DCU_MISC_VIRTCOL_IGNORE	ath5k/reg.h	750;"	d
AR5K_DCU_MISC_VIRTCOL_NORMAL	ath5k/reg.h	749;"	d
AR5K_DCU_MISC_VIRT_COLL_POLICY	ath5k/reg.h	760;"	d
AR5K_DCU_QCUMASK_BASE	ath5k/reg.h	685;"	d
AR5K_DCU_QCUMASK_M	ath5k/reg.h	686;"	d
AR5K_DCU_RETRY_LMT_BASE	ath5k/reg.h	706;"	d
AR5K_DCU_RETRY_LMT_RTS	ath5k/reg.h	707;"	d
AR5K_DCU_RETRY_LMT_RTS_S	ath5k/reg.h	708;"	d
AR5K_DCU_RETRY_LMT_STA_DATA	ath5k/reg.h	711;"	d
AR5K_DCU_RETRY_LMT_STA_DATA_S	ath5k/reg.h	712;"	d
AR5K_DCU_RETRY_LMT_STA_RTS	ath5k/reg.h	709;"	d
AR5K_DCU_RETRY_LMT_STA_RTS_S	ath5k/reg.h	710;"	d
AR5K_DCU_SEQNUM_BASE	ath5k/reg.h	768;"	d
AR5K_DCU_SEQNUM_M	ath5k/reg.h	769;"	d
AR5K_DCU_TXP	ath5k/reg.h	823;"	d
AR5K_DCU_TXP_M	ath5k/reg.h	824;"	d
AR5K_DCU_TXP_STATUS	ath5k/reg.h	825;"	d
AR5K_DCU_TX_FILTER_0	ath5k/reg.h	833;"	d
AR5K_DCU_TX_FILTER_0_BASE	ath5k/reg.h	832;"	d
AR5K_DCU_TX_FILTER_1	ath5k/reg.h	839;"	d
AR5K_DCU_TX_FILTER_1_BASE	ath5k/reg.h	838;"	d
AR5K_DCU_TX_FILTER_CLR	ath5k/reg.h	844;"	d
AR5K_DCU_TX_FILTER_SET	ath5k/reg.h	849;"	d
AR5K_DEFAULT_ANTENNA	ath5k/reg.h	1494;"	d
AR5K_DESC_RX_CTL1_BUF_LEN	ath5k/desc.h	34;"	d
AR5K_DESC_RX_CTL1_INTREQ	ath5k/desc.h	35;"	d
AR5K_DESC_TX_STATUS0_EXCESSIVE_RETRIES	ath5k/desc.h	283;"	d
AR5K_DESC_TX_STATUS0_FIFO_UNDERRUN	ath5k/desc.h	284;"	d
AR5K_DESC_TX_STATUS0_FILTERED	ath5k/desc.h	285;"	d
AR5K_DESC_TX_STATUS0_FRAME_XMIT_OK	ath5k/desc.h	282;"	d
AR5K_DESC_TX_STATUS0_LONG_RETRY_COUNT	ath5k/desc.h	293;"	d
AR5K_DESC_TX_STATUS0_LONG_RETRY_COUNT_S	ath5k/desc.h	294;"	d
AR5K_DESC_TX_STATUS0_SEND_TIMESTAMP	ath5k/desc.h	297;"	d
AR5K_DESC_TX_STATUS0_SEND_TIMESTAMP_S	ath5k/desc.h	298;"	d
AR5K_DESC_TX_STATUS0_SHORT_RETRY_COUNT	ath5k/desc.h	291;"	d
AR5K_DESC_TX_STATUS0_SHORT_RETRY_COUNT_S	ath5k/desc.h	292;"	d
AR5K_DESC_TX_STATUS0_VIRTCOLL_CT_5211	ath5k/desc.h	295;"	d
AR5K_DESC_TX_STATUS0_VIRTCOLL_CT_5212_S	ath5k/desc.h	296;"	d
AR5K_DESC_TX_STATUS1_ACK_SIG_STRENGTH	ath5k/desc.h	304;"	d
AR5K_DESC_TX_STATUS1_ACK_SIG_STRENGTH_S	ath5k/desc.h	305;"	d
AR5K_DESC_TX_STATUS1_COMP_SUCCESS_5212	ath5k/desc.h	308;"	d
AR5K_DESC_TX_STATUS1_DONE	ath5k/desc.h	301;"	d
AR5K_DESC_TX_STATUS1_FINAL_TS_IX_5212	ath5k/desc.h	306;"	d
AR5K_DESC_TX_STATUS1_FINAL_TS_IX_5212_S	ath5k/desc.h	307;"	d
AR5K_DESC_TX_STATUS1_SEQ_NUM	ath5k/desc.h	302;"	d
AR5K_DESC_TX_STATUS1_SEQ_NUM_S	ath5k/desc.h	303;"	d
AR5K_DESC_TX_STATUS1_XMIT_ANTENNA_5212	ath5k/desc.h	309;"	d
AR5K_DIAG_SW	ath5k/reg.h	1410;"	d
AR5K_DIAG_SW_5210	ath5k/reg.h	1408;"	d
AR5K_DIAG_SW_5211	ath5k/reg.h	1409;"	d
AR5K_DIAG_SW_CHANNEL_IDLE_HIGH	ath5k/reg.h	1451;"	d
AR5K_DIAG_SW_CHAN_INFO	ath5k/reg.h	1432;"	d
AR5K_DIAG_SW_CHAN_INFO_5210	ath5k/reg.h	1430;"	d
AR5K_DIAG_SW_CHAN_INFO_5211	ath5k/reg.h	1431;"	d
AR5K_DIAG_SW_CORR_FCS	ath5k/reg.h	1428;"	d
AR5K_DIAG_SW_CORR_FCS_5210	ath5k/reg.h	1426;"	d
AR5K_DIAG_SW_CORR_FCS_5211	ath5k/reg.h	1427;"	d
AR5K_DIAG_SW_DIS_ACK	ath5k/reg.h	1413;"	d
AR5K_DIAG_SW_DIS_CTS	ath5k/reg.h	1414;"	d
AR5K_DIAG_SW_DIS_DEC	ath5k/reg.h	1416;"	d
AR5K_DIAG_SW_DIS_ENC	ath5k/reg.h	1415;"	d
AR5K_DIAG_SW_DIS_RX	ath5k/reg.h	1420;"	d
AR5K_DIAG_SW_DIS_RX_5210	ath5k/reg.h	1418;"	d
AR5K_DIAG_SW_DIS_RX_5211	ath5k/reg.h	1419;"	d
AR5K_DIAG_SW_DIS_SEQ_INC_5210	ath5k/reg.h	1442;"	d
AR5K_DIAG_SW_DIS_TX_5210	ath5k/reg.h	1417;"	d
AR5K_DIAG_SW_DIS_WEP_ACK	ath5k/reg.h	1412;"	d
AR5K_DIAG_SW_ECO_ENABLE	ath5k/reg.h	1438;"	d
AR5K_DIAG_SW_EN_SCRAM_SEED	ath5k/reg.h	1436;"	d
AR5K_DIAG_SW_EN_SCRAM_SEED_5210	ath5k/reg.h	1434;"	d
AR5K_DIAG_SW_EN_SCRAM_SEED_5211	ath5k/reg.h	1435;"	d
AR5K_DIAG_SW_FRAME_NV0	ath5k/reg.h	1445;"	d
AR5K_DIAG_SW_FRAME_NV0_5210	ath5k/reg.h	1443;"	d
AR5K_DIAG_SW_FRAME_NV0_5211	ath5k/reg.h	1444;"	d
AR5K_DIAG_SW_IGNORE_CARR_SENSE	ath5k/reg.h	1450;"	d
AR5K_DIAG_SW_LOOP_BACK	ath5k/reg.h	1424;"	d
AR5K_DIAG_SW_LOOP_BACK_5210	ath5k/reg.h	1422;"	d
AR5K_DIAG_SW_LOOP_BACK_5211	ath5k/reg.h	1423;"	d
AR5K_DIAG_SW_OBSPT_M	ath5k/reg.h	1447;"	d
AR5K_DIAG_SW_OBSPT_S	ath5k/reg.h	1448;"	d
AR5K_DIAG_SW_PHEAR_ME	ath5k/reg.h	1452;"	d
AR5K_DIAG_SW_RX_CLEAR_HIGH	ath5k/reg.h	1449;"	d
AR5K_DIAG_SW_SCRAM_SEED_M	ath5k/reg.h	1440;"	d
AR5K_DIAG_SW_SCRAM_SEED_S	ath5k/reg.h	1441;"	d
AR5K_DIAG_SW_SCVRAM_SEED	ath5k/reg.h	1439;"	d
AR5K_DISABLE_QUEUE	ath5k/reg.h	581;"	d
AR5K_DMASIZE_128B	ath5k/ath5k.h	/^	AR5K_DMASIZE_128B,$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_16B	ath5k/ath5k.h	/^	AR5K_DMASIZE_16B,$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_256B	ath5k/ath5k.h	/^	AR5K_DMASIZE_256B,$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_32B	ath5k/ath5k.h	/^	AR5K_DMASIZE_32B,$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_4B	ath5k/ath5k.h	/^	AR5K_DMASIZE_4B	= 0,$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_512B	ath5k/ath5k.h	/^	AR5K_DMASIZE_512B$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_64B	ath5k/ath5k.h	/^	AR5K_DMASIZE_64B,$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_8B	ath5k/ath5k.h	/^	AR5K_DMASIZE_8B,$/;"	e	enum:ath5k_dmasize
AR5K_EEPROM_5413_SPUR_CHAN_1	ath5k/eeprom.h	235;"	d
AR5K_EEPROM_5413_SPUR_CHAN_2	ath5k/eeprom.h	237;"	d
AR5K_EEPROM_AES_DIS	ath5k/eeprom.h	119;"	d
AR5K_EEPROM_ANT_GAIN	ath5k/eeprom.h	88;"	d
AR5K_EEPROM_ANT_GAIN_2GHZ	ath5k/eeprom.h	90;"	d
AR5K_EEPROM_ANT_GAIN_5GHZ	ath5k/eeprom.h	89;"	d
AR5K_EEPROM_ART_BUILD_NUM	ath5k/eeprom.h	109;"	d
AR5K_EEPROM_BAND_2GHZ	ath5k/eeprom.h	/^	AR5K_EEPROM_BAND_2GHZ = 1,$/;"	e	enum:ath5k_eeprom_freq_bands
AR5K_EEPROM_BAND_5GHZ	ath5k/eeprom.h	/^	AR5K_EEPROM_BAND_5GHZ = 0,$/;"	e	enum:ath5k_eeprom_freq_bands
AR5K_EEPROM_BASE	ath5k/reg.h	1068;"	d
AR5K_EEPROM_BURST_DIS	ath5k/eeprom.h	121;"	d
AR5K_EEPROM_CAL_DATA_START	ath5k/eeprom.h	113;"	d
AR5K_EEPROM_CCK_OFDM_DELTA	ath5k/eeprom.h	224;"	d
AR5K_EEPROM_CFG	ath5k/reg.h	1101;"	d
AR5K_EEPROM_CFG_CLK_RATE	ath5k/reg.h	1108;"	d
AR5K_EEPROM_CFG_CLK_RATE_156KHZ	ath5k/reg.h	1110;"	d
AR5K_EEPROM_CFG_CLK_RATE_312KHZ	ath5k/reg.h	1111;"	d
AR5K_EEPROM_CFG_CLK_RATE_625KHZ	ath5k/reg.h	1112;"	d
AR5K_EEPROM_CFG_CLK_RATE_S	ath5k/reg.h	1109;"	d
AR5K_EEPROM_CFG_LIND_EN	ath5k/reg.h	1115;"	d
AR5K_EEPROM_CFG_PROT_KEY	ath5k/reg.h	1113;"	d
AR5K_EEPROM_CFG_PROT_KEY_S	ath5k/reg.h	1114;"	d
AR5K_EEPROM_CFG_SIZE	ath5k/reg.h	1102;"	d
AR5K_EEPROM_CFG_SIZE_16KBIT	ath5k/reg.h	1106;"	d
AR5K_EEPROM_CFG_SIZE_4KBIT	ath5k/reg.h	1104;"	d
AR5K_EEPROM_CFG_SIZE_8KBIT	ath5k/reg.h	1105;"	d
AR5K_EEPROM_CFG_SIZE_AUTO	ath5k/reg.h	1103;"	d
AR5K_EEPROM_CFG_WR_WAIT_DIS	ath5k/reg.h	1107;"	d
AR5K_EEPROM_CHANNEL_DIS	ath5k/eeprom.h	205;"	d
AR5K_EEPROM_CHANNEL_POWER	ath5k/eeprom.h	202;"	d
AR5K_EEPROM_CHECKSUM	ath5k/eeprom.h	45;"	d
AR5K_EEPROM_CMD	ath5k/reg.h	1081;"	d
AR5K_EEPROM_CMD_READ	ath5k/reg.h	1082;"	d
AR5K_EEPROM_CMD_RESET	ath5k/reg.h	1084;"	d
AR5K_EEPROM_CMD_WRITE	ath5k/reg.h	1083;"	d
AR5K_EEPROM_COMP_DIS	ath5k/eeprom.h	118;"	d
AR5K_EEPROM_CTL	ath5k/eeprom.h	140;"	d
AR5K_EEPROM_DATA	ath5k/reg.h	1075;"	d
AR5K_EEPROM_DATA_5210	ath5k/reg.h	1074;"	d
AR5K_EEPROM_DATA_5211	ath5k/reg.h	1073;"	d
AR5K_EEPROM_EARSTART	ath5k/eeprom.h	94;"	d
AR5K_EEPROM_EAR_FILE_ID	ath5k/eeprom.h	110;"	d
AR5K_EEPROM_EAR_FILE_VERSION	ath5k/eeprom.h	106;"	d
AR5K_EEPROM_EEMAP	ath5k/eeprom.h	97;"	d
AR5K_EEPROM_EEP_DELTA	ath5k/eeprom.h	182;"	d
AR5K_EEPROM_EEP_FILE_VERSION	ath5k/eeprom.h	105;"	d
AR5K_EEPROM_EEP_SCALE	ath5k/eeprom.h	181;"	d
AR5K_EEPROM_FCC_MID_EN	ath5k/eeprom.h	129;"	d
AR5K_EEPROM_FF_DIS	ath5k/eeprom.h	120;"	d
AR5K_EEPROM_FREQ_M	ath5k/eeprom.h	196;"	d
AR5K_EEPROM_GROUP1_OFFSET	ath5k/eeprom.h	142;"	d
AR5K_EEPROM_GROUP2_OFFSET	ath5k/eeprom.h	143;"	d
AR5K_EEPROM_GROUP3_OFFSET	ath5k/eeprom.h	144;"	d
AR5K_EEPROM_GROUP4_OFFSET	ath5k/eeprom.h	145;"	d
AR5K_EEPROM_GROUP5_OFFSET	ath5k/eeprom.h	146;"	d
AR5K_EEPROM_GROUP6_OFFSET	ath5k/eeprom.h	147;"	d
AR5K_EEPROM_GROUP7_OFFSET	ath5k/eeprom.h	148;"	d
AR5K_EEPROM_GROUP8_OFFSET	ath5k/eeprom.h	149;"	d
AR5K_EEPROM_GROUPS_START	ath5k/eeprom.h	141;"	d
AR5K_EEPROM_HAS32KHZCRYSTAL	ath5k/eeprom.h	101;"	d
AR5K_EEPROM_HAS32KHZCRYSTAL_OLD	ath5k/eeprom.h	102;"	d
AR5K_EEPROM_HDR	ath5k/eeprom.h	74;"	d
AR5K_EEPROM_HDR_11A	ath5k/eeprom.h	75;"	d
AR5K_EEPROM_HDR_11B	ath5k/eeprom.h	76;"	d
AR5K_EEPROM_HDR_11G	ath5k/eeprom.h	77;"	d
AR5K_EEPROM_HDR_DEVICE	ath5k/eeprom.h	80;"	d
AR5K_EEPROM_HDR_RFKILL	ath5k/eeprom.h	81;"	d
AR5K_EEPROM_HDR_T_2GHZ_DIS	ath5k/eeprom.h	78;"	d
AR5K_EEPROM_HDR_T_5GHZ_DBM	ath5k/eeprom.h	79;"	d
AR5K_EEPROM_HDR_T_5GHZ_DIS	ath5k/eeprom.h	82;"	d
AR5K_EEPROM_HDR_XR2_DIS	ath5k/eeprom.h	95;"	d
AR5K_EEPROM_HDR_XR5_DIS	ath5k/eeprom.h	96;"	d
AR5K_EEPROM_HEAVY_CLIP_EN	ath5k/eeprom.h	123;"	d
AR5K_EEPROM_INFO	ath5k/eeprom.h	49;"	d
AR5K_EEPROM_INFO_BASE	ath5k/eeprom.h	46;"	d
AR5K_EEPROM_INFO_CKSUM	ath5k/eeprom.h	48;"	d
AR5K_EEPROM_INFO_MAX	ath5k/eeprom.h	47;"	d
AR5K_EEPROM_IS_HB63	ath5k/eeprom.h	28;"	d
AR5K_EEPROM_I_GAIN	ath5k/eeprom.h	223;"	d
AR5K_EEPROM_JAP_11A_NEW_EN	ath5k/eeprom.h	134;"	d
AR5K_EEPROM_JAP_MID_EN	ath5k/eeprom.h	132;"	d
AR5K_EEPROM_JAP_U1EVEN_EN	ath5k/eeprom.h	130;"	d
AR5K_EEPROM_JAP_U1ODD_EN	ath5k/eeprom.h	133;"	d
AR5K_EEPROM_JAP_U2_EN	ath5k/eeprom.h	131;"	d
AR5K_EEPROM_KEY_CACHE_SIZE	ath5k/eeprom.h	124;"	d
AR5K_EEPROM_MAGIC	ath5k/eeprom.h	25;"	d
AR5K_EEPROM_MAGIC_VALUE	ath5k/eeprom.h	26;"	d
AR5K_EEPROM_MASK_R0	ath5k/eeprom.h	114;"	d
AR5K_EEPROM_MASK_R1	ath5k/eeprom.h	115;"	d
AR5K_EEPROM_MAX_CHAN	ath5k/eeprom.h	189;"	d
AR5K_EEPROM_MAX_CTLS	ath5k/eeprom.h	208;"	d
AR5K_EEPROM_MAX_QCU	ath5k/eeprom.h	122;"	d
AR5K_EEPROM_MISC0	ath5k/eeprom.h	93;"	d
AR5K_EEPROM_MISC1	ath5k/eeprom.h	99;"	d
AR5K_EEPROM_MISC2	ath5k/eeprom.h	104;"	d
AR5K_EEPROM_MISC3	ath5k/eeprom.h	108;"	d
AR5K_EEPROM_MISC4	ath5k/eeprom.h	112;"	d
AR5K_EEPROM_MISC5	ath5k/eeprom.h	117;"	d
AR5K_EEPROM_MISC6	ath5k/eeprom.h	126;"	d
AR5K_EEPROM_MODES_11A	ath5k/eeprom.h	137;"	d
AR5K_EEPROM_MODES_11B	ath5k/eeprom.h	138;"	d
AR5K_EEPROM_MODES_11G	ath5k/eeprom.h	139;"	d
AR5K_EEPROM_MODE_11A	ath5k/eeprom.h	70;"	d
AR5K_EEPROM_MODE_11B	ath5k/eeprom.h	71;"	d
AR5K_EEPROM_MODE_11G	ath5k/eeprom.h	72;"	d
AR5K_EEPROM_NON_EDGE_M	ath5k/eeprom.h	201;"	d
AR5K_EEPROM_NO_SPUR	ath5k/eeprom.h	239;"	d
AR5K_EEPROM_N_2GHZ_CHAN	ath5k/eeprom.h	186;"	d
AR5K_EEPROM_N_2GHZ_CHAN_2413	ath5k/eeprom.h	187;"	d
AR5K_EEPROM_N_2GHZ_CHAN_MAX	ath5k/eeprom.h	188;"	d
AR5K_EEPROM_N_5GHZ_CHAN	ath5k/eeprom.h	184;"	d
AR5K_EEPROM_N_5GHZ_RATE_CHAN	ath5k/eeprom.h	185;"	d
AR5K_EEPROM_N_CTLS	ath5k/eeprom.h	207;"	d
AR5K_EEPROM_N_EDGES	ath5k/eeprom.h	194;"	d
AR5K_EEPROM_N_FREQ_BANDS	ath5k/eeprom.h	/^	AR5K_EEPROM_N_FREQ_BANDS,$/;"	e	enum:ath5k_eeprom_freq_bands
AR5K_EEPROM_N_INTERCEPTS	ath5k/eeprom.h	195;"	d
AR5K_EEPROM_N_INTERCEPT_10_2GHZ	ath5k/eeprom.h	214;"	d
AR5K_EEPROM_N_INTERCEPT_10_5GHZ	ath5k/eeprom.h	215;"	d
AR5K_EEPROM_N_IQ_CAL	ath5k/eeprom.h	225;"	d
AR5K_EEPROM_N_MODES	ath5k/eeprom.h	183;"	d
AR5K_EEPROM_N_OBDB	ath5k/eeprom.h	203;"	d
AR5K_EEPROM_N_PCDAC	ath5k/eeprom.h	191;"	d
AR5K_EEPROM_N_PD_CURVES	ath5k/eeprom.h	209;"	d
AR5K_EEPROM_N_PD_GAINS	ath5k/eeprom.h	212;"	d
AR5K_EEPROM_N_PD_POINTS	ath5k/eeprom.h	213;"	d
AR5K_EEPROM_N_PHASE_CAL	ath5k/eeprom.h	192;"	d
AR5K_EEPROM_N_POWER_LOC_11B	ath5k/eeprom.h	221;"	d
AR5K_EEPROM_N_POWER_LOC_11G	ath5k/eeprom.h	222;"	d
AR5K_EEPROM_N_PWR_POINTS_5111	ath5k/eeprom.h	190;"	d
AR5K_EEPROM_N_SPUR_CHANS	ath5k/eeprom.h	233;"	d
AR5K_EEPROM_N_TEST_FREQ	ath5k/eeprom.h	193;"	d
AR5K_EEPROM_N_XPD0_POINTS	ath5k/eeprom.h	210;"	d
AR5K_EEPROM_N_XPD3_POINTS	ath5k/eeprom.h	211;"	d
AR5K_EEPROM_OBDB0_2GHZ	ath5k/eeprom.h	159;"	d
AR5K_EEPROM_OBDB1_2GHZ	ath5k/eeprom.h	160;"	d
AR5K_EEPROM_OBDB_DIS	ath5k/eeprom.h	204;"	d
AR5K_EEPROM_OFF	ath5k/eeprom.h	85;"	d
AR5K_EEPROM_PCDAC_M	ath5k/eeprom.h	197;"	d
AR5K_EEPROM_PCDAC_START	ath5k/eeprom.h	198;"	d
AR5K_EEPROM_PCDAC_STEP	ath5k/eeprom.h	200;"	d
AR5K_EEPROM_PCDAC_STOP	ath5k/eeprom.h	199;"	d
AR5K_EEPROM_PCIE_OFFSET	ath5k/eeprom.h	22;"	d
AR5K_EEPROM_PCIE_SERDES_SECTION	ath5k/eeprom.h	23;"	d
AR5K_EEPROM_POWER_M	ath5k/eeprom.h	216;"	d
AR5K_EEPROM_POWER_MAX	ath5k/eeprom.h	218;"	d
AR5K_EEPROM_POWER_MIN	ath5k/eeprom.h	217;"	d
AR5K_EEPROM_POWER_STEP	ath5k/eeprom.h	219;"	d
AR5K_EEPROM_POWER_TABLE_SIZE	ath5k/eeprom.h	220;"	d
AR5K_EEPROM_PROTECT	ath5k/eeprom.h	162;"	d
AR5K_EEPROM_PROTECT_RD_0_31	ath5k/eeprom.h	163;"	d
AR5K_EEPROM_PROTECT_RD_128_191	ath5k/eeprom.h	169;"	d
AR5K_EEPROM_PROTECT_RD_192_207	ath5k/eeprom.h	171;"	d
AR5K_EEPROM_PROTECT_RD_208_223	ath5k/eeprom.h	173;"	d
AR5K_EEPROM_PROTECT_RD_224_239	ath5k/eeprom.h	175;"	d
AR5K_EEPROM_PROTECT_RD_240_255	ath5k/eeprom.h	177;"	d
AR5K_EEPROM_PROTECT_RD_32_63	ath5k/eeprom.h	165;"	d
AR5K_EEPROM_PROTECT_RD_64_127	ath5k/eeprom.h	167;"	d
AR5K_EEPROM_PROTECT_WR_0_31	ath5k/eeprom.h	164;"	d
AR5K_EEPROM_PROTECT_WR_128_191	ath5k/eeprom.h	170;"	d
AR5K_EEPROM_PROTECT_WR_192_207	ath5k/eeprom.h	172;"	d
AR5K_EEPROM_PROTECT_WR_208_223	ath5k/eeprom.h	174;"	d
AR5K_EEPROM_PROTECT_WR_224_239	ath5k/eeprom.h	176;"	d
AR5K_EEPROM_PROTECT_WR_240_255	ath5k/eeprom.h	178;"	d
AR5K_EEPROM_PROTECT_WR_32_63	ath5k/eeprom.h	166;"	d
AR5K_EEPROM_PROTECT_WR_64_127	ath5k/eeprom.h	168;"	d
AR5K_EEPROM_READ	ath5k/eeprom.h	244;"	d
AR5K_EEPROM_READ_HDR	ath5k/eeprom.h	249;"	d
AR5K_EEPROM_REG_DOMAIN	ath5k/eeprom.h	36;"	d
AR5K_EEPROM_RFKILL	ath5k/eeprom.h	30;"	d
AR5K_EEPROM_RFKILL_GPIO_SEL	ath5k/eeprom.h	31;"	d
AR5K_EEPROM_RFKILL_GPIO_SEL_S	ath5k/eeprom.h	32;"	d
AR5K_EEPROM_RFKILL_POLARITY	ath5k/eeprom.h	33;"	d
AR5K_EEPROM_RFKILL_POLARITY_S	ath5k/eeprom.h	34;"	d
AR5K_EEPROM_RX_CHAIN_DIS	ath5k/eeprom.h	128;"	d
AR5K_EEPROM_SCALE_OC_DELTA	ath5k/eeprom.h	206;"	d
AR5K_EEPROM_SIZE_ENDLOC_SHIFT	ath5k/eeprom.h	43;"	d
AR5K_EEPROM_SIZE_LOWER	ath5k/eeprom.h	39;"	d
AR5K_EEPROM_SIZE_UPPER	ath5k/eeprom.h	40;"	d
AR5K_EEPROM_SIZE_UPPER_MASK	ath5k/eeprom.h	41;"	d
AR5K_EEPROM_SIZE_UPPER_SHIFT	ath5k/eeprom.h	42;"	d
AR5K_EEPROM_SPUR_CHAN_MASK	ath5k/eeprom.h	238;"	d
AR5K_EEPROM_STATUS	ath5k/reg.h	1091;"	d
AR5K_EEPROM_STAT_5210	ath5k/reg.h	1089;"	d
AR5K_EEPROM_STAT_5211	ath5k/reg.h	1090;"	d
AR5K_EEPROM_STAT_RDDONE	ath5k/reg.h	1094;"	d
AR5K_EEPROM_STAT_RDERR	ath5k/reg.h	1093;"	d
AR5K_EEPROM_STAT_WRDONE	ath5k/reg.h	1096;"	d
AR5K_EEPROM_STAT_WRERR	ath5k/reg.h	1095;"	d
AR5K_EEPROM_TARGET_PWRSTART	ath5k/eeprom.h	100;"	d
AR5K_EEPROM_TARGET_PWR_OFF_11A	ath5k/eeprom.h	151;"	d
AR5K_EEPROM_TARGET_PWR_OFF_11B	ath5k/eeprom.h	153;"	d
AR5K_EEPROM_TARGET_PWR_OFF_11G	ath5k/eeprom.h	155;"	d
AR5K_EEPROM_TX_CHAIN_DIS	ath5k/eeprom.h	127;"	d
AR5K_EEPROM_VERSION	ath5k/eeprom.h	51;"	d
AR5K_EEPROM_VERSION_3_0	ath5k/eeprom.h	52;"	d
AR5K_EEPROM_VERSION_3_1	ath5k/eeprom.h	53;"	d
AR5K_EEPROM_VERSION_3_2	ath5k/eeprom.h	54;"	d
AR5K_EEPROM_VERSION_3_3	ath5k/eeprom.h	55;"	d
AR5K_EEPROM_VERSION_3_4	ath5k/eeprom.h	56;"	d
AR5K_EEPROM_VERSION_4_0	ath5k/eeprom.h	57;"	d
AR5K_EEPROM_VERSION_4_1	ath5k/eeprom.h	58;"	d
AR5K_EEPROM_VERSION_4_2	ath5k/eeprom.h	59;"	d
AR5K_EEPROM_VERSION_4_3	ath5k/eeprom.h	60;"	d
AR5K_EEPROM_VERSION_4_4	ath5k/eeprom.h	61;"	d
AR5K_EEPROM_VERSION_4_5	ath5k/eeprom.h	62;"	d
AR5K_EEPROM_VERSION_4_6	ath5k/eeprom.h	63;"	d
AR5K_EEPROM_VERSION_4_7	ath5k/eeprom.h	64;"	d
AR5K_EEPROM_VERSION_4_9	ath5k/eeprom.h	65;"	d
AR5K_EEPROM_VERSION_5_0	ath5k/eeprom.h	66;"	d
AR5K_EEPROM_VERSION_5_1	ath5k/eeprom.h	67;"	d
AR5K_EEPROM_VERSION_5_3	ath5k/eeprom.h	68;"	d
AR5K_ENABLE_QUEUE	ath5k/reg.h	574;"	d
AR5K_FCS_FAIL	ath5k/reg.h	1567;"	d
AR5K_FCS_FAIL_5210	ath5k/reg.h	1565;"	d
AR5K_FCS_FAIL_5211	ath5k/reg.h	1566;"	d
AR5K_FRAME_CTL_QOSM	ath5k/reg.h	1500;"	d
AR5K_GAIN_CCK_OFDM_GAIN_DELTA	ath5k/rfgain.h	454;"	d
AR5K_GAIN_CCK_PROBE_CORR	ath5k/rfgain.h	453;"	d
AR5K_GAIN_CHECK_ADJUST	ath5k/rfgain.h	459;"	d
AR5K_GAIN_CRN_FIX_BITS_5111	ath5k/rfgain.h	448;"	d
AR5K_GAIN_CRN_FIX_BITS_5112	ath5k/rfgain.h	449;"	d
AR5K_GAIN_CRN_MAX_FIX_BITS	ath5k/rfgain.h	450;"	d
AR5K_GAIN_DYN_ADJUST_HI_MARGIN	ath5k/rfgain.h	451;"	d
AR5K_GAIN_DYN_ADJUST_LO_MARGIN	ath5k/rfgain.h	452;"	d
AR5K_GAIN_STEP_COUNT	ath5k/rfgain.h	455;"	d
AR5K_GPIOCR	ath5k/reg.h	947;"	d
AR5K_GPIOCR_IN	ath5k/reg.h	951;"	d
AR5K_GPIOCR_INT_ENA	ath5k/reg.h	948;"	d
AR5K_GPIOCR_INT_SEL	ath5k/reg.h	955;"	d
AR5K_GPIOCR_INT_SELH	ath5k/reg.h	950;"	d
AR5K_GPIOCR_INT_SELL	ath5k/reg.h	949;"	d
AR5K_GPIOCR_OUT	ath5k/reg.h	954;"	d
AR5K_GPIOCR_OUT0	ath5k/reg.h	952;"	d
AR5K_GPIOCR_OUT1	ath5k/reg.h	953;"	d
AR5K_GPIODI	ath5k/reg.h	965;"	d
AR5K_GPIODI_M	ath5k/reg.h	966;"	d
AR5K_GPIODO	ath5k/reg.h	960;"	d
AR5K_IER	ath5k/reg.h	89;"	d
AR5K_IER_DISABLE	ath5k/reg.h	90;"	d
AR5K_IER_ENABLE	ath5k/reg.h	91;"	d
AR5K_IFS0	ath5k/reg.h	1314;"	d
AR5K_IFS0_DIFS	ath5k/reg.h	1317;"	d
AR5K_IFS0_DIFS_S	ath5k/reg.h	1318;"	d
AR5K_IFS0_SIFS	ath5k/reg.h	1315;"	d
AR5K_IFS0_SIFS_S	ath5k/reg.h	1316;"	d
AR5K_IFS1	ath5k/reg.h	1323;"	d
AR5K_IFS1_CS_EN	ath5k/reg.h	1328;"	d
AR5K_IFS1_CS_EN_S	ath5k/reg.h	1329;"	d
AR5K_IFS1_EIFS	ath5k/reg.h	1326;"	d
AR5K_IFS1_EIFS_S	ath5k/reg.h	1327;"	d
AR5K_IFS1_PIFS	ath5k/reg.h	1324;"	d
AR5K_IFS1_PIFS_S	ath5k/reg.h	1325;"	d
AR5K_IMR	ath5k/reg.h	393;"	d
AR5K_IMR_BCNMISC	ath5k/reg.h	422;"	d
AR5K_IMR_BMISS	ath5k/reg.h	413;"	d
AR5K_IMR_BNR	ath5k/reg.h	415;"	d
AR5K_IMR_BRSSI	ath5k/reg.h	412;"	d
AR5K_IMR_DPERR	ath5k/reg.h	419;"	d
AR5K_IMR_GPIO	ath5k/reg.h	424;"	d
AR5K_IMR_HIUERR	ath5k/reg.h	414;"	d
AR5K_IMR_MCABT	ath5k/reg.h	416;"	d
AR5K_IMR_MIB	ath5k/reg.h	407;"	d
AR5K_IMR_QCBRORN	ath5k/reg.h	425;"	d
AR5K_IMR_QCBRURN	ath5k/reg.h	426;"	d
AR5K_IMR_QTRIG	ath5k/reg.h	427;"	d
AR5K_IMR_RXCHIRP	ath5k/reg.h	417;"	d
AR5K_IMR_RXDESC	ath5k/reg.h	396;"	d
AR5K_IMR_RXDOPPLER	ath5k/reg.h	420;"	d
AR5K_IMR_RXEOL	ath5k/reg.h	399;"	d
AR5K_IMR_RXERR	ath5k/reg.h	397;"	d
AR5K_IMR_RXKCM	ath5k/reg.h	410;"	d
AR5K_IMR_RXNOFRM	ath5k/reg.h	398;"	d
AR5K_IMR_RXOK	ath5k/reg.h	395;"	d
AR5K_IMR_RXORN	ath5k/reg.h	400;"	d
AR5K_IMR_RXPHY	ath5k/reg.h	409;"	d
AR5K_IMR_SSERR	ath5k/reg.h	418;"	d
AR5K_IMR_SWBA	ath5k/reg.h	411;"	d
AR5K_IMR_SWI	ath5k/reg.h	408;"	d
AR5K_IMR_TIM	ath5k/reg.h	421;"	d
AR5K_IMR_TXDESC	ath5k/reg.h	402;"	d
AR5K_IMR_TXEOL	ath5k/reg.h	405;"	d
AR5K_IMR_TXERR	ath5k/reg.h	403;"	d
AR5K_IMR_TXNOFRM	ath5k/reg.h	404;"	d
AR5K_IMR_TXOK	ath5k/reg.h	401;"	d
AR5K_IMR_TXURN	ath5k/reg.h	406;"	d
AR5K_INIT_CARR_SENSE_EN	ath5k/ath5k.h	198;"	d
AR5K_INIT_CFG	ath5k/ath5k.h	202;"	d
AR5K_INIT_CFG	ath5k/ath5k.h	206;"	d
AR5K_INIT_CYCRSSI_THR1	ath5k/ath5k.h	210;"	d
AR5K_INIT_OFDM_PLCP_BITS	ath5k/ath5k.h	238;"	d
AR5K_INIT_OFDM_PREAMBLE_TIME_MIN	ath5k/ath5k.h	236;"	d
AR5K_INIT_OFDM_PREAMPLE_TIME	ath5k/ath5k.h	234;"	d
AR5K_INIT_OFDM_SYMBOL_TIME	ath5k/ath5k.h	237;"	d
AR5K_INIT_RETRY_LONG	ath5k/ath5k.h	214;"	d
AR5K_INIT_RETRY_SHORT	ath5k/ath5k.h	213;"	d
AR5K_INIT_RX_LATENCY_5210	ath5k/ath5k.h	250;"	d
AR5K_INIT_RX_LAT_MAX	ath5k/ath5k.h	241;"	d
AR5K_INIT_SIFS_DEFAULT_A	ath5k/ath5k.h	227;"	d
AR5K_INIT_SIFS_DEFAULT_BG	ath5k/ath5k.h	226;"	d
AR5K_INIT_SIFS_HALF_RATE	ath5k/ath5k.h	228;"	d
AR5K_INIT_SIFS_QUARTER_RATE	ath5k/ath5k.h	229;"	d
AR5K_INIT_SIFS_TURBO	ath5k/ath5k.h	225;"	d
AR5K_INIT_SLOT_TIME_B	ath5k/ath5k.h	221;"	d
AR5K_INIT_SLOT_TIME_DEFAULT	ath5k/ath5k.h	218;"	d
AR5K_INIT_SLOT_TIME_HALF_RATE	ath5k/ath5k.h	219;"	d
AR5K_INIT_SLOT_TIME_QUARTER_RATE	ath5k/ath5k.h	220;"	d
AR5K_INIT_SLOT_TIME_TURBO	ath5k/ath5k.h	217;"	d
AR5K_INIT_TXF2TXD_START_DEFAULT	ath5k/ath5k.h	253;"	d
AR5K_INIT_TXF2TXD_START_DELAY_10MHZ	ath5k/ath5k.h	254;"	d
AR5K_INIT_TXF2TXD_START_DELAY_5MHZ	ath5k/ath5k.h	255;"	d
AR5K_INIT_TX_LATENCY_5210	ath5k/ath5k.h	249;"	d
AR5K_INIT_TX_LAT_A	ath5k/ath5k.h	244;"	d
AR5K_INIT_TX_LAT_BG	ath5k/ath5k.h	245;"	d
AR5K_INIT_TX_LAT_MIN	ath5k/ath5k.h	247;"	d
AR5K_INI_READ	ath5k/initvals.c	/^		AR5K_INI_READ = 1,$/;"	e	enum:ath5k_ini::__anon58	file:
AR5K_INI_WRITE	ath5k/initvals.c	/^		AR5K_INI_WRITE = 0,	\/* Default *\/$/;"	e	enum:ath5k_ini::__anon58	file:
AR5K_INTPEND	ath5k/reg.h	881;"	d
AR5K_INTPEND_M	ath5k/reg.h	882;"	d
AR5K_INT_BCN_TIMEOUT	ath5k/ath5k.h	/^	AR5K_INT_BCN_TIMEOUT =	0x02000000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_BMISS	ath5k/ath5k.h	/^	AR5K_INT_BMISS	= 0x00040000,$/;"	e	enum:ath5k_int
AR5K_INT_BNR	ath5k/ath5k.h	/^	AR5K_INT_BNR	= 0x00100000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_BRSSI	ath5k/ath5k.h	/^	AR5K_INT_BRSSI	= 0x00020000,$/;"	e	enum:ath5k_int
AR5K_INT_CAB_TIMEOUT	ath5k/ath5k.h	/^	AR5K_INT_CAB_TIMEOUT =	0x04000000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_COMMON	ath5k/ath5k.h	/^	AR5K_INT_COMMON  = AR5K_INT_RXOK$/;"	e	enum:ath5k_int
AR5K_INT_DTIM	ath5k/ath5k.h	/^	AR5K_INT_DTIM	= 0x00400000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_DTIM_SYNC	ath5k/ath5k.h	/^	AR5K_INT_DTIM_SYNC =	0x00800000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_FATAL	ath5k/ath5k.h	/^	AR5K_INT_FATAL	= 0x00080000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_GLOBAL	ath5k/ath5k.h	/^	AR5K_INT_GLOBAL =	0x80000000,$/;"	e	enum:ath5k_int
AR5K_INT_GPIO	ath5k/ath5k.h	/^	AR5K_INT_GPIO	=	0x01000000,$/;"	e	enum:ath5k_int
AR5K_INT_MIB	ath5k/ath5k.h	/^	AR5K_INT_MIB	= 0x00001000,$/;"	e	enum:ath5k_int
AR5K_INT_NOCARD	ath5k/ath5k.h	/^	AR5K_INT_NOCARD	= 0xffffffff$/;"	e	enum:ath5k_int
AR5K_INT_QCBRORN	ath5k/ath5k.h	/^	AR5K_INT_QCBRORN =	0x08000000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_QCBRURN	ath5k/ath5k.h	/^	AR5K_INT_QCBRURN =	0x10000000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_QTRIG	ath5k/ath5k.h	/^	AR5K_INT_QTRIG	=	0x20000000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_RXDESC	ath5k/ath5k.h	/^	AR5K_INT_RXDESC	= 0x00000002,$/;"	e	enum:ath5k_int
AR5K_INT_RXEOL	ath5k/ath5k.h	/^	AR5K_INT_RXEOL	= 0x00000010,$/;"	e	enum:ath5k_int
AR5K_INT_RXERR	ath5k/ath5k.h	/^	AR5K_INT_RXERR	= 0x00000004,$/;"	e	enum:ath5k_int
AR5K_INT_RXKCM	ath5k/ath5k.h	/^	AR5K_INT_RXKCM	= 0x00008000,$/;"	e	enum:ath5k_int
AR5K_INT_RXNOFRM	ath5k/ath5k.h	/^	AR5K_INT_RXNOFRM = 0x00000008,$/;"	e	enum:ath5k_int
AR5K_INT_RXOK	ath5k/ath5k.h	/^	AR5K_INT_RXOK	= 0x00000001,$/;"	e	enum:ath5k_int
AR5K_INT_RXORN	ath5k/ath5k.h	/^	AR5K_INT_RXORN	= 0x00000020,$/;"	e	enum:ath5k_int
AR5K_INT_RXPHY	ath5k/ath5k.h	/^	AR5K_INT_RXPHY	= 0x00004000,$/;"	e	enum:ath5k_int
AR5K_INT_RX_ALL	ath5k/ath5k.h	/^	AR5K_INT_RX_ALL = AR5K_INT_RXOK$/;"	e	enum:ath5k_int
AR5K_INT_SWBA	ath5k/ath5k.h	/^	AR5K_INT_SWBA	= 0x00010000,$/;"	e	enum:ath5k_int
AR5K_INT_SWI	ath5k/ath5k.h	/^	AR5K_INT_SWI	= 0x00002000,$/;"	e	enum:ath5k_int
AR5K_INT_TIM	ath5k/ath5k.h	/^	AR5K_INT_TIM	= 0x00200000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_TXDESC	ath5k/ath5k.h	/^	AR5K_INT_TXDESC	= 0x00000080,$/;"	e	enum:ath5k_int
AR5K_INT_TXEOL	ath5k/ath5k.h	/^	AR5K_INT_TXEOL	= 0x00000400,$/;"	e	enum:ath5k_int
AR5K_INT_TXERR	ath5k/ath5k.h	/^	AR5K_INT_TXERR	= 0x00000100,$/;"	e	enum:ath5k_int
AR5K_INT_TXNOFRM	ath5k/ath5k.h	/^	AR5K_INT_TXNOFRM = 0x00000200,$/;"	e	enum:ath5k_int
AR5K_INT_TXOK	ath5k/ath5k.h	/^	AR5K_INT_TXOK	= 0x00000040,$/;"	e	enum:ath5k_int
AR5K_INT_TXURN	ath5k/ath5k.h	/^	AR5K_INT_TXURN	= 0x00000800,$/;"	e	enum:ath5k_int
AR5K_INT_TX_ALL	ath5k/ath5k.h	/^	AR5K_INT_TX_ALL = AR5K_INT_TXOK$/;"	e	enum:ath5k_int
AR5K_ISR	ath5k/reg.h	288;"	d
AR5K_ISR_BCNMISC	ath5k/reg.h	321;"	d
AR5K_ISR_BITS_FROM_SISRS	ath5k/reg.h	329;"	d
AR5K_ISR_BMISS	ath5k/reg.h	311;"	d
AR5K_ISR_BNR	ath5k/reg.h	314;"	d
AR5K_ISR_BRSSI	ath5k/reg.h	310;"	d
AR5K_ISR_DPERR	ath5k/reg.h	318;"	d
AR5K_ISR_GPIO	ath5k/reg.h	324;"	d
AR5K_ISR_HIUERR	ath5k/reg.h	312;"	d
AR5K_ISR_MCABT	ath5k/reg.h	315;"	d
AR5K_ISR_MIB	ath5k/reg.h	305;"	d
AR5K_ISR_QCBRORN	ath5k/reg.h	325;"	d
AR5K_ISR_QCBRURN	ath5k/reg.h	326;"	d
AR5K_ISR_QTRIG	ath5k/reg.h	327;"	d
AR5K_ISR_RXCHIRP	ath5k/reg.h	316;"	d
AR5K_ISR_RXDESC	ath5k/reg.h	291;"	d
AR5K_ISR_RXDOPPLER	ath5k/reg.h	319;"	d
AR5K_ISR_RXEOL	ath5k/reg.h	294;"	d
AR5K_ISR_RXERR	ath5k/reg.h	292;"	d
AR5K_ISR_RXKCM	ath5k/reg.h	308;"	d
AR5K_ISR_RXNOFRM	ath5k/reg.h	293;"	d
AR5K_ISR_RXOK	ath5k/reg.h	290;"	d
AR5K_ISR_RXORN	ath5k/reg.h	295;"	d
AR5K_ISR_RXPHY	ath5k/reg.h	307;"	d
AR5K_ISR_SSERR	ath5k/reg.h	317;"	d
AR5K_ISR_SWBA	ath5k/reg.h	309;"	d
AR5K_ISR_SWI	ath5k/reg.h	306;"	d
AR5K_ISR_TIM	ath5k/reg.h	320;"	d
AR5K_ISR_TXDESC	ath5k/reg.h	297;"	d
AR5K_ISR_TXEOL	ath5k/reg.h	303;"	d
AR5K_ISR_TXERR	ath5k/reg.h	298;"	d
AR5K_ISR_TXNOFRM	ath5k/reg.h	299;"	d
AR5K_ISR_TXOK	ath5k/reg.h	296;"	d
AR5K_ISR_TXURN	ath5k/reg.h	304;"	d
AR5K_KEYCACHE_SIZE	ath5k/ath5k.h	919;"	d
AR5K_KEYTABLE_SIZE_5210	ath5k/reg.h	1838;"	d
AR5K_KEYTABLE_SIZE_5211	ath5k/reg.h	1839;"	d
AR5K_LAST_TSTP	ath5k/reg.h	1473;"	d
AR5K_LED_ASSOC	ath5k/ath5k.h	1123;"	d
AR5K_LED_AUTH	ath5k/ath5k.h	1122;"	d
AR5K_LED_INIT	ath5k/ath5k.h	1120;"	d
AR5K_LED_RUN	ath5k/ath5k.h	1124;"	d
AR5K_LED_SCAN	ath5k/ath5k.h	1121;"	d
AR5K_MAX_GPIO	ath5k/ath5k.h	1239;"	d
AR5K_MAX_RATES	ath5k/ath5k.h	894;"	d
AR5K_MAX_RF_BANKS	ath5k/ath5k.h	1240;"	d
AR5K_MCAST_FILTER0	ath5k/reg.h	1370;"	d
AR5K_MCAST_FILTER0_5210	ath5k/reg.h	1368;"	d
AR5K_MCAST_FILTER0_5211	ath5k/reg.h	1369;"	d
AR5K_MCAST_FILTER1	ath5k/reg.h	1378;"	d
AR5K_MCAST_FILTER1_5210	ath5k/reg.h	1376;"	d
AR5K_MCAST_FILTER1_5211	ath5k/reg.h	1377;"	d
AR5K_MIBC	ath5k/reg.h	213;"	d
AR5K_MIBC_CMC	ath5k/reg.h	216;"	d
AR5K_MIBC_COW	ath5k/reg.h	214;"	d
AR5K_MIBC_FMC	ath5k/reg.h	215;"	d
AR5K_MIBC_MCS	ath5k/reg.h	217;"	d
AR5K_MIC_QOS_CTL	ath5k/reg.h	1757;"	d
AR5K_MIC_QOS_CTL_MQ_EN	ath5k/reg.h	1759;"	d
AR5K_MIC_QOS_CTL_OFF	ath5k/reg.h	1758;"	d
AR5K_MIC_QOS_SEL	ath5k/reg.h	1764;"	d
AR5K_MIC_QOS_SEL_OFF	ath5k/reg.h	1765;"	d
AR5K_MISC	ath5k/reg.h	256;"	d
AR5K_MISC_DMA_OBS_M	ath5k/reg.h	257;"	d
AR5K_MISC_DMA_OBS_S	ath5k/reg.h	258;"	d
AR5K_MISC_LED_BLINK	ath5k/reg.h	266;"	d
AR5K_MISC_LED_DECAY	ath5k/reg.h	265;"	d
AR5K_MISC_MAC_OBS_LSB_M	ath5k/reg.h	261;"	d
AR5K_MISC_MAC_OBS_LSB_S	ath5k/reg.h	262;"	d
AR5K_MISC_MAC_OBS_MSB_M	ath5k/reg.h	263;"	d
AR5K_MISC_MAC_OBS_MSB_S	ath5k/reg.h	264;"	d
AR5K_MISC_MISC_OBS_M	ath5k/reg.h	259;"	d
AR5K_MISC_MISC_OBS_S	ath5k/reg.h	260;"	d
AR5K_MISC_MODE	ath5k/reg.h	1770;"	d
AR5K_MISC_MODE_ACKSIFS_MEM	ath5k/reg.h	1772;"	d
AR5K_MISC_MODE_COMBINED_MIC	ath5k/reg.h	1773;"	d
AR5K_MISC_MODE_FBSSID_MATCH	ath5k/reg.h	1771;"	d
AR5K_MODE_11A	ath5k/ath5k.h	/^	AR5K_MODE_11A		=	0,$/;"	e	enum:ath5k_driver_mode
AR5K_MODE_11B	ath5k/ath5k.h	/^	AR5K_MODE_11B		=	1,$/;"	e	enum:ath5k_driver_mode
AR5K_MODE_11G	ath5k/ath5k.h	/^	AR5K_MODE_11G		=	2,$/;"	e	enum:ath5k_driver_mode
AR5K_MODE_MAX	ath5k/ath5k.h	/^	AR5K_MODE_MAX		=	3$/;"	e	enum:ath5k_driver_mode
AR5K_NAV	ath5k/reg.h	1528;"	d
AR5K_NAV_5210	ath5k/reg.h	1526;"	d
AR5K_NAV_5211	ath5k/reg.h	1527;"	d
AR5K_NODCU_RETRY_LMT	ath5k/reg.h	1224;"	d
AR5K_NODCU_RETRY_LMT_CW_MIN	ath5k/reg.h	1233;"	d
AR5K_NODCU_RETRY_LMT_CW_MIN_S	ath5k/reg.h	1234;"	d
AR5K_NODCU_RETRY_LMT_LG_RETRY	ath5k/reg.h	1227;"	d
AR5K_NODCU_RETRY_LMT_LG_RETRY_S	ath5k/reg.h	1228;"	d
AR5K_NODCU_RETRY_LMT_SH_RETRY	ath5k/reg.h	1225;"	d
AR5K_NODCU_RETRY_LMT_SH_RETRY_S	ath5k/reg.h	1226;"	d
AR5K_NODCU_RETRY_LMT_SLG_RETRY	ath5k/reg.h	1231;"	d
AR5K_NODCU_RETRY_LMT_SLG_RETRY_S	ath5k/reg.h	1232;"	d
AR5K_NODCU_RETRY_LMT_SSH_RETRY	ath5k/reg.h	1229;"	d
AR5K_NODCU_RETRY_LMT_SSH_RETRY_S	ath5k/reg.h	1230;"	d
AR5K_NOQCU_TXDP0	ath5k/reg.h	46;"	d
AR5K_NOQCU_TXDP1	ath5k/reg.h	47;"	d
AR5K_NUM_GPIO	ath5k/reg.h	945;"	d
AR5K_NUM_TX_QUEUES	ath5k/ath5k.h	546;"	d
AR5K_NUM_TX_QUEUES_NOQCU	ath5k/ath5k.h	547;"	d
AR5K_OFDM_FIL_CNT	ath5k/reg.h	1779;"	d
AR5K_PCICFG	ath5k/reg.h	894;"	d
AR5K_PCICFG_BUS_SEL	ath5k/reg.h	908;"	d
AR5K_PCICFG_CBEFIX_DIS	ath5k/reg.h	909;"	d
AR5K_PCICFG_CLKRUNEN	ath5k/reg.h	897;"	d
AR5K_PCICFG_EEAE	ath5k/reg.h	895;"	d
AR5K_PCICFG_EESIZE	ath5k/reg.h	898;"	d
AR5K_PCICFG_EESIZE_16K	ath5k/reg.h	902;"	d
AR5K_PCICFG_EESIZE_4K	ath5k/reg.h	900;"	d
AR5K_PCICFG_EESIZE_8K	ath5k/reg.h	901;"	d
AR5K_PCICFG_EESIZE_FAIL	ath5k/reg.h	903;"	d
AR5K_PCICFG_EESIZE_S	ath5k/reg.h	899;"	d
AR5K_PCICFG_LED	ath5k/reg.h	904;"	d
AR5K_PCICFG_LEDBLINK	ath5k/reg.h	920;"	d
AR5K_PCICFG_LEDBLINK_S	ath5k/reg.h	921;"	d
AR5K_PCICFG_LEDMODE	ath5k/reg.h	915;"	d
AR5K_PCICFG_LEDMODE_PROM	ath5k/reg.h	917;"	d
AR5K_PCICFG_LEDMODE_PROP	ath5k/reg.h	916;"	d
AR5K_PCICFG_LEDMODE_PWR	ath5k/reg.h	918;"	d
AR5K_PCICFG_LEDMODE_RAND	ath5k/reg.h	919;"	d
AR5K_PCICFG_LEDSLOW	ath5k/reg.h	922;"	d
AR5K_PCICFG_LEDSTATE	ath5k/reg.h	923;"	d
AR5K_PCICFG_LED_ASSOC	ath5k/reg.h	907;"	d
AR5K_PCICFG_LED_BCTL	ath5k/reg.h	911;"	d
AR5K_PCICFG_LED_NONE	ath5k/reg.h	905;"	d
AR5K_PCICFG_LED_PEND	ath5k/reg.h	906;"	d
AR5K_PCICFG_RETRY_FIX	ath5k/reg.h	912;"	d
AR5K_PCICFG_SLEEP_CLOCK_EN	ath5k/reg.h	896;"	d
AR5K_PCICFG_SLEEP_CLOCK_RATE	ath5k/reg.h	926;"	d
AR5K_PCICFG_SLEEP_CLOCK_RATE_S	ath5k/reg.h	927;"	d
AR5K_PCICFG_SL_INPEN	ath5k/reg.h	913;"	d
AR5K_PCICFG_SL_INTEN	ath5k/reg.h	910;"	d
AR5K_PCICFG_SPWR_DN	ath5k/reg.h	914;"	d
AR5K_PCIE_PM_CTL	ath5k/reg.h	1002;"	d
AR5K_PCIE_PM_CTL_AUX_PWR_DET	ath5k/reg.h	1012;"	d
AR5K_PCIE_PM_CTL_L0_L0S_CLEAR	ath5k/reg.h	1006;"	d
AR5K_PCIE_PM_CTL_L0_L0S_EN	ath5k/reg.h	1007;"	d
AR5K_PCIE_PM_CTL_L1_WHEN_D2	ath5k/reg.h	1004;"	d
AR5K_PCIE_PM_CTL_LDRESET_EN	ath5k/reg.h	1008;"	d
AR5K_PCIE_PM_CTL_PME_CLEAR	ath5k/reg.h	1013;"	d
AR5K_PCIE_PM_CTL_PME_EN	ath5k/reg.h	1011;"	d
AR5K_PCIE_PM_CTL_PSM_D0	ath5k/reg.h	1014;"	d
AR5K_PCIE_PM_CTL_PSM_D1	ath5k/reg.h	1015;"	d
AR5K_PCIE_PM_CTL_PSM_D2	ath5k/reg.h	1016;"	d
AR5K_PCIE_PM_CTL_PSM_D3	ath5k/reg.h	1017;"	d
AR5K_PCIE_SERDES	ath5k/reg.h	1028;"	d
AR5K_PCIE_SERDES_RESET	ath5k/reg.h	1029;"	d
AR5K_PCIE_WAEN	ath5k/reg.h	1022;"	d
AR5K_PCU_MAX	ath5k/reg.h	1131;"	d
AR5K_PCU_MIN	ath5k/reg.h	1130;"	d
AR5K_PHY	ath5k/reg.h	1847;"	d
AR5K_PHYERR_CNT1	ath5k/reg.h	1789;"	d
AR5K_PHYERR_CNT1_MASK	ath5k/reg.h	1790;"	d
AR5K_PHYERR_CNT2	ath5k/reg.h	1792;"	d
AR5K_PHYERR_CNT2_MASK	ath5k/reg.h	1793;"	d
AR5K_PHY_ACT	ath5k/reg.h	1918;"	d
AR5K_PHY_ACT_DISABLE	ath5k/reg.h	1920;"	d
AR5K_PHY_ACT_ENABLE	ath5k/reg.h	1919;"	d
AR5K_PHY_ADCSAT	ath5k/reg.h	2036;"	d
AR5K_PHY_ADCSAT_ICNT	ath5k/reg.h	2037;"	d
AR5K_PHY_ADCSAT_ICNT_S	ath5k/reg.h	2038;"	d
AR5K_PHY_ADCSAT_THR	ath5k/reg.h	2039;"	d
AR5K_PHY_ADCSAT_THR_S	ath5k/reg.h	2040;"	d
AR5K_PHY_ADC_CTL	ath5k/reg.h	1933;"	d
AR5K_PHY_ADC_CTL_INBUFGAIN_OFF	ath5k/reg.h	1934;"	d
AR5K_PHY_ADC_CTL_INBUFGAIN_OFF_S	ath5k/reg.h	1935;"	d
AR5K_PHY_ADC_CTL_INBUFGAIN_ON	ath5k/reg.h	1939;"	d
AR5K_PHY_ADC_CTL_INBUFGAIN_ON_S	ath5k/reg.h	1940;"	d
AR5K_PHY_ADC_CTL_PWD_ADC_OFF	ath5k/reg.h	1938;"	d
AR5K_PHY_ADC_CTL_PWD_BAND_GAP_OFF	ath5k/reg.h	1937;"	d
AR5K_PHY_ADC_CTL_PWD_DAC_OFF	ath5k/reg.h	1936;"	d
AR5K_PHY_ADC_TEST	ath5k/reg.h	2424;"	d
AR5K_PHY_ADC_TEST_I	ath5k/reg.h	2425;"	d
AR5K_PHY_ADC_TEST_Q	ath5k/reg.h	2426;"	d
AR5K_PHY_AGC	ath5k/reg.h	1891;"	d
AR5K_PHY_AGCCOARSE	ath5k/reg.h	2005;"	d
AR5K_PHY_AGCCOARSE_HI	ath5k/reg.h	2008;"	d
AR5K_PHY_AGCCOARSE_HI_S	ath5k/reg.h	2009;"	d
AR5K_PHY_AGCCOARSE_LO	ath5k/reg.h	2006;"	d
AR5K_PHY_AGCCOARSE_LO_S	ath5k/reg.h	2007;"	d
AR5K_PHY_AGCCTL	ath5k/reg.h	2014;"	d
AR5K_PHY_AGCCTL_CAL	ath5k/reg.h	2015;"	d
AR5K_PHY_AGCCTL_NF	ath5k/reg.h	2016;"	d
AR5K_PHY_AGCCTL_NF_EN	ath5k/reg.h	2018;"	d
AR5K_PHY_AGCCTL_NF_NOUPDATE	ath5k/reg.h	2020;"	d
AR5K_PHY_AGCCTL_OFDM_DIV_DIS	ath5k/reg.h	2017;"	d
AR5K_PHY_AGCTL_FLTR_CAL	ath5k/reg.h	2019;"	d
AR5K_PHY_AGC_DISABLE	ath5k/reg.h	1893;"	d
AR5K_PHY_ANT_CTL	ath5k/reg.h	2154;"	d
AR5K_PHY_ANT_CTL_HITUNE5	ath5k/reg.h	2157;"	d
AR5K_PHY_ANT_CTL_SECTORED_ANT	ath5k/reg.h	2156;"	d
AR5K_PHY_ANT_CTL_SWTABLE_IDLE	ath5k/reg.h	2158;"	d
AR5K_PHY_ANT_CTL_SWTABLE_IDLE_S	ath5k/reg.h	2159;"	d
AR5K_PHY_ANT_CTL_TXRX_EN	ath5k/reg.h	2155;"	d
AR5K_PHY_ANT_SWITCH_TABLE_0	ath5k/reg.h	2329;"	d
AR5K_PHY_ANT_SWITCH_TABLE_1	ath5k/reg.h	2330;"	d
AR5K_PHY_BAD_TX_RATE	ath5k/reg.h	2443;"	d
AR5K_PHY_BASE	ath5k/reg.h	1846;"	d
AR5K_PHY_BIN_MASK2_1	ath5k/reg.h	2371;"	d
AR5K_PHY_BIN_MASK2_2	ath5k/reg.h	2372;"	d
AR5K_PHY_BIN_MASK2_3	ath5k/reg.h	2373;"	d
AR5K_PHY_BIN_MASK2_4	ath5k/reg.h	2375;"	d
AR5K_PHY_BIN_MASK2_4_MASK_4	ath5k/reg.h	2376;"	d
AR5K_PHY_BIN_MASK2_4_MASK_4_S	ath5k/reg.h	2377;"	d
AR5K_PHY_BIN_MASK_1	ath5k/reg.h	2141;"	d
AR5K_PHY_BIN_MASK_2	ath5k/reg.h	2142;"	d
AR5K_PHY_BIN_MASK_3	ath5k/reg.h	2143;"	d
AR5K_PHY_BIN_MASK_CTL	ath5k/reg.h	2145;"	d
AR5K_PHY_BIN_MASK_CTL_MASK_4	ath5k/reg.h	2146;"	d
AR5K_PHY_BIN_MASK_CTL_MASK_4_S	ath5k/reg.h	2147;"	d
AR5K_PHY_BIN_MASK_CTL_RATE	ath5k/reg.h	2148;"	d
AR5K_PHY_BIN_MASK_CTL_RATE_S	ath5k/reg.h	2149;"	d
AR5K_PHY_BLUETOOTH	ath5k/reg.h	2547;"	d
AR5K_PHY_CCKTXCTK_DAC_SCALE	ath5k/reg.h	2515;"	d
AR5K_PHY_CCKTXCTL	ath5k/reg.h	2511;"	d
AR5K_PHY_CCKTXCTL_JAPAN	ath5k/reg.h	2513;"	d
AR5K_PHY_CCKTXCTL_SCRAMBLER_DIS	ath5k/reg.h	2514;"	d
AR5K_PHY_CCKTXCTL_WORLD	ath5k/reg.h	2512;"	d
AR5K_PHY_CCK_CROSSCORR	ath5k/reg.h	2520;"	d
AR5K_PHY_CCK_CROSSCORR_WEAK_SIG_THR	ath5k/reg.h	2521;"	d
AR5K_PHY_CCK_CROSSCORR_WEAK_SIG_THR_S	ath5k/reg.h	2522;"	d
AR5K_PHY_CCK_RX_CTL_4	ath5k/reg.h	2536;"	d
AR5K_PHY_CCK_RX_CTL_4_FREQ_EST_SHORT	ath5k/reg.h	2537;"	d
AR5K_PHY_CCK_RX_CTL_4_FREQ_EST_SHORT_S	ath5k/reg.h	2538;"	d
AR5K_PHY_CHAN_STATUS	ath5k/reg.h	2456;"	d
AR5K_PHY_CHAN_STATUS_BT_ACT	ath5k/reg.h	2457;"	d
AR5K_PHY_CHAN_STATUS_RX_CLR_MAC	ath5k/reg.h	2459;"	d
AR5K_PHY_CHAN_STATUS_RX_CLR_PAP	ath5k/reg.h	2460;"	d
AR5K_PHY_CHAN_STATUS_RX_CLR_RAW	ath5k/reg.h	2458;"	d
AR5K_PHY_CHIP_ID	ath5k/reg.h	1913;"	d
AR5K_PHY_CTL	ath5k/reg.h	2214;"	d
AR5K_PHY_CTL_GEN_SCRAMBLER	ath5k/reg.h	2217;"	d
AR5K_PHY_CTL_LATE_TX_SIG_SYM	ath5k/reg.h	2216;"	d
AR5K_PHY_CTL_LOW_FREQ_SLE_EN	ath5k/reg.h	2222;"	d
AR5K_PHY_CTL_RX_ANT_SEL	ath5k/reg.h	2220;"	d
AR5K_PHY_CTL_RX_ANT_STATIC	ath5k/reg.h	2221;"	d
AR5K_PHY_CTL_RX_DRAIN_RATE	ath5k/reg.h	2215;"	d
AR5K_PHY_CTL_TX_ANT_SEL	ath5k/reg.h	2218;"	d
AR5K_PHY_CTL_TX_ANT_STATIC	ath5k/reg.h	2219;"	d
AR5K_PHY_CURRENT_RSSI	ath5k/reg.h	2413;"	d
AR5K_PHY_DAC_TEST	ath5k/reg.h	2431;"	d
AR5K_PHY_DAC_TEST_I	ath5k/reg.h	2432;"	d
AR5K_PHY_DAC_TEST_Q	ath5k/reg.h	2433;"	d
AR5K_PHY_DAG_CCK_CTL	ath5k/reg.h	2540;"	d
AR5K_PHY_DAG_CCK_CTL_EN_RSSI_THR	ath5k/reg.h	2541;"	d
AR5K_PHY_DAG_CCK_CTL_RSSI_THR	ath5k/reg.h	2542;"	d
AR5K_PHY_DAG_CCK_CTL_RSSI_THR_S	ath5k/reg.h	2543;"	d
AR5K_PHY_DESIRED_SIZE	ath5k/reg.h	1983;"	d
AR5K_PHY_DESIRED_SIZE_ADC	ath5k/reg.h	1984;"	d
AR5K_PHY_DESIRED_SIZE_ADC_S	ath5k/reg.h	1985;"	d
AR5K_PHY_DESIRED_SIZE_PGA	ath5k/reg.h	1986;"	d
AR5K_PHY_DESIRED_SIZE_PGA_S	ath5k/reg.h	1987;"	d
AR5K_PHY_DESIRED_SIZE_TOT	ath5k/reg.h	1988;"	d
AR5K_PHY_DESIRED_SIZE_TOT_S	ath5k/reg.h	1989;"	d
AR5K_PHY_ERR_FIL	ath5k/reg.h	1738;"	d
AR5K_PHY_ERR_FIL_CCK	ath5k/reg.h	1741;"	d
AR5K_PHY_ERR_FIL_OFDM	ath5k/reg.h	1740;"	d
AR5K_PHY_ERR_FIL_RADAR	ath5k/reg.h	1739;"	d
AR5K_PHY_FAST_ADC	ath5k/reg.h	2545;"	d
AR5K_PHY_FAST_ANT_DIV	ath5k/reg.h	2525;"	d
AR5K_PHY_FAST_ANT_DIV_EN	ath5k/reg.h	2526;"	d
AR5K_PHY_FRAME_CTL	ath5k/reg.h	2260;"	d
AR5K_PHY_FRAME_CTL_5210	ath5k/reg.h	2258;"	d
AR5K_PHY_FRAME_CTL_5211	ath5k/reg.h	2259;"	d
AR5K_PHY_FRAME_CTL_EMU	ath5k/reg.h	2268;"	d
AR5K_PHY_FRAME_CTL_EMU_S	ath5k/reg.h	2269;"	d
AR5K_PHY_FRAME_CTL_ILLLEN_ERR	ath5k/reg.h	2274;"	d
AR5K_PHY_FRAME_CTL_ILLRATE_ERR	ath5k/reg.h	2273;"	d
AR5K_PHY_FRAME_CTL_INI	ath5k/reg.h	2277;"	d
AR5K_PHY_FRAME_CTL_PARITY_ERR	ath5k/reg.h	2272;"	d
AR5K_PHY_FRAME_CTL_PREP_CHINFO	ath5k/reg.h	2267;"	d
AR5K_PHY_FRAME_CTL_SERVICE_ERR	ath5k/reg.h	2275;"	d
AR5K_PHY_FRAME_CTL_TIMING_ERR	ath5k/reg.h	2271;"	d
AR5K_PHY_FRAME_CTL_TXURN_ERR	ath5k/reg.h	2276;"	d
AR5K_PHY_FRAME_CTL_TX_CLIP	ath5k/reg.h	2265;"	d
AR5K_PHY_FRAME_CTL_TX_CLIP_S	ath5k/reg.h	2266;"	d
AR5K_PHY_FRAME_CTL_WIN_LEN	ath5k/reg.h	2263;"	d
AR5K_PHY_FRAME_CTL_WIN_LEN_S	ath5k/reg.h	2264;"	d
AR5K_PHY_GAIN	ath5k/reg.h	1970;"	d
AR5K_PHY_GAIN_2GHZ	ath5k/reg.h	2531;"	d
AR5K_PHY_GAIN_2GHZ_INI_5111	ath5k/reg.h	2534;"	d
AR5K_PHY_GAIN_2GHZ_MARGIN_TXRX	ath5k/reg.h	2532;"	d
AR5K_PHY_GAIN_2GHZ_MARGIN_TXRX_S	ath5k/reg.h	2533;"	d
AR5K_PHY_GAIN_OFFSET	ath5k/reg.h	1976;"	d
AR5K_PHY_GAIN_OFFSET_RXTX_FLAG	ath5k/reg.h	1977;"	d
AR5K_PHY_GAIN_TXRX_ATTEN	ath5k/reg.h	1971;"	d
AR5K_PHY_GAIN_TXRX_ATTEN_S	ath5k/reg.h	1972;"	d
AR5K_PHY_GAIN_TXRX_RF_MAX	ath5k/reg.h	1973;"	d
AR5K_PHY_GAIN_TXRX_RF_MAX_S	ath5k/reg.h	1974;"	d
AR5K_PHY_HEAVY_CLIP_ENABLE	ath5k/reg.h	2465;"	d
AR5K_PHY_IQ	ath5k/reg.h	2176;"	d
AR5K_PHY_IQRES_CAL_CORR	ath5k/reg.h	2408;"	d
AR5K_PHY_IQRES_CAL_PWR_I	ath5k/reg.h	2406;"	d
AR5K_PHY_IQRES_CAL_PWR_Q	ath5k/reg.h	2407;"	d
AR5K_PHY_IQ_CAL_NUM_LOG_MAX	ath5k/reg.h	2182;"	d
AR5K_PHY_IQ_CAL_NUM_LOG_MAX_S	ath5k/reg.h	2183;"	d
AR5K_PHY_IQ_CHAN_MASK_EN	ath5k/reg.h	2188;"	d
AR5K_PHY_IQ_CORR_ENABLE	ath5k/reg.h	2181;"	d
AR5K_PHY_IQ_CORR_Q_I_COFF	ath5k/reg.h	2179;"	d
AR5K_PHY_IQ_CORR_Q_I_COFF_S	ath5k/reg.h	2180;"	d
AR5K_PHY_IQ_CORR_Q_Q_COFF	ath5k/reg.h	2177;"	d
AR5K_PHY_IQ_CORR_Q_Q_COFF_S	ath5k/reg.h	2178;"	d
AR5K_PHY_IQ_EARLY_TRIG_THR	ath5k/reg.h	2186;"	d
AR5K_PHY_IQ_PILOT_MASK_EN	ath5k/reg.h	2187;"	d
AR5K_PHY_IQ_RUN	ath5k/reg.h	2184;"	d
AR5K_PHY_IQ_SPUR_FILT_EN	ath5k/reg.h	2189;"	d
AR5K_PHY_IQ_SPUR_RSSI_EN	ath5k/reg.h	2190;"	d
AR5K_PHY_IQ_USE_PT_DF	ath5k/reg.h	2185;"	d
AR5K_PHY_MAX_RX_LEN	ath5k/reg.h	2170;"	d
AR5K_PHY_MODE	ath5k/reg.h	2493;"	d
AR5K_PHY_MODE_FREQ	ath5k/reg.h	2497;"	d
AR5K_PHY_MODE_FREQ_2GHZ	ath5k/reg.h	2499;"	d
AR5K_PHY_MODE_FREQ_5GHZ	ath5k/reg.h	2498;"	d
AR5K_PHY_MODE_HALF_RATE	ath5k/reg.h	2505;"	d
AR5K_PHY_MODE_MOD	ath5k/reg.h	2494;"	d
AR5K_PHY_MODE_MOD_CCK	ath5k/reg.h	2496;"	d
AR5K_PHY_MODE_MOD_DYN	ath5k/reg.h	2500;"	d
AR5K_PHY_MODE_MOD_OFDM	ath5k/reg.h	2495;"	d
AR5K_PHY_MODE_QUARTER_RATE	ath5k/reg.h	2506;"	d
AR5K_PHY_MODE_RAD	ath5k/reg.h	2501;"	d
AR5K_PHY_MODE_RAD_RF5111	ath5k/reg.h	2502;"	d
AR5K_PHY_MODE_RAD_RF5112	ath5k/reg.h	2503;"	d
AR5K_PHY_MODE_XR	ath5k/reg.h	2504;"	d
AR5K_PHY_NF	ath5k/reg.h	2025;"	d
AR5K_PHY_NFTHRES	ath5k/reg.h	2335;"	d
AR5K_PHY_NF_M	ath5k/reg.h	2026;"	d
AR5K_PHY_NF_MINCCA_PWR	ath5k/reg.h	2030;"	d
AR5K_PHY_NF_MINCCA_PWR_S	ath5k/reg.h	2031;"	d
AR5K_PHY_NF_SVAL	ath5k/reg.h	2027;"	d
AR5K_PHY_NF_THRESH62	ath5k/reg.h	2028;"	d
AR5K_PHY_NF_THRESH62_S	ath5k/reg.h	2029;"	d
AR5K_PHY_OFDM_SELFCORR	ath5k/reg.h	2197;"	d
AR5K_PHY_OFDM_SELFCORR_CYPWR_THR1	ath5k/reg.h	2199;"	d
AR5K_PHY_OFDM_SELFCORR_CYPWR_THR1_EN	ath5k/reg.h	2198;"	d
AR5K_PHY_OFDM_SELFCORR_CYPWR_THR1_S	ath5k/reg.h	2200;"	d
AR5K_PHY_OFDM_SELFCORR_CYPWR_THR3	ath5k/reg.h	2201;"	d
AR5K_PHY_OFDM_SELFCORR_LSCTHR_HIRSSI	ath5k/reg.h	2204;"	d
AR5K_PHY_OFDM_SELFCORR_RSSI_1ATHR	ath5k/reg.h	2203;"	d
AR5K_PHY_OFDM_SELFCORR_RSSI_1ATHR_EN	ath5k/reg.h	2202;"	d
AR5K_PHY_PAPD_I	ath5k/reg.h	2482;"	d
AR5K_PHY_PAPD_I_BASE	ath5k/reg.h	2481;"	d
AR5K_PHY_PAPD_PROBE	ath5k/reg.h	2227;"	d
AR5K_PHY_PAPD_PROBE_COMP_GAIN	ath5k/reg.h	2230;"	d
AR5K_PHY_PAPD_PROBE_GAINF	ath5k/reg.h	2240;"	d
AR5K_PHY_PAPD_PROBE_GAINF_S	ath5k/reg.h	2241;"	d
AR5K_PHY_PAPD_PROBE_INI_5111	ath5k/reg.h	2242;"	d
AR5K_PHY_PAPD_PROBE_INI_5112	ath5k/reg.h	2243;"	d
AR5K_PHY_PAPD_PROBE_PCDAC_BIAS	ath5k/reg.h	2229;"	d
AR5K_PHY_PAPD_PROBE_PREDIST_EN	ath5k/reg.h	2234;"	d
AR5K_PHY_PAPD_PROBE_SH_HI_PAR	ath5k/reg.h	2228;"	d
AR5K_PHY_PAPD_PROBE_TXPOWER	ath5k/reg.h	2231;"	d
AR5K_PHY_PAPD_PROBE_TXPOWER_S	ath5k/reg.h	2232;"	d
AR5K_PHY_PAPD_PROBE_TX_NEXT	ath5k/reg.h	2233;"	d
AR5K_PHY_PAPD_PROBE_TYPE	ath5k/reg.h	2235;"	d
AR5K_PHY_PAPD_PROBE_TYPE_CCK	ath5k/reg.h	2239;"	d
AR5K_PHY_PAPD_PROBE_TYPE_OFDM	ath5k/reg.h	2237;"	d
AR5K_PHY_PAPD_PROBE_TYPE_S	ath5k/reg.h	2236;"	d
AR5K_PHY_PAPD_PROBE_TYPE_XR	ath5k/reg.h	2238;"	d
AR5K_PHY_PA_CTL	ath5k/reg.h	1952;"	d
AR5K_PHY_PA_CTL_XPA_A_EN	ath5k/reg.h	1955;"	d
AR5K_PHY_PA_CTL_XPA_A_HI	ath5k/reg.h	1953;"	d
AR5K_PHY_PA_CTL_XPA_B_EN	ath5k/reg.h	1956;"	d
AR5K_PHY_PA_CTL_XPA_B_HI	ath5k/reg.h	1954;"	d
AR5K_PHY_PCDAC_TXPOWER	ath5k/reg.h	2488;"	d
AR5K_PHY_PCDAC_TXPOWER_BASE	ath5k/reg.h	2487;"	d
AR5K_PHY_PDADC_TXPOWER	ath5k/reg.h	2579;"	d
AR5K_PHY_PDADC_TXPOWER_BASE	ath5k/reg.h	2578;"	d
AR5K_PHY_PLL	ath5k/reg.h	2083;"	d
AR5K_PHY_PLL_20MHZ	ath5k/reg.h	2084;"	d
AR5K_PHY_PLL_40MHZ	ath5k/reg.h	2089;"	d
AR5K_PHY_PLL_40MHZ_5211	ath5k/reg.h	2086;"	d
AR5K_PHY_PLL_40MHZ_5212	ath5k/reg.h	2087;"	d
AR5K_PHY_PLL_40MHZ_5413	ath5k/reg.h	2088;"	d
AR5K_PHY_PLL_44MHZ	ath5k/reg.h	2094;"	d
AR5K_PHY_PLL_44MHZ_5211	ath5k/reg.h	2092;"	d
AR5K_PHY_PLL_44MHZ_5212	ath5k/reg.h	2093;"	d
AR5K_PHY_PLL_HALF_RATE	ath5k/reg.h	2099;"	d
AR5K_PHY_PLL_QUARTER_RATE	ath5k/reg.h	2100;"	d
AR5K_PHY_PLL_RF5111	ath5k/reg.h	2097;"	d
AR5K_PHY_PLL_RF5112	ath5k/reg.h	2098;"	d
AR5K_PHY_PTAT	ath5k/reg.h	2438;"	d
AR5K_PHY_RADAR	ath5k/reg.h	2297;"	d
AR5K_PHY_RADAR_DISABLE	ath5k/reg.h	2299;"	d
AR5K_PHY_RADAR_ENABLE	ath5k/reg.h	2298;"	d
AR5K_PHY_RADAR_FIRPWR_THR	ath5k/reg.h	2320;"	d
AR5K_PHY_RADAR_FIRPWR_THRS	ath5k/reg.h	2324;"	d
AR5K_PHY_RADAR_INBANDTHR	ath5k/reg.h	2300;"	d
AR5K_PHY_RADAR_INBANDTHR_S	ath5k/reg.h	2303;"	d
AR5K_PHY_RADAR_PHEIGHT_THR	ath5k/reg.h	2310;"	d
AR5K_PHY_RADAR_PHEIGHT_THR_S	ath5k/reg.h	2313;"	d
AR5K_PHY_RADAR_PRSSI_THR	ath5k/reg.h	2305;"	d
AR5K_PHY_RADAR_PRSSI_THR_S	ath5k/reg.h	2308;"	d
AR5K_PHY_RADAR_RSSI_THR	ath5k/reg.h	2315;"	d
AR5K_PHY_RADAR_RSSI_THR_S	ath5k/reg.h	2318;"	d
AR5K_PHY_RESTART	ath5k/reg.h	2353;"	d
AR5K_PHY_RESTART_DIV_GC	ath5k/reg.h	2354;"	d
AR5K_PHY_RESTART_DIV_GC_S	ath5k/reg.h	2355;"	d
AR5K_PHY_RFBUS_GRANT	ath5k/reg.h	2418;"	d
AR5K_PHY_RFBUS_GRANT_OK	ath5k/reg.h	2419;"	d
AR5K_PHY_RFBUS_REQ	ath5k/reg.h	2360;"	d
AR5K_PHY_RFBUS_REQ_REQUEST	ath5k/reg.h	2361;"	d
AR5K_PHY_RFSTG	ath5k/reg.h	2135;"	d
AR5K_PHY_RFSTG_DISABLE	ath5k/reg.h	2136;"	d
AR5K_PHY_RF_CTL2	ath5k/reg.h	1925;"	d
AR5K_PHY_RF_CTL2_TXF2TXD_START	ath5k/reg.h	1926;"	d
AR5K_PHY_RF_CTL2_TXF2TXD_START_S	ath5k/reg.h	1927;"	d
AR5K_PHY_RF_CTL3	ath5k/reg.h	1929;"	d
AR5K_PHY_RF_CTL3_TXE2XLNA_ON	ath5k/reg.h	1930;"	d
AR5K_PHY_RF_CTL3_TXE2XLNA_ON_S	ath5k/reg.h	1931;"	d
AR5K_PHY_RF_CTL4	ath5k/reg.h	1942;"	d
AR5K_PHY_RF_CTL4_TXE2XPA_A_OFF	ath5k/reg.h	1945;"	d
AR5K_PHY_RF_CTL4_TXE2XPA_B_OFF	ath5k/reg.h	1946;"	d
AR5K_PHY_RF_CTL4_TXF2XPA_A_ON	ath5k/reg.h	1943;"	d
AR5K_PHY_RF_CTL4_TXF2XPA_B_ON	ath5k/reg.h	1944;"	d
AR5K_PHY_RX_DELAY	ath5k/reg.h	2164;"	d
AR5K_PHY_RX_DELAY_M	ath5k/reg.h	2165;"	d
AR5K_PHY_SCAL	ath5k/reg.h	2074;"	d
AR5K_PHY_SCAL_32MHZ	ath5k/reg.h	2075;"	d
AR5K_PHY_SCAL_32MHZ_2417	ath5k/reg.h	2077;"	d
AR5K_PHY_SCAL_32MHZ_5311	ath5k/reg.h	2076;"	d
AR5K_PHY_SCAL_32MHZ_HB63	ath5k/reg.h	2078;"	d
AR5K_PHY_SCLOCK	ath5k/reg.h	2470;"	d
AR5K_PHY_SCLOCK_32MHZ	ath5k/reg.h	2471;"	d
AR5K_PHY_SCR	ath5k/reg.h	2069;"	d
AR5K_PHY_SDELAY	ath5k/reg.h	2472;"	d
AR5K_PHY_SDELAY_32MHZ	ath5k/reg.h	2473;"	d
AR5K_PHY_SETTLING	ath5k/reg.h	1961;"	d
AR5K_PHY_SETTLING_AGC	ath5k/reg.h	1962;"	d
AR5K_PHY_SETTLING_AGC_S	ath5k/reg.h	1963;"	d
AR5K_PHY_SETTLING_SWITCH	ath5k/reg.h	1964;"	d
AR5K_PHY_SETTLING_SWITCH_S	ath5k/reg.h	1965;"	d
AR5K_PHY_SHIFT_2GHZ	ath5k/reg.h	1869;"	d
AR5K_PHY_SHIFT_5GHZ	ath5k/reg.h	1870;"	d
AR5K_PHY_SIG	ath5k/reg.h	1995;"	d
AR5K_PHY_SIGMA_DELTA	ath5k/reg.h	2340;"	d
AR5K_PHY_SIGMA_DELTA_ADC_CLIP	ath5k/reg.h	2347;"	d
AR5K_PHY_SIGMA_DELTA_ADC_CLIP_S	ath5k/reg.h	2348;"	d
AR5K_PHY_SIGMA_DELTA_ADC_SEL	ath5k/reg.h	2341;"	d
AR5K_PHY_SIGMA_DELTA_ADC_SEL_S	ath5k/reg.h	2342;"	d
AR5K_PHY_SIGMA_DELTA_FILT1	ath5k/reg.h	2345;"	d
AR5K_PHY_SIGMA_DELTA_FILT1_S	ath5k/reg.h	2346;"	d
AR5K_PHY_SIGMA_DELTA_FILT2	ath5k/reg.h	2343;"	d
AR5K_PHY_SIGMA_DELTA_FILT2_S	ath5k/reg.h	2344;"	d
AR5K_PHY_SIG_FIRPWR	ath5k/reg.h	1998;"	d
AR5K_PHY_SIG_FIRPWR_S	ath5k/reg.h	1999;"	d
AR5K_PHY_SIG_FIRSTEP	ath5k/reg.h	1996;"	d
AR5K_PHY_SIG_FIRSTEP_S	ath5k/reg.h	1997;"	d
AR5K_PHY_SLMT	ath5k/reg.h	2071;"	d
AR5K_PHY_SLMT_32MHZ	ath5k/reg.h	2072;"	d
AR5K_PHY_SPENDING	ath5k/reg.h	2474;"	d
AR5K_PHY_SPUR_PWR	ath5k/reg.h	2448;"	d
AR5K_PHY_SPUR_PWR_FILT	ath5k/reg.h	2451;"	d
AR5K_PHY_SPUR_PWR_I	ath5k/reg.h	2449;"	d
AR5K_PHY_SPUR_PWR_Q	ath5k/reg.h	2450;"	d
AR5K_PHY_TIMING_10	ath5k/reg.h	2380;"	d
AR5K_PHY_TIMING_10_PILOT_MASK_2	ath5k/reg.h	2381;"	d
AR5K_PHY_TIMING_10_PILOT_MASK_2_S	ath5k/reg.h	2382;"	d
AR5K_PHY_TIMING_11	ath5k/reg.h	2387;"	d
AR5K_PHY_TIMING_11_SPUR_DELTA_PHASE	ath5k/reg.h	2388;"	d
AR5K_PHY_TIMING_11_SPUR_DELTA_PHASE_S	ath5k/reg.h	2389;"	d
AR5K_PHY_TIMING_11_SPUR_FREQ_SD	ath5k/reg.h	2390;"	d
AR5K_PHY_TIMING_11_SPUR_FREQ_SD_S	ath5k/reg.h	2391;"	d
AR5K_PHY_TIMING_11_USE_SPUR_IN_AGC	ath5k/reg.h	2392;"	d
AR5K_PHY_TIMING_11_USE_SPUR_IN_SELFCOR	ath5k/reg.h	2393;"	d
AR5K_PHY_TIMING_3	ath5k/reg.h	1904;"	d
AR5K_PHY_TIMING_3_DSC_EXP	ath5k/reg.h	1907;"	d
AR5K_PHY_TIMING_3_DSC_EXP_S	ath5k/reg.h	1908;"	d
AR5K_PHY_TIMING_3_DSC_MAN	ath5k/reg.h	1905;"	d
AR5K_PHY_TIMING_3_DSC_MAN_S	ath5k/reg.h	1906;"	d
AR5K_PHY_TIMING_7	ath5k/reg.h	2366;"	d
AR5K_PHY_TIMING_8	ath5k/reg.h	2367;"	d
AR5K_PHY_TIMING_8_PILOT_MASK_2	ath5k/reg.h	2368;"	d
AR5K_PHY_TIMING_8_PILOT_MASK_2_S	ath5k/reg.h	2369;"	d
AR5K_PHY_TIMING_9	ath5k/reg.h	2379;"	d
AR5K_PHY_TPC_RG1	ath5k/reg.h	2553;"	d
AR5K_PHY_TPC_RG1_NUM_PD_GAIN	ath5k/reg.h	2554;"	d
AR5K_PHY_TPC_RG1_NUM_PD_GAIN_S	ath5k/reg.h	2555;"	d
AR5K_PHY_TPC_RG1_PDGAIN_1	ath5k/reg.h	2556;"	d
AR5K_PHY_TPC_RG1_PDGAIN_1_S	ath5k/reg.h	2557;"	d
AR5K_PHY_TPC_RG1_PDGAIN_2	ath5k/reg.h	2558;"	d
AR5K_PHY_TPC_RG1_PDGAIN_2_S	ath5k/reg.h	2559;"	d
AR5K_PHY_TPC_RG1_PDGAIN_3	ath5k/reg.h	2560;"	d
AR5K_PHY_TPC_RG1_PDGAIN_3_S	ath5k/reg.h	2561;"	d
AR5K_PHY_TPC_RG5	ath5k/reg.h	2563;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_1	ath5k/reg.h	2566;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_1_S	ath5k/reg.h	2567;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_2	ath5k/reg.h	2568;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_2_S	ath5k/reg.h	2569;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_3	ath5k/reg.h	2570;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_3_S	ath5k/reg.h	2571;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_4	ath5k/reg.h	2572;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_4_S	ath5k/reg.h	2573;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_OVERLAP	ath5k/reg.h	2564;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_OVERLAP_S	ath5k/reg.h	2565;"	d
AR5K_PHY_TST1	ath5k/reg.h	1892;"	d
AR5K_PHY_TST1_TXHOLD	ath5k/reg.h	1894;"	d
AR5K_PHY_TST1_TXSRC_ALT	ath5k/reg.h	1897;"	d
AR5K_PHY_TST1_TXSRC_ALT_S	ath5k/reg.h	1898;"	d
AR5K_PHY_TST1_TXSRC_SRC	ath5k/reg.h	1895;"	d
AR5K_PHY_TST1_TXSRC_SRC_S	ath5k/reg.h	1896;"	d
AR5K_PHY_TST2	ath5k/reg.h	1852;"	d
AR5K_PHY_TST2_ADC_OBS_SEL	ath5k/reg.h	1866;"	d
AR5K_PHY_TST2_AGC_OBS_SEL_3	ath5k/reg.h	1864;"	d
AR5K_PHY_TST2_ALT_RFDATA	ath5k/reg.h	1860;"	d
AR5K_PHY_TST2_BBB_OBS_SEL	ath5k/reg.h	1865;"	d
AR5K_PHY_TST2_CBUS_MODE	ath5k/reg.h	1855;"	d
AR5K_PHY_TST2_CHANCOR_DUMP_EN	ath5k/reg.h	1857;"	d
AR5K_PHY_TST2_CLK32	ath5k/reg.h	1856;"	d
AR5K_PHY_TST2_EVEN_CHANCOR_DUMP	ath5k/reg.h	1858;"	d
AR5K_PHY_TST2_FORCE_AGC_CLR	ath5k/reg.h	1868;"	d
AR5K_PHY_TST2_MINI_OBS_EN	ath5k/reg.h	1861;"	d
AR5K_PHY_TST2_RFSILENT_EN	ath5k/reg.h	1859;"	d
AR5K_PHY_TST2_RX2_IS_RX5_INV	ath5k/reg.h	1862;"	d
AR5K_PHY_TST2_RX_CLR_SEL	ath5k/reg.h	1867;"	d
AR5K_PHY_TST2_SLOW_CLK160	ath5k/reg.h	1863;"	d
AR5K_PHY_TST2_TRIG	ath5k/reg.h	1854;"	d
AR5K_PHY_TST2_TRIG_SEL	ath5k/reg.h	1853;"	d
AR5K_PHY_TURBO	ath5k/reg.h	1882;"	d
AR5K_PHY_TURBO_MIMO	ath5k/reg.h	1885;"	d
AR5K_PHY_TURBO_MODE	ath5k/reg.h	1883;"	d
AR5K_PHY_TURBO_SHORT	ath5k/reg.h	1884;"	d
AR5K_PHY_TXPOWER_RATE1	ath5k/reg.h	2248;"	d
AR5K_PHY_TXPOWER_RATE2	ath5k/reg.h	2249;"	d
AR5K_PHY_TXPOWER_RATE3	ath5k/reg.h	2252;"	d
AR5K_PHY_TXPOWER_RATE4	ath5k/reg.h	2253;"	d
AR5K_PHY_TXPOWER_RATE_MAX	ath5k/reg.h	2250;"	d
AR5K_PHY_TXPOWER_RATE_MAX_TPC_ENABLE	ath5k/reg.h	2251;"	d
AR5K_PHY_TX_PWR_ADJ	ath5k/reg.h	2288;"	d
AR5K_PHY_TX_PWR_ADJ_CCK_GAIN_DELTA	ath5k/reg.h	2289;"	d
AR5K_PHY_TX_PWR_ADJ_CCK_GAIN_DELTA_S	ath5k/reg.h	2290;"	d
AR5K_PHY_TX_PWR_ADJ_CCK_PCDAC_INDEX	ath5k/reg.h	2291;"	d
AR5K_PHY_TX_PWR_ADJ_CCK_PCDAC_INDEX_S	ath5k/reg.h	2292;"	d
AR5K_PHY_WARM_RESET	ath5k/reg.h	2209;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR	ath5k/reg.h	2047;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR_M1	ath5k/reg.h	2050;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR_M1_S	ath5k/reg.h	2051;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR_M2	ath5k/reg.h	2052;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR_M2_COUNT	ath5k/reg.h	2048;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR_M2_COUNT_S	ath5k/reg.h	2049;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR_M2_S	ath5k/reg.h	2053;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR	ath5k/reg.h	2056;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_M1	ath5k/reg.h	2060;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_M1_S	ath5k/reg.h	2061;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_M2	ath5k/reg.h	2062;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_M2_COUNT	ath5k/reg.h	2058;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_M2_COUNT_S	ath5k/reg.h	2059;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_M2_S	ath5k/reg.h	2063;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_SELFCOR_EN	ath5k/reg.h	2057;"	d
AR5K_PIMR	ath5k/reg.h	394;"	d
AR5K_PISR	ath5k/reg.h	289;"	d
AR5K_PKT_TYPE_ATIM	ath5k/ath5k.h	/^	AR5K_PKT_TYPE_ATIM		= 1,$/;"	e	enum:ath5k_pkt_type
AR5K_PKT_TYPE_BEACON	ath5k/ath5k.h	/^	AR5K_PKT_TYPE_BEACON		= 3,$/;"	e	enum:ath5k_pkt_type
AR5K_PKT_TYPE_NORMAL	ath5k/ath5k.h	/^	AR5K_PKT_TYPE_NORMAL		= 0,$/;"	e	enum:ath5k_pkt_type
AR5K_PKT_TYPE_PIFS	ath5k/ath5k.h	/^	AR5K_PKT_TYPE_PIFS		= 5,$/;"	e	enum:ath5k_pkt_type
AR5K_PKT_TYPE_PROBE_RESP	ath5k/ath5k.h	/^	AR5K_PKT_TYPE_PROBE_RESP	= 4,$/;"	e	enum:ath5k_pkt_type
AR5K_PKT_TYPE_PSPOLL	ath5k/ath5k.h	/^	AR5K_PKT_TYPE_PSPOLL		= 2,$/;"	e	enum:ath5k_pkt_type
AR5K_PM_AUTO	ath5k/ath5k.h	/^	AR5K_PM_AUTO,$/;"	e	enum:ath5k_power_mode
AR5K_PM_AWAKE	ath5k/ath5k.h	/^	AR5K_PM_AWAKE,$/;"	e	enum:ath5k_power_mode
AR5K_PM_FULL_SLEEP	ath5k/ath5k.h	/^	AR5K_PM_FULL_SLEEP,$/;"	e	enum:ath5k_power_mode
AR5K_PM_NETWORK_SLEEP	ath5k/ath5k.h	/^	AR5K_PM_NETWORK_SLEEP,$/;"	e	enum:ath5k_power_mode
AR5K_PM_UNDEFINED	ath5k/ath5k.h	/^	AR5K_PM_UNDEFINED = 0,$/;"	e	enum:ath5k_power_mode
AR5K_PROFCNT_CYCLE	ath5k/reg.h	1700;"	d
AR5K_PROFCNT_RX	ath5k/reg.h	1698;"	d
AR5K_PROFCNT_RXCLR	ath5k/reg.h	1699;"	d
AR5K_PROFCNT_TX	ath5k/reg.h	1697;"	d
AR5K_PWRTABLE_LINEAR_PCDAC	ath5k/eeprom.h	/^	AR5K_PWRTABLE_LINEAR_PCDAC = 1,$/;"	e	enum:ath5k_powertable_type
AR5K_PWRTABLE_PWR_TO_PCDAC	ath5k/eeprom.h	/^	AR5K_PWRTABLE_PWR_TO_PCDAC = 0,$/;"	e	enum:ath5k_powertable_type
AR5K_PWRTABLE_PWR_TO_PDADC	ath5k/eeprom.h	/^	AR5K_PWRTABLE_PWR_TO_PDADC = 2,$/;"	e	enum:ath5k_powertable_type
AR5K_QCUDCU_CLKGT	ath5k/reg.h	272;"	d
AR5K_QCUDCU_CLKGT_DCU	ath5k/reg.h	274;"	d
AR5K_QCUDCU_CLKGT_QCU	ath5k/reg.h	273;"	d
AR5K_QCU_CBB_ADDR	ath5k/reg.h	655;"	d
AR5K_QCU_CBB_ADDR_S	ath5k/reg.h	656;"	d
AR5K_QCU_CBB_SELECT	ath5k/reg.h	654;"	d
AR5K_QCU_CBCFG	ath5k/reg.h	662;"	d
AR5K_QCU_CBRCFG_BASE	ath5k/reg.h	587;"	d
AR5K_QCU_CBRCFG_INTVAL	ath5k/reg.h	588;"	d
AR5K_QCU_CBRCFG_INTVAL_S	ath5k/reg.h	589;"	d
AR5K_QCU_CBRCFG_ORN_THRES	ath5k/reg.h	590;"	d
AR5K_QCU_CBRCFG_ORN_THRES_S	ath5k/reg.h	591;"	d
AR5K_QCU_GLOBAL_READ	ath5k/reg.h	561;"	d
AR5K_QCU_GLOBAL_WRITE	ath5k/reg.h	562;"	d
AR5K_QCU_MISC_BASE	ath5k/reg.h	618;"	d
AR5K_QCU_MISC_BCN_ENABLE	ath5k/reg.h	628;"	d
AR5K_QCU_MISC_CBREXP_BCN_DIS	ath5k/reg.h	627;"	d
AR5K_QCU_MISC_CBREXP_DIS	ath5k/reg.h	626;"	d
AR5K_QCU_MISC_CBR_RESET_CNT	ath5k/reg.h	631;"	d
AR5K_QCU_MISC_CBR_THRES_ENABLE	ath5k/reg.h	629;"	d
AR5K_QCU_MISC_DCU_CMP_EN	ath5k/reg.h	633;"	d
AR5K_QCU_MISC_DCU_EARLY	ath5k/reg.h	632;"	d
AR5K_QCU_MISC_FRSHED_ASAP	ath5k/reg.h	620;"	d
AR5K_QCU_MISC_FRSHED_BCN_SENT_GT	ath5k/reg.h	624;"	d
AR5K_QCU_MISC_FRSHED_CBR	ath5k/reg.h	621;"	d
AR5K_QCU_MISC_FRSHED_DBA_GT	ath5k/reg.h	622;"	d
AR5K_QCU_MISC_FRSHED_M	ath5k/reg.h	619;"	d
AR5K_QCU_MISC_FRSHED_TIM_GT	ath5k/reg.h	623;"	d
AR5K_QCU_MISC_ONESHOT_ENABLE	ath5k/reg.h	625;"	d
AR5K_QCU_MISC_RDY_VEOL_POLICY	ath5k/reg.h	630;"	d
AR5K_QCU_ONESHOTARM_CLEAR	ath5k/reg.h	612;"	d
AR5K_QCU_ONESHOTARM_CLEAR_M	ath5k/reg.h	613;"	d
AR5K_QCU_ONESHOTARM_SET	ath5k/reg.h	606;"	d
AR5K_QCU_ONESHOTARM_SET_M	ath5k/reg.h	607;"	d
AR5K_QCU_RDYTIMECFG_BASE	ath5k/reg.h	597;"	d
AR5K_QCU_RDYTIMECFG_ENABLE	ath5k/reg.h	600;"	d
AR5K_QCU_RDYTIMECFG_INTVAL	ath5k/reg.h	598;"	d
AR5K_QCU_RDYTIMECFG_INTVAL_S	ath5k/reg.h	599;"	d
AR5K_QCU_RDYTIMESHDN	ath5k/reg.h	648;"	d
AR5K_QCU_RDYTIMESHDN_M	ath5k/reg.h	649;"	d
AR5K_QCU_SLEEP_MASK	ath5k/reg.h	985;"	d
AR5K_QCU_STS_BASE	ath5k/reg.h	640;"	d
AR5K_QCU_STS_CBREXPCNT	ath5k/reg.h	642;"	d
AR5K_QCU_STS_FRMPENDCNT	ath5k/reg.h	641;"	d
AR5K_QCU_TXD	ath5k/reg.h	580;"	d
AR5K_QCU_TXDP_BASE	ath5k/reg.h	567;"	d
AR5K_QCU_TXE	ath5k/reg.h	573;"	d
AR5K_QOS_NOACK	ath5k/reg.h	1727;"	d
AR5K_QOS_NOACK_2BIT_VALUES	ath5k/reg.h	1728;"	d
AR5K_QOS_NOACK_2BIT_VALUES_S	ath5k/reg.h	1729;"	d
AR5K_QOS_NOACK_BIT_OFFSET	ath5k/reg.h	1730;"	d
AR5K_QOS_NOACK_BIT_OFFSET_S	ath5k/reg.h	1731;"	d
AR5K_QOS_NOACK_BYTE_OFFSET	ath5k/reg.h	1732;"	d
AR5K_QOS_NOACK_BYTE_OFFSET_S	ath5k/reg.h	1733;"	d
AR5K_QUEUE_CBRCFG	ath5k/reg.h	592;"	d
AR5K_QUEUE_DCU_SEQNUM	ath5k/reg.h	770;"	d
AR5K_QUEUE_DFS_CHANNEL_TIME	ath5k/reg.h	722;"	d
AR5K_QUEUE_DFS_LOCAL_IFS	ath5k/reg.h	700;"	d
AR5K_QUEUE_DFS_MISC	ath5k/reg.h	763;"	d
AR5K_QUEUE_DFS_RETRY_LIMIT	ath5k/reg.h	713;"	d
AR5K_QUEUE_DISABLED	ath5k/reg.h	582;"	d
AR5K_QUEUE_ENABLED	ath5k/reg.h	575;"	d
AR5K_QUEUE_MISC	ath5k/reg.h	634;"	d
AR5K_QUEUE_QCUMASK	ath5k/reg.h	687;"	d
AR5K_QUEUE_RDYTIMECFG	ath5k/reg.h	601;"	d
AR5K_QUEUE_REG	ath5k/reg.h	560;"	d
AR5K_QUEUE_STATUS	ath5k/reg.h	643;"	d
AR5K_QUEUE_TXDP	ath5k/reg.h	568;"	d
AR5K_QUIET_CTL1	ath5k/reg.h	1705;"	d
AR5K_QUIET_CTL1_ACK_CTS_EN	ath5k/reg.h	1709;"	d
AR5K_QUIET_CTL1_NEXT_QT_TSF	ath5k/reg.h	1706;"	d
AR5K_QUIET_CTL1_NEXT_QT_TSF_S	ath5k/reg.h	1707;"	d
AR5K_QUIET_CTL1_QT_EN	ath5k/reg.h	1708;"	d
AR5K_QUIET_CTL2	ath5k/reg.h	1711;"	d
AR5K_QUIET_CTL2_QT_DUR	ath5k/reg.h	1714;"	d
AR5K_QUIET_CTL2_QT_DUR_S	ath5k/reg.h	1715;"	d
AR5K_QUIET_CTL2_QT_PER	ath5k/reg.h	1712;"	d
AR5K_QUIET_CTL2_QT_PER_S	ath5k/reg.h	1713;"	d
AR5K_Q_DISABLE_BITS	ath5k/ath5k.h	148;"	d
AR5K_Q_ENABLE_BITS	ath5k/ath5k.h	144;"	d
AR5K_RAC_PISR	ath5k/reg.h	380;"	d
AR5K_RAC_SISR0	ath5k/reg.h	381;"	d
AR5K_RAC_SISR1	ath5k/reg.h	382;"	d
AR5K_RAC_SISR2	ath5k/reg.h	383;"	d
AR5K_RAC_SISR3	ath5k/reg.h	384;"	d
AR5K_RAC_SISR4	ath5k/reg.h	385;"	d
AR5K_RATE2DB	ath5k/reg.h	1827;"	d
AR5K_RATE2DB_BASE	ath5k/reg.h	1826;"	d
AR5K_RATE_ACKSIFS	ath5k/reg.h	1812;"	d
AR5K_RATE_ACKSIFS_BASE	ath5k/reg.h	1811;"	d
AR5K_RATE_ACKSIFS_NORMAL	ath5k/reg.h	1813;"	d
AR5K_RATE_ACKSIFS_TURBO	ath5k/reg.h	1814;"	d
AR5K_RATE_DUR	ath5k/reg.h	1820;"	d
AR5K_RATE_DUR_BASE	ath5k/reg.h	1819;"	d
AR5K_REG_DISABLE_BITS	ath5k/ath5k.h	134;"	d
AR5K_REG_ENABLE_BITS	ath5k/ath5k.h	131;"	d
AR5K_REG_MASKED_BITS	ath5k/ath5k.h	127;"	d
AR5K_REG_MS	ath5k/ath5k.h	115;"	d
AR5K_REG_READ_Q	ath5k/ath5k.h	138;"	d
AR5K_REG_SM	ath5k/ath5k.h	111;"	d
AR5K_REG_WAIT	ath5k/ath5k.h	153;"	d
AR5K_REG_WRITE_BITS	ath5k/ath5k.h	123;"	d
AR5K_REG_WRITE_Q	ath5k/ath5k.h	141;"	d
AR5K_RESET_CTL	ath5k/reg.h	854;"	d
AR5K_RESET_CTL_BASEBAND	ath5k/reg.h	857;"	d
AR5K_RESET_CTL_DMA	ath5k/reg.h	856;"	d
AR5K_RESET_CTL_MAC	ath5k/reg.h	858;"	d
AR5K_RESET_CTL_PCI	ath5k/reg.h	860;"	d
AR5K_RESET_CTL_PCU	ath5k/reg.h	855;"	d
AR5K_RESET_CTL_PHY	ath5k/reg.h	859;"	d
AR5K_RETRY_CNT	ath5k/reg.h	1510;"	d
AR5K_RETRY_CNT_SLG	ath5k/reg.h	1512;"	d
AR5K_RETRY_CNT_SSH	ath5k/reg.h	1511;"	d
AR5K_RF2316	ath5k/ath5k.h	/^	AR5K_RF2316	= 5,$/;"	e	enum:ath5k_radio
AR5K_RF2316_DB_2GHZ	ath5k/rfbuffer.h	584;"	d
AR5K_RF2316_OB_2GHZ	ath5k/rfbuffer.h	583;"	d
AR5K_RF2316_RF_TURBO	ath5k/rfbuffer.h	580;"	d
AR5K_RF2317	ath5k/ath5k.h	/^	AR5K_RF2317	= 6,$/;"	e	enum:ath5k_radio
AR5K_RF2413	ath5k/ath5k.h	/^	AR5K_RF2413	= 3,$/;"	e	enum:ath5k_radio
AR5K_RF2413_DB_2GHZ	ath5k/rfbuffer.h	525;"	d
AR5K_RF2413_OB_2GHZ	ath5k/rfbuffer.h	524;"	d
AR5K_RF2413_RF_TURBO	ath5k/rfbuffer.h	521;"	d
AR5K_RF2425	ath5k/ath5k.h	/^	AR5K_RF2425	= 7,$/;"	e	enum:ath5k_radio
AR5K_RF2425_DB_2GHZ	ath5k/rfbuffer.h	717;"	d
AR5K_RF2425_OB_2GHZ	ath5k/rfbuffer.h	716;"	d
AR5K_RF2425_RF_TURBO	ath5k/rfbuffer.h	713;"	d
AR5K_RF5110	ath5k/ath5k.h	/^	AR5K_RF5110	= 0,$/;"	e	enum:ath5k_radio
AR5K_RF5111	ath5k/ath5k.h	/^	AR5K_RF5111	= 1,$/;"	e	enum:ath5k_radio
AR5K_RF5111_DB_2GHZ	ath5k/rfbuffer.h	169;"	d
AR5K_RF5111_DB_5GHZ	ath5k/rfbuffer.h	172;"	d
AR5K_RF5111_GAIN_I	ath5k/rfbuffer.h	181;"	d
AR5K_RF5111_MAX_TIME	ath5k/rfbuffer.h	188;"	d
AR5K_RF5111_OB_2GHZ	ath5k/rfbuffer.h	168;"	d
AR5K_RF5111_OB_5GHZ	ath5k/rfbuffer.h	171;"	d
AR5K_RF5111_PLO_SEL	ath5k/rfbuffer.h	182;"	d
AR5K_RF5111_PWD	ath5k/rfbuffer.h	178;"	d
AR5K_RF5111_PWD_XPD	ath5k/rfbuffer.h	174;"	d
AR5K_RF5111_RFGAIN_SEL	ath5k/rfbuffer.h	183;"	d
AR5K_RF5111_RFGAIN_STEP	ath5k/rfbuffer.h	184;"	d
AR5K_RF5111_RF_TURBO	ath5k/rfbuffer.h	165;"	d
AR5K_RF5111_WAIT_I	ath5k/rfbuffer.h	187;"	d
AR5K_RF5111_WAIT_S	ath5k/rfbuffer.h	186;"	d
AR5K_RF5111_XPD_GAIN	ath5k/rfbuffer.h	175;"	d
AR5K_RF5112	ath5k/ath5k.h	/^	AR5K_RF5112	= 2,$/;"	e	enum:ath5k_radio
AR5K_RF5112A_DB_2GHZ	ath5k/rfbuffer.h	389;"	d
AR5K_RF5112A_DB_5GHZ	ath5k/rfbuffer.h	392;"	d
AR5K_RF5112A_FIXED_BIAS_A	ath5k/rfbuffer.h	394;"	d
AR5K_RF5112A_FIXED_BIAS_B	ath5k/rfbuffer.h	395;"	d
AR5K_RF5112A_HIGH_VC_CP	ath5k/rfbuffer.h	405;"	d
AR5K_RF5112A_LOW_VC_CP	ath5k/rfbuffer.h	407;"	d
AR5K_RF5112A_MID_VC_CP	ath5k/rfbuffer.h	406;"	d
AR5K_RF5112A_OB_2GHZ	ath5k/rfbuffer.h	388;"	d
AR5K_RF5112A_OB_5GHZ	ath5k/rfbuffer.h	391;"	d
AR5K_RF5112A_PAD2GND	ath5k/rfbuffer.h	411;"	d
AR5K_RF5112A_PDGAINHI	ath5k/rfbuffer.h	399;"	d
AR5K_RF5112A_PDGAINLO	ath5k/rfbuffer.h	398;"	d
AR5K_RF5112A_PUSH_UP	ath5k/rfbuffer.h	408;"	d
AR5K_RF5112A_PWD	ath5k/rfbuffer.h	402;"	d
AR5K_RF5112A_XB2_LVL	ath5k/rfbuffer.h	412;"	d
AR5K_RF5112A_XB5_LVL	ath5k/rfbuffer.h	413;"	d
AR5K_RF5112A_XPD_SEL	ath5k/rfbuffer.h	397;"	d
AR5K_RF5112X_GAIN_I	ath5k/rfbuffer.h	269;"	d
AR5K_RF5112X_MIXGAIN_OVR	ath5k/rfbuffer.h	271;"	d
AR5K_RF5112X_MIXGAIN_STEP	ath5k/rfbuffer.h	272;"	d
AR5K_RF5112X_MIXVGA_OVR	ath5k/rfbuffer.h	270;"	d
AR5K_RF5112X_PD_DELAY_A	ath5k/rfbuffer.h	273;"	d
AR5K_RF5112X_PD_DELAY_B	ath5k/rfbuffer.h	274;"	d
AR5K_RF5112X_PD_DELAY_XR	ath5k/rfbuffer.h	275;"	d
AR5K_RF5112X_PD_PERIOD_A	ath5k/rfbuffer.h	276;"	d
AR5K_RF5112X_PD_PERIOD_B	ath5k/rfbuffer.h	277;"	d
AR5K_RF5112X_PD_PERIOD_XR	ath5k/rfbuffer.h	278;"	d
AR5K_RF5112X_RF_TURBO	ath5k/rfbuffer.h	266;"	d
AR5K_RF5112_DB_2GHZ	ath5k/rfbuffer.h	284;"	d
AR5K_RF5112_DB_5GHZ	ath5k/rfbuffer.h	287;"	d
AR5K_RF5112_FIXED_BIAS_A	ath5k/rfbuffer.h	289;"	d
AR5K_RF5112_FIXED_BIAS_B	ath5k/rfbuffer.h	290;"	d
AR5K_RF5112_OB_2GHZ	ath5k/rfbuffer.h	283;"	d
AR5K_RF5112_OB_5GHZ	ath5k/rfbuffer.h	286;"	d
AR5K_RF5112_PWD	ath5k/rfbuffer.h	296;"	d
AR5K_RF5112_XPD_GAIN	ath5k/rfbuffer.h	293;"	d
AR5K_RF5112_XPD_SEL	ath5k/rfbuffer.h	292;"	d
AR5K_RF5413	ath5k/ath5k.h	/^	AR5K_RF5413	= 4,$/;"	e	enum:ath5k_radio
AR5K_RF5413_DB_2GHZ	ath5k/rfbuffer.h	640;"	d
AR5K_RF5413_DB_5GHZ	ath5k/rfbuffer.h	643;"	d
AR5K_RF5413_DERBY_CHAN_SEL_MODE	ath5k/rfbuffer.h	646;"	d
AR5K_RF5413_OB_2GHZ	ath5k/rfbuffer.h	639;"	d
AR5K_RF5413_OB_5GHZ	ath5k/rfbuffer.h	642;"	d
AR5K_RF5413_PWD_ICLOBUF2G	ath5k/rfbuffer.h	645;"	d
AR5K_RFCNT	ath5k/reg.h	248;"	d
AR5K_RFCNT_M	ath5k/reg.h	249;"	d
AR5K_RFCNT_RFCL	ath5k/reg.h	250;"	d
AR5K_RFGAIN_ACTIVE	ath5k/ath5k.h	/^	AR5K_RFGAIN_ACTIVE,$/;"	e	enum:ath5k_rfgain
AR5K_RFGAIN_INACTIVE	ath5k/ath5k.h	/^	AR5K_RFGAIN_INACTIVE = 0,$/;"	e	enum:ath5k_rfgain
AR5K_RFGAIN_NEED_CHANGE	ath5k/ath5k.h	/^	AR5K_RFGAIN_NEED_CHANGE,$/;"	e	enum:ath5k_rfgain
AR5K_RFGAIN_READ_REQUESTED	ath5k/ath5k.h	/^	AR5K_RFGAIN_READ_REQUESTED,$/;"	e	enum:ath5k_rfgain
AR5K_RF_BUFFER	ath5k/reg.h	2111;"	d
AR5K_RF_BUFFER_CONTROL_0	ath5k/reg.h	2112;"	d
AR5K_RF_BUFFER_CONTROL_1	ath5k/reg.h	2113;"	d
AR5K_RF_BUFFER_CONTROL_2	ath5k/reg.h	2114;"	d
AR5K_RF_BUFFER_CONTROL_3	ath5k/reg.h	2116;"	d
AR5K_RF_BUFFER_CONTROL_4	ath5k/reg.h	2120;"	d
AR5K_RF_BUFFER_CONTROL_5	ath5k/reg.h	2125;"	d
AR5K_RF_BUFFER_CONTROL_6	ath5k/reg.h	2130;"	d
AR5K_RF_DB_2GHZ	ath5k/rfbuffer.h	/^	AR5K_RF_DB_2GHZ,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_DB_5GHZ	ath5k/rfbuffer.h	/^	AR5K_RF_DB_5GHZ,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_DERBY_CHAN_SEL_MODE	ath5k/rfbuffer.h	/^	AR5K_RF_DERBY_CHAN_SEL_MODE,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_FIXED_BIAS_A	ath5k/rfbuffer.h	/^	AR5K_RF_FIXED_BIAS_A,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_FIXED_BIAS_B	ath5k/rfbuffer.h	/^	AR5K_RF_FIXED_BIAS_B,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_GAIN	ath5k/reg.h	2401;"	d
AR5K_RF_GAIN_BASE	ath5k/reg.h	2400;"	d
AR5K_RF_GAIN_I	ath5k/rfbuffer.h	/^	AR5K_RF_GAIN_I,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_HIGH_VC_CP	ath5k/rfbuffer.h	/^	AR5K_RF_HIGH_VC_CP,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_LOW_VC_CP	ath5k/rfbuffer.h	/^	AR5K_RF_LOW_VC_CP,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_MAX_TIME	ath5k/rfbuffer.h	/^	AR5K_RF_MAX_TIME,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_MID_VC_CP	ath5k/rfbuffer.h	/^	AR5K_RF_MID_VC_CP,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_MIXGAIN_OVR	ath5k/rfbuffer.h	/^	AR5K_RF_MIXGAIN_OVR,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_MIXGAIN_STEP	ath5k/rfbuffer.h	/^	AR5K_RF_MIXGAIN_STEP,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_MIXVGA_OVR	ath5k/rfbuffer.h	/^	AR5K_RF_MIXVGA_OVR,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_OB_2GHZ	ath5k/rfbuffer.h	/^	AR5K_RF_OB_2GHZ,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_OB_5GHZ	ath5k/rfbuffer.h	/^	AR5K_RF_OB_5GHZ,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PAD2GND	ath5k/rfbuffer.h	/^	AR5K_RF_PAD2GND,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_DELAY_A	ath5k/rfbuffer.h	/^	AR5K_RF_PD_DELAY_A,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_DELAY_B	ath5k/rfbuffer.h	/^	AR5K_RF_PD_DELAY_B,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_DELAY_XR	ath5k/rfbuffer.h	/^	AR5K_RF_PD_DELAY_XR,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_GAIN_HI	ath5k/rfbuffer.h	/^	AR5K_RF_PD_GAIN_HI,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_GAIN_LO	ath5k/rfbuffer.h	/^	AR5K_RF_PD_GAIN_LO,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_PERIOD_A	ath5k/rfbuffer.h	/^	AR5K_RF_PD_PERIOD_A,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_PERIOD_B	ath5k/rfbuffer.h	/^	AR5K_RF_PD_PERIOD_B,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_PERIOD_XR	ath5k/rfbuffer.h	/^	AR5K_RF_PD_PERIOD_XR,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PLO_SEL	ath5k/rfbuffer.h	/^	AR5K_RF_PLO_SEL,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PUSH_UP	ath5k/rfbuffer.h	/^	AR5K_RF_PUSH_UP,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_130	ath5k/rfbuffer.h	/^	AR5K_RF_PWD_130,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_131	ath5k/rfbuffer.h	/^	AR5K_RF_PWD_131,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_132	ath5k/rfbuffer.h	/^	AR5K_RF_PWD_132,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_136	ath5k/rfbuffer.h	/^	AR5K_RF_PWD_136,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_137	ath5k/rfbuffer.h	/^	AR5K_RF_PWD_137,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_138	ath5k/rfbuffer.h	/^	AR5K_RF_PWD_138,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_166	ath5k/rfbuffer.h	/^	AR5K_RF_PWD_166,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_167	ath5k/rfbuffer.h	/^	AR5K_RF_PWD_167,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_84	ath5k/rfbuffer.h	/^	AR5K_RF_PWD_84,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_90	ath5k/rfbuffer.h	/^	AR5K_RF_PWD_90,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_ICLOBUF_2G	ath5k/rfbuffer.h	/^	AR5K_RF_PWD_ICLOBUF_2G,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_XPD	ath5k/rfbuffer.h	/^	AR5K_RF_PWD_XPD,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_RFGAIN_SEL	ath5k/rfbuffer.h	/^	AR5K_RF_RFGAIN_SEL,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_RFGAIN_STEP	ath5k/rfbuffer.h	/^	AR5K_RF_RFGAIN_STEP,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_TURBO	ath5k/rfbuffer.h	/^	AR5K_RF_TURBO = 0,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_WAIT_I	ath5k/rfbuffer.h	/^	AR5K_RF_WAIT_I,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_WAIT_S	ath5k/rfbuffer.h	/^	AR5K_RF_WAIT_S,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_XB2_LVL	ath5k/rfbuffer.h	/^	AR5K_RF_XB2_LVL,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_XB5_LVL	ath5k/rfbuffer.h	/^	AR5K_RF_XB5_LVL,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_XPD_GAIN	ath5k/rfbuffer.h	/^	AR5K_RF_XPD_GAIN,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_XPD_SEL	ath5k/rfbuffer.h	/^	AR5K_RF_XPD_SEL,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RPGTO	ath5k/reg.h	242;"	d
AR5K_RPGTO_M	ath5k/reg.h	243;"	d
AR5K_RSSI_EP_MULTIPLIER	ath5k/ath5k.h	929;"	d
AR5K_RSSI_THR	ath5k/reg.h	1201;"	d
AR5K_RSSI_THR_BMISS	ath5k/reg.h	1207;"	d
AR5K_RSSI_THR_BMISS_5210	ath5k/reg.h	1203;"	d
AR5K_RSSI_THR_BMISS_5210_S	ath5k/reg.h	1204;"	d
AR5K_RSSI_THR_BMISS_5211	ath5k/reg.h	1205;"	d
AR5K_RSSI_THR_BMISS_5211_S	ath5k/reg.h	1206;"	d
AR5K_RSSI_THR_BMISS_S	ath5k/reg.h	1209;"	d
AR5K_RSSI_THR_M	ath5k/reg.h	1202;"	d
AR5K_RTSD0	ath5k/reg.h	113;"	d
AR5K_RTSD0_12	ath5k/reg.h	118;"	d
AR5K_RTSD0_12_S	ath5k/reg.h	119;"	d
AR5K_RTSD0_18	ath5k/reg.h	120;"	d
AR5K_RTSD0_18_S	ath5k/reg.h	121;"	d
AR5K_RTSD0_6	ath5k/reg.h	114;"	d
AR5K_RTSD0_6_S	ath5k/reg.h	115;"	d
AR5K_RTSD0_9	ath5k/reg.h	116;"	d
AR5K_RTSD0_9_S	ath5k/reg.h	117;"	d
AR5K_RTSD1	ath5k/reg.h	154;"	d
AR5K_RTSD1_24	ath5k/reg.h	155;"	d
AR5K_RTSD1_24_S	ath5k/reg.h	156;"	d
AR5K_RTSD1_36	ath5k/reg.h	157;"	d
AR5K_RTSD1_36_S	ath5k/reg.h	158;"	d
AR5K_RTSD1_48	ath5k/reg.h	159;"	d
AR5K_RTSD1_48_S	ath5k/reg.h	160;"	d
AR5K_RTSD1_54	ath5k/reg.h	161;"	d
AR5K_RTSD1_54_S	ath5k/reg.h	162;"	d
AR5K_RTS_FAIL	ath5k/reg.h	1551;"	d
AR5K_RTS_FAIL_5210	ath5k/reg.h	1549;"	d
AR5K_RTS_FAIL_5211	ath5k/reg.h	1550;"	d
AR5K_RTS_OK	ath5k/reg.h	1543;"	d
AR5K_RTS_OK_5210	ath5k/reg.h	1541;"	d
AR5K_RTS_OK_5211	ath5k/reg.h	1542;"	d
AR5K_RXCFG	ath5k/reg.h	195;"	d
AR5K_RXCFG_DEF_ANTENNA	ath5k/reg.h	199;"	d
AR5K_RXCFG_JUMBO_RXE	ath5k/reg.h	200;"	d
AR5K_RXCFG_JUMBO_WRAP	ath5k/reg.h	201;"	d
AR5K_RXCFG_SDMAMW	ath5k/reg.h	196;"	d
AR5K_RXCFG_SDMAMW_S	ath5k/reg.h	197;"	d
AR5K_RXCFG_SLE_ENTRY	ath5k/reg.h	202;"	d
AR5K_RXCFG_ZLFDMA	ath5k/reg.h	198;"	d
AR5K_RXDESC_INTREQ	ath5k/desc.h	360;"	d
AR5K_RXDP	ath5k/reg.h	64;"	d
AR5K_RXERR_CRC	ath5k/ath5k.h	725;"	d
AR5K_RXERR_DECRYPT	ath5k/ath5k.h	728;"	d
AR5K_RXERR_FIFO	ath5k/ath5k.h	727;"	d
AR5K_RXERR_MIC	ath5k/ath5k.h	729;"	d
AR5K_RXERR_PHY	ath5k/ath5k.h	726;"	d
AR5K_RXJLA	ath5k/reg.h	208;"	d
AR5K_RXKEYIX_INVALID	ath5k/ath5k.h	730;"	d
AR5K_RXNOFRM	ath5k/reg.h	228;"	d
AR5K_RXNOFRM_M	ath5k/reg.h	229;"	d
AR5K_RX_FILTER	ath5k/reg.h	1344;"	d
AR5K_RX_FILTER_5210	ath5k/reg.h	1342;"	d
AR5K_RX_FILTER_5211	ath5k/reg.h	1343;"	d
AR5K_RX_FILTER_BCAST	ath5k/reg.h	1348;"	d
AR5K_RX_FILTER_BEACON	ath5k/reg.h	1350;"	d
AR5K_RX_FILTER_CONTROL	ath5k/reg.h	1349;"	d
AR5K_RX_FILTER_MCAST	ath5k/reg.h	1347;"	d
AR5K_RX_FILTER_PHYERR	ath5k/reg.h	1358;"	d
AR5K_RX_FILTER_PHYERR_5211	ath5k/reg.h	1356;"	d
AR5K_RX_FILTER_PHYERR_5212	ath5k/reg.h	1354;"	d
AR5K_RX_FILTER_PROBEREQ	ath5k/reg.h	1353;"	d
AR5K_RX_FILTER_PROM	ath5k/reg.h	1351;"	d
AR5K_RX_FILTER_RADARERR	ath5k/reg.h	1361;"	d
AR5K_RX_FILTER_RADARERR_5211	ath5k/reg.h	1357;"	d
AR5K_RX_FILTER_RADARERR_5212	ath5k/reg.h	1355;"	d
AR5K_RX_FILTER_UCAST	ath5k/reg.h	1346;"	d
AR5K_RX_FILTER_XRPOLL	ath5k/reg.h	1352;"	d
AR5K_RX_PHY_ERROR_CCK_HEADER_CRC	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_CCK_HEADER_CRC	= 26,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_CCK_RATE_ILLEGAL	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_CCK_RATE_ILLEGAL	= 27,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_CCK_RESTART	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_CCK_RESTART		= 31,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_CCK_SERVICE	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_CCK_SERVICE		= 30,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_CCK_TIMING	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_CCK_TIMING		= 25,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_LENGTH	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_LENGTH		= 4,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_LENGTH_ILLEGAL	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_LENGTH_ILLEGAL	= 20,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_POWER_DROP	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_POWER_DROP	= 21,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_RATE_ILLEGAL	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_RATE_ILLEGAL	= 19,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_RESTART	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_RESTART		= 23,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_SERVICE	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_SERVICE		= 22,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_SIGNAL_PARITY	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_SIGNAL_PARITY	= 18,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_TIMING	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_TIMING		= 17,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_PARITY	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_PARITY		= 2,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_RADAR	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_RADAR			= 5,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_RATE	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_RATE			= 3,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_SERVICE	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_SERVICE		= 6,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_TIMING	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_TIMING		= 1,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_TOR	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_TOR			= 7,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_UNDERRUN	ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_UNDERRUN		= 0,$/;"	e	enum:ath5k_phy_error_code
AR5K_SEQ_MASK	ath5k/reg.h	1505;"	d
AR5K_SET_SHORT_PREAMBLE	ath5k/ath5k.h	913;"	d
AR5K_SFR	ath5k/reg.h	887;"	d
AR5K_SFR_EN	ath5k/reg.h	888;"	d
AR5K_SIMR0	ath5k/reg.h	432;"	d
AR5K_SIMR0_QCU_TXDESC	ath5k/reg.h	435;"	d
AR5K_SIMR0_QCU_TXDESC_S	ath5k/reg.h	436;"	d
AR5K_SIMR0_QCU_TXOK	ath5k/reg.h	433;"	d
AR5K_SIMR0_QCU_TXOK_S	ath5k/reg.h	434;"	d
AR5K_SIMR1	ath5k/reg.h	438;"	d
AR5K_SIMR1_QCU_TXEOL	ath5k/reg.h	441;"	d
AR5K_SIMR1_QCU_TXEOL_S	ath5k/reg.h	442;"	d
AR5K_SIMR1_QCU_TXERR	ath5k/reg.h	439;"	d
AR5K_SIMR1_QCU_TXERR_S	ath5k/reg.h	440;"	d
AR5K_SIMR2	ath5k/reg.h	444;"	d
AR5K_SIMR2_BCN_TIMEOUT	ath5k/reg.h	453;"	d
AR5K_SIMR2_CAB_END	ath5k/reg.h	451;"	d
AR5K_SIMR2_CAB_TIMEOUT	ath5k/reg.h	454;"	d
AR5K_SIMR2_DPERR	ath5k/reg.h	449;"	d
AR5K_SIMR2_DTIM	ath5k/reg.h	455;"	d
AR5K_SIMR2_DTIM_SYNC	ath5k/reg.h	452;"	d
AR5K_SIMR2_MCABT	ath5k/reg.h	447;"	d
AR5K_SIMR2_QCU_TXURN	ath5k/reg.h	445;"	d
AR5K_SIMR2_QCU_TXURN_S	ath5k/reg.h	446;"	d
AR5K_SIMR2_SSERR	ath5k/reg.h	448;"	d
AR5K_SIMR2_TIM	ath5k/reg.h	450;"	d
AR5K_SIMR2_TSFOOR	ath5k/reg.h	456;"	d
AR5K_SIMR3	ath5k/reg.h	458;"	d
AR5K_SIMR3_QCBRORN	ath5k/reg.h	459;"	d
AR5K_SIMR3_QCBRORN_S	ath5k/reg.h	460;"	d
AR5K_SIMR3_QCBRURN	ath5k/reg.h	461;"	d
AR5K_SIMR3_QCBRURN_S	ath5k/reg.h	462;"	d
AR5K_SIMR4	ath5k/reg.h	464;"	d
AR5K_SIMR4_QTRIG	ath5k/reg.h	465;"	d
AR5K_SIMR4_QTRIG_S	ath5k/reg.h	466;"	d
AR5K_SISR0	ath5k/reg.h	341;"	d
AR5K_SISR0_QCU_TXDESC	ath5k/reg.h	344;"	d
AR5K_SISR0_QCU_TXDESC_S	ath5k/reg.h	345;"	d
AR5K_SISR0_QCU_TXOK	ath5k/reg.h	342;"	d
AR5K_SISR0_QCU_TXOK_S	ath5k/reg.h	343;"	d
AR5K_SISR1	ath5k/reg.h	347;"	d
AR5K_SISR1_QCU_TXEOL	ath5k/reg.h	350;"	d
AR5K_SISR1_QCU_TXEOL_S	ath5k/reg.h	351;"	d
AR5K_SISR1_QCU_TXERR	ath5k/reg.h	348;"	d
AR5K_SISR1_QCU_TXERR_S	ath5k/reg.h	349;"	d
AR5K_SISR2	ath5k/reg.h	353;"	d
AR5K_SISR2_BCN_TIMEOUT	ath5k/reg.h	362;"	d
AR5K_SISR2_CAB_END	ath5k/reg.h	360;"	d
AR5K_SISR2_CAB_TIMEOUT	ath5k/reg.h	363;"	d
AR5K_SISR2_DPERR	ath5k/reg.h	358;"	d
AR5K_SISR2_DTIM	ath5k/reg.h	364;"	d
AR5K_SISR2_DTIM_SYNC	ath5k/reg.h	361;"	d
AR5K_SISR2_MCABT	ath5k/reg.h	356;"	d
AR5K_SISR2_QCU_TXURN	ath5k/reg.h	354;"	d
AR5K_SISR2_QCU_TXURN_S	ath5k/reg.h	355;"	d
AR5K_SISR2_SSERR	ath5k/reg.h	357;"	d
AR5K_SISR2_TIM	ath5k/reg.h	359;"	d
AR5K_SISR2_TSFOOR	ath5k/reg.h	365;"	d
AR5K_SISR3	ath5k/reg.h	367;"	d
AR5K_SISR3_QCBRORN	ath5k/reg.h	368;"	d
AR5K_SISR3_QCBRORN_S	ath5k/reg.h	369;"	d
AR5K_SISR3_QCBRURN	ath5k/reg.h	370;"	d
AR5K_SISR3_QCBRURN_S	ath5k/reg.h	371;"	d
AR5K_SISR4	ath5k/reg.h	373;"	d
AR5K_SISR4_QTRIG	ath5k/reg.h	374;"	d
AR5K_SISR4_QTRIG_S	ath5k/reg.h	375;"	d
AR5K_SLEEP0	ath5k/reg.h	1646;"	d
AR5K_SLEEP0_ASSUME_DTIM	ath5k/reg.h	1649;"	d
AR5K_SLEEP0_CABTO	ath5k/reg.h	1651;"	d
AR5K_SLEEP0_CABTO_S	ath5k/reg.h	1652;"	d
AR5K_SLEEP0_ENH_SLEEP_EN	ath5k/reg.h	1650;"	d
AR5K_SLEEP0_NEXT_DTIM	ath5k/reg.h	1647;"	d
AR5K_SLEEP0_NEXT_DTIM_S	ath5k/reg.h	1648;"	d
AR5K_SLEEP1	ath5k/reg.h	1657;"	d
AR5K_SLEEP1_BEACON_TO	ath5k/reg.h	1660;"	d
AR5K_SLEEP1_BEACON_TO_S	ath5k/reg.h	1661;"	d
AR5K_SLEEP1_NEXT_TIM	ath5k/reg.h	1658;"	d
AR5K_SLEEP1_NEXT_TIM_S	ath5k/reg.h	1659;"	d
AR5K_SLEEP2	ath5k/reg.h	1666;"	d
AR5K_SLEEP2_DTIM_PER	ath5k/reg.h	1669;"	d
AR5K_SLEEP2_DTIM_PER_S	ath5k/reg.h	1670;"	d
AR5K_SLEEP2_TIM_PER	ath5k/reg.h	1667;"	d
AR5K_SLEEP2_TIM_PER_S	ath5k/reg.h	1668;"	d
AR5K_SLEEP_CTL	ath5k/reg.h	865;"	d
AR5K_SLEEP_CTL_DUR_TIM_POL	ath5k/reg.h	874;"	d
AR5K_SLEEP_CTL_DUR_WRITE_POL	ath5k/reg.h	875;"	d
AR5K_SLEEP_CTL_SLDUR	ath5k/reg.h	866;"	d
AR5K_SLEEP_CTL_SLDUR_S	ath5k/reg.h	867;"	d
AR5K_SLEEP_CTL_SLE	ath5k/reg.h	868;"	d
AR5K_SLEEP_CTL_SLE_ALLOW	ath5k/reg.h	872;"	d
AR5K_SLEEP_CTL_SLE_POL	ath5k/reg.h	876;"	d
AR5K_SLEEP_CTL_SLE_S	ath5k/reg.h	869;"	d
AR5K_SLEEP_CTL_SLE_SLP	ath5k/reg.h	871;"	d
AR5K_SLEEP_CTL_SLE_UNITS	ath5k/reg.h	873;"	d
AR5K_SLEEP_CTL_SLE_WAKE	ath5k/reg.h	870;"	d
AR5K_SLOT_TIME	ath5k/reg.h	1187;"	d
AR5K_SLOT_TIME_20	ath5k/ath5k.h	799;"	d
AR5K_SLOT_TIME_9	ath5k/ath5k.h	798;"	d
AR5K_SLOT_TIME_MAX	ath5k/ath5k.h	222;"	d
AR5K_SLOT_TIME_MAX	ath5k/ath5k.h	800;"	d
AR5K_SOFTLED_OFF	ath5k/ath5k.h	1129;"	d
AR5K_SOFTLED_ON	ath5k/ath5k.h	1128;"	d
AR5K_SOFTLED_PIN	ath5k/ath5k.h	1127;"	d
AR5K_SPUR_CHAN_WIDTH	ath5k/eeprom.h	240;"	d
AR5K_SPUR_SYMBOL_WIDTH_BASE_100Hz	ath5k/eeprom.h	241;"	d
AR5K_SPUR_SYMBOL_WIDTH_TURBO_100Hz	ath5k/eeprom.h	242;"	d
AR5K_SREV	ath5k/reg.h	971;"	d
AR5K_SREV_AR2313_R8	ath5k/ath5k.h	322;"	d
AR5K_SREV_AR2315_R6	ath5k/ath5k.h	326;"	d
AR5K_SREV_AR2315_R7	ath5k/ath5k.h	327;"	d
AR5K_SREV_AR2317_R1	ath5k/ath5k.h	329;"	d
AR5K_SREV_AR2317_R2	ath5k/ath5k.h	330;"	d
AR5K_SREV_AR2413	ath5k/ath5k.h	324;"	d
AR5K_SREV_AR2414	ath5k/ath5k.h	325;"	d
AR5K_SREV_AR2415	ath5k/ath5k.h	333;"	d
AR5K_SREV_AR2417	ath5k/ath5k.h	337;"	d
AR5K_SREV_AR2425	ath5k/ath5k.h	336;"	d
AR5K_SREV_AR5210	ath5k/ath5k.h	312;"	d
AR5K_SREV_AR5211	ath5k/ath5k.h	316;"	d
AR5K_SREV_AR5212	ath5k/ath5k.h	317;"	d
AR5K_SREV_AR5212_V4	ath5k/ath5k.h	319;"	d
AR5K_SREV_AR5213	ath5k/ath5k.h	320;"	d
AR5K_SREV_AR5213A	ath5k/ath5k.h	323;"	d
AR5K_SREV_AR5311	ath5k/ath5k.h	313;"	d
AR5K_SREV_AR5311A	ath5k/ath5k.h	314;"	d
AR5K_SREV_AR5311B	ath5k/ath5k.h	315;"	d
AR5K_SREV_AR5312_R2	ath5k/ath5k.h	318;"	d
AR5K_SREV_AR5312_R7	ath5k/ath5k.h	321;"	d
AR5K_SREV_AR5413	ath5k/ath5k.h	331;"	d
AR5K_SREV_AR5414	ath5k/ath5k.h	332;"	d
AR5K_SREV_AR5416	ath5k/ath5k.h	334;"	d
AR5K_SREV_AR5418	ath5k/ath5k.h	335;"	d
AR5K_SREV_AR5424	ath5k/ath5k.h	328;"	d
AR5K_SREV_PHY_2413	ath5k/ath5k.h	361;"	d
AR5K_SREV_PHY_2425	ath5k/ath5k.h	363;"	d
AR5K_SREV_PHY_5211	ath5k/ath5k.h	357;"	d
AR5K_SREV_PHY_5212	ath5k/ath5k.h	358;"	d
AR5K_SREV_PHY_5212A	ath5k/ath5k.h	359;"	d
AR5K_SREV_PHY_5212B	ath5k/ath5k.h	360;"	d
AR5K_SREV_PHY_5413	ath5k/ath5k.h	362;"	d
AR5K_SREV_RAD_2111	ath5k/ath5k.h	342;"	d
AR5K_SREV_RAD_2112	ath5k/ath5k.h	346;"	d
AR5K_SREV_RAD_2112A	ath5k/ath5k.h	347;"	d
AR5K_SREV_RAD_2112B	ath5k/ath5k.h	348;"	d
AR5K_SREV_RAD_2316	ath5k/ath5k.h	351;"	d
AR5K_SREV_RAD_2317	ath5k/ath5k.h	352;"	d
AR5K_SREV_RAD_2413	ath5k/ath5k.h	349;"	d
AR5K_SREV_RAD_2425	ath5k/ath5k.h	354;"	d
AR5K_SREV_RAD_5110	ath5k/ath5k.h	339;"	d
AR5K_SREV_RAD_5111	ath5k/ath5k.h	340;"	d
AR5K_SREV_RAD_5111A	ath5k/ath5k.h	341;"	d
AR5K_SREV_RAD_5112	ath5k/ath5k.h	343;"	d
AR5K_SREV_RAD_5112A	ath5k/ath5k.h	344;"	d
AR5K_SREV_RAD_5112B	ath5k/ath5k.h	345;"	d
AR5K_SREV_RAD_5133	ath5k/ath5k.h	355;"	d
AR5K_SREV_RAD_5413	ath5k/ath5k.h	350;"	d
AR5K_SREV_RAD_5424	ath5k/ath5k.h	353;"	d
AR5K_SREV_REV	ath5k/reg.h	972;"	d
AR5K_SREV_REV_S	ath5k/reg.h	973;"	d
AR5K_SREV_UNKNOWN	ath5k/ath5k.h	310;"	d
AR5K_SREV_VER	ath5k/reg.h	974;"	d
AR5K_SREV_VER_S	ath5k/reg.h	975;"	d
AR5K_STA_ID0	ath5k/reg.h	1136;"	d
AR5K_STA_ID0_ARRD_L32	ath5k/reg.h	1137;"	d
AR5K_STA_ID1	ath5k/reg.h	1142;"	d
AR5K_STA_ID1_ACKCTS_6MB	ath5k/reg.h	1156;"	d
AR5K_STA_ID1_ADDR_U16	ath5k/reg.h	1143;"	d
AR5K_STA_ID1_ADHOC	ath5k/reg.h	1145;"	d
AR5K_STA_ID1_ANTENNA_SETTINGS	ath5k/reg.h	1165;"	d
AR5K_STA_ID1_AP	ath5k/reg.h	1144;"	d
AR5K_STA_ID1_BASE_RATE_11B	ath5k/reg.h	1157;"	d
AR5K_STA_ID1_CBCIV_ENDIAN	ath5k/reg.h	1162;"	d
AR5K_STA_ID1_CRYPT_MIC_EN	ath5k/reg.h	1159;"	d
AR5K_STA_ID1_DEFAULT_ANTENNA	ath5k/reg.h	1153;"	d
AR5K_STA_ID1_DESC_ANTENNA	ath5k/reg.h	1154;"	d
AR5K_STA_ID1_KEYSRCH_MCAST	ath5k/reg.h	1163;"	d
AR5K_STA_ID1_KEYSRCH_MODE	ath5k/reg.h	1160;"	d
AR5K_STA_ID1_NO_KEYSRCH	ath5k/reg.h	1147;"	d
AR5K_STA_ID1_NO_PSPOLL	ath5k/reg.h	1148;"	d
AR5K_STA_ID1_PCF	ath5k/reg.h	1151;"	d
AR5K_STA_ID1_PCF_5210	ath5k/reg.h	1150;"	d
AR5K_STA_ID1_PCF_5211	ath5k/reg.h	1149;"	d
AR5K_STA_ID1_PRESERVE_SEQ_NUM	ath5k/reg.h	1161;"	d
AR5K_STA_ID1_PWR_SV	ath5k/reg.h	1146;"	d
AR5K_STA_ID1_RTS_DEF_ANTENNA	ath5k/reg.h	1155;"	d
AR5K_STA_ID1_SELFGEN_DEF_ANT	ath5k/reg.h	1158;"	d
AR5K_SWITCH_SETTLING	ath5k/ath5k.h	259;"	d
AR5K_SWITCH_SETTLING_TURBO	ath5k/ath5k.h	260;"	d
AR5K_TIMER0	ath5k/reg.h	1283;"	d
AR5K_TIMER0_5210	ath5k/reg.h	1281;"	d
AR5K_TIMER0_5211	ath5k/reg.h	1282;"	d
AR5K_TIMER1	ath5k/reg.h	1291;"	d
AR5K_TIMER1_5210	ath5k/reg.h	1289;"	d
AR5K_TIMER1_5211	ath5k/reg.h	1290;"	d
AR5K_TIMER2	ath5k/reg.h	1299;"	d
AR5K_TIMER2_5210	ath5k/reg.h	1297;"	d
AR5K_TIMER2_5211	ath5k/reg.h	1298;"	d
AR5K_TIMER3	ath5k/reg.h	1307;"	d
AR5K_TIMER3_5210	ath5k/reg.h	1305;"	d
AR5K_TIMER3_5211	ath5k/reg.h	1306;"	d
AR5K_TIME_OUT	ath5k/reg.h	1192;"	d
AR5K_TIME_OUT_ACK	ath5k/reg.h	1193;"	d
AR5K_TIME_OUT_ACK_S	ath5k/reg.h	1194;"	d
AR5K_TIME_OUT_CTS	ath5k/reg.h	1195;"	d
AR5K_TIME_OUT_CTS_S	ath5k/reg.h	1196;"	d
AR5K_TOPS	ath5k/reg.h	222;"	d
AR5K_TOPS_M	ath5k/reg.h	223;"	d
AR5K_TPC	ath5k/reg.h	1584;"	d
AR5K_TPC_ACK	ath5k/reg.h	1585;"	d
AR5K_TPC_ACK_S	ath5k/reg.h	1586;"	d
AR5K_TPC_CHIRP	ath5k/reg.h	1589;"	d
AR5K_TPC_CHIRP_S	ath5k/reg.h	1590;"	d
AR5K_TPC_CTS	ath5k/reg.h	1587;"	d
AR5K_TPC_CTS_S	ath5k/reg.h	1588;"	d
AR5K_TPC_DOPPLER	ath5k/reg.h	1591;"	d
AR5K_TPC_DOPPLER_S	ath5k/reg.h	1592;"	d
AR5K_TRIG_LVL	ath5k/reg.h	1400;"	d
AR5K_TSF_L32	ath5k/reg.h	1459;"	d
AR5K_TSF_L32_5210	ath5k/reg.h	1457;"	d
AR5K_TSF_L32_5211	ath5k/reg.h	1458;"	d
AR5K_TSF_PARM	ath5k/reg.h	1720;"	d
AR5K_TSF_PARM_INC	ath5k/reg.h	1721;"	d
AR5K_TSF_PARM_INC_S	ath5k/reg.h	1722;"	d
AR5K_TSF_THRES	ath5k/reg.h	1801;"	d
AR5K_TSF_U32	ath5k/reg.h	1467;"	d
AR5K_TSF_U32_5210	ath5k/reg.h	1465;"	d
AR5K_TSF_U32_5211	ath5k/reg.h	1466;"	d
AR5K_TUNE_ADDITIONAL_SWBA_BACKOFF	ath5k/ath5k.h	164;"	d
AR5K_TUNE_AIFS	ath5k/ath5k.h	179;"	d
AR5K_TUNE_AIFS_11B	ath5k/ath5k.h	180;"	d
AR5K_TUNE_AIFS_XR	ath5k/ath5k.h	181;"	d
AR5K_TUNE_BEACON_INTERVAL	ath5k/ath5k.h	178;"	d
AR5K_TUNE_BMISS_THRES	ath5k/ath5k.h	176;"	d
AR5K_TUNE_CCA_MAX_GOOD_VALUE	ath5k/ath5k.h	189;"	d
AR5K_TUNE_CWMAX	ath5k/ath5k.h	185;"	d
AR5K_TUNE_CWMAX_11B	ath5k/ath5k.h	186;"	d
AR5K_TUNE_CWMAX_XR	ath5k/ath5k.h	187;"	d
AR5K_TUNE_CWMIN	ath5k/ath5k.h	182;"	d
AR5K_TUNE_CWMIN_11B	ath5k/ath5k.h	183;"	d
AR5K_TUNE_CWMIN_XR	ath5k/ath5k.h	184;"	d
AR5K_TUNE_DEFAULT_TXPOWER	ath5k/ath5k.h	191;"	d
AR5K_TUNE_DMA_BEACON_RESP	ath5k/ath5k.h	162;"	d
AR5K_TUNE_MAX_TXPOWER	ath5k/ath5k.h	190;"	d
AR5K_TUNE_MAX_TX_FIFO_THRES	ath5k/ath5k.h	166;"	d
AR5K_TUNE_MIN_TX_FIFO_THRES	ath5k/ath5k.h	165;"	d
AR5K_TUNE_NOISE_FLOOR	ath5k/ath5k.h	188;"	d
AR5K_TUNE_REGISTER_DWELL_TIME	ath5k/ath5k.h	177;"	d
AR5K_TUNE_REGISTER_TIMEOUT	ath5k/ath5k.h	167;"	d
AR5K_TUNE_RSSI_THRES	ath5k/ath5k.h	170;"	d
AR5K_TUNE_SW_BEACON_RESP	ath5k/ath5k.h	163;"	d
AR5K_TUNE_TPC_TXPOWER	ath5k/ath5k.h	192;"	d
AR5K_TXCFG	ath5k/reg.h	168;"	d
AR5K_TXCFG_ADHOC_BCN_ATIM	ath5k/reg.h	183;"	d
AR5K_TXCFG_ATIM_WINDOW_DEF_DIS	ath5k/reg.h	184;"	d
AR5K_TXCFG_B_MODE	ath5k/reg.h	171;"	d
AR5K_TXCFG_DCU_CACHING_DIS	ath5k/reg.h	190;"	d
AR5K_TXCFG_DCU_DBL_BUF_DIS	ath5k/reg.h	189;"	d
AR5K_TXCFG_DMASIZE	ath5k/reg.h	181;"	d
AR5K_TXCFG_FRMPAD_DIS	ath5k/reg.h	186;"	d
AR5K_TXCFG_JUMBO_DESC_EN	ath5k/reg.h	182;"	d
AR5K_TXCFG_JUMBO_FRM_MODE	ath5k/reg.h	188;"	d
AR5K_TXCFG_RDY_CBR_DIS	ath5k/reg.h	187;"	d
AR5K_TXCFG_RTSRND	ath5k/reg.h	185;"	d
AR5K_TXCFG_SDMAMR	ath5k/reg.h	169;"	d
AR5K_TXCFG_SDMAMR_S	ath5k/reg.h	170;"	d
AR5K_TXCFG_TXCONT_EN	ath5k/reg.h	180;"	d
AR5K_TXCFG_TXFSTP	ath5k/reg.h	172;"	d
AR5K_TXCFG_TXFULL	ath5k/reg.h	173;"	d
AR5K_TXCFG_TXFULL_0B	ath5k/reg.h	175;"	d
AR5K_TXCFG_TXFULL_128B	ath5k/reg.h	177;"	d
AR5K_TXCFG_TXFULL_192B	ath5k/reg.h	178;"	d
AR5K_TXCFG_TXFULL_256B	ath5k/reg.h	179;"	d
AR5K_TXCFG_TXFULL_64B	ath5k/reg.h	176;"	d
AR5K_TXCFG_TXFULL_S	ath5k/reg.h	174;"	d
AR5K_TXDESC_CLRDMASK	ath5k/desc.h	362;"	d
AR5K_TXDESC_CTSENA	ath5k/desc.h	365;"	d
AR5K_TXDESC_INTREQ	ath5k/desc.h	366;"	d
AR5K_TXDESC_NOACK	ath5k/desc.h	363;"	d
AR5K_TXDESC_RTSENA	ath5k/desc.h	364;"	d
AR5K_TXDESC_VEOL	ath5k/desc.h	367;"	d
AR5K_TXEPOST	ath5k/reg.h	980;"	d
AR5K_TXERR_FIFO	ath5k/ath5k.h	528;"	d
AR5K_TXERR_FILT	ath5k/ath5k.h	527;"	d
AR5K_TXERR_XRETRY	ath5k/ath5k.h	526;"	d
AR5K_TXKEYIX_INVALID	ath5k/ath5k.h	731;"	d
AR5K_TXNOFRM	ath5k/reg.h	234;"	d
AR5K_TXNOFRM_M	ath5k/reg.h	235;"	d
AR5K_TXNOFRM_QCU	ath5k/reg.h	236;"	d
AR5K_TXNOFRM_QCU_S	ath5k/reg.h	237;"	d
AR5K_TXPC	ath5k/reg.h	1678;"	d
AR5K_TXPC_ACK_M	ath5k/reg.h	1679;"	d
AR5K_TXPC_ACK_S	ath5k/reg.h	1680;"	d
AR5K_TXPC_CHIRP_M	ath5k/reg.h	1683;"	d
AR5K_TXPC_CHIRP_S	ath5k/reg.h	1684;"	d
AR5K_TXPC_CTS_M	ath5k/reg.h	1681;"	d
AR5K_TXPC_CTS_S	ath5k/reg.h	1682;"	d
AR5K_TXPC_DOPPLER	ath5k/reg.h	1685;"	d
AR5K_TXPC_DOPPLER_S	ath5k/reg.h	1686;"	d
AR5K_TXPOWER_CCK	ath5k/ath5k.h	691;"	d
AR5K_TXPOWER_OFDM	ath5k/ath5k.h	686;"	d
AR5K_TXQ_FLAG_BACKOFF_DISABLE	ath5k/ath5k.h	603;"	d
AR5K_TXQ_FLAG_CBRORNINT_ENABLE	ath5k/ath5k.h	599;"	d
AR5K_TXQ_FLAG_CBRURNINT_ENABLE	ath5k/ath5k.h	600;"	d
AR5K_TXQ_FLAG_COMPRESSION_ENABLE	ath5k/ath5k.h	607;"	d
AR5K_TXQ_FLAG_FRAG_BURST_BACKOFF_ENABLE	ath5k/ath5k.h	605;"	d
AR5K_TXQ_FLAG_POST_FR_BKOFF_DIS	ath5k/ath5k.h	606;"	d
AR5K_TXQ_FLAG_QTRIGINT_ENABLE	ath5k/ath5k.h	601;"	d
AR5K_TXQ_FLAG_RDYTIME_EXP_POLICY_ENABLE	ath5k/ath5k.h	604;"	d
AR5K_TXQ_FLAG_TXDESCINT_ENABLE	ath5k/ath5k.h	597;"	d
AR5K_TXQ_FLAG_TXEOLINT_ENABLE	ath5k/ath5k.h	596;"	d
AR5K_TXQ_FLAG_TXERRINT_ENABLE	ath5k/ath5k.h	595;"	d
AR5K_TXQ_FLAG_TXNOFRMINT_ENABLE	ath5k/ath5k.h	602;"	d
AR5K_TXQ_FLAG_TXOKINT_ENABLE	ath5k/ath5k.h	594;"	d
AR5K_TXQ_FLAG_TXURNINT_ENABLE	ath5k/ath5k.h	598;"	d
AR5K_TXSTAT_ALTRATE	ath5k/ath5k.h	525;"	d
AR5K_TX_MASK0	ath5k/reg.h	1385;"	d
AR5K_TX_MASK1	ath5k/reg.h	1390;"	d
AR5K_TX_QUEUE_BEACON	ath5k/ath5k.h	/^	AR5K_TX_QUEUE_BEACON,$/;"	e	enum:ath5k_tx_queue
AR5K_TX_QUEUE_CAB	ath5k/ath5k.h	/^	AR5K_TX_QUEUE_CAB,$/;"	e	enum:ath5k_tx_queue
AR5K_TX_QUEUE_DATA	ath5k/ath5k.h	/^	AR5K_TX_QUEUE_DATA,$/;"	e	enum:ath5k_tx_queue
AR5K_TX_QUEUE_ID_BEACON	ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_BEACON		= 9,$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_CAB	ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_CAB		= 8,$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_DATA_MAX	ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_DATA_MAX	= 3,$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_DATA_MIN	ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_DATA_MIN	= 0,$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_NOQCU_BEACON	ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_NOQCU_BEACON	= 1,$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_NOQCU_DATA	ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_NOQCU_DATA	= 0,$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_UAPSD	ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_UAPSD		= 7,$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_INACTIVE	ath5k/ath5k.h	/^	AR5K_TX_QUEUE_INACTIVE = 0,$/;"	e	enum:ath5k_tx_queue
AR5K_TX_QUEUE_UAPSD	ath5k/ath5k.h	/^	AR5K_TX_QUEUE_UAPSD,$/;"	e	enum:ath5k_tx_queue
AR5K_USEC	ath5k/reg.h	1241;"	d
AR5K_USEC_1	ath5k/reg.h	1243;"	d
AR5K_USEC_1_S	ath5k/reg.h	1244;"	d
AR5K_USEC_32	ath5k/reg.h	1245;"	d
AR5K_USEC_32_S	ath5k/reg.h	1246;"	d
AR5K_USEC_5210	ath5k/reg.h	1239;"	d
AR5K_USEC_5211	ath5k/reg.h	1240;"	d
AR5K_USEC_RX_LATENCY_5210	ath5k/reg.h	1253;"	d
AR5K_USEC_RX_LATENCY_5210_S	ath5k/reg.h	1254;"	d
AR5K_USEC_RX_LATENCY_5211	ath5k/reg.h	1249;"	d
AR5K_USEC_RX_LATENCY_5211_S	ath5k/reg.h	1250;"	d
AR5K_USEC_TX_LATENCY_5210	ath5k/reg.h	1251;"	d
AR5K_USEC_TX_LATENCY_5210_S	ath5k/reg.h	1252;"	d
AR5K_USEC_TX_LATENCY_5211	ath5k/reg.h	1247;"	d
AR5K_USEC_TX_LATENCY_5211_S	ath5k/reg.h	1248;"	d
AR5K_VERSION_MAC	ath5k/base.h	/^	AR5K_VERSION_MAC,$/;"	e	enum:ath5k_srev_type
AR5K_VERSION_RAD	ath5k/base.h	/^	AR5K_VERSION_RAD,$/;"	e	enum:ath5k_srev_type
AR5K_WME_AC_BE	ath5k/ath5k.h	/^	AR5K_WME_AC_BE,$/;"	e	enum:ath5k_tx_queue_subtype
AR5K_WME_AC_BK	ath5k/ath5k.h	/^	AR5K_WME_AC_BK = 0,$/;"	e	enum:ath5k_tx_queue_subtype
AR5K_WME_AC_VI	ath5k/ath5k.h	/^	AR5K_WME_AC_VI,$/;"	e	enum:ath5k_tx_queue_subtype
AR5K_WME_AC_VO	ath5k/ath5k.h	/^	AR5K_WME_AC_VO,$/;"	e	enum:ath5k_tx_queue_subtype
AR5K_WOW_PAT_DATA	ath5k/reg.h	501;"	d
AR5K_WOW_PAT_DATA_0_3_M	ath5k/reg.h	505;"	d
AR5K_WOW_PAT_DATA_0_3_V	ath5k/reg.h	502;"	d
AR5K_WOW_PAT_DATA_1_4_M	ath5k/reg.h	506;"	d
AR5K_WOW_PAT_DATA_1_4_V	ath5k/reg.h	503;"	d
AR5K_WOW_PAT_DATA_2_5_M	ath5k/reg.h	507;"	d
AR5K_WOW_PAT_DATA_2_5_V	ath5k/reg.h	504;"	d
AR5K_WOW_PAT_IDX	ath5k/reg.h	496;"	d
AR5K_WOW_PCFG	ath5k/reg.h	482;"	d
AR5K_WOW_PCFG_LONG_FRAME_POL	ath5k/reg.h	484;"	d
AR5K_WOW_PCFG_PAT_0_EN	ath5k/reg.h	486;"	d
AR5K_WOW_PCFG_PAT_1_EN	ath5k/reg.h	487;"	d
AR5K_WOW_PCFG_PAT_2_EN	ath5k/reg.h	488;"	d
AR5K_WOW_PCFG_PAT_3_EN	ath5k/reg.h	489;"	d
AR5K_WOW_PCFG_PAT_4_EN	ath5k/reg.h	490;"	d
AR5K_WOW_PCFG_PAT_5_EN	ath5k/reg.h	491;"	d
AR5K_WOW_PCFG_PAT_MATCH_EN	ath5k/reg.h	483;"	d
AR5K_WOW_PCFG_WOBMISS	ath5k/reg.h	485;"	d
AR5K_XRCHIRP	ath5k/reg.h	1628;"	d
AR5K_XRCHIRP_GAP	ath5k/reg.h	1630;"	d
AR5K_XRCHIRP_SEND	ath5k/reg.h	1629;"	d
AR5K_XRDELAY	ath5k/reg.h	1610;"	d
AR5K_XRDELAY_CHIRP_DELAY_M	ath5k/reg.h	1613;"	d
AR5K_XRDELAY_CHIRP_DELAY_S	ath5k/reg.h	1614;"	d
AR5K_XRDELAY_SLOT_DELAY_M	ath5k/reg.h	1611;"	d
AR5K_XRDELAY_SLOT_DELAY_S	ath5k/reg.h	1612;"	d
AR5K_XRLAT_TX	ath5k/reg.h	1746;"	d
AR5K_XRMODE	ath5k/reg.h	1597;"	d
AR5K_XRMODE_FRAME_HOLD_M	ath5k/reg.h	1604;"	d
AR5K_XRMODE_FRAME_HOLD_S	ath5k/reg.h	1605;"	d
AR5K_XRMODE_POLL_SUBTYPE_M	ath5k/reg.h	1600;"	d
AR5K_XRMODE_POLL_SUBTYPE_S	ath5k/reg.h	1601;"	d
AR5K_XRMODE_POLL_TYPE_M	ath5k/reg.h	1598;"	d
AR5K_XRMODE_POLL_TYPE_S	ath5k/reg.h	1599;"	d
AR5K_XRMODE_POLL_WAIT_ALL	ath5k/reg.h	1602;"	d
AR5K_XRMODE_SIFS_DELAY	ath5k/reg.h	1603;"	d
AR5K_XRSTOMP	ath5k/reg.h	1635;"	d
AR5K_XRSTOMP_DATA	ath5k/reg.h	1640;"	d
AR5K_XRSTOMP_RSSI_THRES	ath5k/reg.h	1641;"	d
AR5K_XRSTOMP_RX	ath5k/reg.h	1637;"	d
AR5K_XRSTOMP_TX	ath5k/reg.h	1636;"	d
AR5K_XRSTOMP_TX_BSSID	ath5k/reg.h	1639;"	d
AR5K_XRSTOMP_TX_RSSI	ath5k/reg.h	1638;"	d
AR5K_XRTIMEOUT	ath5k/reg.h	1619;"	d
AR5K_XRTIMEOUT_CHIRP_M	ath5k/reg.h	1620;"	d
AR5K_XRTIMEOUT_CHIRP_S	ath5k/reg.h	1621;"	d
AR5K_XRTIMEOUT_POLL_M	ath5k/reg.h	1622;"	d
AR5K_XRTIMEOUT_POLL_S	ath5k/reg.h	1623;"	d
AR6003_BOARD_DATA_SZ	ath6kl/target.h	21;"	d
AR6003_BOARD_EXT_DATA_SZ	ath6kl/target.h	22;"	d
AR6003_BOARD_EXT_DATA_SZ_V2	ath6kl/target.h	23;"	d
AR6003_CUST_DATA_SIZE	ath6kl/core.h	232;"	d
AR6003_HW_1_0_VERSION	ath6kl/core.h	163;"	d
AR6003_HW_2_0_BOARD_DATA_FILE	ath6kl/core.h	173;"	d
AR6003_HW_2_0_BOARD_DATA_FILE	ath6kl/sdio.c	/^MODULE_FIRMWARE(AR6003_HW_2_0_BOARD_DATA_FILE);$/;"	v
AR6003_HW_2_0_DEFAULT_BOARD_DATA_FILE	ath6kl/core.h	174;"	d
AR6003_HW_2_0_DEFAULT_BOARD_DATA_FILE	ath6kl/sdio.c	/^MODULE_FIRMWARE(AR6003_HW_2_0_DEFAULT_BOARD_DATA_FILE);$/;"	v
AR6003_HW_2_0_FIRMWARE_FILE	ath6kl/core.h	170;"	d
AR6003_HW_2_0_FW_DIR	ath6kl/core.h	168;"	d
AR6003_HW_2_0_OTP_FILE	ath6kl/core.h	169;"	d
AR6003_HW_2_0_PATCH_DOWNLOAD_ADDRESS	ath6kl/core.h	167;"	d
AR6003_HW_2_0_PATCH_FILE	ath6kl/core.h	172;"	d
AR6003_HW_2_0_TCMD_FIRMWARE_FILE	ath6kl/core.h	171;"	d
AR6003_HW_2_0_VERSION	ath6kl/core.h	166;"	d
AR6003_HW_2_1_1_BOARD_DATA_FILE	ath6kl/core.h	186;"	d
AR6003_HW_2_1_1_BOARD_DATA_FILE	ath6kl/sdio.c	/^MODULE_FIRMWARE(AR6003_HW_2_1_1_BOARD_DATA_FILE);$/;"	v
AR6003_HW_2_1_1_DEFAULT_BOARD_DATA_FILE	ath6kl/core.h	187;"	d
AR6003_HW_2_1_1_DEFAULT_BOARD_DATA_FILE	ath6kl/sdio.c	/^MODULE_FIRMWARE(AR6003_HW_2_1_1_DEFAULT_BOARD_DATA_FILE);$/;"	v
AR6003_HW_2_1_1_FIRMWARE_FILE	ath6kl/core.h	181;"	d
AR6003_HW_2_1_1_FW_DIR	ath6kl/core.h	179;"	d
AR6003_HW_2_1_1_OTP_FILE	ath6kl/core.h	180;"	d
AR6003_HW_2_1_1_PATCH_FILE	ath6kl/core.h	185;"	d
AR6003_HW_2_1_1_TCMD_FIRMWARE_FILE	ath6kl/core.h	182;"	d
AR6003_HW_2_1_1_TESTSCRIPT_FILE	ath6kl/core.h	184;"	d
AR6003_HW_2_1_1_UTF_FIRMWARE_FILE	ath6kl/core.h	183;"	d
AR6003_HW_2_1_1_VERSION	ath6kl/core.h	178;"	d
AR6003_VTOP	ath6kl/target.h	333;"	d
AR6004_BOARD_DATA_SZ	ath6kl/target.h	25;"	d
AR6004_BOARD_EXT_DATA_SZ	ath6kl/target.h	26;"	d
AR6004_HW_1_0_BOARD_DATA_FILE	ath6kl/core.h	194;"	d
AR6004_HW_1_0_BOARD_DATA_FILE	ath6kl/sdio.c	/^MODULE_FIRMWARE(AR6004_HW_1_0_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_0_BOARD_DATA_FILE	ath6kl/usb.c	/^MODULE_FIRMWARE(AR6004_HW_1_0_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_0_DEFAULT_BOARD_DATA_FILE	ath6kl/core.h	195;"	d
AR6004_HW_1_0_DEFAULT_BOARD_DATA_FILE	ath6kl/sdio.c	/^MODULE_FIRMWARE(AR6004_HW_1_0_DEFAULT_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_0_DEFAULT_BOARD_DATA_FILE	ath6kl/usb.c	/^MODULE_FIRMWARE(AR6004_HW_1_0_DEFAULT_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_0_FIRMWARE_FILE	ath6kl/core.h	193;"	d
AR6004_HW_1_0_FIRMWARE_FILE	ath6kl/usb.c	/^MODULE_FIRMWARE(AR6004_HW_1_0_FIRMWARE_FILE);$/;"	v
AR6004_HW_1_0_FW_DIR	ath6kl/core.h	192;"	d
AR6004_HW_1_0_VERSION	ath6kl/core.h	191;"	d
AR6004_HW_1_1_BOARD_DATA_FILE	ath6kl/core.h	202;"	d
AR6004_HW_1_1_BOARD_DATA_FILE	ath6kl/sdio.c	/^MODULE_FIRMWARE(AR6004_HW_1_1_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_1_BOARD_DATA_FILE	ath6kl/usb.c	/^MODULE_FIRMWARE(AR6004_HW_1_1_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_1_DEFAULT_BOARD_DATA_FILE	ath6kl/core.h	203;"	d
AR6004_HW_1_1_DEFAULT_BOARD_DATA_FILE	ath6kl/sdio.c	/^MODULE_FIRMWARE(AR6004_HW_1_1_DEFAULT_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_1_DEFAULT_BOARD_DATA_FILE	ath6kl/usb.c	/^MODULE_FIRMWARE(AR6004_HW_1_1_DEFAULT_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_1_FIRMWARE_FILE	ath6kl/core.h	201;"	d
AR6004_HW_1_1_FIRMWARE_FILE	ath6kl/usb.c	/^MODULE_FIRMWARE(AR6004_HW_1_1_FIRMWARE_FILE);$/;"	v
AR6004_HW_1_1_FW_DIR	ath6kl/core.h	200;"	d
AR6004_HW_1_1_VERSION	ath6kl/core.h	199;"	d
AR6004_HW_1_2_BOARD_DATA_FILE	ath6kl/core.h	210;"	d
AR6004_HW_1_2_BOARD_DATA_FILE	ath6kl/sdio.c	/^MODULE_FIRMWARE(AR6004_HW_1_2_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_2_BOARD_DATA_FILE	ath6kl/usb.c	/^MODULE_FIRMWARE(AR6004_HW_1_2_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_2_DEFAULT_BOARD_DATA_FILE	ath6kl/core.h	211;"	d
AR6004_HW_1_2_DEFAULT_BOARD_DATA_FILE	ath6kl/sdio.c	/^MODULE_FIRMWARE(AR6004_HW_1_2_DEFAULT_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_2_DEFAULT_BOARD_DATA_FILE	ath6kl/usb.c	/^MODULE_FIRMWARE(AR6004_HW_1_2_DEFAULT_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_2_FIRMWARE_FILE	ath6kl/core.h	209;"	d
AR6004_HW_1_2_FIRMWARE_FILE	ath6kl/usb.c	/^MODULE_FIRMWARE(AR6004_HW_1_2_FIRMWARE_FILE);$/;"	v
AR6004_HW_1_2_FW_DIR	ath6kl/core.h	208;"	d
AR6004_HW_1_2_VERSION	ath6kl/core.h	207;"	d
AR6004_HW_1_3_BOARD_DATA_FILE	ath6kl/core.h	218;"	d
AR6004_HW_1_3_BOARD_DATA_FILE	ath6kl/sdio.c	/^MODULE_FIRMWARE(AR6004_HW_1_3_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_3_BOARD_DATA_FILE	ath6kl/usb.c	/^MODULE_FIRMWARE(AR6004_HW_1_3_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_3_DEFAULT_BOARD_DATA_FILE	ath6kl/core.h	219;"	d
AR6004_HW_1_3_DEFAULT_BOARD_DATA_FILE	ath6kl/sdio.c	/^MODULE_FIRMWARE(AR6004_HW_1_3_DEFAULT_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_3_DEFAULT_BOARD_DATA_FILE	ath6kl/usb.c	/^MODULE_FIRMWARE(AR6004_HW_1_3_DEFAULT_BOARD_DATA_FILE);$/;"	v
AR6004_HW_1_3_FIRMWARE_FILE	ath6kl/core.h	217;"	d
AR6004_HW_1_3_FW_DIR	ath6kl/core.h	216;"	d
AR6004_HW_1_3_VERSION	ath6kl/core.h	215;"	d
AR6004_VTOP	ath6kl/target.h	334;"	d
AR7010_FIRMWARE_TEXT	ath9k/hif_usb.h	27;"	d
AR7010_GPIO_CLEAR	ath9k/reg.h	1097;"	d
AR7010_GPIO_FUNCTION	ath9k/reg.h	1103;"	d
AR7010_GPIO_IN	ath9k/reg.h	1094;"	d
AR7010_GPIO_INT	ath9k/reg.h	1098;"	d
AR7010_GPIO_INT_MASK	ath9k/reg.h	1102;"	d
AR7010_GPIO_INT_POLARITY	ath9k/reg.h	1100;"	d
AR7010_GPIO_INT_TYPE	ath9k/reg.h	1099;"	d
AR7010_GPIO_IN_VAL	ath9k/reg.h	1075;"	d
AR7010_GPIO_IN_VAL_S	ath9k/reg.h	1076;"	d
AR7010_GPIO_OE	ath9k/reg.h	1090;"	d
AR7010_GPIO_OE_AS_INPUT	ath9k/reg.h	1093;"	d
AR7010_GPIO_OE_AS_OUTPUT	ath9k/reg.h	1092;"	d
AR7010_GPIO_OE_MASK	ath9k/reg.h	1091;"	d
AR7010_GPIO_OUT	ath9k/reg.h	1095;"	d
AR7010_GPIO_PENDING	ath9k/reg.h	1101;"	d
AR7010_GPIO_SET	ath9k/reg.h	1096;"	d
AR7010_NUM_GPIO	ath9k/reg.h	1062;"	d
AR9002_PHY_AGC_CONTROL	ath9k/reg.h	2087;"	d
AR9002_PHY_H	ath9k/ar9002_phy.h	17;"	d
AR9003TXC_CONST	ath9k/ar9003_mac.h	53;"	d
AR9003_EEPROM_H	ath9k/ar9003_eeprom.h	18;"	d
AR9003_MAC_H	ath9k/ar9003_mac.h	18;"	d
AR9003_MCI_H	ath9k/ar9003_mci.h	18;"	d
AR9003_PHY_AGC_CONTROL	ath9k/reg.h	2088;"	d
AR9003_PHY_H	ath9k/ar9003_phy.h	18;"	d
AR9003_RTT_H	ath9k/ar9003_rtt.h	18;"	d
AR9160_DEVID_PCI	ath9k/hw.h	39;"	d
AR9170_BCN_CTRL_LOCK	carl9170/hw.h	394;"	d
AR9170_BCN_CTRL_READY	carl9170/hw.h	393;"	d
AR9170_CALCTL_EDGE_FLAGS	carl9170/eeprom.h	115;"	d
AR9170_CAM_MAX_KEY_LENGTH	carl9170/hw.h	724;"	d
AR9170_CAM_MAX_USER	carl9170/hw.h	723;"	d
AR9170_DMA_TRIGGER_RXQ	carl9170/hw.h	363;"	d
AR9170_DMA_TRIGGER_TXQ0	carl9170/hw.h	358;"	d
AR9170_DMA_TRIGGER_TXQ1	carl9170/hw.h	359;"	d
AR9170_DMA_TRIGGER_TXQ2	carl9170/hw.h	360;"	d
AR9170_DMA_TRIGGER_TXQ3	carl9170/hw.h	361;"	d
AR9170_DMA_TRIGGER_TXQ4	carl9170/hw.h	362;"	d
AR9170_EEPROM_START	carl9170/eeprom.h	41;"	d
AR9170_ENC_ALG_AESCCMP	carl9170/wlan.h	52;"	d
AR9170_ENC_ALG_CENC	carl9170/wlan.h	55;"	d
AR9170_ENC_ALG_NONE	carl9170/wlan.h	49;"	d
AR9170_ENC_ALG_TKIP	carl9170/wlan.h	51;"	d
AR9170_ENC_ALG_WEP128	carl9170/wlan.h	53;"	d
AR9170_ENC_ALG_WEP256	carl9170/wlan.h	54;"	d
AR9170_ENC_ALG_WEP64	carl9170/wlan.h	50;"	d
AR9170_FORCE_CLKEN_CCK_MRC_MUX	carl9170/phy.h	453;"	d
AR9170_GPIO_PORT_LED_0	carl9170/hw.h	447;"	d
AR9170_GPIO_PORT_LED_1	carl9170/hw.h	448;"	d
AR9170_GPIO_PORT_WPS_BUTTON_PRESSED	carl9170/hw.h	450;"	d
AR9170_GPIO_REG_BASE	carl9170/hw.h	444;"	d
AR9170_GPIO_REG_PORT_DATA	carl9170/hw.h	446;"	d
AR9170_GPIO_REG_PORT_TYPE	carl9170/hw.h	445;"	d
AR9170_INT_FLAG_ETHERNET_BIT	carl9170/hw.h	476;"	d
AR9170_INT_FLAG_EXT_BIT	carl9170/hw.h	473;"	d
AR9170_INT_FLAG_PTAB_BIT	carl9170/hw.h	469;"	d
AR9170_INT_FLAG_SE_BIT	carl9170/hw.h	470;"	d
AR9170_INT_FLAG_SW_BIT	carl9170/hw.h	474;"	d
AR9170_INT_FLAG_TIMER_BIT	carl9170/hw.h	472;"	d
AR9170_INT_FLAG_UART_BIT	carl9170/hw.h	471;"	d
AR9170_INT_FLAG_USB_BIT	carl9170/hw.h	475;"	d
AR9170_INT_FLAG_WLAN	carl9170/hw.h	468;"	d
AR9170_INT_INT_IRQ_ENCODE	carl9170/hw.h	486;"	d
AR9170_INT_REG_BASE	carl9170/hw.h	462;"	d
AR9170_INT_REG_EXT_INT_CONTROL	carl9170/hw.h	481;"	d
AR9170_INT_REG_FIQ_ENCODE	carl9170/hw.h	485;"	d
AR9170_INT_REG_FIQ_MASK	carl9170/hw.h	465;"	d
AR9170_INT_REG_FLAG	carl9170/hw.h	464;"	d
AR9170_INT_REG_IRQ_MASK	carl9170/hw.h	466;"	d
AR9170_INT_REG_PRIORITY1	carl9170/hw.h	478;"	d
AR9170_INT_REG_PRIORITY2	carl9170/hw.h	479;"	d
AR9170_INT_REG_PRIORITY3	carl9170/hw.h	480;"	d
AR9170_INT_REG_SW_INT_CONTROL	carl9170/hw.h	482;"	d
AR9170_INT_SW_INT_ENABLE	carl9170/hw.h	483;"	d
AR9170_LED_MODE_CONN_STATE	carl9170/eeprom.h	195;"	d
AR9170_LED_MODE_CONN_STATE_FORCE_OFF	carl9170/eeprom.h	196;"	d
AR9170_LED_MODE_CONN_STATE_FORCE_ON	carl9170/eeprom.h	197;"	d
AR9170_LED_MODE_CONN_STATE_IOFF_AON	carl9170/eeprom.h	199;"	d
AR9170_LED_MODE_CONN_STATE_ION_AOFF	carl9170/eeprom.h	201;"	d
AR9170_LED_MODE_CONN_STATE_S	carl9170/eeprom.h	194;"	d
AR9170_LED_MODE_DISABLE_STATE	carl9170/eeprom.h	182;"	d
AR9170_LED_MODE_FREQUENCY	carl9170/eeprom.h	187;"	d
AR9170_LED_MODE_FREQUENCY_0_125HZ	carl9170/eeprom.h	191;"	d
AR9170_LED_MODE_FREQUENCY_0_25HZ	carl9170/eeprom.h	190;"	d
AR9170_LED_MODE_FREQUENCY_0_5HZ	carl9170/eeprom.h	189;"	d
AR9170_LED_MODE_FREQUENCY_1HZ	carl9170/eeprom.h	188;"	d
AR9170_LED_MODE_FREQUENCY_S	carl9170/eeprom.h	186;"	d
AR9170_LED_MODE_MODE	carl9170/eeprom.h	203;"	d
AR9170_LED_MODE_OFF_IN_PSM	carl9170/eeprom.h	183;"	d
AR9170_LED_MODE_POWER_ON	carl9170/eeprom.h	180;"	d
AR9170_LED_MODE_RESERVED	carl9170/eeprom.h	181;"	d
AR9170_LED_MODE_RESERVED2	carl9170/eeprom.h	204;"	d
AR9170_LED_MODE_TOFF_SCAN	carl9170/eeprom.h	210;"	d
AR9170_LED_MODE_TOFF_SCAN_S	carl9170/eeprom.h	209;"	d
AR9170_LED_MODE_TON_SCAN	carl9170/eeprom.h	207;"	d
AR9170_LED_MODE_TON_SCAN_S	carl9170/eeprom.h	206;"	d
AR9170_MAC_AMPDU_DENSITY	carl9170/hw.h	310;"	d
AR9170_MAC_AMPDU_DENSITY_S	carl9170/hw.h	311;"	d
AR9170_MAC_AMPDU_FACTOR	carl9170/hw.h	307;"	d
AR9170_MAC_AMPDU_FACTOR_S	carl9170/hw.h	308;"	d
AR9170_MAC_ATIM_PERIOD	carl9170/hw.h	136;"	d
AR9170_MAC_ATIM_PERIOD_S	carl9170/hw.h	135;"	d
AR9170_MAC_BACKOFF_CCA	carl9170/hw.h	226;"	d
AR9170_MAC_BACKOFF_MD_READY	carl9170/hw.h	229;"	d
AR9170_MAC_BACKOFF_RX_PE	carl9170/hw.h	228;"	d
AR9170_MAC_BACKOFF_TX_PE	carl9170/hw.h	230;"	d
AR9170_MAC_BACKOFF_TX_PEX	carl9170/hw.h	227;"	d
AR9170_MAC_BCN_AP_MODE	carl9170/hw.h	143;"	d
AR9170_MAC_BCN_DTIM	carl9170/hw.h	142;"	d
AR9170_MAC_BCN_DTIM_S	carl9170/hw.h	141;"	d
AR9170_MAC_BCN_HT1_BF_MCS	carl9170/hw.h	413;"	d
AR9170_MAC_BCN_HT1_BF_MCS_S	carl9170/hw.h	412;"	d
AR9170_MAC_BCN_HT1_BWC_20M_EXT	carl9170/hw.h	409;"	d
AR9170_MAC_BCN_HT1_BWC_40M_DUP	carl9170/hw.h	411;"	d
AR9170_MAC_BCN_HT1_BWC_40M_SHARED	carl9170/hw.h	410;"	d
AR9170_MAC_BCN_HT1_CHAIN_MASK	carl9170/hw.h	417;"	d
AR9170_MAC_BCN_HT1_CHAIN_MASK_S	carl9170/hw.h	416;"	d
AR9170_MAC_BCN_HT1_GF_PMB	carl9170/hw.h	400;"	d
AR9170_MAC_BCN_HT1_HT_EN	carl9170/hw.h	399;"	d
AR9170_MAC_BCN_HT1_NUM_LFT	carl9170/hw.h	408;"	d
AR9170_MAC_BCN_HT1_NUM_LFT_S	carl9170/hw.h	407;"	d
AR9170_MAC_BCN_HT1_PWR_CTRL	carl9170/hw.h	404;"	d
AR9170_MAC_BCN_HT1_PWR_CTRL_S	carl9170/hw.h	403;"	d
AR9170_MAC_BCN_HT1_SP_EXP	carl9170/hw.h	401;"	d
AR9170_MAC_BCN_HT1_TPC	carl9170/hw.h	415;"	d
AR9170_MAC_BCN_HT1_TPC_S	carl9170/hw.h	414;"	d
AR9170_MAC_BCN_HT1_TX_ANT0	carl9170/hw.h	406;"	d
AR9170_MAC_BCN_HT1_TX_ANT1	carl9170/hw.h	405;"	d
AR9170_MAC_BCN_HT1_TX_BF	carl9170/hw.h	402;"	d
AR9170_MAC_BCN_HT2_ADV_COD	carl9170/hw.h	428;"	d
AR9170_MAC_BCN_HT2_BW40	carl9170/hw.h	422;"	d
AR9170_MAC_BCN_HT2_LEN	carl9170/hw.h	431;"	d
AR9170_MAC_BCN_HT2_LEN_S	carl9170/hw.h	430;"	d
AR9170_MAC_BCN_HT2_MCS	carl9170/hw.h	421;"	d
AR9170_MAC_BCN_HT2_MCS_S	carl9170/hw.h	420;"	d
AR9170_MAC_BCN_HT2_NSS	carl9170/hw.h	425;"	d
AR9170_MAC_BCN_HT2_SGI	carl9170/hw.h	429;"	d
AR9170_MAC_BCN_HT2_SMOOTHING	carl9170/hw.h	423;"	d
AR9170_MAC_BCN_HT2_SS	carl9170/hw.h	424;"	d
AR9170_MAC_BCN_HT2_STBC	carl9170/hw.h	427;"	d
AR9170_MAC_BCN_HT2_STBC_S	carl9170/hw.h	426;"	d
AR9170_MAC_BCN_IBSS_MODE	carl9170/hw.h	144;"	d
AR9170_MAC_BCN_LENGTH_MAX	carl9170/hw.h	387;"	d
AR9170_MAC_BCN_PERIOD	carl9170/hw.h	140;"	d
AR9170_MAC_BCN_PERIOD_S	carl9170/hw.h	139;"	d
AR9170_MAC_BCN_PWR_MGT	carl9170/hw.h	145;"	d
AR9170_MAC_BCN_STA_PS	carl9170/hw.h	146;"	d
AR9170_MAC_CAM_ADDR_WRITE	carl9170/hw.h	255;"	d
AR9170_MAC_CAM_AP	carl9170/hw.h	245;"	d
AR9170_MAC_CAM_AP_WDS	carl9170/hw.h	247;"	d
AR9170_MAC_CAM_DEFAULTS	carl9170/hw.h	248;"	d
AR9170_MAC_CAM_HOST_PENDING	carl9170/hw.h	249;"	d
AR9170_MAC_CAM_IBSS	carl9170/hw.h	244;"	d
AR9170_MAC_CAM_STA	carl9170/hw.h	246;"	d
AR9170_MAC_CAM_STATE_READ_PENDING	carl9170/hw.h	265;"	d
AR9170_MAC_CAM_STATE_WRITE_PENDING	carl9170/hw.h	266;"	d
AR9170_MAC_ENCRYPTION_DEFAULTS	carl9170/hw.h	179;"	d
AR9170_MAC_ENCRYPTION_MGMT_RX_SOFTWARE	carl9170/hw.h	177;"	d
AR9170_MAC_ENCRYPTION_RX_SOFTWARE	carl9170/hw.h	178;"	d
AR9170_MAC_FCS_FIFO_PROT	carl9170/hw.h	315;"	d
AR9170_MAC_FCS_SWFCS	carl9170/hw.h	314;"	d
AR9170_MAC_FTF_ACK	carl9170/hw.h	207;"	d
AR9170_MAC_FTF_ASSOC_REQ	carl9170/hw.h	186;"	d
AR9170_MAC_FTF_ASSOC_RESP	carl9170/hw.h	187;"	d
AR9170_MAC_FTF_ATIM	carl9170/hw.h	195;"	d
AR9170_MAC_FTF_AUTH	carl9170/hw.h	197;"	d
AR9170_MAC_FTF_BA	carl9170/hw.h	203;"	d
AR9170_MAC_FTF_BAR	carl9170/hw.h	202;"	d
AR9170_MAC_FTF_BEACON	carl9170/hw.h	194;"	d
AR9170_MAC_FTF_BIT13	carl9170/hw.h	199;"	d
AR9170_MAC_FTF_BIT14	carl9170/hw.h	200;"	d
AR9170_MAC_FTF_BIT15	carl9170/hw.h	201;"	d
AR9170_MAC_FTF_BIT6	carl9170/hw.h	192;"	d
AR9170_MAC_FTF_BIT7	carl9170/hw.h	193;"	d
AR9170_MAC_FTF_CFE	carl9170/hw.h	208;"	d
AR9170_MAC_FTF_CFE_ACK	carl9170/hw.h	209;"	d
AR9170_MAC_FTF_CTS	carl9170/hw.h	206;"	d
AR9170_MAC_FTF_DEASSOC	carl9170/hw.h	196;"	d
AR9170_MAC_FTF_DEAUTH	carl9170/hw.h	198;"	d
AR9170_MAC_FTF_DEFAULTS	carl9170/hw.h	210;"	d
AR9170_MAC_FTF_MONITOR	carl9170/hw.h	211;"	d
AR9170_MAC_FTF_PRB_REQ	carl9170/hw.h	190;"	d
AR9170_MAC_FTF_PRB_RESP	carl9170/hw.h	191;"	d
AR9170_MAC_FTF_PSPOLL	carl9170/hw.h	204;"	d
AR9170_MAC_FTF_REASSOC_REQ	carl9170/hw.h	188;"	d
AR9170_MAC_FTF_REASSOC_RESP	carl9170/hw.h	189;"	d
AR9170_MAC_FTF_RTS	carl9170/hw.h	205;"	d
AR9170_MAC_INT_ABORT	carl9170/hw.h	122;"	d
AR9170_MAC_INT_ATIM	carl9170/hw.h	119;"	d
AR9170_MAC_INT_CFG_BCN	carl9170/hw.h	121;"	d
AR9170_MAC_INT_DECRY_NOUSER	carl9170/hw.h	126;"	d
AR9170_MAC_INT_DTIM	carl9170/hw.h	120;"	d
AR9170_MAC_INT_KEY_GEN	carl9170/hw.h	125;"	d
AR9170_MAC_INT_MIMO_PS	carl9170/hw.h	124;"	d
AR9170_MAC_INT_PRETBTT	carl9170/hw.h	129;"	d
AR9170_MAC_INT_QOS	carl9170/hw.h	123;"	d
AR9170_MAC_INT_QUIET_FRAME	carl9170/hw.h	128;"	d
AR9170_MAC_INT_RADAR	carl9170/hw.h	127;"	d
AR9170_MAC_INT_RETRY_FAIL	carl9170/hw.h	117;"	d
AR9170_MAC_INT_RXC	carl9170/hw.h	116;"	d
AR9170_MAC_INT_TXC	carl9170/hw.h	115;"	d
AR9170_MAC_INT_WAKEUP	carl9170/hw.h	118;"	d
AR9170_MAC_POWER_STATE_CTRL_RESET	carl9170/hw.h	110;"	d
AR9170_MAC_PRETBTT	carl9170/hw.h	150;"	d
AR9170_MAC_PRETBTT2	carl9170/hw.h	152;"	d
AR9170_MAC_PRETBTT2_S	carl9170/hw.h	151;"	d
AR9170_MAC_PRETBTT_S	carl9170/hw.h	149;"	d
AR9170_MAC_REG_AC0_CW	carl9170/hw.h	276;"	d
AR9170_MAC_REG_AC1_AC0_TXOP	carl9170/hw.h	300;"	d
AR9170_MAC_REG_AC1_CW	carl9170/hw.h	277;"	d
AR9170_MAC_REG_AC2_AC1_AC0_AIFS	carl9170/hw.h	281;"	d
AR9170_MAC_REG_AC2_CW	carl9170/hw.h	278;"	d
AR9170_MAC_REG_AC3_AC2_TXOP	carl9170/hw.h	301;"	d
AR9170_MAC_REG_AC3_CW	carl9170/hw.h	279;"	d
AR9170_MAC_REG_AC4_AC3_AC2_AIFS	carl9170/hw.h	282;"	d
AR9170_MAC_REG_AC4_CW	carl9170/hw.h	280;"	d
AR9170_MAC_REG_ACK_EXTENSION	carl9170/hw.h	213;"	d
AR9170_MAC_REG_ACK_FC	carl9170/hw.h	241;"	d
AR9170_MAC_REG_ACK_TABLE	carl9170/hw.h	320;"	d
AR9170_MAC_REG_ACK_TPC	carl9170/hw.h	214;"	d
AR9170_MAC_REG_AFTER_PNP	carl9170/hw.h	169;"	d
AR9170_MAC_REG_AMPDU_COUNT	carl9170/hw.h	303;"	d
AR9170_MAC_REG_AMPDU_DENSITY	carl9170/hw.h	309;"	d
AR9170_MAC_REG_AMPDU_FACTOR	carl9170/hw.h	306;"	d
AR9170_MAC_REG_AMPDU_RX_THRESH	carl9170/hw.h	330;"	d
AR9170_MAC_REG_ATIM_WINDOW	carl9170/hw.h	134;"	d
AR9170_MAC_REG_BACKOFF_PROTECT	carl9170/hw.h	167;"	d
AR9170_MAC_REG_BACKOFF_STATUS	carl9170/hw.h	225;"	d
AR9170_MAC_REG_BASE	carl9170/hw.h	107;"	d
AR9170_MAC_REG_BASIC_RATE	carl9170/hw.h	164;"	d
AR9170_MAC_REG_BCN_ADDR	carl9170/hw.h	385;"	d
AR9170_MAC_REG_BCN_COUNT	carl9170/hw.h	397;"	d
AR9170_MAC_REG_BCN_CTRL	carl9170/hw.h	392;"	d
AR9170_MAC_REG_BCN_CURR_ADDR	carl9170/hw.h	396;"	d
AR9170_MAC_REG_BCN_HT1	carl9170/hw.h	398;"	d
AR9170_MAC_REG_BCN_HT2	carl9170/hw.h	419;"	d
AR9170_MAC_REG_BCN_LENGTH	carl9170/hw.h	386;"	d
AR9170_MAC_REG_BCN_PERIOD	carl9170/hw.h	138;"	d
AR9170_MAC_REG_BCN_PLCP	carl9170/hw.h	391;"	d
AR9170_MAC_REG_BCN_STATUS	carl9170/hw.h	389;"	d
AR9170_MAC_REG_BSSID_H	carl9170/hw.h	157;"	d
AR9170_MAC_REG_BSSID_L	carl9170/hw.h	156;"	d
AR9170_MAC_REG_CAM_ADDR	carl9170/hw.h	254;"	d
AR9170_MAC_REG_CAM_DATA0	carl9170/hw.h	256;"	d
AR9170_MAC_REG_CAM_DATA1	carl9170/hw.h	257;"	d
AR9170_MAC_REG_CAM_DATA2	carl9170/hw.h	258;"	d
AR9170_MAC_REG_CAM_DATA3	carl9170/hw.h	259;"	d
AR9170_MAC_REG_CAM_DBG0	carl9170/hw.h	261;"	d
AR9170_MAC_REG_CAM_DBG1	carl9170/hw.h	262;"	d
AR9170_MAC_REG_CAM_DBG2	carl9170/hw.h	263;"	d
AR9170_MAC_REG_CAM_MODE	carl9170/hw.h	243;"	d
AR9170_MAC_REG_CAM_ROLL_CALL_TBL_H	carl9170/hw.h	252;"	d
AR9170_MAC_REG_CAM_ROLL_CALL_TBL_L	carl9170/hw.h	251;"	d
AR9170_MAC_REG_CAM_RXKEY	carl9170/hw.h	269;"	d
AR9170_MAC_REG_CAM_RX_ENC_TYPE	carl9170/hw.h	272;"	d
AR9170_MAC_REG_CAM_RX_SERACH_HIT	carl9170/hw.h	274;"	d
AR9170_MAC_REG_CAM_STATE	carl9170/hw.h	264;"	d
AR9170_MAC_REG_CAM_TXKEY	carl9170/hw.h	268;"	d
AR9170_MAC_REG_CAM_TX_ENC_TYPE	carl9170/hw.h	271;"	d
AR9170_MAC_REG_CAM_TX_SERACH_HIT	carl9170/hw.h	273;"	d
AR9170_MAC_REG_CFEND_QOSNULL_TPC	carl9170/hw.h	318;"	d
AR9170_MAC_REG_CHANNEL_BUSY	carl9170/hw.h	236;"	d
AR9170_MAC_REG_CONTENTION_POINT	carl9170/hw.h	285;"	d
AR9170_MAC_REG_DMA_RXQ_ADDR	carl9170/hw.h	354;"	d
AR9170_MAC_REG_DMA_RXQ_CURR_ADDR	carl9170/hw.h	355;"	d
AR9170_MAC_REG_DMA_STATUS	carl9170/hw.h	366;"	d
AR9170_MAC_REG_DMA_TRIGGER	carl9170/hw.h	357;"	d
AR9170_MAC_REG_DMA_TXQ0Q1_LEN	carl9170/hw.h	373;"	d
AR9170_MAC_REG_DMA_TXQ0_ADDR	carl9170/hw.h	344;"	d
AR9170_MAC_REG_DMA_TXQ0_CURR_ADDR	carl9170/hw.h	345;"	d
AR9170_MAC_REG_DMA_TXQ0_LAST_ADDR	carl9170/hw.h	368;"	d
AR9170_MAC_REG_DMA_TXQ1_ADDR	carl9170/hw.h	346;"	d
AR9170_MAC_REG_DMA_TXQ1_CURR_ADDR	carl9170/hw.h	347;"	d
AR9170_MAC_REG_DMA_TXQ1_LAST_ADDR	carl9170/hw.h	369;"	d
AR9170_MAC_REG_DMA_TXQ2Q3_LEN	carl9170/hw.h	374;"	d
AR9170_MAC_REG_DMA_TXQ2_ADDR	carl9170/hw.h	348;"	d
AR9170_MAC_REG_DMA_TXQ2_CURR_ADDR	carl9170/hw.h	349;"	d
AR9170_MAC_REG_DMA_TXQ2_LAST_ADDR	carl9170/hw.h	370;"	d
AR9170_MAC_REG_DMA_TXQ3_ADDR	carl9170/hw.h	350;"	d
AR9170_MAC_REG_DMA_TXQ3_CURR_ADDR	carl9170/hw.h	351;"	d
AR9170_MAC_REG_DMA_TXQ3_LAST_ADDR	carl9170/hw.h	371;"	d
AR9170_MAC_REG_DMA_TXQ4_ADDR	carl9170/hw.h	352;"	d
AR9170_MAC_REG_DMA_TXQ4_CURR_ADDR	carl9170/hw.h	353;"	d
AR9170_MAC_REG_DMA_TXQ4_LAST_ADDR	carl9170/hw.h	372;"	d
AR9170_MAC_REG_DMA_TXQ4_LEN	carl9170/hw.h	375;"	d
AR9170_MAC_REG_DMA_TXQX_ADDR_CURR	carl9170/hw.h	433;"	d
AR9170_MAC_REG_DMA_TXQX_FAIL_ADDR	carl9170/hw.h	378;"	d
AR9170_MAC_REG_DMA_TXQX_LAST_ADDR	carl9170/hw.h	377;"	d
AR9170_MAC_REG_DMA_TXQ_ADDR	carl9170/hw.h	342;"	d
AR9170_MAC_REG_DMA_TXQ_CURR_ADDR	carl9170/hw.h	343;"	d
AR9170_MAC_REG_DMA_TXQ_LAST_ADDR	carl9170/hw.h	367;"	d
AR9170_MAC_REG_DMA_WLAN_STATUS	carl9170/hw.h	365;"	d
AR9170_MAC_REG_DYNAMIC_SIFS_ACK	carl9170/hw.h	172;"	d
AR9170_MAC_REG_EIFS_AND_SIFS	carl9170/hw.h	215;"	d
AR9170_MAC_REG_ENCRYPTION	carl9170/hw.h	176;"	d
AR9170_MAC_REG_EXT_BUSY	carl9170/hw.h	237;"	d
AR9170_MAC_REG_FCS_SELECT	carl9170/hw.h	313;"	d
AR9170_MAC_REG_FRAMETYPE_FILTER	carl9170/hw.h	185;"	d
AR9170_MAC_REG_GROUP_HASH_TBL_H	carl9170/hw.h	160;"	d
AR9170_MAC_REG_GROUP_HASH_TBL_L	carl9170/hw.h	159;"	d
AR9170_MAC_REG_INT_CTRL	carl9170/hw.h	114;"	d
AR9170_MAC_REG_MAC_ADDR_H	carl9170/hw.h	155;"	d
AR9170_MAC_REG_MAC_ADDR_L	carl9170/hw.h	154;"	d
AR9170_MAC_REG_MAC_POWER_STATE_CTRL	carl9170/hw.h	112;"	d
AR9170_MAC_REG_MANDATORY_RATE	carl9170/hw.h	165;"	d
AR9170_MAC_REG_MISC_680	carl9170/hw.h	181;"	d
AR9170_MAC_REG_MISC_684	carl9170/hw.h	182;"	d
AR9170_MAC_REG_MPDU_COUNT	carl9170/hw.h	304;"	d
AR9170_MAC_REG_NAV_COUNT	carl9170/hw.h	224;"	d
AR9170_MAC_REG_PC_REG_BASE	carl9170/hw.h	717;"	d
AR9170_MAC_REG_POWER_STATE_CTRL	carl9170/hw.h	109;"	d
AR9170_MAC_REG_PRETBTT	carl9170/hw.h	148;"	d
AR9170_MAC_REG_QOS_PRIORITY_VIRTUAL_CCA	carl9170/hw.h	292;"	d
AR9170_MAC_REG_RETRY_MAX	carl9170/hw.h	286;"	d
AR9170_MAC_REG_RTS_CTS_RATE	carl9170/hw.h	166;"	d
AR9170_MAC_REG_RTS_CTS_TPC	carl9170/hw.h	317;"	d
AR9170_MAC_REG_RX_CONTROL	carl9170/hw.h	321;"	d
AR9170_MAC_REG_RX_CONTROL_1	carl9170/hw.h	328;"	d
AR9170_MAC_REG_RX_CRC16	carl9170/hw.h	219;"	d
AR9170_MAC_REG_RX_CRC32	carl9170/hw.h	218;"	d
AR9170_MAC_REG_RX_DEL_MPDU	carl9170/hw.h	334;"	d
AR9170_MAC_REG_RX_DROPPED_MPDU	carl9170/hw.h	333;"	d
AR9170_MAC_REG_RX_ERR_DECRYPTION_MUL	carl9170/hw.h	222;"	d
AR9170_MAC_REG_RX_ERR_DECRYPTION_UNI	carl9170/hw.h	220;"	d
AR9170_MAC_REG_RX_MPDU	carl9170/hw.h	332;"	d
AR9170_MAC_REG_RX_OVERRUN	carl9170/hw.h	221;"	d
AR9170_MAC_REG_RX_PE_DELAY	carl9170/hw.h	170;"	d
AR9170_MAC_REG_RX_PHY_CCK_ERROR	carl9170/hw.h	338;"	d
AR9170_MAC_REG_RX_PHY_HT_ERROR	carl9170/hw.h	339;"	d
AR9170_MAC_REG_RX_PHY_MISC_ERROR	carl9170/hw.h	335;"	d
AR9170_MAC_REG_RX_PHY_OFDM_ERROR	carl9170/hw.h	337;"	d
AR9170_MAC_REG_RX_PHY_TOTAL	carl9170/hw.h	340;"	d
AR9170_MAC_REG_RX_PHY_XR_ERROR	carl9170/hw.h	336;"	d
AR9170_MAC_REG_RX_THRESHOLD	carl9170/hw.h	168;"	d
AR9170_MAC_REG_RX_TIMEOUT	carl9170/hw.h	162;"	d
AR9170_MAC_REG_RX_TIMEOUT_COUNT	carl9170/hw.h	216;"	d
AR9170_MAC_REG_RX_TOTAL	carl9170/hw.h	217;"	d
AR9170_MAC_REG_SLOT_TIME	carl9170/hw.h	239;"	d
AR9170_MAC_REG_SNIFFER	carl9170/hw.h	173;"	d
AR9170_MAC_REG_TID_CFACK_CFEND_RATE	carl9170/hw.h	287;"	d
AR9170_MAC_REG_TKIP_TSC	carl9170/hw.h	289;"	d
AR9170_MAC_REG_TSF_H	carl9170/hw.h	132;"	d
AR9170_MAC_REG_TSF_L	carl9170/hw.h	131;"	d
AR9170_MAC_REG_TXOP_ACK_EXTENSION	carl9170/hw.h	283;"	d
AR9170_MAC_REG_TXOP_ACK_INTERVAL	carl9170/hw.h	284;"	d
AR9170_MAC_REG_TXOP_DURATION	carl9170/hw.h	290;"	d
AR9170_MAC_REG_TXOP_NOT_ENOUGH_IND	carl9170/hw.h	288;"	d
AR9170_MAC_REG_TXRX_MPI	carl9170/hw.h	379;"	d
AR9170_MAC_REG_TX_BLOCKACKS	carl9170/hw.h	223;"	d
AR9170_MAC_REG_TX_COMPLETE	carl9170/hw.h	234;"	d
AR9170_MAC_REG_TX_QOS_THRESHOLD	carl9170/hw.h	291;"	d
AR9170_MAC_REG_TX_RETRY	carl9170/hw.h	232;"	d
AR9170_MAC_REG_TX_TOTAL	carl9170/hw.h	240;"	d
AR9170_MAC_REG_TX_UNDERRUN	carl9170/hw.h	183;"	d
AR9170_MAC_RX_CTRL_ACK_IN_SNIFFER	carl9170/hw.h	326;"	d
AR9170_MAC_RX_CTRL_DEAGG	carl9170/hw.h	322;"	d
AR9170_MAC_RX_CTRL_PASS_TO_HOST	carl9170/hw.h	325;"	d
AR9170_MAC_RX_CTRL_SA_DA_SEARCH	carl9170/hw.h	324;"	d
AR9170_MAC_RX_CTRL_SHORT_FILTER	carl9170/hw.h	323;"	d
AR9170_MAC_SNIFFER_DEFAULTS	carl9170/hw.h	175;"	d
AR9170_MAC_SNIFFER_ENABLE_PROMISC	carl9170/hw.h	174;"	d
AR9170_MAC_TXRX_MPI_RX_MPI_MASK	carl9170/hw.h	382;"	d
AR9170_MAC_TXRX_MPI_RX_TO_MASK	carl9170/hw.h	383;"	d
AR9170_MAC_TXRX_MPI_TX_MPI_MASK	carl9170/hw.h	380;"	d
AR9170_MAC_TXRX_MPI_TX_TO_MASK	carl9170/hw.h	381;"	d
AR9170_MAC_VIRTUAL_CCA_ALL	carl9170/hw.h	298;"	d
AR9170_MAC_VIRTUAL_CCA_Q0	carl9170/hw.h	293;"	d
AR9170_MAC_VIRTUAL_CCA_Q1	carl9170/hw.h	294;"	d
AR9170_MAC_VIRTUAL_CCA_Q2	carl9170/hw.h	295;"	d
AR9170_MAC_VIRTUAL_CCA_Q3	carl9170/hw.h	296;"	d
AR9170_MAC_VIRTUAL_CCA_Q4	carl9170/hw.h	297;"	d
AR9170_MAX_ACKTABLE_ENTRIES	carl9170/hw.h	791;"	d
AR9170_MAX_INT_SRC	carl9170/hw.h	461;"	d
AR9170_MAX_VIRTUAL_MAC	carl9170/hw.h	792;"	d
AR9170_MC_REG_BASE	carl9170/hw.h	453;"	d
AR9170_MC_REG_FLASH_WAIT_STATE	carl9170/hw.h	455;"	d
AR9170_MC_REG_SEEPROM_WP0	carl9170/hw.h	456;"	d
AR9170_MC_REG_SEEPROM_WP1	carl9170/hw.h	457;"	d
AR9170_MC_REG_SEEPROM_WP2	carl9170/hw.h	458;"	d
AR9170_NUM_LEDS	carl9170/hw.h	720;"	d
AR9170_NUM_RX_URBS	carl9170/carl9170.h	181;"	d
AR9170_NUM_RX_URBS_MUL	carl9170/carl9170.h	182;"	d
AR9170_NUM_RX_URBS_POOL	carl9170/carl9170.h	184;"	d
AR9170_NUM_TX_URBS	carl9170/carl9170.h	183;"	d
AR9170_OPFLAG_2GHZ	carl9170/eeprom.h	132;"	d
AR9170_OPFLAG_5GHZ	carl9170/eeprom.h	131;"	d
AR9170_PHY_9285_ANT_DIV_ALT_GAINTB	carl9170/phy.h	321;"	d
AR9170_PHY_9285_ANT_DIV_ALT_GAINTB_S	carl9170/phy.h	322;"	d
AR9170_PHY_9285_ANT_DIV_ALT_LNACONF	carl9170/phy.h	317;"	d
AR9170_PHY_9285_ANT_DIV_ALT_LNACONF_S	carl9170/phy.h	318;"	d
AR9170_PHY_9285_ANT_DIV_CTL	carl9170/phy.h	315;"	d
AR9170_PHY_9285_ANT_DIV_CTL_ALL	carl9170/phy.h	314;"	d
AR9170_PHY_9285_ANT_DIV_CTL_S	carl9170/phy.h	316;"	d
AR9170_PHY_9285_ANT_DIV_GAINTB_0	carl9170/phy.h	329;"	d
AR9170_PHY_9285_ANT_DIV_GAINTB_1	carl9170/phy.h	330;"	d
AR9170_PHY_9285_ANT_DIV_LNA1	carl9170/phy.h	325;"	d
AR9170_PHY_9285_ANT_DIV_LNA1_MINUS_LNA2	carl9170/phy.h	328;"	d
AR9170_PHY_9285_ANT_DIV_LNA1_PLUS_LNA2	carl9170/phy.h	327;"	d
AR9170_PHY_9285_ANT_DIV_LNA2	carl9170/phy.h	326;"	d
AR9170_PHY_9285_ANT_DIV_MAIN_GAINTB	carl9170/phy.h	323;"	d
AR9170_PHY_9285_ANT_DIV_MAIN_GAINTB_S	carl9170/phy.h	324;"	d
AR9170_PHY_9285_ANT_DIV_MAIN_LNACONF	carl9170/phy.h	319;"	d
AR9170_PHY_9285_ANT_DIV_MAIN_LNACONF_S	carl9170/phy.h	320;"	d
AR9170_PHY_ACTIVE_DIS	carl9170/phy.h	66;"	d
AR9170_PHY_ACTIVE_EN	carl9170/phy.h	65;"	d
AR9170_PHY_ADC_CTL_OFF_INBUFGAIN	carl9170/phy.h	79;"	d
AR9170_PHY_ADC_CTL_OFF_INBUFGAIN_S	carl9170/phy.h	80;"	d
AR9170_PHY_ADC_CTL_OFF_PWDADC	carl9170/phy.h	83;"	d
AR9170_PHY_ADC_CTL_OFF_PWDBANDGAP	carl9170/phy.h	82;"	d
AR9170_PHY_ADC_CTL_OFF_PWDDAC	carl9170/phy.h	81;"	d
AR9170_PHY_ADC_CTL_ON_INBUFGAIN	carl9170/phy.h	84;"	d
AR9170_PHY_ADC_CTL_ON_INBUFGAIN_S	carl9170/phy.h	85;"	d
AR9170_PHY_ADC_SCTL_SEL_EXTERNAL_RADIO	carl9170/phy.h	89;"	d
AR9170_PHY_ADC_SCTL_SEL_INTERNAL_ADDAC	carl9170/phy.h	88;"	d
AR9170_PHY_AGC_CONTROL_CAL	carl9170/phy.h	135;"	d
AR9170_PHY_AGC_CONTROL_ENABLE_NF	carl9170/phy.h	137;"	d
AR9170_PHY_AGC_CONTROL_FLTR_CAL	carl9170/phy.h	138;"	d
AR9170_PHY_AGC_CONTROL_NF	carl9170/phy.h	136;"	d
AR9170_PHY_AGC_CONTROL_NO_UPDATE_NF	carl9170/phy.h	139;"	d
AR9170_PHY_AGC_CTL1_COARSE_HIGH	carl9170/phy.h	131;"	d
AR9170_PHY_AGC_CTL1_COARSE_HIGH_S	carl9170/phy.h	132;"	d
AR9170_PHY_AGC_CTL1_COARSE_LOW	carl9170/phy.h	129;"	d
AR9170_PHY_AGC_CTL1_COARSE_LOW_S	carl9170/phy.h	130;"	d
AR9170_PHY_ANALOG_SWAP_AB	carl9170/phy.h	482;"	d
AR9170_PHY_ANALOG_SWAP_ALT_CHAIN	carl9170/phy.h	483;"	d
AR9170_PHY_BIN_MASK2_4_MASK_4	carl9170/phy.h	291;"	d
AR9170_PHY_BIN_MASK2_4_MASK_4_S	carl9170/phy.h	292;"	d
AR9170_PHY_CALMODE_ADC_DC_INIT	carl9170/phy.h	375;"	d
AR9170_PHY_CALMODE_ADC_DC_PER	carl9170/phy.h	374;"	d
AR9170_PHY_CALMODE_ADC_GAIN	carl9170/phy.h	373;"	d
AR9170_PHY_CALMODE_IQ	carl9170/phy.h	372;"	d
AR9170_PHY_CCA_MIN_PWR	carl9170/phy.h	142;"	d
AR9170_PHY_CCA_MIN_PWR_S	carl9170/phy.h	143;"	d
AR9170_PHY_CCA_THRESH62	carl9170/phy.h	144;"	d
AR9170_PHY_CCA_THRESH62_S	carl9170/phy.h	145;"	d
AR9170_PHY_CCK_DETECT_ANT_SWITCH_TIME	carl9170/phy.h	421;"	d
AR9170_PHY_CCK_DETECT_ANT_SWITCH_TIME_S	carl9170/phy.h	422;"	d
AR9170_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV	carl9170/phy.h	423;"	d
AR9170_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV_S	carl9170/phy.h	424;"	d
AR9170_PHY_CCK_DETECT_WEAK_SIG_THR_CCK	carl9170/phy.h	418;"	d
AR9170_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S	carl9170/phy.h	419;"	d
AR9170_PHY_CCK_RXCTRL4_FREQ_EST_SHORT	carl9170/phy.h	444;"	d
AR9170_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_S	carl9170/phy.h	445;"	d
AR9170_PHY_CCK_TX_CTRL_JAPAN	carl9170/phy.h	413;"	d
AR9170_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK	carl9170/phy.h	414;"	d
AR9170_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK_S	carl9170/phy.h	415;"	d
AR9170_PHY_CH1_CCA_MIN_PWR	carl9170/phy.h	549;"	d
AR9170_PHY_CH1_CCA_MIN_PWR_S	carl9170/phy.h	550;"	d
AR9170_PHY_CH1_EXT_CCA_MIN_PWR	carl9170/phy.h	557;"	d
AR9170_PHY_CH1_EXT_CCA_MIN_PWR_S	carl9170/phy.h	558;"	d
AR9170_PHY_CH2_CCA_MIN_PWR	carl9170/phy.h	553;"	d
AR9170_PHY_CH2_CCA_MIN_PWR_S	carl9170/phy.h	554;"	d
AR9170_PHY_CH2_EXT_CCA_MIN_PWR	carl9170/phy.h	561;"	d
AR9170_PHY_CH2_EXT_CCA_MIN_PWR_S	carl9170/phy.h	562;"	d
AR9170_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT	carl9170/phy.h	396;"	d
AR9170_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK	carl9170/phy.h	365;"	d
AR9170_PHY_CHIP_ID_9160_REV_0	carl9170/phy.h	62;"	d
AR9170_PHY_CHIP_ID_REV_0	carl9170/phy.h	60;"	d
AR9170_PHY_CHIP_ID_REV_1	carl9170/phy.h	61;"	d
AR9170_PHY_CL_CAL_ENABLE	carl9170/phy.h	518;"	d
AR9170_PHY_CL_CAL_PARALLEL_CAL_ENABLE	carl9170/phy.h	519;"	d
AR9170_PHY_DESIRED_SZ_ADC	carl9170/phy.h	115;"	d
AR9170_PHY_DESIRED_SZ_ADC_S	carl9170/phy.h	116;"	d
AR9170_PHY_DESIRED_SZ_PGA	carl9170/phy.h	117;"	d
AR9170_PHY_DESIRED_SZ_PGA_S	carl9170/phy.h	118;"	d
AR9170_PHY_DESIRED_SZ_TOT_DES	carl9170/phy.h	119;"	d
AR9170_PHY_DESIRED_SZ_TOT_DES_S	carl9170/phy.h	120;"	d
AR9170_PHY_EXT_CCA_CYCPWR_THR1	carl9170/phy.h	337;"	d
AR9170_PHY_EXT_CCA_CYCPWR_THR1_S	carl9170/phy.h	338;"	d
AR9170_PHY_EXT_CCA_MIN_PWR	carl9170/phy.h	341;"	d
AR9170_PHY_EXT_CCA_MIN_PWR_S	carl9170/phy.h	342;"	d
AR9170_PHY_EXT_CCA_THRESH62	carl9170/phy.h	339;"	d
AR9170_PHY_EXT_CCA_THRESH62_S	carl9170/phy.h	340;"	d
AR9170_PHY_FIND_SIG_FIRPWR	carl9170/phy.h	125;"	d
AR9170_PHY_FIND_SIG_FIRPWR_S	carl9170/phy.h	126;"	d
AR9170_PHY_FIND_SIG_FIRSTEP	carl9170/phy.h	123;"	d
AR9170_PHY_FIND_SIG_FIRSTEP_S	carl9170/phy.h	124;"	d
AR9170_PHY_FORCE_XPA_CFG	carl9170/phy.h	545;"	d
AR9170_PHY_FORCE_XPA_CFG_S	carl9170/phy.h	546;"	d
AR9170_PHY_FRAME_CTL_TX_CLIP	carl9170/phy.h	210;"	d
AR9170_PHY_FRAME_CTL_TX_CLIP_S	carl9170/phy.h	211;"	d
AR9170_PHY_GAIN_2GHZ_BSW_ATTEN	carl9170/phy.h	432;"	d
AR9170_PHY_GAIN_2GHZ_BSW_ATTEN_S	carl9170/phy.h	433;"	d
AR9170_PHY_GAIN_2GHZ_BSW_MARGIN	carl9170/phy.h	430;"	d
AR9170_PHY_GAIN_2GHZ_BSW_MARGIN_S	carl9170/phy.h	431;"	d
AR9170_PHY_GAIN_2GHZ_RXTX_MARGIN	carl9170/phy.h	428;"	d
AR9170_PHY_GAIN_2GHZ_RXTX_MARGIN_S	carl9170/phy.h	429;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN1_DB	carl9170/phy.h	440;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN1_DB_S	carl9170/phy.h	441;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN1_MARGIN	carl9170/phy.h	436;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN1_MARGIN_S	carl9170/phy.h	437;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN2_DB	carl9170/phy.h	438;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN2_DB_S	carl9170/phy.h	439;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN2_MARGIN	carl9170/phy.h	434;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN2_MARGIN_S	carl9170/phy.h	435;"	d
AR9170_PHY_HALFGI_DSC_EXP	carl9170/phy.h	358;"	d
AR9170_PHY_HALFGI_DSC_EXP_S	carl9170/phy.h	359;"	d
AR9170_PHY_HALFGI_DSC_MAN	carl9170/phy.h	356;"	d
AR9170_PHY_HALFGI_DSC_MAN_S	carl9170/phy.h	357;"	d
AR9170_PHY_MODE_AR2133	carl9170/phy.h	402;"	d
AR9170_PHY_MODE_AR5111	carl9170/phy.h	403;"	d
AR9170_PHY_MODE_AR5112	carl9170/phy.h	404;"	d
AR9170_PHY_MODE_ASYNCFIFO	carl9170/phy.h	401;"	d
AR9170_PHY_MODE_CCK	carl9170/phy.h	408;"	d
AR9170_PHY_MODE_DYNAMIC	carl9170/phy.h	405;"	d
AR9170_PHY_MODE_DYN_CCK_DISABLE	carl9170/phy.h	410;"	d
AR9170_PHY_MODE_OFDM	carl9170/phy.h	409;"	d
AR9170_PHY_MODE_RF2GHZ	carl9170/phy.h	406;"	d
AR9170_PHY_MODE_RF5GHZ	carl9170/phy.h	407;"	d
AR9170_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE	carl9170/phy.h	311;"	d
AR9170_PHY_NEW_ADC_GAIN_CORR_ENABLE	carl9170/phy.h	310;"	d
AR9170_PHY_PLL_CTL_40	carl9170/phy.h	169;"	d
AR9170_PHY_PLL_CTL_40_2133	carl9170/phy.h	173;"	d
AR9170_PHY_PLL_CTL_40_5413	carl9170/phy.h	170;"	d
AR9170_PHY_PLL_CTL_44	carl9170/phy.h	171;"	d
AR9170_PHY_PLL_CTL_44_2133	carl9170/phy.h	172;"	d
AR9170_PHY_POWER_TX_RATE_MAX_TPC_ENABLE	carl9170/phy.h	207;"	d
AR9170_PHY_RADAR_0_ENA	carl9170/phy.h	227;"	d
AR9170_PHY_RADAR_0_FFT_ENA	carl9170/phy.h	228;"	d
AR9170_PHY_RADAR_0_FIRPWR	carl9170/phy.h	242;"	d
AR9170_PHY_RADAR_0_FIRPWR_S	carl9170/phy.h	243;"	d
AR9170_PHY_RADAR_0_HEIGHT	carl9170/phy.h	236;"	d
AR9170_PHY_RADAR_0_HEIGHT_S	carl9170/phy.h	237;"	d
AR9170_PHY_RADAR_0_INBAND	carl9170/phy.h	230;"	d
AR9170_PHY_RADAR_0_INBAND_S	carl9170/phy.h	231;"	d
AR9170_PHY_RADAR_0_PRSSI	carl9170/phy.h	233;"	d
AR9170_PHY_RADAR_0_PRSSI_S	carl9170/phy.h	234;"	d
AR9170_PHY_RADAR_0_RRSSI	carl9170/phy.h	239;"	d
AR9170_PHY_RADAR_0_RRSSI_S	carl9170/phy.h	240;"	d
AR9170_PHY_RADAR_1_BLOCK_CHECK	carl9170/phy.h	250;"	d
AR9170_PHY_RADAR_1_MAXLEN	carl9170/phy.h	255;"	d
AR9170_PHY_RADAR_1_MAXLEN_S	carl9170/phy.h	256;"	d
AR9170_PHY_RADAR_1_MAX_RRSSI	carl9170/phy.h	251;"	d
AR9170_PHY_RADAR_1_RELPWR_ENA	carl9170/phy.h	246;"	d
AR9170_PHY_RADAR_1_RELPWR_THRESH	carl9170/phy.h	248;"	d
AR9170_PHY_RADAR_1_RELPWR_THRESH_S	carl9170/phy.h	249;"	d
AR9170_PHY_RADAR_1_RELSTEP_CHECK	carl9170/phy.h	252;"	d
AR9170_PHY_RADAR_1_RELSTEP_THRESH	carl9170/phy.h	253;"	d
AR9170_PHY_RADAR_1_RELSTEP_THRESH_S	carl9170/phy.h	254;"	d
AR9170_PHY_RADAR_1_USE_FIR128	carl9170/phy.h	247;"	d
AR9170_PHY_RADAR_EXT_ENA	carl9170/phy.h	224;"	d
AR9170_PHY_REG	carl9170/phy.h	25;"	d
AR9170_PHY_REG_ACTIVE	carl9170/phy.h	64;"	d
AR9170_PHY_REG_ADC_CTL	carl9170/phy.h	78;"	d
AR9170_PHY_REG_ADC_SERIAL_CTL	carl9170/phy.h	87;"	d
AR9170_PHY_REG_AGC_CONTROL	carl9170/phy.h	134;"	d
AR9170_PHY_REG_AGC_CTL1	carl9170/phy.h	128;"	d
AR9170_PHY_REG_ANALOG_SWAP	carl9170/phy.h	481;"	d
AR9170_PHY_REG_BASE	carl9170/phy.h	24;"	d
AR9170_PHY_REG_BIN_MASK2_1	carl9170/phy.h	287;"	d
AR9170_PHY_REG_BIN_MASK2_2	carl9170/phy.h	288;"	d
AR9170_PHY_REG_BIN_MASK2_3	carl9170/phy.h	289;"	d
AR9170_PHY_REG_BIN_MASK2_4	carl9170/phy.h	290;"	d
AR9170_PHY_REG_BIN_MASK_1	carl9170/phy.h	175;"	d
AR9170_PHY_REG_BIN_MASK_2	carl9170/phy.h	176;"	d
AR9170_PHY_REG_BIN_MASK_3	carl9170/phy.h	177;"	d
AR9170_PHY_REG_BLUETOOTH	carl9170/phy.h	461;"	d
AR9170_PHY_REG_CALMODE	carl9170/phy.h	371;"	d
AR9170_PHY_REG_CAL_CHAINMASK	carl9170/phy.h	529;"	d
AR9170_PHY_REG_CAL_MEAS_0	carl9170/phy.h	381;"	d
AR9170_PHY_REG_CAL_MEAS_1	carl9170/phy.h	383;"	d
AR9170_PHY_REG_CAL_MEAS_2	carl9170/phy.h	385;"	d
AR9170_PHY_REG_CAL_MEAS_3	carl9170/phy.h	387;"	d
AR9170_PHY_REG_CCA	carl9170/phy.h	141;"	d
AR9170_PHY_REG_CCA_THRESHOLD	carl9170/phy.h	263;"	d
AR9170_PHY_REG_CCK_DETECT	carl9170/phy.h	417;"	d
AR9170_PHY_REG_CCK_RXCTRL4	carl9170/phy.h	443;"	d
AR9170_PHY_REG_CCK_TX_CTRL	carl9170/phy.h	412;"	d
AR9170_PHY_REG_CH0_TX_PWRCTRL11	carl9170/phy.h	524;"	d
AR9170_PHY_REG_CH1_CCA	carl9170/phy.h	548;"	d
AR9170_PHY_REG_CH1_EXT_CCA	carl9170/phy.h	556;"	d
AR9170_PHY_REG_CH1_TX_PWRCTRL11	carl9170/phy.h	525;"	d
AR9170_PHY_REG_CH2_CCA	carl9170/phy.h	552;"	d
AR9170_PHY_REG_CH2_EXT_CCA	carl9170/phy.h	560;"	d
AR9170_PHY_REG_CHANNEL_MASK_01_30	carl9170/phy.h	361;"	d
AR9170_PHY_REG_CHANNEL_MASK_31_60	carl9170/phy.h	362;"	d
AR9170_PHY_REG_CHAN_INFO_GAIN	carl9170/phy.h	398;"	d
AR9170_PHY_REG_CHAN_INFO_GAIN_DIFF	carl9170/phy.h	395;"	d
AR9170_PHY_REG_CHAN_INFO_MEMORY	carl9170/phy.h	364;"	d
AR9170_PHY_REG_CHIP_ID	carl9170/phy.h	59;"	d
AR9170_PHY_REG_CHIRP_DETECTED_XR	carl9170/phy.h	460;"	d
AR9170_PHY_REG_CL_CAL_CTL	carl9170/phy.h	517;"	d
AR9170_PHY_REG_CURRENT_RSSI	carl9170/phy.h	390;"	d
AR9170_PHY_REG_DAG_CTRLCCK	carl9170/phy.h	447;"	d
AR9170_PHY_REG_DESIRED_SZ	carl9170/phy.h	114;"	d
AR9170_PHY_REG_EXT_CCA	carl9170/phy.h	336;"	d
AR9170_PHY_REG_EXT_CCA0	carl9170/phy.h	332;"	d
AR9170_PHY_REG_EXT_CCA0_THRESH62	carl9170/phy.h	333;"	d
AR9170_PHY_REG_EXT_CCA0_THRESH62_S	carl9170/phy.h	334;"	d
AR9170_PHY_REG_FIND_SIG	carl9170/phy.h	122;"	d
AR9170_PHY_REG_FORCE_CLKEN_CCK	carl9170/phy.h	452;"	d
AR9170_PHY_REG_FRAME_CTL	carl9170/phy.h	209;"	d
AR9170_PHY_REG_GAIN_2GHZ	carl9170/phy.h	426;"	d
AR9170_PHY_REG_GAIN_2GHZ_CHAIN_2	carl9170/phy.h	427;"	d
AR9170_PHY_REG_HALFGI	carl9170/phy.h	355;"	d
AR9170_PHY_REG_HEADER_DETECT_XR	carl9170/phy.h	459;"	d
AR9170_PHY_REG_HEAVY_CLIP_ENABLE	carl9170/phy.h	367;"	d
AR9170_PHY_REG_HEAVY_CLIP_FACTOR_RIFS	carl9170/phy.h	368;"	d
AR9170_PHY_REG_MASK2_M_00_15	carl9170/phy.h	533;"	d
AR9170_PHY_REG_MASK2_M_16_30	carl9170/phy.h	532;"	d
AR9170_PHY_REG_MASK2_M_31_45	carl9170/phy.h	531;"	d
AR9170_PHY_REG_MASK2_P_15_01	carl9170/phy.h	536;"	d
AR9170_PHY_REG_MASK2_P_30_16	carl9170/phy.h	537;"	d
AR9170_PHY_REG_MASK2_P_45_31	carl9170/phy.h	538;"	d
AR9170_PHY_REG_MASK2_P_61_45	carl9170/phy.h	539;"	d
AR9170_PHY_REG_MASK_CTL	carl9170/phy.h	178;"	d
AR9170_PHY_REG_MODE	carl9170/phy.h	400;"	d
AR9170_PHY_REG_MULTICHAIN_GAIN_CTL	carl9170/phy.h	313;"	d
AR9170_PHY_REG_NEW_ADC_DC_GAIN_CORR	carl9170/phy.h	308;"	d
AR9170_PHY_REG_PILOT_MASK_01_30	carl9170/phy.h	534;"	d
AR9170_PHY_REG_PILOT_MASK_31_60	carl9170/phy.h	535;"	d
AR9170_PHY_REG_PLL_CTL	carl9170/phy.h	168;"	d
AR9170_PHY_REG_POWER_TX_RATE1	carl9170/phy.h	204;"	d
AR9170_PHY_REG_POWER_TX_RATE2	carl9170/phy.h	205;"	d
AR9170_PHY_REG_POWER_TX_RATE3	carl9170/phy.h	455;"	d
AR9170_PHY_REG_POWER_TX_RATE4	carl9170/phy.h	456;"	d
AR9170_PHY_REG_POWER_TX_RATE5	carl9170/phy.h	521;"	d
AR9170_PHY_REG_POWER_TX_RATE6	carl9170/phy.h	522;"	d
AR9170_PHY_REG_POWER_TX_RATE7	carl9170/phy.h	541;"	d
AR9170_PHY_REG_POWER_TX_RATE8	carl9170/phy.h	542;"	d
AR9170_PHY_REG_POWER_TX_RATE9	carl9170/phy.h	543;"	d
AR9170_PHY_REG_POWER_TX_RATE_MAX	carl9170/phy.h	206;"	d
AR9170_PHY_REG_POWER_TX_SUB	carl9170/phy.h	540;"	d
AR9170_PHY_REG_RADAR_0	carl9170/phy.h	226;"	d
AR9170_PHY_REG_RADAR_1	carl9170/phy.h	245;"	d
AR9170_PHY_REG_RADAR_EXT	carl9170/phy.h	223;"	d
AR9170_PHY_REG_REFCLKDLY	carl9170/phy.h	377;"	d
AR9170_PHY_REG_REFCLKPD	carl9170/phy.h	378;"	d
AR9170_PHY_REG_RESTART	carl9170/phy.h	275;"	d
AR9170_PHY_REG_RFBUS_GRANT	carl9170/phy.h	392;"	d
AR9170_PHY_REG_RFBUS_REQ	carl9170/phy.h	279;"	d
AR9170_PHY_REG_RF_CTL2	carl9170/phy.h	68;"	d
AR9170_PHY_REG_RF_CTL3	carl9170/phy.h	74;"	d
AR9170_PHY_REG_RF_CTL4	carl9170/phy.h	91;"	d
AR9170_PHY_REG_RXGAIN	carl9170/phy.h	107;"	d
AR9170_PHY_REG_RXGAIN_CHAIN_2	carl9170/phy.h	108;"	d
AR9170_PHY_REG_RX_CHAINMASK	carl9170/phy.h	307;"	d
AR9170_PHY_REG_RX_DELAY	carl9170/phy.h	181;"	d
AR9170_PHY_REG_SCRM_SEQ_XR	carl9170/phy.h	458;"	d
AR9170_PHY_REG_SEARCH_START_DELAY	carl9170/phy.h	182;"	d
AR9170_PHY_REG_SETTLING	carl9170/phy.h	103;"	d
AR9170_PHY_REG_SFCORR	carl9170/phy.h	147;"	d
AR9170_PHY_REG_SFCORR_EXT	carl9170/phy.h	344;"	d
AR9170_PHY_REG_SFCORR_LOW	carl9170/phy.h	155;"	d
AR9170_PHY_REG_SIGMA_DELTA	carl9170/phy.h	265;"	d
AR9170_PHY_REG_SLEEP_CTR_CONTROL	carl9170/phy.h	164;"	d
AR9170_PHY_REG_SLEEP_CTR_LIMIT	carl9170/phy.h	165;"	d
AR9170_PHY_REG_SLEEP_SCAL	carl9170/phy.h	166;"	d
AR9170_PHY_REG_SPUR_REG	carl9170/phy.h	213;"	d
AR9170_PHY_REG_SWITCH_CHAIN_0	carl9170/phy.h	258;"	d
AR9170_PHY_REG_SWITCH_CHAIN_2	carl9170/phy.h	259;"	d
AR9170_PHY_REG_SWITCH_COM	carl9170/phy.h	261;"	d
AR9170_PHY_REG_TEST	carl9170/phy.h	28;"	d
AR9170_PHY_REG_TEST2	carl9170/phy.h	46;"	d
AR9170_PHY_REG_TIMING10	carl9170/phy.h	295;"	d
AR9170_PHY_REG_TIMING11	carl9170/phy.h	299;"	d
AR9170_PHY_REG_TIMING2	carl9170/phy.h	48;"	d
AR9170_PHY_REG_TIMING3	carl9170/phy.h	53;"	d
AR9170_PHY_REG_TIMING5	carl9170/phy.h	200;"	d
AR9170_PHY_REG_TIMING7	carl9170/phy.h	282;"	d
AR9170_PHY_REG_TIMING8	carl9170/phy.h	283;"	d
AR9170_PHY_REG_TIMING9	carl9170/phy.h	294;"	d
AR9170_PHY_REG_TIMING_CTRL4	carl9170/phy.h	185;"	d
AR9170_PHY_REG_TPCRG1	carl9170/phy.h	463;"	d
AR9170_PHY_REG_TPCRG5	carl9170/phy.h	485;"	d
AR9170_PHY_REG_TSTDAC_CONST	carl9170/phy.h	101;"	d
AR9170_PHY_REG_TURBO	carl9170/phy.h	32;"	d
AR9170_PHY_REG_TX_GAIN_TBL1	carl9170/phy.h	512;"	d
AR9170_PHY_REG_TX_PWRCTRL4	carl9170/phy.h	475;"	d
AR9170_PHY_REG_TX_PWRCTRL6_0	carl9170/phy.h	497;"	d
AR9170_PHY_REG_TX_PWRCTRL6_1	carl9170/phy.h	498;"	d
AR9170_PHY_REG_TX_PWRCTRL7	carl9170/phy.h	502;"	d
AR9170_PHY_REG_TX_PWRCTRL9	carl9170/phy.h	506;"	d
AR9170_PHY_REG_VIT_MASK2_M_46_61	carl9170/phy.h	530;"	d
AR9170_PHY_REG_XPA_CFG	carl9170/phy.h	544;"	d
AR9170_PHY_RESTART_DIV_GC	carl9170/phy.h	276;"	d
AR9170_PHY_RESTART_DIV_GC_S	carl9170/phy.h	277;"	d
AR9170_PHY_RFBUS_GRANT_EN	carl9170/phy.h	393;"	d
AR9170_PHY_RFBUS_REQ_EN	carl9170/phy.h	280;"	d
AR9170_PHY_RF_CTL2_TX_END_DATA_START	carl9170/phy.h	69;"	d
AR9170_PHY_RF_CTL2_TX_END_DATA_START_S	carl9170/phy.h	70;"	d
AR9170_PHY_RF_CTL2_TX_END_PA_ON	carl9170/phy.h	71;"	d
AR9170_PHY_RF_CTL2_TX_END_PA_ON_S	carl9170/phy.h	72;"	d
AR9170_PHY_RF_CTL3_TX_END_TO_A2_RX_ON	carl9170/phy.h	75;"	d
AR9170_PHY_RF_CTL3_TX_END_TO_A2_RX_ON_S	carl9170/phy.h	76;"	d
AR9170_PHY_RF_CTL4_FRAME_XPAA_ON	carl9170/phy.h	98;"	d
AR9170_PHY_RF_CTL4_FRAME_XPAA_ON_S	carl9170/phy.h	99;"	d
AR9170_PHY_RF_CTL4_FRAME_XPAB_ON	carl9170/phy.h	96;"	d
AR9170_PHY_RF_CTL4_FRAME_XPAB_ON_S	carl9170/phy.h	97;"	d
AR9170_PHY_RF_CTL4_TX_END_XPAA_OFF	carl9170/phy.h	94;"	d
AR9170_PHY_RF_CTL4_TX_END_XPAA_OFF_S	carl9170/phy.h	95;"	d
AR9170_PHY_RF_CTL4_TX_END_XPAB_OFF	carl9170/phy.h	92;"	d
AR9170_PHY_RF_CTL4_TX_END_XPAB_OFF_S	carl9170/phy.h	93;"	d
AR9170_PHY_RIFS_INIT_DELAY	carl9170/phy.h	369;"	d
AR9170_PHY_RXGAIN_TXRX_ATTEN	carl9170/phy.h	109;"	d
AR9170_PHY_RXGAIN_TXRX_ATTEN_S	carl9170/phy.h	110;"	d
AR9170_PHY_RXGAIN_TXRX_RF_MAX	carl9170/phy.h	111;"	d
AR9170_PHY_RXGAIN_TXRX_RF_MAX_S	carl9170/phy.h	112;"	d
AR9170_PHY_RX_DELAY_DELAY	carl9170/phy.h	183;"	d
AR9170_PHY_SETTLING_SWITCH	carl9170/phy.h	104;"	d
AR9170_PHY_SETTLING_SWITCH_S	carl9170/phy.h	105;"	d
AR9170_PHY_SFCORR_EXT_M1_THRESH	carl9170/phy.h	345;"	d
AR9170_PHY_SFCORR_EXT_M1_THRESH_LOW	carl9170/phy.h	349;"	d
AR9170_PHY_SFCORR_EXT_M1_THRESH_LOW_S	carl9170/phy.h	350;"	d
AR9170_PHY_SFCORR_EXT_M1_THRESH_S	carl9170/phy.h	346;"	d
AR9170_PHY_SFCORR_EXT_M2_THRESH	carl9170/phy.h	347;"	d
AR9170_PHY_SFCORR_EXT_M2_THRESH_LOW	carl9170/phy.h	351;"	d
AR9170_PHY_SFCORR_EXT_M2_THRESH_LOW_S	carl9170/phy.h	352;"	d
AR9170_PHY_SFCORR_EXT_M2_THRESH_S	carl9170/phy.h	348;"	d
AR9170_PHY_SFCORR_LOW_M1_THRESH_LOW	carl9170/phy.h	159;"	d
AR9170_PHY_SFCORR_LOW_M1_THRESH_LOW_S	carl9170/phy.h	160;"	d
AR9170_PHY_SFCORR_LOW_M2COUNT_THR_LOW	carl9170/phy.h	157;"	d
AR9170_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S	carl9170/phy.h	158;"	d
AR9170_PHY_SFCORR_LOW_M2_THRESH_LOW	carl9170/phy.h	161;"	d
AR9170_PHY_SFCORR_LOW_M2_THRESH_LOW_S	carl9170/phy.h	162;"	d
AR9170_PHY_SFCORR_LOW_USE_SELF_CORR_LOW	carl9170/phy.h	156;"	d
AR9170_PHY_SFCORR_M1_THRESH	carl9170/phy.h	150;"	d
AR9170_PHY_SFCORR_M1_THRESH_S	carl9170/phy.h	151;"	d
AR9170_PHY_SFCORR_M2COUNT_THR	carl9170/phy.h	148;"	d
AR9170_PHY_SFCORR_M2COUNT_THR_S	carl9170/phy.h	149;"	d
AR9170_PHY_SFCORR_M2_THRESH	carl9170/phy.h	152;"	d
AR9170_PHY_SFCORR_M2_THRESH_S	carl9170/phy.h	153;"	d
AR9170_PHY_SFCORR_SPUR_SUBCHNL_SD_S	carl9170/phy.h	353;"	d
AR9170_PHY_SIGMA_DELTA_ADC_CLIP	carl9170/phy.h	272;"	d
AR9170_PHY_SIGMA_DELTA_ADC_CLIP_S	carl9170/phy.h	273;"	d
AR9170_PHY_SIGMA_DELTA_ADC_SEL	carl9170/phy.h	266;"	d
AR9170_PHY_SIGMA_DELTA_ADC_SEL_S	carl9170/phy.h	267;"	d
AR9170_PHY_SIGMA_DELTA_FILT1	carl9170/phy.h	270;"	d
AR9170_PHY_SIGMA_DELTA_FILT1_S	carl9170/phy.h	271;"	d
AR9170_PHY_SIGMA_DELTA_FILT2	carl9170/phy.h	268;"	d
AR9170_PHY_SIGMA_DELTA_FILT2_S	carl9170/phy.h	269;"	d
AR9170_PHY_SPUR_REG_ENABLE_MASK_PPM	carl9170/phy.h	216;"	d
AR9170_PHY_SPUR_REG_ENABLE_VIT_SPUR_RSSI	carl9170/phy.h	219;"	d
AR9170_PHY_SPUR_REG_MASK_RATE_CNTL	carl9170/phy.h	214;"	d
AR9170_PHY_SPUR_REG_MASK_RATE_CNTL_S	carl9170/phy.h	215;"	d
AR9170_PHY_SPUR_REG_MASK_RATE_SELECT	carl9170/phy.h	217;"	d
AR9170_PHY_SPUR_REG_MASK_RATE_SELECT_S	carl9170/phy.h	218;"	d
AR9170_PHY_SPUR_REG_SPUR_RSSI_THRESH	carl9170/phy.h	220;"	d
AR9170_PHY_SPUR_REG_SPUR_RSSI_THRESH_S	carl9170/phy.h	221;"	d
AR9170_PHY_TEST_AGC_CLR	carl9170/phy.h	29;"	d
AR9170_PHY_TEST_RFSILENT_BB	carl9170/phy.h	30;"	d
AR9170_PHY_TIMING10_PILOT_MASK_2	carl9170/phy.h	296;"	d
AR9170_PHY_TIMING10_PILOT_MASK_2_S	carl9170/phy.h	297;"	d
AR9170_PHY_TIMING11_SPUR_DELTA_PHASE	carl9170/phy.h	300;"	d
AR9170_PHY_TIMING11_SPUR_DELTA_PHASE_S	carl9170/phy.h	301;"	d
AR9170_PHY_TIMING11_SPUR_FREQ_SD	carl9170/phy.h	302;"	d
AR9170_PHY_TIMING11_SPUR_FREQ_SD_S	carl9170/phy.h	303;"	d
AR9170_PHY_TIMING11_USE_SPUR_IN_AGC	carl9170/phy.h	304;"	d
AR9170_PHY_TIMING11_USE_SPUR_IN_SELFCOR	carl9170/phy.h	305;"	d
AR9170_PHY_TIMING2_FORCE	carl9170/phy.h	50;"	d
AR9170_PHY_TIMING2_FORCE_S	carl9170/phy.h	51;"	d
AR9170_PHY_TIMING2_USE_FORCE	carl9170/phy.h	49;"	d
AR9170_PHY_TIMING3_DSC_EXP	carl9170/phy.h	54;"	d
AR9170_PHY_TIMING3_DSC_EXP_S	carl9170/phy.h	55;"	d
AR9170_PHY_TIMING3_DSC_MAN	carl9170/phy.h	56;"	d
AR9170_PHY_TIMING3_DSC_MAN_S	carl9170/phy.h	57;"	d
AR9170_PHY_TIMING5_CYCPWR_THR1	carl9170/phy.h	201;"	d
AR9170_PHY_TIMING5_CYCPWR_THR1_S	carl9170/phy.h	202;"	d
AR9170_PHY_TIMING8_PILOT_MASK_2	carl9170/phy.h	284;"	d
AR9170_PHY_TIMING8_PILOT_MASK_2_S	carl9170/phy.h	285;"	d
AR9170_PHY_TIMING_CTRL4_DO_IQCAL	carl9170/phy.h	194;"	d
AR9170_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK	carl9170/phy.h	197;"	d
AR9170_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK	carl9170/phy.h	198;"	d
AR9170_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER	carl9170/phy.h	196;"	d
AR9170_PHY_TIMING_CTRL4_ENABLE_SPUR_RSSI	carl9170/phy.h	195;"	d
AR9170_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX	carl9170/phy.h	192;"	d
AR9170_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S	carl9170/phy.h	193;"	d
AR9170_PHY_TIMING_CTRL4_IQCORR_ENABLE	carl9170/phy.h	191;"	d
AR9170_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF	carl9170/phy.h	189;"	d
AR9170_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S	carl9170/phy.h	190;"	d
AR9170_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF	carl9170/phy.h	187;"	d
AR9170_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S	carl9170/phy.h	188;"	d
AR9170_PHY_TPCRG1_NUM_PD_GAIN	carl9170/phy.h	464;"	d
AR9170_PHY_TPCRG1_NUM_PD_GAIN_S	carl9170/phy.h	465;"	d
AR9170_PHY_TPCRG1_PD_CAL_ENABLE	carl9170/phy.h	472;"	d
AR9170_PHY_TPCRG1_PD_CAL_ENABLE_S	carl9170/phy.h	473;"	d
AR9170_PHY_TPCRG1_PD_GAIN_1	carl9170/phy.h	466;"	d
AR9170_PHY_TPCRG1_PD_GAIN_1_S	carl9170/phy.h	467;"	d
AR9170_PHY_TPCRG1_PD_GAIN_2	carl9170/phy.h	468;"	d
AR9170_PHY_TPCRG1_PD_GAIN_2_S	carl9170/phy.h	469;"	d
AR9170_PHY_TPCRG1_PD_GAIN_3	carl9170/phy.h	470;"	d
AR9170_PHY_TPCRG1_PD_GAIN_3_S	carl9170/phy.h	471;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_1	carl9170/phy.h	488;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S	carl9170/phy.h	489;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_2	carl9170/phy.h	490;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S	carl9170/phy.h	491;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_3	carl9170/phy.h	492;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S	carl9170/phy.h	493;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_4	carl9170/phy.h	494;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S	carl9170/phy.h	495;"	d
AR9170_PHY_TPCRG5_PD_GAIN_OVERLAP	carl9170/phy.h	486;"	d
AR9170_PHY_TPCRG5_PD_GAIN_OVERLAP_S	carl9170/phy.h	487;"	d
AR9170_PHY_TURBO_FC_DYN2040_EN	carl9170/phy.h	35;"	d
AR9170_PHY_TURBO_FC_DYN2040_EXT_CH	carl9170/phy.h	39;"	d
AR9170_PHY_TURBO_FC_DYN2040_PRI_CH	carl9170/phy.h	37;"	d
AR9170_PHY_TURBO_FC_DYN2040_PRI_ONLY	carl9170/phy.h	36;"	d
AR9170_PHY_TURBO_FC_ENABLE_DAC_FIFO	carl9170/phy.h	44;"	d
AR9170_PHY_TURBO_FC_HT_EN	carl9170/phy.h	40;"	d
AR9170_PHY_TURBO_FC_SHORT_GI_40	carl9170/phy.h	41;"	d
AR9170_PHY_TURBO_FC_SINGLE_HT_LTF1	carl9170/phy.h	43;"	d
AR9170_PHY_TURBO_FC_TURBO_MODE	carl9170/phy.h	33;"	d
AR9170_PHY_TURBO_FC_TURBO_SHORT	carl9170/phy.h	34;"	d
AR9170_PHY_TURBO_FC_WALSH	carl9170/phy.h	42;"	d
AR9170_PHY_TX_CHX_PWRCTRL_OLPC_TEMP_COMP	carl9170/phy.h	526;"	d
AR9170_PHY_TX_CHX_PWRCTRL_OLPC_TEMP_COMP_S	carl9170/phy.h	527;"	d
AR9170_PHY_TX_DESIRED_SCALE_CCK	carl9170/phy.h	507;"	d
AR9170_PHY_TX_DESIRED_SCALE_CCK_S	carl9170/phy.h	508;"	d
AR9170_PHY_TX_GAIN	carl9170/phy.h	513;"	d
AR9170_PHY_TX_GAIN_S	carl9170/phy.h	514;"	d
AR9170_PHY_TX_PWRCTRL9_RES_DC_REMOVAL	carl9170/phy.h	509;"	d
AR9170_PHY_TX_PWRCTRL9_RES_DC_REMOVAL_S	carl9170/phy.h	510;"	d
AR9170_PHY_TX_PWRCTRL_ERR_EST_MODE	carl9170/phy.h	499;"	d
AR9170_PHY_TX_PWRCTRL_ERR_EST_MODE_S	carl9170/phy.h	500;"	d
AR9170_PHY_TX_PWRCTRL_INIT_TX_GAIN	carl9170/phy.h	503;"	d
AR9170_PHY_TX_PWRCTRL_INIT_TX_GAIN_S	carl9170/phy.h	504;"	d
AR9170_PHY_TX_PWRCTRL_PD_AVG_OUT	carl9170/phy.h	478;"	d
AR9170_PHY_TX_PWRCTRL_PD_AVG_OUT_S	carl9170/phy.h	479;"	d
AR9170_PHY_TX_PWRCTRL_PD_AVG_VALID	carl9170/phy.h	476;"	d
AR9170_PHY_TX_PWRCTRL_PD_AVG_VALID_S	carl9170/phy.h	477;"	d
AR9170_PRAM_OFFSET	carl9170/hw.h	729;"	d
AR9170_PRAM_SIZE	carl9170/hw.h	730;"	d
AR9170_PTA_CTRL_16_BEAT_BURST	carl9170/hw.h	700;"	d
AR9170_PTA_CTRL_4_BEAT_BURST	carl9170/hw.h	698;"	d
AR9170_PTA_CTRL_8_BEAT_BURST	carl9170/hw.h	699;"	d
AR9170_PTA_CTRL_LOOPBACK_MODE	carl9170/hw.h	701;"	d
AR9170_PTA_DMA_MODE_CTRL_DISABLE_USB	carl9170/hw.h	714;"	d
AR9170_PTA_DMA_MODE_CTRL_RESET	carl9170/hw.h	713;"	d
AR9170_PTA_INT_FLAG_CMD	carl9170/hw.h	688;"	d
AR9170_PTA_INT_FLAG_DN	carl9170/hw.h	686;"	d
AR9170_PTA_INT_FLAG_UP	carl9170/hw.h	687;"	d
AR9170_PTA_REG_AHB_INT_ACK	carl9170/hw.h	673;"	d
AR9170_PTA_REG_AHB_INT_FLAG	carl9170/hw.h	671;"	d
AR9170_PTA_REG_AHB_INT_MASK	carl9170/hw.h	672;"	d
AR9170_PTA_REG_AHB_SCRATCH1	carl9170/hw.h	674;"	d
AR9170_PTA_REG_AHB_SCRATCH2	carl9170/hw.h	675;"	d
AR9170_PTA_REG_AHB_SCRATCH3	carl9170/hw.h	676;"	d
AR9170_PTA_REG_AHB_SCRATCH4	carl9170/hw.h	677;"	d
AR9170_PTA_REG_BASE	carl9170/hw.h	661;"	d
AR9170_PTA_REG_CMD	carl9170/hw.h	663;"	d
AR9170_PTA_REG_CONTROL	carl9170/hw.h	697;"	d
AR9170_PTA_REG_DMA_MODE_CTRL	carl9170/hw.h	712;"	d
AR9170_PTA_REG_DMA_STATUS	carl9170/hw.h	707;"	d
AR9170_PTA_REG_DN_CURR_ADDRH	carl9170/hw.h	709;"	d
AR9170_PTA_REG_DN_CURR_ADDRL	carl9170/hw.h	708;"	d
AR9170_PTA_REG_DN_DMA_ADDRH	carl9170/hw.h	692;"	d
AR9170_PTA_REG_DN_DMA_ADDRL	carl9170/hw.h	691;"	d
AR9170_PTA_REG_DN_DMA_TRIGGER	carl9170/hw.h	705;"	d
AR9170_PTA_REG_DN_PEND_TIME	carl9170/hw.h	695;"	d
AR9170_PTA_REG_INT_FLAG	carl9170/hw.h	685;"	d
AR9170_PTA_REG_INT_MASK	carl9170/hw.h	690;"	d
AR9170_PTA_REG_MEM_ADDR	carl9170/hw.h	704;"	d
AR9170_PTA_REG_MEM_CTRL	carl9170/hw.h	703;"	d
AR9170_PTA_REG_PARAM1	carl9170/hw.h	664;"	d
AR9170_PTA_REG_PARAM2	carl9170/hw.h	665;"	d
AR9170_PTA_REG_PARAM3	carl9170/hw.h	666;"	d
AR9170_PTA_REG_RSP	carl9170/hw.h	667;"	d
AR9170_PTA_REG_SHARE_MEM_CTRL	carl9170/hw.h	679;"	d
AR9170_PTA_REG_STATUS1	carl9170/hw.h	668;"	d
AR9170_PTA_REG_STATUS2	carl9170/hw.h	669;"	d
AR9170_PTA_REG_STATUS3	carl9170/hw.h	670;"	d
AR9170_PTA_REG_UP_CURR_ADDRH	carl9170/hw.h	711;"	d
AR9170_PTA_REG_UP_CURR_ADDRL	carl9170/hw.h	710;"	d
AR9170_PTA_REG_UP_DMA_ADDRH	carl9170/hw.h	694;"	d
AR9170_PTA_REG_UP_DMA_ADDRL	carl9170/hw.h	693;"	d
AR9170_PTA_REG_UP_DMA_TRIGGER	carl9170/hw.h	706;"	d
AR9170_PTA_REG_UP_PEND_TIME	carl9170/hw.h	696;"	d
AR9170_PWR_CLK_AHB_20_22MHZ	carl9170/hw.h	507;"	d
AR9170_PWR_CLK_AHB_40MHZ	carl9170/hw.h	506;"	d
AR9170_PWR_CLK_AHB_40_44MHZ	carl9170/hw.h	508;"	d
AR9170_PWR_CLK_AHB_80_88MHZ	carl9170/hw.h	509;"	d
AR9170_PWR_CLK_DAC_160_INV_DLY	carl9170/hw.h	510;"	d
AR9170_PWR_PLL_ADDAC_DIV	carl9170/hw.h	515;"	d
AR9170_PWR_PLL_ADDAC_DIV_S	carl9170/hw.h	514;"	d
AR9170_PWR_REG_BASE	carl9170/hw.h	489;"	d
AR9170_PWR_REG_CHIP_REVISION	carl9170/hw.h	512;"	d
AR9170_PWR_REG_CLOCK_SEL	carl9170/hw.h	505;"	d
AR9170_PWR_REG_PLL_ADDAC	carl9170/hw.h	513;"	d
AR9170_PWR_REG_POWER_STATE	carl9170/hw.h	491;"	d
AR9170_PWR_REG_RESET	carl9170/hw.h	493;"	d
AR9170_PWR_REG_WATCH_DOG_MAGIC	carl9170/hw.h	516;"	d
AR9170_PWR_RESET_ADDA_CLK_COLD_RESET	carl9170/hw.h	501;"	d
AR9170_PWR_RESET_AHB_MASK	carl9170/hw.h	498;"	d
AR9170_PWR_RESET_BB_COLD_RESET	carl9170/hw.h	500;"	d
AR9170_PWR_RESET_BB_WARM_RESET	carl9170/hw.h	499;"	d
AR9170_PWR_RESET_BRIDGE_MASK	carl9170/hw.h	497;"	d
AR9170_PWR_RESET_COMMIT_RESET_MASK	carl9170/hw.h	494;"	d
AR9170_PWR_RESET_DMA_MASK	carl9170/hw.h	496;"	d
AR9170_PWR_RESET_PLL	carl9170/hw.h	502;"	d
AR9170_PWR_RESET_USB_PLL	carl9170/hw.h	503;"	d
AR9170_PWR_RESET_WLAN_MASK	carl9170/hw.h	495;"	d
AR9170_RAND_MODE_FREE	carl9170/hw.h	441;"	d
AR9170_RAND_MODE_MANUAL	carl9170/hw.h	440;"	d
AR9170_RAND_REG_BASE	carl9170/hw.h	436;"	d
AR9170_RAND_REG_MODE	carl9170/hw.h	439;"	d
AR9170_RAND_REG_NUM	carl9170/hw.h	438;"	d
AR9170_REG_DAG_CTRLCCK_EN_RSSI_THR	carl9170/phy.h	448;"	d
AR9170_REG_DAG_CTRLCCK_RSSI_THR	carl9170/phy.h	449;"	d
AR9170_REG_DAG_CTRLCCK_RSSI_THR_S	carl9170/phy.h	450;"	d
AR9170_RX_ENC_SOFTWARE	carl9170/wlan.h	57;"	d
AR9170_RX_ERROR_DECRYPT	carl9170/wlan.h	82;"	d
AR9170_RX_ERROR_FCS	carl9170/wlan.h	83;"	d
AR9170_RX_ERROR_MMIC	carl9170/wlan.h	86;"	d
AR9170_RX_ERROR_OVERRUN	carl9170/wlan.h	81;"	d
AR9170_RX_ERROR_PLCP	carl9170/wlan.h	85;"	d
AR9170_RX_ERROR_RXTO	carl9170/wlan.h	80;"	d
AR9170_RX_ERROR_WRONG_RA	carl9170/wlan.h	84;"	d
AR9170_RX_HEAD_LEN	carl9170/wlan.h	342;"	d
AR9170_RX_MACSTATUS_LEN	carl9170/wlan.h	366;"	d
AR9170_RX_PHYSTATUS_LEN	carl9170/wlan.h	358;"	d
AR9170_RX_PHY_RATE_CCK_11M	carl9170/wlan.h	47;"	d
AR9170_RX_PHY_RATE_CCK_1M	carl9170/wlan.h	44;"	d
AR9170_RX_PHY_RATE_CCK_2M	carl9170/wlan.h	45;"	d
AR9170_RX_PHY_RATE_CCK_5M	carl9170/wlan.h	46;"	d
AR9170_RX_STATUS_CONT_AGGR	carl9170/wlan.h	77;"	d
AR9170_RX_STATUS_GREENFIELD	carl9170/wlan.h	68;"	d
AR9170_RX_STATUS_MODULATION	carl9170/wlan.h	59;"	d
AR9170_RX_STATUS_MODULATION_CCK	carl9170/wlan.h	61;"	d
AR9170_RX_STATUS_MODULATION_DUPOFDM	carl9170/wlan.h	64;"	d
AR9170_RX_STATUS_MODULATION_HT	carl9170/wlan.h	63;"	d
AR9170_RX_STATUS_MODULATION_OFDM	carl9170/wlan.h	62;"	d
AR9170_RX_STATUS_MODULATION_S	carl9170/wlan.h	60;"	d
AR9170_RX_STATUS_MPDU	carl9170/wlan.h	70;"	d
AR9170_RX_STATUS_MPDU_FIRST	carl9170/wlan.h	73;"	d
AR9170_RX_STATUS_MPDU_LAST	carl9170/wlan.h	75;"	d
AR9170_RX_STATUS_MPDU_MIDDLE	carl9170/wlan.h	74;"	d
AR9170_RX_STATUS_MPDU_S	carl9170/wlan.h	71;"	d
AR9170_RX_STATUS_MPDU_SINGLE	carl9170/wlan.h	72;"	d
AR9170_RX_STATUS_SHORT_PREAMBLE	carl9170/wlan.h	67;"	d
AR9170_RX_STATUS_TOTAL_ERROR	carl9170/wlan.h	78;"	d
AR9170_RX_STREAM_MAX_SIZE	carl9170/hw.h	781;"	d
AR9170_RX_STREAM_TAG	carl9170/hw.h	780;"	d
AR9170_SRAM_OFFSET	carl9170/hw.h	726;"	d
AR9170_SRAM_SIZE	carl9170/hw.h	727;"	d
AR9170_STREAM_LEN	carl9170/hw.h	789;"	d
AR9170_TIMER_CTRL_DISABLE_CLOCK	carl9170/hw.h	93;"	d
AR9170_TIMER_INT_TICK_TIMER	carl9170/hw.h	101;"	d
AR9170_TIMER_INT_TIMER0	carl9170/hw.h	96;"	d
AR9170_TIMER_INT_TIMER1	carl9170/hw.h	97;"	d
AR9170_TIMER_INT_TIMER2	carl9170/hw.h	98;"	d
AR9170_TIMER_INT_TIMER3	carl9170/hw.h	99;"	d
AR9170_TIMER_INT_TIMER4	carl9170/hw.h	100;"	d
AR9170_TIMER_REG_BASE	carl9170/hw.h	84;"	d
AR9170_TIMER_REG_CLOCK_HIGH	carl9170/hw.h	105;"	d
AR9170_TIMER_REG_CLOCK_LOW	carl9170/hw.h	104;"	d
AR9170_TIMER_REG_CONTROL	carl9170/hw.h	92;"	d
AR9170_TIMER_REG_INTERRUPT	carl9170/hw.h	95;"	d
AR9170_TIMER_REG_TICK_TIMER	carl9170/hw.h	103;"	d
AR9170_TIMER_REG_TIMER0	carl9170/hw.h	87;"	d
AR9170_TIMER_REG_TIMER1	carl9170/hw.h	88;"	d
AR9170_TIMER_REG_TIMER2	carl9170/hw.h	89;"	d
AR9170_TIMER_REG_TIMER3	carl9170/hw.h	90;"	d
AR9170_TIMER_REG_TIMER4	carl9170/hw.h	91;"	d
AR9170_TIMER_REG_WATCH_DOG	carl9170/hw.h	86;"	d
AR9170_TXQ0	carl9170/hw.h	/^	AR9170_TXQ0	= 0,$/;"	e	enum:ar9170_tx_queues
AR9170_TXQ1	carl9170/hw.h	/^	AR9170_TXQ1,$/;"	e	enum:ar9170_tx_queues
AR9170_TXQ2	carl9170/hw.h	/^	AR9170_TXQ2,$/;"	e	enum:ar9170_tx_queues
AR9170_TXQ3	carl9170/hw.h	/^	AR9170_TXQ3,$/;"	e	enum:ar9170_tx_queues
AR9170_TXQ_BE	carl9170/wlan.h	/^	AR9170_TXQ_BE,		\/* TXQ1	*\/$/;"	e	enum:ar9170_txq
AR9170_TXQ_BK	carl9170/wlan.h	/^	AR9170_TXQ_BK = 0,	\/* TXQ0 *\/$/;"	e	enum:ar9170_txq
AR9170_TXQ_DEPTH	carl9170/wlan.h	433;"	d
AR9170_TXQ_SPECIAL	carl9170/hw.h	/^	AR9170_TXQ_SPECIAL,$/;"	e	enum:ar9170_tx_queues
AR9170_TXQ_VI	carl9170/wlan.h	/^	AR9170_TXQ_VI,		\/* TXQ2	*\/$/;"	e	enum:ar9170_txq
AR9170_TXQ_VO	carl9170/wlan.h	/^	AR9170_TXQ_VO,		\/* TXQ3 *\/$/;"	e	enum:ar9170_txq
AR9170_TXRX_PHY_RATE_HT_MCS0	carl9170/wlan.h	162;"	d
AR9170_TXRX_PHY_RATE_HT_MCS1	carl9170/wlan.h	163;"	d
AR9170_TXRX_PHY_RATE_HT_MCS10	carl9170/wlan.h	172;"	d
AR9170_TXRX_PHY_RATE_HT_MCS11	carl9170/wlan.h	173;"	d
AR9170_TXRX_PHY_RATE_HT_MCS12	carl9170/wlan.h	174;"	d
AR9170_TXRX_PHY_RATE_HT_MCS13	carl9170/wlan.h	175;"	d
AR9170_TXRX_PHY_RATE_HT_MCS14	carl9170/wlan.h	176;"	d
AR9170_TXRX_PHY_RATE_HT_MCS15	carl9170/wlan.h	177;"	d
AR9170_TXRX_PHY_RATE_HT_MCS2	carl9170/wlan.h	164;"	d
AR9170_TXRX_PHY_RATE_HT_MCS3	carl9170/wlan.h	165;"	d
AR9170_TXRX_PHY_RATE_HT_MCS4	carl9170/wlan.h	166;"	d
AR9170_TXRX_PHY_RATE_HT_MCS5	carl9170/wlan.h	167;"	d
AR9170_TXRX_PHY_RATE_HT_MCS6	carl9170/wlan.h	168;"	d
AR9170_TXRX_PHY_RATE_HT_MCS7	carl9170/wlan.h	169;"	d
AR9170_TXRX_PHY_RATE_HT_MCS8	carl9170/wlan.h	170;"	d
AR9170_TXRX_PHY_RATE_HT_MCS9	carl9170/wlan.h	171;"	d
AR9170_TXRX_PHY_RATE_OFDM_12M	carl9170/wlan.h	155;"	d
AR9170_TXRX_PHY_RATE_OFDM_18M	carl9170/wlan.h	156;"	d
AR9170_TXRX_PHY_RATE_OFDM_24M	carl9170/wlan.h	157;"	d
AR9170_TXRX_PHY_RATE_OFDM_36M	carl9170/wlan.h	158;"	d
AR9170_TXRX_PHY_RATE_OFDM_48M	carl9170/wlan.h	159;"	d
AR9170_TXRX_PHY_RATE_OFDM_54M	carl9170/wlan.h	160;"	d
AR9170_TXRX_PHY_RATE_OFDM_6M	carl9170/wlan.h	153;"	d
AR9170_TXRX_PHY_RATE_OFDM_9M	carl9170/wlan.h	154;"	d
AR9170_TX_HWDESC_LEN	carl9170/wlan.h	334;"	d
AR9170_TX_MAC_AGGR	carl9170/wlan.h	97;"	d
AR9170_TX_MAC_BACKOFF	carl9170/wlan.h	95;"	d
AR9170_TX_MAC_BURST	carl9170/wlan.h	96;"	d
AR9170_TX_MAC_DISABLE_TXOP	carl9170/wlan.h	109;"	d
AR9170_TX_MAC_ENCR_AES	carl9170/wlan.h	103;"	d
AR9170_TX_MAC_ENCR_CENC	carl9170/wlan.h	102;"	d
AR9170_TX_MAC_ENCR_NONE	carl9170/wlan.h	100;"	d
AR9170_TX_MAC_ENCR_RC4	carl9170/wlan.h	101;"	d
AR9170_TX_MAC_HW_DURATION	carl9170/wlan.h	106;"	d
AR9170_TX_MAC_IMM_BA	carl9170/wlan.h	111;"	d
AR9170_TX_MAC_MMIC	carl9170/wlan.h	105;"	d
AR9170_TX_MAC_NO_ACK	carl9170/wlan.h	93;"	d
AR9170_TX_MAC_PROT	carl9170/wlan.h	91;"	d
AR9170_TX_MAC_PROT_CTS	carl9170/wlan.h	90;"	d
AR9170_TX_MAC_PROT_RTS	carl9170/wlan.h	89;"	d
AR9170_TX_MAC_QOS	carl9170/wlan.h	108;"	d
AR9170_TX_MAC_QOS_S	carl9170/wlan.h	107;"	d
AR9170_TX_MAC_TXOP_RIFS	carl9170/wlan.h	110;"	d
AR9170_TX_PHY_BW	carl9170/wlan.h	123;"	d
AR9170_TX_PHY_BW_20MHZ	carl9170/wlan.h	124;"	d
AR9170_TX_PHY_BW_40MHZ	carl9170/wlan.h	125;"	d
AR9170_TX_PHY_BW_40MHZ_DUP	carl9170/wlan.h	126;"	d
AR9170_TX_PHY_BW_S	carl9170/wlan.h	122;"	d
AR9170_TX_PHY_GREENFIELD	carl9170/wlan.h	120;"	d
AR9170_TX_PHY_MCS	carl9170/wlan.h	144;"	d
AR9170_TX_PHY_MCS_S	carl9170/wlan.h	143;"	d
AR9170_TX_PHY_MOD_CCK	carl9170/wlan.h	114;"	d
AR9170_TX_PHY_MOD_HT	carl9170/wlan.h	116;"	d
AR9170_TX_PHY_MOD_OFDM	carl9170/wlan.h	115;"	d
AR9170_TX_PHY_RATE_CCK_11M	carl9170/wlan.h	150;"	d
AR9170_TX_PHY_RATE_CCK_1M	carl9170/wlan.h	147;"	d
AR9170_TX_PHY_RATE_CCK_2M	carl9170/wlan.h	148;"	d
AR9170_TX_PHY_RATE_CCK_5M	carl9170/wlan.h	149;"	d
AR9170_TX_PHY_SHORT_GI	carl9170/wlan.h	179;"	d
AR9170_TX_PHY_SHORT_PREAMBLE	carl9170/wlan.h	119;"	d
AR9170_TX_PHY_TXCHAIN	carl9170/wlan.h	137;"	d
AR9170_TX_PHY_TXCHAIN_1	carl9170/wlan.h	139;"	d
AR9170_TX_PHY_TXCHAIN_2	carl9170/wlan.h	141;"	d
AR9170_TX_PHY_TXCHAIN_S	carl9170/wlan.h	136;"	d
AR9170_TX_PHY_TX_HEAVY_CLIP	carl9170/wlan.h	129;"	d
AR9170_TX_PHY_TX_HEAVY_CLIP_S	carl9170/wlan.h	128;"	d
AR9170_TX_PHY_TX_PWR	carl9170/wlan.h	133;"	d
AR9170_TX_PHY_TX_PWR_S	carl9170/wlan.h	132;"	d
AR9170_TX_STREAM_TAG	carl9170/hw.h	779;"	d
AR9170_UART_FIFO_CTRL_RESET_RX_FIFO	carl9170/hw.h	49;"	d
AR9170_UART_FIFO_CTRL_RESET_TX_FIFO	carl9170/hw.h	50;"	d
AR9170_UART_LINE_STS_RX_BREAK_IND	carl9170/hw.h	63;"	d
AR9170_UART_LINE_STS_RX_BUFFER_OVERRUN	carl9170/hw.h	62;"	d
AR9170_UART_LINE_STS_RX_DATA_READY	carl9170/hw.h	61;"	d
AR9170_UART_LINE_STS_TRANSMITTER_EMPTY	carl9170/hw.h	65;"	d
AR9170_UART_LINE_STS_TX_FIFO_NEAR_EMPTY	carl9170/hw.h	64;"	d
AR9170_UART_MODEM_CTRL_AUTO_CTR	carl9170/hw.h	58;"	d
AR9170_UART_MODEM_CTRL_AUTO_RTS	carl9170/hw.h	57;"	d
AR9170_UART_MODEM_CTRL_DTR_BIT	carl9170/hw.h	54;"	d
AR9170_UART_MODEM_CTRL_INTERNAL_LOOP_BACK	carl9170/hw.h	56;"	d
AR9170_UART_MODEM_CTRL_RTS_BIT	carl9170/hw.h	55;"	d
AR9170_UART_MODEM_STS_CTS_CHANGE	carl9170/hw.h	68;"	d
AR9170_UART_MODEM_STS_CTS_COMPL	carl9170/hw.h	71;"	d
AR9170_UART_MODEM_STS_DCD_CHANGE	carl9170/hw.h	70;"	d
AR9170_UART_MODEM_STS_DCD_COMPL	carl9170/hw.h	73;"	d
AR9170_UART_MODEM_STS_DSR_CHANGE	carl9170/hw.h	69;"	d
AR9170_UART_MODEM_STS_DSR_COMPL	carl9170/hw.h	72;"	d
AR9170_UART_REG_BASE	carl9170/hw.h	43;"	d
AR9170_UART_REG_DIVISOR_LSB	carl9170/hw.h	76;"	d
AR9170_UART_REG_DIVISOR_MSB	carl9170/hw.h	77;"	d
AR9170_UART_REG_FIFO_CONTROL	carl9170/hw.h	48;"	d
AR9170_UART_REG_FIFO_COUNT	carl9170/hw.h	80;"	d
AR9170_UART_REG_LINE_CONTROL	carl9170/hw.h	52;"	d
AR9170_UART_REG_LINE_STATUS	carl9170/hw.h	60;"	d
AR9170_UART_REG_MODEM_CONTROL	carl9170/hw.h	53;"	d
AR9170_UART_REG_MODEM_STATUS	carl9170/hw.h	67;"	d
AR9170_UART_REG_REMAINDER	carl9170/hw.h	81;"	d
AR9170_UART_REG_RX_BUFFER	carl9170/hw.h	46;"	d
AR9170_UART_REG_SCRATCH	carl9170/hw.h	75;"	d
AR9170_UART_REG_TX_HOLDING	carl9170/hw.h	47;"	d
AR9170_UART_REG_WORD_RX_BUFFER	carl9170/hw.h	78;"	d
AR9170_UART_REG_WORD_TX_HOLDING	carl9170/hw.h	79;"	d
AR9170_USB_CBUS_CTRL_BUFFER_END	carl9170/hw.h	658;"	d
AR9170_USB_DEVICE_ADDRESS_CONFIGURE	carl9170/hw.h	530;"	d
AR9170_USB_DMA_CTL_DOWN_STREAM	carl9170/hw.h	645;"	d
AR9170_USB_DMA_CTL_ENABLE_FROM_DEVICE	carl9170/hw.h	636;"	d
AR9170_USB_DMA_CTL_ENABLE_TO_DEVICE	carl9170/hw.h	635;"	d
AR9170_USB_DMA_CTL_HIGH_SPEED	carl9170/hw.h	637;"	d
AR9170_USB_DMA_CTL_UP_PACKET_MODE	carl9170/hw.h	638;"	d
AR9170_USB_DMA_CTL_UP_STREAM	carl9170/hw.h	640;"	d
AR9170_USB_DMA_CTL_UP_STREAM_16K	carl9170/hw.h	643;"	d
AR9170_USB_DMA_CTL_UP_STREAM_32K	carl9170/hw.h	644;"	d
AR9170_USB_DMA_CTL_UP_STREAM_4K	carl9170/hw.h	641;"	d
AR9170_USB_DMA_CTL_UP_STREAM_8K	carl9170/hw.h	642;"	d
AR9170_USB_DMA_CTL_UP_STREAM_S	carl9170/hw.h	639;"	d
AR9170_USB_DMA_STATUS_DN_IDLE	carl9170/hw.h	649;"	d
AR9170_USB_DMA_STATUS_UP_IDLE	carl9170/hw.h	648;"	d
AR9170_USB_EP_CMD	carl9170/hw.h	/^	AR9170_USB_EP_CMD,$/;"	e	enum:ar9170_usb_ep
AR9170_USB_EP_CMD_MAX	carl9170/hw.h	798;"	d
AR9170_USB_EP_CTRL	carl9170/hw.h	/^	AR9170_USB_EP_CTRL		= 0,$/;"	e	enum:ar9170_usb_ep
AR9170_USB_EP_CTRL_MAX	carl9170/hw.h	794;"	d
AR9170_USB_EP_IN_TOGGLE	carl9170/hw.h	592;"	d
AR9170_USB_EP_IRQ	carl9170/hw.h	/^	AR9170_USB_EP_IRQ,$/;"	e	enum:ar9170_usb_ep
AR9170_USB_EP_IRQ_MAX	carl9170/hw.h	797;"	d
AR9170_USB_EP_OUT_TOGGLE	carl9170/hw.h	597;"	d
AR9170_USB_EP_RX	carl9170/hw.h	/^	AR9170_USB_EP_RX,$/;"	e	enum:ar9170_usb_ep
AR9170_USB_EP_RX_MAX	carl9170/hw.h	796;"	d
AR9170_USB_EP_TX	carl9170/hw.h	/^	AR9170_USB_EP_TX,$/;"	e	enum:ar9170_usb_ep
AR9170_USB_EP_TX_MAX	carl9170/hw.h	795;"	d
AR9170_USB_INTR_DISABLE_IN_INT	carl9170/hw.h	548;"	d
AR9170_USB_INTR_DISABLE_OUT_INT	carl9170/hw.h	544;"	d
AR9170_USB_INTR_SRC0_ABORT	carl9170/hw.h	560;"	d
AR9170_USB_INTR_SRC0_END	carl9170/hw.h	559;"	d
AR9170_USB_INTR_SRC0_FAIL	carl9170/hw.h	558;"	d
AR9170_USB_INTR_SRC0_IN	carl9170/hw.h	556;"	d
AR9170_USB_INTR_SRC0_OUT	carl9170/hw.h	557;"	d
AR9170_USB_INTR_SRC0_SETUP	carl9170/hw.h	555;"	d
AR9170_USB_INTR_SRC7_ISO_SEQ_ABORT	carl9170/hw.h	573;"	d
AR9170_USB_INTR_SRC7_ISO_SEQ_ERR	carl9170/hw.h	572;"	d
AR9170_USB_INTR_SRC7_RX0BYTE	carl9170/hw.h	575;"	d
AR9170_USB_INTR_SRC7_TX0BYTE	carl9170/hw.h	574;"	d
AR9170_USB_INTR_SRC7_USB_RESET	carl9170/hw.h	569;"	d
AR9170_USB_INTR_SRC7_USB_RESUME	carl9170/hw.h	571;"	d
AR9170_USB_INTR_SRC7_USB_SUSPEND	carl9170/hw.h	570;"	d
AR9170_USB_MAIN_CTRL_CHIP_ENABLE	carl9170/hw.h	526;"	d
AR9170_USB_MAIN_CTRL_ENABLE_GLOBAL_INT	carl9170/hw.h	523;"	d
AR9170_USB_MAIN_CTRL_GO_TO_SUSPEND	carl9170/hw.h	524;"	d
AR9170_USB_MAIN_CTRL_HIGHSPEED	carl9170/hw.h	527;"	d
AR9170_USB_MAIN_CTRL_REMOTE_WAKEUP	carl9170/hw.h	522;"	d
AR9170_USB_MAIN_CTRL_RESET	carl9170/hw.h	525;"	d
AR9170_USB_NUM_EXTRA_EP	carl9170/hw.h	/^	AR9170_USB_NUM_EXTRA_EP		= 4,$/;"	e	enum:ar9170_usb_ep
AR9170_USB_REG_BASE	carl9170/hw.h	519;"	d
AR9170_USB_REG_CBUS_CTRL	carl9170/hw.h	657;"	d
AR9170_USB_REG_CX_CONFIG_STATUS	carl9170/hw.h	534;"	d
AR9170_USB_REG_DEVICE_ADDRESS	carl9170/hw.h	529;"	d
AR9170_USB_REG_DMA_CTL	carl9170/hw.h	634;"	d
AR9170_USB_REG_DMA_STATUS	carl9170/hw.h	647;"	d
AR9170_USB_REG_EP0_DATA	carl9170/hw.h	535;"	d
AR9170_USB_REG_EP0_DATA1	carl9170/hw.h	536;"	d
AR9170_USB_REG_EP0_DATA2	carl9170/hw.h	537;"	d
AR9170_USB_REG_EP10_MAP	carl9170/hw.h	589;"	d
AR9170_USB_REG_EP1_MAP	carl9170/hw.h	580;"	d
AR9170_USB_REG_EP2_MAP	carl9170/hw.h	581;"	d
AR9170_USB_REG_EP3_BYTE_COUNT_HIGH	carl9170/hw.h	601;"	d
AR9170_USB_REG_EP3_BYTE_COUNT_LOW	carl9170/hw.h	602;"	d
AR9170_USB_REG_EP3_DATA	carl9170/hw.h	630;"	d
AR9170_USB_REG_EP3_MAP	carl9170/hw.h	582;"	d
AR9170_USB_REG_EP4_BYTE_COUNT_HIGH	carl9170/hw.h	603;"	d
AR9170_USB_REG_EP4_BYTE_COUNT_LOW	carl9170/hw.h	604;"	d
AR9170_USB_REG_EP4_DATA	carl9170/hw.h	631;"	d
AR9170_USB_REG_EP4_MAP	carl9170/hw.h	583;"	d
AR9170_USB_REG_EP5_MAP	carl9170/hw.h	584;"	d
AR9170_USB_REG_EP6_MAP	carl9170/hw.h	585;"	d
AR9170_USB_REG_EP7_MAP	carl9170/hw.h	586;"	d
AR9170_USB_REG_EP8_MAP	carl9170/hw.h	587;"	d
AR9170_USB_REG_EP9_MAP	carl9170/hw.h	588;"	d
AR9170_USB_REG_EP_IN_MAX_SIZE_HIGH	carl9170/hw.h	591;"	d
AR9170_USB_REG_EP_IN_MAX_SIZE_LOW	carl9170/hw.h	594;"	d
AR9170_USB_REG_EP_MAP	carl9170/hw.h	579;"	d
AR9170_USB_REG_EP_OUT_MAX_SIZE_HIGH	carl9170/hw.h	596;"	d
AR9170_USB_REG_EP_OUT_MAX_SIZE_LOW	carl9170/hw.h	599;"	d
AR9170_USB_REG_FIFO0_CONFIG	carl9170/hw.h	619;"	d
AR9170_USB_REG_FIFO0_MAP	carl9170/hw.h	607;"	d
AR9170_USB_REG_FIFO1_CONFIG	carl9170/hw.h	620;"	d
AR9170_USB_REG_FIFO1_MAP	carl9170/hw.h	608;"	d
AR9170_USB_REG_FIFO2_CONFIG	carl9170/hw.h	621;"	d
AR9170_USB_REG_FIFO2_MAP	carl9170/hw.h	609;"	d
AR9170_USB_REG_FIFO3_CONFIG	carl9170/hw.h	622;"	d
AR9170_USB_REG_FIFO3_MAP	carl9170/hw.h	610;"	d
AR9170_USB_REG_FIFO4_CONFIG	carl9170/hw.h	623;"	d
AR9170_USB_REG_FIFO4_MAP	carl9170/hw.h	611;"	d
AR9170_USB_REG_FIFO5_CONFIG	carl9170/hw.h	624;"	d
AR9170_USB_REG_FIFO5_MAP	carl9170/hw.h	612;"	d
AR9170_USB_REG_FIFO6_CONFIG	carl9170/hw.h	625;"	d
AR9170_USB_REG_FIFO6_MAP	carl9170/hw.h	613;"	d
AR9170_USB_REG_FIFO7_CONFIG	carl9170/hw.h	626;"	d
AR9170_USB_REG_FIFO7_MAP	carl9170/hw.h	614;"	d
AR9170_USB_REG_FIFO8_CONFIG	carl9170/hw.h	627;"	d
AR9170_USB_REG_FIFO8_MAP	carl9170/hw.h	615;"	d
AR9170_USB_REG_FIFO9_CONFIG	carl9170/hw.h	628;"	d
AR9170_USB_REG_FIFO9_MAP	carl9170/hw.h	616;"	d
AR9170_USB_REG_FIFO_CONFIG	carl9170/hw.h	618;"	d
AR9170_USB_REG_FIFO_MAP	carl9170/hw.h	606;"	d
AR9170_USB_REG_FIFO_SIZE	carl9170/hw.h	633;"	d
AR9170_USB_REG_IDLE_COUNT	carl9170/hw.h	577;"	d
AR9170_USB_REG_INTR_GROUP	carl9170/hw.h	552;"	d
AR9170_USB_REG_INTR_MASK_BYTE_0	carl9170/hw.h	539;"	d
AR9170_USB_REG_INTR_MASK_BYTE_1	carl9170/hw.h	540;"	d
AR9170_USB_REG_INTR_MASK_BYTE_2	carl9170/hw.h	541;"	d
AR9170_USB_REG_INTR_MASK_BYTE_3	carl9170/hw.h	542;"	d
AR9170_USB_REG_INTR_MASK_BYTE_4	carl9170/hw.h	543;"	d
AR9170_USB_REG_INTR_MASK_BYTE_5	carl9170/hw.h	546;"	d
AR9170_USB_REG_INTR_MASK_BYTE_6	carl9170/hw.h	547;"	d
AR9170_USB_REG_INTR_MASK_BYTE_7	carl9170/hw.h	550;"	d
AR9170_USB_REG_INTR_SOURCE_0	carl9170/hw.h	554;"	d
AR9170_USB_REG_INTR_SOURCE_1	carl9170/hw.h	562;"	d
AR9170_USB_REG_INTR_SOURCE_2	carl9170/hw.h	563;"	d
AR9170_USB_REG_INTR_SOURCE_3	carl9170/hw.h	564;"	d
AR9170_USB_REG_INTR_SOURCE_4	carl9170/hw.h	565;"	d
AR9170_USB_REG_INTR_SOURCE_5	carl9170/hw.h	566;"	d
AR9170_USB_REG_INTR_SOURCE_6	carl9170/hw.h	567;"	d
AR9170_USB_REG_INTR_SOURCE_7	carl9170/hw.h	568;"	d
AR9170_USB_REG_MAIN_CTRL	carl9170/hw.h	521;"	d
AR9170_USB_REG_MAX_AGG_UPLOAD	carl9170/hw.h	651;"	d
AR9170_USB_REG_PHY_TEST_SELECT	carl9170/hw.h	533;"	d
AR9170_USB_REG_TEST	carl9170/hw.h	532;"	d
AR9170_USB_REG_UPLOAD_TIME_CTL	carl9170/hw.h	652;"	d
AR9170_USB_REG_WAKE_UP	carl9170/hw.h	654;"	d
AR9170_USB_WAKE_UP_WAKE	carl9170/hw.h	655;"	d
AR9271_AN_RF2G3_CCOMP	ath9k/reg.h	1426;"	d
AR9271_AN_RF2G3_CCOMP_S	ath9k/reg.h	1427;"	d
AR9271_AN_RF2G3_DB_1	ath9k/reg.h	1423;"	d
AR9271_AN_RF2G3_DB_1_S	ath9k/reg.h	1424;"	d
AR9271_AN_RF2G3_OB_cck	ath9k/reg.h	1416;"	d
AR9271_AN_RF2G3_OB_cck_S	ath9k/reg.h	1417;"	d
AR9271_AN_RF2G3_OB_psk	ath9k/reg.h	1418;"	d
AR9271_AN_RF2G3_OB_psk_S	ath9k/reg.h	1419;"	d
AR9271_AN_RF2G3_OB_qam	ath9k/reg.h	1420;"	d
AR9271_AN_RF2G3_OB_qam_S	ath9k/reg.h	1421;"	d
AR9271_AN_RF2G4_DB_2	ath9k/reg.h	1429;"	d
AR9271_AN_RF2G4_DB_2_S	ath9k/reg.h	1430;"	d
AR9271_AN_RF2G6_OFFS	ath9k/reg.h	1438;"	d
AR9271_AN_RF2G6_OFFS_S	ath9k/reg.h	1439;"	d
AR9271_CORE_CLOCK	ath9k/reg.h	2070;"	d
AR9271_FIRMWARE	ath9k/hif_usb.h	25;"	d
AR9271_FIRMWARE_TEXT	ath9k/hif_usb.h	26;"	d
AR9271_GATE_MAC_CTL	ath9k/reg.h	1504;"	d
AR9271_GPIO_IN_VAL	ath9k/reg.h	1073;"	d
AR9271_GPIO_IN_VAL_S	ath9k/reg.h	1074;"	d
AR9271_NUM_GPIO	ath9k/reg.h	1060;"	d
AR9271_RADIO_RF_RST	ath9k/reg.h	1503;"	d
AR9271_RESET_POWER_DOWN_CONTROL	ath9k/reg.h	1502;"	d
AR9271_TARGET_BAUD_RATE	ath9k/reg.h	2071;"	d
AR9280_COEX2WIRE_SUBSYSID	ath9k/hw.h	62;"	d
AR9280_DEVID_PCI	ath9k/hw.h	40;"	d
AR9280_DEVID_PCIE	ath9k/hw.h	41;"	d
AR9280_PHY_CCA_THRESH62	ath9k/ar9002_phy.h	136;"	d
AR9280_PHY_CCA_THRESH62	ath9k/ar9003_phy.h	395;"	d
AR9280_PHY_CCA_THRESH62_S	ath9k/ar9002_phy.h	137;"	d
AR9280_PHY_CCA_THRESH62_S	ath9k/ar9003_phy.h	396;"	d
AR9280_PHY_CH1_EXT_MINCCA_PWR	ath9k/ar9002_phy.h	582;"	d
AR9280_PHY_CH1_EXT_MINCCA_PWR_S	ath9k/ar9002_phy.h	583;"	d
AR9280_PHY_CH1_MINCCA_PWR	ath9k/ar9002_phy.h	572;"	d
AR9280_PHY_CH1_MINCCA_PWR_S	ath9k/ar9002_phy.h	573;"	d
AR9280_PHY_CURRENT_RSSI	ath9k/ar9002_phy.h	386;"	d
AR9280_PHY_EXT_MINCCA_PWR	ath9k/ar9002_phy.h	341;"	d
AR9280_PHY_EXT_MINCCA_PWR_S	ath9k/ar9002_phy.h	342;"	d
AR9280_PHY_MINCCA_PWR	ath9k/ar9002_phy.h	134;"	d
AR9280_PHY_MINCCA_PWR	ath9k/ar9003_phy.h	393;"	d
AR9280_PHY_MINCCA_PWR_S	ath9k/ar9002_phy.h	135;"	d
AR9280_PHY_MINCCA_PWR_S	ath9k/ar9003_phy.h	394;"	d
AR9280_PHY_RXGAIN_TXRX_ATTEN	ath9k/ar9002_phy.h	100;"	d
AR9280_PHY_RXGAIN_TXRX_ATTEN	ath9k/ar9003_phy.h	377;"	d
AR9280_PHY_RXGAIN_TXRX_ATTEN_S	ath9k/ar9002_phy.h	101;"	d
AR9280_PHY_RXGAIN_TXRX_ATTEN_S	ath9k/ar9003_phy.h	378;"	d
AR9280_PHY_RXGAIN_TXRX_MARGIN	ath9k/ar9002_phy.h	102;"	d
AR9280_PHY_RXGAIN_TXRX_MARGIN	ath9k/ar9003_phy.h	379;"	d
AR9280_PHY_RXGAIN_TXRX_MARGIN_S	ath9k/ar9002_phy.h	103;"	d
AR9280_PHY_RXGAIN_TXRX_MARGIN_S	ath9k/ar9003_phy.h	380;"	d
AR9280_TX_GAIN_TABLE_SIZE	ath9k/eeprom.h	174;"	d
AR9280_USB	ath9k/reg.h	/^	AR9280_USB = 1, \/* AR7010 + AR9280, UB94 *\/$/;"	e	enum:ath_usb_dev
AR9280_WA_DEFAULT	ath9k/reg.h	709;"	d
AR9285_AN_RF2G1	ath9k/reg.h	1356;"	d
AR9285_AN_RF2G1_ENPACAL	ath9k/reg.h	1357;"	d
AR9285_AN_RF2G1_ENPACAL_S	ath9k/reg.h	1358;"	d
AR9285_AN_RF2G1_PDPADRV1	ath9k/reg.h	1359;"	d
AR9285_AN_RF2G1_PDPADRV1_S	ath9k/reg.h	1360;"	d
AR9285_AN_RF2G1_PDPADRV2	ath9k/reg.h	1361;"	d
AR9285_AN_RF2G1_PDPADRV2_S	ath9k/reg.h	1362;"	d
AR9285_AN_RF2G1_PDPAOUT	ath9k/reg.h	1363;"	d
AR9285_AN_RF2G1_PDPAOUT_S	ath9k/reg.h	1364;"	d
AR9285_AN_RF2G2	ath9k/reg.h	1367;"	d
AR9285_AN_RF2G2_OFFCAL	ath9k/reg.h	1368;"	d
AR9285_AN_RF2G2_OFFCAL_S	ath9k/reg.h	1369;"	d
AR9285_AN_RF2G3	ath9k/reg.h	1371;"	d
AR9285_AN_RF2G3_DB1_0	ath9k/reg.h	1385;"	d
AR9285_AN_RF2G3_DB1_0_S	ath9k/reg.h	1386;"	d
AR9285_AN_RF2G3_DB1_1	ath9k/reg.h	1387;"	d
AR9285_AN_RF2G3_DB1_1_S	ath9k/reg.h	1388;"	d
AR9285_AN_RF2G3_DB1_2	ath9k/reg.h	1389;"	d
AR9285_AN_RF2G3_DB1_2_S	ath9k/reg.h	1390;"	d
AR9285_AN_RF2G3_OB_0	ath9k/reg.h	1374;"	d
AR9285_AN_RF2G3_OB_0_S	ath9k/reg.h	1375;"	d
AR9285_AN_RF2G3_OB_1	ath9k/reg.h	1376;"	d
AR9285_AN_RF2G3_OB_1_S	ath9k/reg.h	1377;"	d
AR9285_AN_RF2G3_OB_2	ath9k/reg.h	1378;"	d
AR9285_AN_RF2G3_OB_2_S	ath9k/reg.h	1379;"	d
AR9285_AN_RF2G3_OB_3	ath9k/reg.h	1380;"	d
AR9285_AN_RF2G3_OB_3_S	ath9k/reg.h	1381;"	d
AR9285_AN_RF2G3_OB_4	ath9k/reg.h	1382;"	d
AR9285_AN_RF2G3_OB_4_S	ath9k/reg.h	1383;"	d
AR9285_AN_RF2G3_PDVCCOMP	ath9k/reg.h	1372;"	d
AR9285_AN_RF2G3_PDVCCOMP_S	ath9k/reg.h	1373;"	d
AR9285_AN_RF2G4	ath9k/reg.h	1391;"	d
AR9285_AN_RF2G4_DB1_3	ath9k/reg.h	1392;"	d
AR9285_AN_RF2G4_DB1_3_S	ath9k/reg.h	1393;"	d
AR9285_AN_RF2G4_DB1_4	ath9k/reg.h	1394;"	d
AR9285_AN_RF2G4_DB1_4_S	ath9k/reg.h	1395;"	d
AR9285_AN_RF2G4_DB2_0	ath9k/reg.h	1397;"	d
AR9285_AN_RF2G4_DB2_0_S	ath9k/reg.h	1398;"	d
AR9285_AN_RF2G4_DB2_1	ath9k/reg.h	1399;"	d
AR9285_AN_RF2G4_DB2_1_S	ath9k/reg.h	1400;"	d
AR9285_AN_RF2G4_DB2_2	ath9k/reg.h	1401;"	d
AR9285_AN_RF2G4_DB2_2_S	ath9k/reg.h	1402;"	d
AR9285_AN_RF2G4_DB2_3	ath9k/reg.h	1403;"	d
AR9285_AN_RF2G4_DB2_3_S	ath9k/reg.h	1404;"	d
AR9285_AN_RF2G4_DB2_4	ath9k/reg.h	1405;"	d
AR9285_AN_RF2G4_DB2_4_S	ath9k/reg.h	1406;"	d
AR9285_AN_RF2G6	ath9k/reg.h	1432;"	d
AR9285_AN_RF2G6_CCOMP	ath9k/reg.h	1433;"	d
AR9285_AN_RF2G6_CCOMP_S	ath9k/reg.h	1434;"	d
AR9285_AN_RF2G6_OFFS	ath9k/reg.h	1435;"	d
AR9285_AN_RF2G6_OFFS_S	ath9k/reg.h	1436;"	d
AR9285_AN_RF2G7	ath9k/reg.h	1441;"	d
AR9285_AN_RF2G7_PADRVGN2TAB0	ath9k/reg.h	1444;"	d
AR9285_AN_RF2G7_PADRVGN2TAB0_S	ath9k/reg.h	1445;"	d
AR9285_AN_RF2G7_PWDDB	ath9k/reg.h	1442;"	d
AR9285_AN_RF2G7_PWDDB_S	ath9k/reg.h	1443;"	d
AR9285_AN_RF2G8	ath9k/reg.h	1447;"	d
AR9285_AN_RF2G8_PADRVGN2TAB0	ath9k/reg.h	1448;"	d
AR9285_AN_RF2G8_PADRVGN2TAB0_S	ath9k/reg.h	1449;"	d
AR9285_AN_RF2G9	ath9k/reg.h	1452;"	d
AR9285_AN_RXTXBB1	ath9k/reg.h	1453;"	d
AR9285_AN_RXTXBB1_PDDACIF	ath9k/reg.h	1458;"	d
AR9285_AN_RXTXBB1_PDDACIF_S	ath9k/reg.h	1459;"	d
AR9285_AN_RXTXBB1_PDRXTXBB1	ath9k/reg.h	1454;"	d
AR9285_AN_RXTXBB1_PDRXTXBB1_S	ath9k/reg.h	1455;"	d
AR9285_AN_RXTXBB1_PDV2I	ath9k/reg.h	1456;"	d
AR9285_AN_RXTXBB1_PDV2I_S	ath9k/reg.h	1457;"	d
AR9285_AN_RXTXBB1_SPARE9	ath9k/reg.h	1460;"	d
AR9285_AN_RXTXBB1_SPARE9_S	ath9k/reg.h	1461;"	d
AR9285_AN_TOP2	ath9k/reg.h	1463;"	d
AR9285_AN_TOP3	ath9k/reg.h	1465;"	d
AR9285_AN_TOP3_PWDDAC	ath9k/reg.h	1468;"	d
AR9285_AN_TOP3_PWDDAC_S	ath9k/reg.h	1469;"	d
AR9285_AN_TOP3_XPABIAS_LVL	ath9k/reg.h	1466;"	d
AR9285_AN_TOP3_XPABIAS_LVL_S	ath9k/reg.h	1467;"	d
AR9285_AN_TOP4	ath9k/reg.h	1471;"	d
AR9285_AN_TOP4_DEFAULT	ath9k/reg.h	1472;"	d
AR9285_CLCAL_REDO_THRESH	ath9k/ar9002_calib.c	21;"	d	file:
AR9285_DEVID_PCIE	ath9k/hw.h	42;"	d
AR9285_GPIO_IN_VAL	ath9k/reg.h	1069;"	d
AR9285_GPIO_IN_VAL_S	ath9k/reg.h	1070;"	d
AR9285_NUM_GPIO	ath9k/reg.h	1058;"	d
AR9285_RDEXT_DEFAULT	ath9k/eeprom.h	95;"	d
AR9285_RF2G5	ath9k/reg.h	1408;"	d
AR9285_RF2G5_IC50TX	ath9k/reg.h	1409;"	d
AR9285_RF2G5_IC50TX_CLEAR	ath9k/reg.h	1412;"	d
AR9285_RF2G5_IC50TX_CLEAR_S	ath9k/reg.h	1413;"	d
AR9285_RF2G5_IC50TX_SET	ath9k/reg.h	1410;"	d
AR9285_RF2G5_IC50TX_XE_SET	ath9k/reg.h	1411;"	d
AR9285_WA_DEFAULT	ath9k/reg.h	708;"	d
AR9287_ANT_16S	ath9k/eeprom.h	197;"	d
AR9287_AN_RF2G3_CH0	ath9k/reg.h	1474;"	d
AR9287_AN_RF2G3_CH1	ath9k/reg.h	1475;"	d
AR9287_AN_RF2G3_DB1	ath9k/reg.h	1476;"	d
AR9287_AN_RF2G3_DB1_S	ath9k/reg.h	1477;"	d
AR9287_AN_RF2G3_DB2	ath9k/reg.h	1478;"	d
AR9287_AN_RF2G3_DB2_S	ath9k/reg.h	1479;"	d
AR9287_AN_RF2G3_OB_CCK	ath9k/reg.h	1480;"	d
AR9287_AN_RF2G3_OB_CCK_S	ath9k/reg.h	1481;"	d
AR9287_AN_RF2G3_OB_PAL_OFF	ath9k/reg.h	1486;"	d
AR9287_AN_RF2G3_OB_PAL_OFF_S	ath9k/reg.h	1487;"	d
AR9287_AN_RF2G3_OB_PSK	ath9k/reg.h	1482;"	d
AR9287_AN_RF2G3_OB_PSK_S	ath9k/reg.h	1483;"	d
AR9287_AN_RF2G3_OB_QAM	ath9k/reg.h	1484;"	d
AR9287_AN_RF2G3_OB_QAM_S	ath9k/reg.h	1485;"	d
AR9287_AN_TOP2	ath9k/reg.h	1497;"	d
AR9287_AN_TOP2_XPABIAS_LVL	ath9k/reg.h	1498;"	d
AR9287_AN_TOP2_XPABIAS_LVL_S	ath9k/reg.h	1499;"	d
AR9287_AN_TXPC0	ath9k/reg.h	1489;"	d
AR9287_AN_TXPC0_TXPCMODE	ath9k/reg.h	1490;"	d
AR9287_AN_TXPC0_TXPCMODE_ATBTEST	ath9k/reg.h	1495;"	d
AR9287_AN_TXPC0_TXPCMODE_NORMAL	ath9k/reg.h	1492;"	d
AR9287_AN_TXPC0_TXPCMODE_S	ath9k/reg.h	1491;"	d
AR9287_AN_TXPC0_TXPCMODE_TEMPSENSE	ath9k/reg.h	1494;"	d
AR9287_AN_TXPC0_TXPCMODE_TEST	ath9k/reg.h	1493;"	d
AR9287_CHECKSUM_LOCATION	ath9k/eeprom.h	203;"	d
AR9287_DATA_SZ	ath9k/eeprom.h	199;"	d
AR9287_DEVID_PCI	ath9k/hw.h	44;"	d
AR9287_DEVID_PCIE	ath9k/hw.h	45;"	d
AR9287_EEPMISC_BIG_ENDIAN	ath9k/eeprom.h	194;"	d
AR9287_EEPMISC_WOW	ath9k/eeprom.h	195;"	d
AR9287_EEP_MINOR_VER	ath9k/eeprom.h	181;"	d
AR9287_EEP_MINOR_VER_1	ath9k/eeprom.h	178;"	d
AR9287_EEP_MINOR_VER_2	ath9k/eeprom.h	179;"	d
AR9287_EEP_MINOR_VER_3	ath9k/eeprom.h	180;"	d
AR9287_EEP_MINOR_VER_b	ath9k/eeprom.h	182;"	d
AR9287_EEP_NO_BACK_VER	ath9k/eeprom.h	183;"	d
AR9287_EEP_START_LOC	ath9k/eeprom.h	185;"	d
AR9287_EEP_VER	ath9k/eeprom.h	176;"	d
AR9287_EEP_VER_MINOR_MASK	ath9k/eeprom.h	177;"	d
AR9287_GPIO_IN_VAL	ath9k/reg.h	1071;"	d
AR9287_GPIO_IN_VAL_S	ath9k/reg.h	1072;"	d
AR9287_HTC_EEP_START_LOC	ath9k/eeprom.h	186;"	d
AR9287_MAX_CHAINS	ath9k/eeprom.h	196;"	d
AR9287_NUM_2G_20_TARGET_POWERS	ath9k/eeprom.h	189;"	d
AR9287_NUM_2G_40_TARGET_POWERS	ath9k/eeprom.h	190;"	d
AR9287_NUM_2G_CAL_PIERS	ath9k/eeprom.h	187;"	d
AR9287_NUM_2G_CCK_TARGET_POWERS	ath9k/eeprom.h	188;"	d
AR9287_NUM_BAND_EDGES	ath9k/eeprom.h	192;"	d
AR9287_NUM_CTLS	ath9k/eeprom.h	191;"	d
AR9287_NUM_GPIO	ath9k/reg.h	1059;"	d
AR9287_PD_GAIN_ICEPTS	ath9k/eeprom.h	193;"	d
AR9287_PWR_TABLE_OFFSET_DB	ath9k/eeprom.h	201;"	d
AR9287_USB	ath9k/reg.h	/^	AR9287_USB = 2, \/* AR7010 + AR9287, UB95 *\/$/;"	e	enum:ath_usb_dev
AR928X_GPIO_IN_VAL	ath9k/reg.h	1067;"	d
AR928X_GPIO_IN_VAL_S	ath9k/reg.h	1068;"	d
AR928X_NUM_GPIO	ath9k/reg.h	1057;"	d
AR9300_ANT_16S	ath9k/ar9003_eeprom.h	46;"	d
AR9300_BASE_ADDR	ath9k/ar9003_eeprom.h	68;"	d
AR9300_BASE_ADDR_4K	ath9k/ar9003_eeprom.h	67;"	d
AR9300_BASE_ADDR_512	ath9k/ar9003_eeprom.h	69;"	d
AR9300_BT_WGHT	ath9k/reg.h	1792;"	d
AR9300_CUSTOMER_DATA_SIZE	ath9k/ar9003_eeprom.h	43;"	d
AR9300_DEVID_AR9330	ath9k/hw.h	51;"	d
AR9300_DEVID_AR9340	ath9k/hw.h	47;"	d
AR9300_DEVID_AR9462	ath9k/hw.h	50;"	d
AR9300_DEVID_AR9485_PCIE	ath9k/hw.h	48;"	d
AR9300_DEVID_AR9565	ath9k/hw.h	54;"	d
AR9300_DEVID_AR9580	ath9k/hw.h	49;"	d
AR9300_DEVID_PCIE	ath9k/hw.h	46;"	d
AR9300_DEVID_QCA955X	ath9k/hw.h	52;"	d
AR9300_EEPMISC_BIG_ENDIAN	ath9k/ar9003_eeprom.h	41;"	d
AR9300_EEPMISC_WOW	ath9k/ar9003_eeprom.h	42;"	d
AR9300_EEPROM_SIZE	ath9k/ar9003_eeprom.h	65;"	d
AR9300_EEP_MINOR_VER	ath9k/ar9003_eeprom.h	25;"	d
AR9300_EEP_MINOR_VER_1	ath9k/ar9003_eeprom.h	24;"	d
AR9300_EEP_START_LOC	ath9k/ar9003_eeprom.h	28;"	d
AR9300_EEP_VER	ath9k/ar9003_eeprom.h	22;"	d
AR9300_EEP_VER_MINOR_MASK	ath9k/ar9003_eeprom.h	23;"	d
AR9300_EXT_LNA_CTL_GPIO_AR9485	ath9k/ar9003_phy.h	354;"	d
AR9300_FUTURE_MODAL_SZ	ath9k/ar9003_eeprom.h	47;"	d
AR9300_GPIO_IN_VAL	ath9k/reg.h	1079;"	d
AR9300_GPIO_IN_VAL_S	ath9k/reg.h	1080;"	d
AR9300_MAX_CHAINS	ath9k/ar9003_eeprom.h	45;"	d
AR9300_MAX_CHAINS	ath9k/eeprom.h	152;"	d
AR9300_NUM_2G_20_TARGET_POWERS	ath9k/ar9003_eeprom.h	34;"	d
AR9300_NUM_2G_40_TARGET_POWERS	ath9k/ar9003_eeprom.h	35;"	d
AR9300_NUM_2G_CAL_PIERS	ath9k/ar9003_eeprom.h	30;"	d
AR9300_NUM_2G_CCK_TARGET_POWERS	ath9k/ar9003_eeprom.h	33;"	d
AR9300_NUM_5G_20_TARGET_POWERS	ath9k/ar9003_eeprom.h	31;"	d
AR9300_NUM_5G_40_TARGET_POWERS	ath9k/ar9003_eeprom.h	32;"	d
AR9300_NUM_5G_CAL_PIERS	ath9k/ar9003_eeprom.h	29;"	d
AR9300_NUM_BAND_EDGES_2G	ath9k/ar9003_eeprom.h	40;"	d
AR9300_NUM_BAND_EDGES_5G	ath9k/ar9003_eeprom.h	39;"	d
AR9300_NUM_BT_WEIGHTS	ath9k/btcoex.h	45;"	d
AR9300_NUM_CTLS_2G	ath9k/ar9003_eeprom.h	38;"	d
AR9300_NUM_CTLS_5G	ath9k/ar9003_eeprom.h	37;"	d
AR9300_NUM_GPIO	ath9k/reg.h	1061;"	d
AR9300_NUM_WLAN_WEIGHTS	ath9k/btcoex.h	46;"	d
AR9300_OTP_BASE	ath9k/ar9003_eeprom.h	71;"	d
AR9300_OTP_READ_DATA	ath9k/ar9003_eeprom.h	79;"	d
AR9300_OTP_STATUS	ath9k/ar9003_eeprom.h	73;"	d
AR9300_OTP_STATUS_ACCESS_BUSY	ath9k/ar9003_eeprom.h	77;"	d
AR9300_OTP_STATUS_SM_BUSY	ath9k/ar9003_eeprom.h	78;"	d
AR9300_OTP_STATUS_TYPE	ath9k/ar9003_eeprom.h	75;"	d
AR9300_OTP_STATUS_VALID	ath9k/ar9003_eeprom.h	76;"	d
AR9300_PAPRD_RATE_MASK	ath9k/ar9003_eeprom.h	49;"	d
AR9300_PAPRD_SCALE_1	ath9k/ar9003_eeprom.h	50;"	d
AR9300_PAPRD_SCALE_1_S	ath9k/ar9003_eeprom.h	51;"	d
AR9300_PAPRD_SCALE_2	ath9k/ar9003_eeprom.h	52;"	d
AR9300_PAPRD_SCALE_2_S	ath9k/ar9003_eeprom.h	53;"	d
AR9300_PWR_TABLE_OFFSET	ath9k/ar9003_eeprom.h	62;"	d
AR9300_SM_BASE	ath9k/reg.h	2086;"	d
AR9340_INTR_SYNC_LOCAL_TIMEOUT	ath9k/reg.h	/^	AR9340_INTR_SYNC_LOCAL_TIMEOUT = 0x00000010,$/;"	e	enum:__anon1
AR9485_DEVID_AR1111	ath9k/hw.h	53;"	d
AR_2040	ath9k/mac.h	533;"	d
AR_2040_0	ath9k/mac.h	422;"	d
AR_2040_1	ath9k/mac.h	426;"	d
AR_2040_2	ath9k/mac.h	430;"	d
AR_2040_3	ath9k/mac.h	434;"	d
AR_2040_JOINED_RX_CLEAR	ath9k/reg.h	1883;"	d
AR_2040_MODE	ath9k/reg.h	1882;"	d
AR_9285_PCU_TXBUF_CTRL_USABLE_SIZE	ath9k/reg.h	1893;"	d
AR_9340_PCU_TXBUF_CTRL_USABLE_SIZE	ath9k/reg.h	1894;"	d
AR_ACK_FAIL	ath9k/reg.h	1655;"	d
AR_ADHOC_MCAST_KEYID_ENABLE	ath9k/reg.h	2074;"	d
AR_AES_MUTE_MASK0	ath9k/reg.h	1609;"	d
AR_AES_MUTE_MASK0	ath9k/reg.h	1919;"	d
AR_AES_MUTE_MASK0_FC	ath9k/reg.h	1610;"	d
AR_AES_MUTE_MASK0_FC	ath9k/reg.h	1920;"	d
AR_AES_MUTE_MASK0_QOS	ath9k/reg.h	1611;"	d
AR_AES_MUTE_MASK0_QOS	ath9k/reg.h	1921;"	d
AR_AES_MUTE_MASK0_QOS_S	ath9k/reg.h	1612;"	d
AR_AES_MUTE_MASK0_QOS_S	ath9k/reg.h	1922;"	d
AR_AES_MUTE_MASK1	ath9k/reg.h	1614;"	d
AR_AES_MUTE_MASK1	ath9k/reg.h	1924;"	d
AR_AES_MUTE_MASK1_FC_MGMT	ath9k/reg.h	1616;"	d
AR_AES_MUTE_MASK1_FC_MGMT	ath9k/reg.h	1927;"	d
AR_AES_MUTE_MASK1_FC_MGMT_S	ath9k/reg.h	1617;"	d
AR_AES_MUTE_MASK1_FC_MGMT_S	ath9k/reg.h	1928;"	d
AR_AES_MUTE_MASK1_SEQ	ath9k/reg.h	1615;"	d
AR_AES_MUTE_MASK1_SEQ	ath9k/reg.h	1925;"	d
AR_AES_MUTE_MASK1_SEQ_S	ath9k/reg.h	1926;"	d
AR_AGC1_BASE	ath9k/ar9003_phy.h	927;"	d
AR_AGC2_BASE	ath9k/ar9003_phy.h	1005;"	d
AR_AGC3_BASE	ath9k/ar9003_phy.h	1042;"	d
AR_AGC_BASE	ath9k/ar9003_phy.h	261;"	d
AR_AGG_WEP_ENABLE	ath9k/reg.h	2080;"	d
AR_AGG_WEP_ENABLE_FIX	ath9k/reg.h	2073;"	d
AR_AHB_BUF_WR_EN	ath9k/reg.h	959;"	d
AR_AHB_CACHELINE_RD_EN	ath9k/reg.h	961;"	d
AR_AHB_CUSTOM_BURST_ASYNC_FIFO_VAL	ath9k/reg.h	968;"	d
AR_AHB_CUSTOM_BURST_EN	ath9k/reg.h	966;"	d
AR_AHB_CUSTOM_BURST_EN_S	ath9k/reg.h	967;"	d
AR_AHB_EXACT_RD_EN	ath9k/reg.h	960;"	d
AR_AHB_EXACT_WR_EN	ath9k/reg.h	958;"	d
AR_AHB_MODE	ath9k/reg.h	957;"	d
AR_AHB_PAGE_SIZE_1K	ath9k/reg.h	963;"	d
AR_AHB_PAGE_SIZE_2K	ath9k/reg.h	964;"	d
AR_AHB_PAGE_SIZE_4K	ath9k/reg.h	965;"	d
AR_AHB_PREFETCH_RD_EN	ath9k/reg.h	962;"	d
AR_ANT_DIV_CTRL_ALL	ath9k/ar9003_phy.h	278;"	d
AR_ANT_DIV_CTRL_ALL_S	ath9k/ar9003_phy.h	279;"	d
AR_ANT_DIV_ENABLE	ath9k/ar9003_phy.h	280;"	d
AR_ANT_DIV_ENABLE_S	ath9k/ar9003_phy.h	281;"	d
AR_AN_RF2G1_CH0	ath9k/reg.h	1316;"	d
AR_AN_RF2G1_CH0_DB	ath9k/reg.h	1319;"	d
AR_AN_RF2G1_CH0_DB_S	ath9k/reg.h	1320;"	d
AR_AN_RF2G1_CH0_OB	ath9k/reg.h	1317;"	d
AR_AN_RF2G1_CH0_OB_S	ath9k/reg.h	1318;"	d
AR_AN_RF2G1_CH1	ath9k/reg.h	1328;"	d
AR_AN_RF2G1_CH1_DB	ath9k/reg.h	1331;"	d
AR_AN_RF2G1_CH1_DB_S	ath9k/reg.h	1332;"	d
AR_AN_RF2G1_CH1_OB	ath9k/reg.h	1329;"	d
AR_AN_RF2G1_CH1_OB_S	ath9k/reg.h	1330;"	d
AR_AN_RF5G1_CH0	ath9k/reg.h	1322;"	d
AR_AN_RF5G1_CH0_DB5	ath9k/reg.h	1325;"	d
AR_AN_RF5G1_CH0_DB5_S	ath9k/reg.h	1326;"	d
AR_AN_RF5G1_CH0_OB5	ath9k/reg.h	1323;"	d
AR_AN_RF5G1_CH0_OB5_S	ath9k/reg.h	1324;"	d
AR_AN_RF5G1_CH1	ath9k/reg.h	1334;"	d
AR_AN_RF5G1_CH1_DB5	ath9k/reg.h	1337;"	d
AR_AN_RF5G1_CH1_DB5_S	ath9k/reg.h	1338;"	d
AR_AN_RF5G1_CH1_OB5	ath9k/reg.h	1335;"	d
AR_AN_RF5G1_CH1_OB5_S	ath9k/reg.h	1336;"	d
AR_AN_SYNTH9	ath9k/reg.h	1352;"	d
AR_AN_SYNTH9_REFDIVA	ath9k/reg.h	1353;"	d
AR_AN_SYNTH9_REFDIVA_S	ath9k/reg.h	1354;"	d
AR_AN_TOP1	ath9k/reg.h	1340;"	d
AR_AN_TOP1_DACIPMODE	ath9k/reg.h	1341;"	d
AR_AN_TOP1_DACIPMODE_S	ath9k/reg.h	1342;"	d
AR_AN_TOP2	ath9k/reg.h	1344;"	d
AR_AN_TOP2_LOCALBIAS	ath9k/reg.h	1347;"	d
AR_AN_TOP2_LOCALBIAS_S	ath9k/reg.h	1348;"	d
AR_AN_TOP2_PWDCLKIND	ath9k/reg.h	1349;"	d
AR_AN_TOP2_PWDCLKIND_S	ath9k/reg.h	1350;"	d
AR_AN_TOP2_XPABIAS_LVL	ath9k/reg.h	1345;"	d
AR_AN_TOP2_XPABIAS_LVL_S	ath9k/reg.h	1346;"	d
AR_AggrLen	ath9k/mac.h	412;"	d
AR_AggrLen_S	ath9k/mac.h	413;"	d
AR_BASE_FREQ_2GHZ	ath9k/hw.h	305;"	d
AR_BASE_FREQ_5GHZ	ath9k/hw.h	306;"	d
AR_BBB_BASE	ath9k/ar9003_phy.h	256;"	d
AR_BCN_RSSI_AVE	ath9k/reg.h	1530;"	d
AR_BCN_RSSI_AVE_MASK	ath9k/reg.h	1531;"	d
AR_BEACON_CNT	ath9k/reg.h	1657;"	d
AR_BEACON_PERIOD	ath9k/reg.h	1837;"	d
AR_BSSMSKL	reg.h	34;"	d
AR_BSSMSKU	reg.h	35;"	d
AR_BSS_ID0	ath9k/reg.h	1524;"	d
AR_BSS_ID1	ath9k/reg.h	1525;"	d
AR_BSS_ID1_AID	ath9k/reg.h	1527;"	d
AR_BSS_ID1_AID_S	ath9k/reg.h	1528;"	d
AR_BSS_ID1_U16	ath9k/reg.h	1526;"	d
AR_BTCOEX_BT_WGHT	ath9k/reg.h	1782;"	d
AR_BTCOEX_BT_WGHT_S	ath9k/reg.h	1783;"	d
AR_BTCOEX_CTRL	ath9k/reg.h	2286;"	d
AR_BTCOEX_CTRL2	ath9k/reg.h	2326;"	d
AR_BTCOEX_CTRL2_DESC_BASED_TXPWR_ENABLE	ath9k/reg.h	2337;"	d
AR_BTCOEX_CTRL2_DESC_BASED_TXPWR_ENABLE_S	ath9k/reg.h	2338;"	d
AR_BTCOEX_CTRL2_GPIO_OBS_SEL	ath9k/reg.h	2333;"	d
AR_BTCOEX_CTRL2_GPIO_OBS_SEL_S	ath9k/reg.h	2334;"	d
AR_BTCOEX_CTRL2_MAC_BB_OBS_SEL	ath9k/reg.h	2335;"	d
AR_BTCOEX_CTRL2_MAC_BB_OBS_SEL_S	ath9k/reg.h	2336;"	d
AR_BTCOEX_CTRL2_RX_DEWEIGHT	ath9k/reg.h	2331;"	d
AR_BTCOEX_CTRL2_RX_DEWEIGHT_S	ath9k/reg.h	2332;"	d
AR_BTCOEX_CTRL2_TXPWR_THRESH	ath9k/reg.h	2327;"	d
AR_BTCOEX_CTRL2_TXPWR_THRESH_S	ath9k/reg.h	2328;"	d
AR_BTCOEX_CTRL2_TX_CHAIN_MASK	ath9k/reg.h	2329;"	d
AR_BTCOEX_CTRL2_TX_CHAIN_MASK_S	ath9k/reg.h	2330;"	d
AR_BTCOEX_CTRL3	ath9k/reg.h	2363;"	d
AR_BTCOEX_CTRL3_CONT_INFO_TIMEOUT	ath9k/reg.h	2364;"	d
AR_BTCOEX_CTRL3_CONT_INFO_TIMEOUT_S	ath9k/reg.h	2365;"	d
AR_BTCOEX_CTRL_1_CHAIN_ACK	ath9k/reg.h	2309;"	d
AR_BTCOEX_CTRL_1_CHAIN_ACK_S	ath9k/reg.h	2310;"	d
AR_BTCOEX_CTRL_1_CHAIN_BCN	ath9k/reg.h	2307;"	d
AR_BTCOEX_CTRL_1_CHAIN_BCN_S	ath9k/reg.h	2308;"	d
AR_BTCOEX_CTRL_AGGR_THRESH	ath9k/reg.h	2305;"	d
AR_BTCOEX_CTRL_AGGR_THRESH_S	ath9k/reg.h	2306;"	d
AR_BTCOEX_CTRL_AR9462_MODE	ath9k/reg.h	2287;"	d
AR_BTCOEX_CTRL_AR9462_MODE_S	ath9k/reg.h	2288;"	d
AR_BTCOEX_CTRL_BT_OWN_SPDT_CTRL	ath9k/reg.h	2342;"	d
AR_BTCOEX_CTRL_BT_OWN_SPDT_CTRL_S	ath9k/reg.h	2343;"	d
AR_BTCOEX_CTRL_LNA_SHARED	ath9k/reg.h	2293;"	d
AR_BTCOEX_CTRL_LNA_SHARED_S	ath9k/reg.h	2294;"	d
AR_BTCOEX_CTRL_MCI_MODE_EN	ath9k/reg.h	2291;"	d
AR_BTCOEX_CTRL_MCI_MODE_EN_S	ath9k/reg.h	2292;"	d
AR_BTCOEX_CTRL_NUM_ANTENNAS	ath9k/reg.h	2301;"	d
AR_BTCOEX_CTRL_NUM_ANTENNAS_S	ath9k/reg.h	2302;"	d
AR_BTCOEX_CTRL_ONE_STEP_LOOK_AHEAD_EN	ath9k/reg.h	2297;"	d
AR_BTCOEX_CTRL_ONE_STEP_LOOK_AHEAD_EN_S	ath9k/reg.h	2298;"	d
AR_BTCOEX_CTRL_PA_SHARED	ath9k/reg.h	2295;"	d
AR_BTCOEX_CTRL_PA_SHARED_S	ath9k/reg.h	2296;"	d
AR_BTCOEX_CTRL_REDUCE_TXPWR	ath9k/reg.h	2313;"	d
AR_BTCOEX_CTRL_REDUCE_TXPWR_S	ath9k/reg.h	2314;"	d
AR_BTCOEX_CTRL_RX_CHAIN_MASK	ath9k/reg.h	2303;"	d
AR_BTCOEX_CTRL_RX_CHAIN_MASK_S	ath9k/reg.h	2304;"	d
AR_BTCOEX_CTRL_SPDT_ENABLE	ath9k/reg.h	2340;"	d
AR_BTCOEX_CTRL_SPDT_ENABLE_10	ath9k/reg.h	2315;"	d
AR_BTCOEX_CTRL_SPDT_ENABLE_10_S	ath9k/reg.h	2316;"	d
AR_BTCOEX_CTRL_SPDT_ENABLE_S	ath9k/reg.h	2341;"	d
AR_BTCOEX_CTRL_SPDT_POLARITY	ath9k/reg.h	2317;"	d
AR_BTCOEX_CTRL_SPDT_POLARITY_S	ath9k/reg.h	2318;"	d
AR_BTCOEX_CTRL_TIME_TO_NEXT_BT_THRESH_EN	ath9k/reg.h	2299;"	d
AR_BTCOEX_CTRL_TIME_TO_NEXT_BT_THRESH_EN_S	ath9k/reg.h	2300;"	d
AR_BTCOEX_CTRL_USE_LATCHED_BT_ANT	ath9k/reg.h	2344;"	d
AR_BTCOEX_CTRL_USE_LATCHED_BT_ANT_S	ath9k/reg.h	2345;"	d
AR_BTCOEX_CTRL_WAIT_BA_MARGIN	ath9k/reg.h	2311;"	d
AR_BTCOEX_CTRL_WAIT_BA_MARGIN_S	ath9k/reg.h	2312;"	d
AR_BTCOEX_CTRL_WBTIMER_EN	ath9k/reg.h	2289;"	d
AR_BTCOEX_CTRL_WBTIMER_EN_S	ath9k/reg.h	2290;"	d
AR_BTCOEX_DBG	ath9k/reg.h	2353;"	d
AR_BTCOEX_MAX_RFGAIN	ath9k/reg.h	2352;"	d
AR_BTCOEX_MAX_TXPWR	ath9k/reg.h	2320;"	d
AR_BTCOEX_RC	ath9k/reg.h	2351;"	d
AR_BTCOEX_RFGAIN_CTRL	ath9k/reg.h	2322;"	d
AR_BTCOEX_WBTIMER	ath9k/reg.h	2284;"	d
AR_BTCOEX_WL_LNA	ath9k/reg.h	2321;"	d
AR_BTCOEX_WL_LNADIV	ath9k/ar9003_phy.h	1263;"	d
AR_BTCOEX_WL_LNADIV_ALLOWED_TX_ANTDIV_WL_TX_REQ	ath9k/ar9003_phy.h	1274;"	d
AR_BTCOEX_WL_LNADIV_ALLOWED_TX_ANTDIV_WL_TX_REQ_S	ath9k/ar9003_phy.h	1275;"	d
AR_BTCOEX_WL_LNADIV_BT_INACTIVE_THRESHOLD	ath9k/ar9003_phy.h	1280;"	d
AR_BTCOEX_WL_LNADIV_BT_INACTIVE_THRESHOLD_S	ath9k/ar9003_phy.h	1281;"	d
AR_BTCOEX_WL_LNADIV_CONTINUOUS_BT_ACTIVE_PROTECT	ath9k/ar9003_phy.h	1278;"	d
AR_BTCOEX_WL_LNADIV_CONTINUOUS_BT_ACTIVE_PROTECT_S	ath9k/ar9003_phy.h	1279;"	d
AR_BTCOEX_WL_LNADIV_DISABLE_TX_ANTDIV_ENABLE	ath9k/ar9003_phy.h	1276;"	d
AR_BTCOEX_WL_LNADIV_DISABLE_TX_ANTDIV_ENABLE_S	ath9k/ar9003_phy.h	1277;"	d
AR_BTCOEX_WL_LNADIV_DPDT_IGNORE_PRIORITY	ath9k/ar9003_phy.h	1266;"	d
AR_BTCOEX_WL_LNADIV_DPDT_IGNORE_PRIORITY_S	ath9k/ar9003_phy.h	1267;"	d
AR_BTCOEX_WL_LNADIV_FORCE_ON	ath9k/ar9003_phy.h	1268;"	d
AR_BTCOEX_WL_LNADIV_FORCE_ON_S	ath9k/ar9003_phy.h	1269;"	d
AR_BTCOEX_WL_LNADIV_MODE	ath9k/ar9003_phy.h	1272;"	d
AR_BTCOEX_WL_LNADIV_MODE_OPTION	ath9k/ar9003_phy.h	1270;"	d
AR_BTCOEX_WL_LNADIV_MODE_OPTION_S	ath9k/ar9003_phy.h	1271;"	d
AR_BTCOEX_WL_LNADIV_MODE_S	ath9k/ar9003_phy.h	1273;"	d
AR_BTCOEX_WL_LNADIV_PREDICTED_PERIOD	ath9k/ar9003_phy.h	1264;"	d
AR_BTCOEX_WL_LNADIV_PREDICTED_PERIOD_S	ath9k/ar9003_phy.h	1265;"	d
AR_BTCOEX_WL_LNA_TIMEOUT	ath9k/reg.h	2323;"	d
AR_BTCOEX_WL_LNA_TIMEOUT_S	ath9k/reg.h	2324;"	d
AR_BTCOEX_WL_WGHT	ath9k/reg.h	1784;"	d
AR_BTCOEX_WL_WGHT_S	ath9k/reg.h	1785;"	d
AR_BT_BCN_MISS_CNT	ath9k/reg.h	1797;"	d
AR_BT_BCN_MISS_CNT_S	ath9k/reg.h	1798;"	d
AR_BT_BCN_MISS_THRESH	ath9k/reg.h	1795;"	d
AR_BT_BCN_MISS_THRESH_S	ath9k/reg.h	1796;"	d
AR_BT_COEX_BT_WEIGHTS	ath9k/reg.h	1790;"	d
AR_BT_COEX_MODE	ath9k/reg.h	1757;"	d
AR_BT_COEX_MODE2	ath9k/reg.h	1794;"	d
AR_BT_COEX_WEIGHT	ath9k/reg.h	1777;"	d
AR_BT_COEX_WGHT	ath9k/reg.h	1778;"	d
AR_BT_COEX_WL_WEIGHTS0	ath9k/reg.h	1787;"	d
AR_BT_COEX_WL_WEIGHTS1	ath9k/reg.h	1788;"	d
AR_BT_DISABLE_BT_ANT	ath9k/reg.h	1801;"	d
AR_BT_DISABLE_BT_ANT_S	ath9k/reg.h	1802;"	d
AR_BT_FIRST_SLOT_TIME	ath9k/reg.h	1774;"	d
AR_BT_FIRST_SLOT_TIME_S	ath9k/reg.h	1775;"	d
AR_BT_HOLD_RX_CLEAR	ath9k/reg.h	1799;"	d
AR_BT_HOLD_RX_CLEAR_S	ath9k/reg.h	1800;"	d
AR_BT_MODE	ath9k/reg.h	1764;"	d
AR_BT_MODE_S	ath9k/reg.h	1765;"	d
AR_BT_PRIORITY_TIME	ath9k/reg.h	1772;"	d
AR_BT_PRIORITY_TIME_S	ath9k/reg.h	1773;"	d
AR_BT_QCU_THRESH	ath9k/reg.h	1768;"	d
AR_BT_QCU_THRESH_S	ath9k/reg.h	1769;"	d
AR_BT_QUIET	ath9k/reg.h	1766;"	d
AR_BT_QUIET_S	ath9k/reg.h	1767;"	d
AR_BT_RX_CLEAR_POLARITY	ath9k/reg.h	1770;"	d
AR_BT_RX_CLEAR_POLARITY_S	ath9k/reg.h	1771;"	d
AR_BT_TIME_EXTEND	ath9k/reg.h	1758;"	d
AR_BT_TIME_EXTEND_S	ath9k/reg.h	1759;"	d
AR_BT_TXSTATE_EXTEND	ath9k/reg.h	1760;"	d
AR_BT_TXSTATE_EXTEND_S	ath9k/reg.h	1761;"	d
AR_BT_TX_FRAME_EXTEND	ath9k/reg.h	1762;"	d
AR_BT_TX_FRAME_EXTEND_S	ath9k/reg.h	1763;"	d
AR_BaBitmapHigh	ath9k/mac.h	478;"	d
AR_BaBitmapLow	ath9k/mac.h	477;"	d
AR_BufLen	ath9k/ar9002_mac.c	20;"	d	file:
AR_BufLen	ath9k/ar9003_mac.h	29;"	d
AR_BufLen_S	ath9k/ar9003_mac.h	30;"	d
AR_BurstDur	ath9k/mac.h	377;"	d
AR_BurstDur_S	ath9k/mac.h	378;"	d
AR_CCCNT	reg.h	40;"	d
AR_CFG	ath9k/reg.h	29;"	d
AR_CFG_AP_ADHOC_INDICATION	ath9k/reg.h	35;"	d
AR_CFG_CLK_GATE_DIS	ath9k/reg.h	37;"	d
AR_CFG_EEBS	ath9k/reg.h	38;"	d
AR_CFG_LED	ath9k/reg.h	650;"	d
AR_CFG_LED_ASSOC_ACTIVE	ath9k/reg.h	676;"	d
AR_CFG_LED_ASSOC_CTL	ath9k/reg.h	673;"	d
AR_CFG_LED_ASSOC_CTL_S	ath9k/reg.h	674;"	d
AR_CFG_LED_ASSOC_NONE	ath9k/reg.h	675;"	d
AR_CFG_LED_ASSOC_PENDING	ath9k/reg.h	677;"	d
AR_CFG_LED_BLINK_SLOW	ath9k/reg.h	657;"	d
AR_CFG_LED_BLINK_SLOW	ath9k/reg.h	679;"	d
AR_CFG_LED_BLINK_SLOW_S	ath9k/reg.h	680;"	d
AR_CFG_LED_BLINK_THRESH_SEL	ath9k/reg.h	658;"	d
AR_CFG_LED_BLINK_THRESH_SEL	ath9k/reg.h	682;"	d
AR_CFG_LED_BLINK_THRESH_SEL_S	ath9k/reg.h	683;"	d
AR_CFG_LED_MODE_NETWORK_OFF	ath9k/reg.h	671;"	d
AR_CFG_LED_MODE_NETWORK_ON	ath9k/reg.h	672;"	d
AR_CFG_LED_MODE_POWER_OFF	ath9k/reg.h	669;"	d
AR_CFG_LED_MODE_POWER_ON	ath9k/reg.h	670;"	d
AR_CFG_LED_MODE_PROP	ath9k/reg.h	665;"	d
AR_CFG_LED_MODE_RAND	ath9k/reg.h	668;"	d
AR_CFG_LED_MODE_RPROP	ath9k/reg.h	666;"	d
AR_CFG_LED_MODE_SEL	ath9k/reg.h	659;"	d
AR_CFG_LED_MODE_SEL_S	ath9k/reg.h	660;"	d
AR_CFG_LED_MODE_SPLIT	ath9k/reg.h	667;"	d
AR_CFG_LED_NETWORK	ath9k/reg.h	663;"	d
AR_CFG_LED_NETWORK_S	ath9k/reg.h	664;"	d
AR_CFG_LED_POWER	ath9k/reg.h	661;"	d
AR_CFG_LED_POWER_S	ath9k/reg.h	662;"	d
AR_CFG_PCI_MASTER_REQ_Q_THRESH	ath9k/reg.h	39;"	d
AR_CFG_PCI_MASTER_REQ_Q_THRESH_S	ath9k/reg.h	40;"	d
AR_CFG_PHOK	ath9k/reg.h	36;"	d
AR_CFG_SCLK_1MHZ	ath9k/reg.h	655;"	d
AR_CFG_SCLK_32KHZ	ath9k/reg.h	656;"	d
AR_CFG_SCLK_32MHZ	ath9k/reg.h	653;"	d
AR_CFG_SCLK_4MHZ	ath9k/reg.h	654;"	d
AR_CFG_SCLK_RATE_IND	ath9k/reg.h	651;"	d
AR_CFG_SCLK_RATE_IND_S	ath9k/reg.h	652;"	d
AR_CFG_SWRB	ath9k/reg.h	33;"	d
AR_CFG_SWRD	ath9k/reg.h	32;"	d
AR_CFG_SWRG	ath9k/reg.h	34;"	d
AR_CFG_SWTB	ath9k/reg.h	31;"	d
AR_CFG_SWTD	ath9k/reg.h	30;"	d
AR_CFP_VAL	ath9k/reg.h	1559;"	d
AR_CH0_BB_DPLL1	ath9k/reg.h	1182;"	d
AR_CH0_BB_DPLL1_NFRAC	ath9k/reg.h	1187;"	d
AR_CH0_BB_DPLL1_NFRAC_S	ath9k/reg.h	1188;"	d
AR_CH0_BB_DPLL1_NINI	ath9k/reg.h	1185;"	d
AR_CH0_BB_DPLL1_NINI_S	ath9k/reg.h	1186;"	d
AR_CH0_BB_DPLL1_REFDIV	ath9k/reg.h	1183;"	d
AR_CH0_BB_DPLL1_REFDIV_S	ath9k/reg.h	1184;"	d
AR_CH0_BB_DPLL2	ath9k/reg.h	1190;"	d
AR_CH0_BB_DPLL2_EN_NEGTRIG	ath9k/reg.h	1197;"	d
AR_CH0_BB_DPLL2_EN_NEGTRIG_S	ath9k/reg.h	1198;"	d
AR_CH0_BB_DPLL2_LOCAL_PLL	ath9k/reg.h	1191;"	d
AR_CH0_BB_DPLL2_LOCAL_PLL_S	ath9k/reg.h	1192;"	d
AR_CH0_BB_DPLL2_OUTDIV	ath9k/reg.h	1201;"	d
AR_CH0_BB_DPLL2_OUTDIV_S	ath9k/reg.h	1202;"	d
AR_CH0_BB_DPLL2_PLL_PWD	ath9k/reg.h	1199;"	d
AR_CH0_BB_DPLL2_PLL_PWD_S	ath9k/reg.h	1200;"	d
AR_CH0_BB_DPLL3	ath9k/reg.h	1204;"	d
AR_CH0_BB_DPLL3_PHASE_SHIFT	ath9k/reg.h	1205;"	d
AR_CH0_BB_DPLL3_PHASE_SHIFT_S	ath9k/reg.h	1206;"	d
AR_CH0_DDR_DPLL2	ath9k/reg.h	1208;"	d
AR_CH0_DDR_DPLL3	ath9k/reg.h	1209;"	d
AR_CH0_DPLL2_KD	ath9k/reg.h	1195;"	d
AR_CH0_DPLL2_KD_S	ath9k/reg.h	1196;"	d
AR_CH0_DPLL2_KI	ath9k/reg.h	1193;"	d
AR_CH0_DPLL2_KI_S	ath9k/reg.h	1194;"	d
AR_CH0_DPLL3_PHASE_SHIFT	ath9k/reg.h	1210;"	d
AR_CH0_DPLL3_PHASE_SHIFT_S	ath9k/reg.h	1211;"	d
AR_CH0_THERM	ath9k/ar9003_phy.h	670;"	d
AR_CH0_THERM_XPABIASLVL_MSB	ath9k/ar9003_phy.h	672;"	d
AR_CH0_THERM_XPABIASLVL_MSB_S	ath9k/ar9003_phy.h	673;"	d
AR_CH0_THERM_XPASHORT2GND	ath9k/ar9003_phy.h	674;"	d
AR_CH0_THERM_XPASHORT2GND_S	ath9k/ar9003_phy.h	675;"	d
AR_CH0_TOP	ath9k/ar9003_phy.h	665;"	d
AR_CH0_TOP2	ath9k/ar9003_phy.h	703;"	d
AR_CH0_TOP2_XPABIASLVL	ath9k/ar9003_phy.h	705;"	d
AR_CH0_TOP2_XPABIASLVL_S	ath9k/ar9003_phy.h	706;"	d
AR_CH0_TOP_XPABIASLVL	ath9k/ar9003_phy.h	667;"	d
AR_CH0_TOP_XPABIASLVL_S	ath9k/ar9003_phy.h	668;"	d
AR_CH0_XTAL	ath9k/ar9003_phy.h	708;"	d
AR_CH0_XTAL_CAPINDAC	ath9k/ar9003_phy.h	710;"	d
AR_CH0_XTAL_CAPINDAC_S	ath9k/ar9003_phy.h	711;"	d
AR_CH0_XTAL_CAPOUTDAC	ath9k/ar9003_phy.h	712;"	d
AR_CH0_XTAL_CAPOUTDAC_S	ath9k/ar9003_phy.h	713;"	d
AR_CHAN1_BASE	ath9k/ar9003_phy.h	908;"	d
AR_CHAN2_BASE	ath9k/ar9003_phy.h	987;"	d
AR_CHAN_BASE	ath9k/ar9003_phy.h	23;"	d
AR_CLR_KA_INTERRUPT	ath9k/reg.h	1980;"	d
AR_CLR_MAC_INTERRUPT	ath9k/reg.h	1979;"	d
AR_CR	ath9k/reg.h	22;"	d
AR_CRCErr	ath9k/mac.h	555;"	d
AR_CR_RXD	ath9k/reg.h	24;"	d
AR_CR_RXE	ath9k/reg.h	23;"	d
AR_CR_SWI	ath9k/reg.h	25;"	d
AR_CST	ath9k/reg.h	161;"	d
AR_CST_TIMEOUT_COUNTER	ath9k/reg.h	162;"	d
AR_CST_TIMEOUT_LIMIT	ath9k/reg.h	163;"	d
AR_CST_TIMEOUT_LIMIT_S	ath9k/reg.h	164;"	d
AR_CTSEnable	ath9k/mac.h	362;"	d
AR_ChainSel0	ath9k/mac.h	424;"	d
AR_ChainSel0_S	ath9k/mac.h	425;"	d
AR_ChainSel1	ath9k/mac.h	428;"	d
AR_ChainSel1_S	ath9k/mac.h	429;"	d
AR_ChainSel2	ath9k/mac.h	432;"	d
AR_ChainSel2_S	ath9k/mac.h	433;"	d
AR_ChainSel3	ath9k/mac.h	436;"	d
AR_ChainSel3_S	ath9k/mac.h	437;"	d
AR_ClrDestMask	ath9k/mac.h	358;"	d
AR_CorruptFCS	ath9k/mac.h	371;"	d
AR_CtrlStat	ath9k/ar9003_mac.h	22;"	d
AR_CtrlStat_S	ath9k/ar9003_mac.h	23;"	d
AR_D0_CHNTIME	ath9k/reg.h	549;"	d
AR_D0_LCL_IFS	ath9k/reg.h	510;"	d
AR_D0_MISC	ath9k/reg.h	565;"	d
AR_D0_QCUMASK	ath9k/reg.h	493;"	d
AR_D0_RETRY_LIMIT	ath9k/reg.h	530;"	d
AR_D1_CHNTIME	ath9k/reg.h	550;"	d
AR_D1_LCL_IFS	ath9k/reg.h	511;"	d
AR_D1_MISC	ath9k/reg.h	566;"	d
AR_D1_QCUMASK	ath9k/reg.h	494;"	d
AR_D1_RETRY_LIMIT	ath9k/reg.h	531;"	d
AR_D2_CHNTIME	ath9k/reg.h	551;"	d
AR_D2_LCL_IFS	ath9k/reg.h	512;"	d
AR_D2_MISC	ath9k/reg.h	567;"	d
AR_D2_QCUMASK	ath9k/reg.h	495;"	d
AR_D2_RETRY_LIMIT	ath9k/reg.h	532;"	d
AR_D3_CHNTIME	ath9k/reg.h	552;"	d
AR_D3_LCL_IFS	ath9k/reg.h	513;"	d
AR_D3_MISC	ath9k/reg.h	568;"	d
AR_D3_QCUMASK	ath9k/reg.h	496;"	d
AR_D3_RETRY_LIMIT	ath9k/reg.h	533;"	d
AR_D4_CHNTIME	ath9k/reg.h	553;"	d
AR_D4_LCL_IFS	ath9k/reg.h	514;"	d
AR_D4_MISC	ath9k/reg.h	569;"	d
AR_D4_QCUMASK	ath9k/reg.h	497;"	d
AR_D4_RETRY_LIMIT	ath9k/reg.h	534;"	d
AR_D5_CHNTIME	ath9k/reg.h	554;"	d
AR_D5_LCL_IFS	ath9k/reg.h	515;"	d
AR_D5_MISC	ath9k/reg.h	570;"	d
AR_D5_QCUMASK	ath9k/reg.h	498;"	d
AR_D5_RETRY_LIMIT	ath9k/reg.h	535;"	d
AR_D6_CHNTIME	ath9k/reg.h	555;"	d
AR_D6_LCL_IFS	ath9k/reg.h	516;"	d
AR_D6_MISC	ath9k/reg.h	571;"	d
AR_D6_QCUMASK	ath9k/reg.h	499;"	d
AR_D6_RETRY_LIMIT	ath9k/reg.h	536;"	d
AR_D7_CHNTIME	ath9k/reg.h	556;"	d
AR_D7_LCL_IFS	ath9k/reg.h	517;"	d
AR_D7_MISC	ath9k/reg.h	572;"	d
AR_D7_QCUMASK	ath9k/reg.h	500;"	d
AR_D7_RETRY_LIMIT	ath9k/reg.h	537;"	d
AR_D8_CHNTIME	ath9k/reg.h	557;"	d
AR_D8_LCL_IFS	ath9k/reg.h	518;"	d
AR_D8_MISC	ath9k/reg.h	573;"	d
AR_D8_QCUMASK	ath9k/reg.h	501;"	d
AR_D8_RETRY_LIMIT	ath9k/reg.h	538;"	d
AR_D9_CHNTIME	ath9k/reg.h	558;"	d
AR_D9_LCL_IFS	ath9k/reg.h	519;"	d
AR_D9_MISC	ath9k/reg.h	574;"	d
AR_D9_QCUMASK	ath9k/reg.h	502;"	d
AR_D9_RETRY_LIMIT	ath9k/reg.h	539;"	d
AR_DATABUF_SIZE	ath9k/reg.h	147;"	d
AR_DATABUF_SIZE_MASK	ath9k/reg.h	148;"	d
AR_DBA_TIMER_EN	ath9k/reg.h	1848;"	d
AR_DCHNTIME	ath9k/reg.h	559;"	d
AR_DCU_0	ath9k/reg.h	482;"	d
AR_DCU_1	ath9k/reg.h	483;"	d
AR_DCU_2	ath9k/reg.h	484;"	d
AR_DCU_3	ath9k/reg.h	485;"	d
AR_DCU_4	ath9k/reg.h	486;"	d
AR_DCU_5	ath9k/reg.h	487;"	d
AR_DCU_6	ath9k/reg.h	488;"	d
AR_DCU_7	ath9k/reg.h	489;"	d
AR_DCU_8	ath9k/reg.h	490;"	d
AR_DCU_9	ath9k/reg.h	491;"	d
AR_DEF_ANTENNA	ath9k/reg.h	1607;"	d
AR_DEVID_7010	ath9k/reg.h	947;"	d
AR_DIAG_ACK_DIS	ath9k/reg.h	1577;"	d
AR_DIAG_CACHE_ACK	ath9k/reg.h	1576;"	d
AR_DIAG_CHAN_INFO	ath9k/reg.h	1584;"	d
AR_DIAG_CORR_FCS	ath9k/reg.h	1583;"	d
AR_DIAG_CTS_DIS	ath9k/reg.h	1578;"	d
AR_DIAG_DECRYPT_DIS	ath9k/reg.h	1580;"	d
AR_DIAG_DUAL_CHAIN_INFO	ath9k/reg.h	1596;"	d
AR_DIAG_EIFS_CTRL_ENA	ath9k/reg.h	1595;"	d
AR_DIAG_ENCRYPT_DIS	ath9k/reg.h	1579;"	d
AR_DIAG_FORCE_CH_IDLE_HIGH	ath9k/reg.h	1594;"	d
AR_DIAG_FORCE_RX_CLEAR	ath9k/reg.h	1592;"	d
AR_DIAG_FRAME_NV0	ath9k/reg.h	1587;"	d
AR_DIAG_IGNORE_VIRT_CS	ath9k/reg.h	1593;"	d
AR_DIAG_LOOP_BACK	ath9k/reg.h	1582;"	d
AR_DIAG_OBS_PT_SEL1	ath9k/reg.h	1588;"	d
AR_DIAG_OBS_PT_SEL1_S	ath9k/reg.h	1589;"	d
AR_DIAG_OBS_PT_SEL2	ath9k/reg.h	1590;"	d
AR_DIAG_OBS_PT_SEL2	ath9k/reg.h	1599;"	d
AR_DIAG_OBS_PT_SEL2_S	ath9k/reg.h	1591;"	d
AR_DIAG_RX_ABORT	ath9k/reg.h	1597;"	d
AR_DIAG_RX_CLEAR_CTL_LOW	ath9k/reg.h	1600;"	d
AR_DIAG_RX_CLEAR_EXT_LOW	ath9k/reg.h	1601;"	d
AR_DIAG_RX_DIS	ath9k/reg.h	1581;"	d
AR_DIAG_SATURATE_CYCLE_CNT	ath9k/reg.h	1598;"	d
AR_DIAG_SCRAM_SEED	ath9k/reg.h	1585;"	d
AR_DIAG_SCRAM_SEED_S	ath9k/reg.h	1586;"	d
AR_DIAG_SW	ath9k/reg.h	1575;"	d
AR_DLCL_IFS	ath9k/reg.h	520;"	d
AR_DMADBG_0	ath9k/reg.h	348;"	d
AR_DMADBG_1	ath9k/reg.h	349;"	d
AR_DMADBG_2	ath9k/reg.h	350;"	d
AR_DMADBG_3	ath9k/reg.h	351;"	d
AR_DMADBG_4	ath9k/reg.h	352;"	d
AR_DMADBG_5	ath9k/reg.h	353;"	d
AR_DMADBG_6	ath9k/reg.h	354;"	d
AR_DMADBG_7	ath9k/reg.h	355;"	d
AR_DMASIZE_128B	ath9k/reg.h	73;"	d
AR_DMASIZE_16B	ath9k/reg.h	70;"	d
AR_DMASIZE_256B	ath9k/reg.h	74;"	d
AR_DMASIZE_32B	ath9k/reg.h	71;"	d
AR_DMASIZE_4B	ath9k/reg.h	68;"	d
AR_DMASIZE_512B	ath9k/reg.h	75;"	d
AR_DMASIZE_64B	ath9k/reg.h	72;"	d
AR_DMASIZE_8B	ath9k/reg.h	69;"	d
AR_DMA_BEACON_PERIOD	ath9k/reg.h	1838;"	d
AR_DMISC	ath9k/reg.h	575;"	d
AR_DQCUMASK	ath9k/reg.h	503;"	d
AR_DRETRY_LIMIT	ath9k/reg.h	540;"	d
AR_DTIM_PERIOD	ath9k/reg.h	1842;"	d
AR_DTIM_TIMER_EN	ath9k/reg.h	1852;"	d
AR_D_CHNTIME_DUR	ath9k/reg.h	560;"	d
AR_D_CHNTIME_DUR_S	ath9k/reg.h	561;"	d
AR_D_CHNTIME_EN	ath9k/reg.h	562;"	d
AR_D_CHNTIME_RESV0	ath9k/reg.h	563;"	d
AR_D_FPCTL	ath9k/reg.h	634;"	d
AR_D_FPCTL_BURST_PREFETCH	ath9k/reg.h	638;"	d
AR_D_FPCTL_BURST_PREFETCH_S	ath9k/reg.h	639;"	d
AR_D_FPCTL_DCU	ath9k/reg.h	635;"	d
AR_D_FPCTL_DCU_S	ath9k/reg.h	636;"	d
AR_D_FPCTL_PREFETCH_EN	ath9k/reg.h	637;"	d
AR_D_GBL_IFS_EIFS	ath9k/reg.h	619;"	d
AR_D_GBL_IFS_EIFS_ASYNC_FIFO	ath9k/reg.h	622;"	d
AR_D_GBL_IFS_EIFS_M	ath9k/reg.h	620;"	d
AR_D_GBL_IFS_EIFS_RESV0	ath9k/reg.h	621;"	d
AR_D_GBL_IFS_MISC	ath9k/reg.h	624;"	d
AR_D_GBL_IFS_MISC_DCU_ARBITER_DLY	ath9k/reg.h	628;"	d
AR_D_GBL_IFS_MISC_FORCE_XMIT_SLOT_BOUND	ath9k/reg.h	631;"	d
AR_D_GBL_IFS_MISC_IGNORE_BACKOFF	ath9k/reg.h	632;"	d
AR_D_GBL_IFS_MISC_LFSR_SLICE_SEL	ath9k/reg.h	625;"	d
AR_D_GBL_IFS_MISC_RANDOM_LFSR_SLICE_DIS	ath9k/reg.h	629;"	d
AR_D_GBL_IFS_MISC_SLOT_XMIT_WIND_LEN	ath9k/reg.h	630;"	d
AR_D_GBL_IFS_MISC_TURBO_MODE	ath9k/reg.h	626;"	d
AR_D_GBL_IFS_MISC_USEC_DURATION	ath9k/reg.h	627;"	d
AR_D_GBL_IFS_SIFS	ath9k/reg.h	601;"	d
AR_D_GBL_IFS_SIFS_M	ath9k/reg.h	602;"	d
AR_D_GBL_IFS_SIFS_RESV0	ath9k/reg.h	603;"	d
AR_D_GBL_IFS_SLOT	ath9k/reg.h	615;"	d
AR_D_GBL_IFS_SLOT_M	ath9k/reg.h	616;"	d
AR_D_GBL_IFS_SLOT_RESV0	ath9k/reg.h	617;"	d
AR_D_LCL_IFS_AIFS	ath9k/reg.h	525;"	d
AR_D_LCL_IFS_AIFS_S	ath9k/reg.h	526;"	d
AR_D_LCL_IFS_CWMAX	ath9k/reg.h	523;"	d
AR_D_LCL_IFS_CWMAX_S	ath9k/reg.h	524;"	d
AR_D_LCL_IFS_CWMIN	ath9k/reg.h	521;"	d
AR_D_LCL_IFS_CWMIN_S	ath9k/reg.h	522;"	d
AR_D_LCL_IFS_RESV0	ath9k/reg.h	528;"	d
AR_D_MISC_ARB_LOCKOUT_CNTRL	ath9k/reg.h	587;"	d
AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL	ath9k/reg.h	591;"	d
AR_D_MISC_ARB_LOCKOUT_CNTRL_INTRA_FR	ath9k/reg.h	590;"	d
AR_D_MISC_ARB_LOCKOUT_CNTRL_NONE	ath9k/reg.h	589;"	d
AR_D_MISC_ARB_LOCKOUT_CNTRL_S	ath9k/reg.h	588;"	d
AR_D_MISC_ARB_LOCKOUT_IGNORE	ath9k/reg.h	592;"	d
AR_D_MISC_BEACON_USE	ath9k/reg.h	586;"	d
AR_D_MISC_BKOFF_THRESH	ath9k/reg.h	576;"	d
AR_D_MISC_BLOWN_IFS_RETRY_EN	ath9k/reg.h	596;"	d
AR_D_MISC_CW_BKOFF_EN	ath9k/reg.h	581;"	d
AR_D_MISC_CW_RESET_EN	ath9k/reg.h	578;"	d
AR_D_MISC_FRAG_BKOFF_EN	ath9k/reg.h	580;"	d
AR_D_MISC_FRAG_WAIT_EN	ath9k/reg.h	579;"	d
AR_D_MISC_POST_FR_BKOFF_DIS	ath9k/reg.h	594;"	d
AR_D_MISC_RESV0	ath9k/reg.h	597;"	d
AR_D_MISC_RETRY_CNT_RESET_EN	ath9k/reg.h	577;"	d
AR_D_MISC_SEQ_NUM_INCR_DIS	ath9k/reg.h	593;"	d
AR_D_MISC_VIR_COL_HANDLING	ath9k/reg.h	582;"	d
AR_D_MISC_VIR_COL_HANDLING_DEFAULT	ath9k/reg.h	584;"	d
AR_D_MISC_VIR_COL_HANDLING_IGNORE	ath9k/reg.h	585;"	d
AR_D_MISC_VIR_COL_HANDLING_S	ath9k/reg.h	583;"	d
AR_D_MISC_VIT_COL_CW_BKOFF_EN	ath9k/reg.h	595;"	d
AR_D_QCUMASK	ath9k/reg.h	504;"	d
AR_D_QCUMASK_RESV0	ath9k/reg.h	505;"	d
AR_D_RETRY_LIMIT_FR_SH	ath9k/reg.h	541;"	d
AR_D_RETRY_LIMIT_FR_SH_S	ath9k/reg.h	542;"	d
AR_D_RETRY_LIMIT_RESV0	ath9k/reg.h	547;"	d
AR_D_RETRY_LIMIT_STA_LG	ath9k/reg.h	545;"	d
AR_D_RETRY_LIMIT_STA_LG_S	ath9k/reg.h	546;"	d
AR_D_RETRY_LIMIT_STA_SH	ath9k/reg.h	543;"	d
AR_D_RETRY_LIMIT_STA_SH_S	ath9k/reg.h	544;"	d
AR_D_SEQNUM	ath9k/reg.h	599;"	d
AR_D_TXBLK_BASE	ath9k/reg.h	605;"	d
AR_D_TXBLK_CMD	ath9k/reg.h	507;"	d
AR_D_TXBLK_DATA	ath9k/reg.h	508;"	d
AR_D_TXBLK_WRITE_BITMASK	ath9k/reg.h	606;"	d
AR_D_TXBLK_WRITE_BITMASK_S	ath9k/reg.h	607;"	d
AR_D_TXBLK_WRITE_COMMAND	ath9k/reg.h	612;"	d
AR_D_TXBLK_WRITE_COMMAND_S	ath9k/reg.h	613;"	d
AR_D_TXBLK_WRITE_DCU	ath9k/reg.h	610;"	d
AR_D_TXBLK_WRITE_DCU_S	ath9k/reg.h	611;"	d
AR_D_TXBLK_WRITE_SLICE	ath9k/reg.h	608;"	d
AR_D_TXBLK_WRITE_SLICE_S	ath9k/reg.h	609;"	d
AR_D_TXPSE	ath9k/reg.h	641;"	d
AR_D_TXPSE_CTRL	ath9k/reg.h	642;"	d
AR_D_TXPSE_RESV0	ath9k/reg.h	643;"	d
AR_D_TXPSE_RESV1	ath9k/reg.h	645;"	d
AR_D_TXPSE_STATUS	ath9k/reg.h	644;"	d
AR_D_TXSLOTMASK	ath9k/reg.h	647;"	d
AR_D_TXSLOTMASK_NUM	ath9k/reg.h	648;"	d
AR_DataFailCnt	ath9k/mac.h	466;"	d
AR_DataFailCnt_S	ath9k/mac.h	467;"	d
AR_DataLen	ath9k/mac.h	524;"	d
AR_DecryptBusyErr	ath9k/mac.h	570;"	d
AR_DecryptCRCErr	ath9k/mac.h	556;"	d
AR_DescCfgErr	ath9k/mac.h	472;"	d
AR_DescId	ath9k/ar9003_mac.h	20;"	d
AR_DescId_S	ath9k/ar9003_mac.h	21;"	d
AR_DestIdx	ath9k/mac.h	365;"	d
AR_DestIdxValid	ath9k/mac.h	361;"	d
AR_DestIdx_S	ath9k/mac.h	366;"	d
AR_DurUpdateEna	ath9k/mac.h	379;"	d
AR_EEPROM	ath9k/reg.h	722;"	d
AR_EEPROM_ABSENT	ath9k/reg.h	723;"	d
AR_EEPROM_CORRUPT	ath9k/reg.h	724;"	d
AR_EEPROM_EEPCAP_AES_DIS	ath9k/eeprom.h	36;"	d
AR_EEPROM_EEPCAP_BURST_DIS	ath9k/eeprom.h	38;"	d
AR_EEPROM_EEPCAP_COMPRESS_DIS	ath9k/eeprom.h	35;"	d
AR_EEPROM_EEPCAP_FASTFRAME_DIS	ath9k/eeprom.h	37;"	d
AR_EEPROM_EEPCAP_HEAVY_CLIP_EN	ath9k/eeprom.h	41;"	d
AR_EEPROM_EEPCAP_KC_ENTRIES	ath9k/eeprom.h	42;"	d
AR_EEPROM_EEPCAP_KC_ENTRIES_S	ath9k/eeprom.h	43;"	d
AR_EEPROM_EEPCAP_MAXQCU	ath9k/eeprom.h	39;"	d
AR_EEPROM_EEPCAP_MAXQCU_S	ath9k/eeprom.h	40;"	d
AR_EEPROM_EEREGCAP_EN_FCC_MIDBAND	ath9k/eeprom.h	45;"	d
AR_EEPROM_EEREGCAP_EN_KK_MIDBAND	ath9k/eeprom.h	48;"	d
AR_EEPROM_EEREGCAP_EN_KK_NEW_11A	ath9k/eeprom.h	50;"	d
AR_EEPROM_EEREGCAP_EN_KK_NEW_11A_PRE4_0	ath9k/eeprom.h	53;"	d
AR_EEPROM_EEREGCAP_EN_KK_U1_EVEN	ath9k/eeprom.h	46;"	d
AR_EEPROM_EEREGCAP_EN_KK_U1_ODD	ath9k/eeprom.h	49;"	d
AR_EEPROM_EEREGCAP_EN_KK_U1_ODD_PRE4_0	ath9k/eeprom.h	52;"	d
AR_EEPROM_EEREGCAP_EN_KK_U2	ath9k/eeprom.h	47;"	d
AR_EEPROM_MODAL_SPURS	ath9k/eeprom.h	20;"	d
AR_EEPROM_PROT_MASK	ath9k/reg.h	725;"	d
AR_EEPROM_PROT_MASK_S	ath9k/reg.h	726;"	d
AR_EEPROM_STATUS_DATA	ath9k/reg.h	1155;"	d
AR_EEPROM_STATUS_DATA_ABSENT_ACCESS	ath9k/reg.h	1162;"	d
AR_EEPROM_STATUS_DATA_BUSY	ath9k/reg.h	1159;"	d
AR_EEPROM_STATUS_DATA_BUSY_ACCESS	ath9k/reg.h	1160;"	d
AR_EEPROM_STATUS_DATA_PROT_ACCESS	ath9k/reg.h	1161;"	d
AR_EEPROM_STATUS_DATA_VAL	ath9k/reg.h	1157;"	d
AR_EEPROM_STATUS_DATA_VAL_S	ath9k/reg.h	1158;"	d
AR_ENT_OTP	ath9k/reg.h	1177;"	d
AR_ENT_OTP_49GHZ_DISABLE	ath9k/reg.h	1179;"	d
AR_ENT_OTP_CHAIN2_DISABLE	ath9k/reg.h	1178;"	d
AR_ENT_OTP_MIN_PKT_SIZE_DISABLE	ath9k/reg.h	1180;"	d
AR_EXTRCCNT	ath9k/reg.h	1886;"	d
AR_EncrType	ath9k/mac.h	417;"	d
AR_EncrType_S	ath9k/mac.h	418;"	d
AR_ExcessiveRetries	ath9k/mac.h	461;"	d
AR_ExtAndCtl	ath9k/mac.h	373;"	d
AR_ExtOnly	ath9k/mac.h	372;"	d
AR_FAST_DIV_ENABLE	ath9k/ar9003_phy.h	316;"	d
AR_FAST_DIV_ENABLE_S	ath9k/ar9003_phy.h	317;"	d
AR_FCS_FAIL	ath9k/reg.h	1656;"	d
AR_FIFOUnderrun	ath9k/mac.h	462;"	d
AR_FILT_CCK	ath9k/reg.h	1734;"	d
AR_FILT_CCK_COUNT	ath9k/reg.h	1735;"	d
AR_FILT_OFDM	ath9k/reg.h	1731;"	d
AR_FILT_OFDM_COUNT	ath9k/reg.h	1732;"	d
AR_FIRST_NDP_TIMER	ath9k/reg.h	1822;"	d
AR_FTRIG	ath9k/reg.h	87;"	d
AR_FTRIG_128B	ath9k/reg.h	91;"	d
AR_FTRIG_192B	ath9k/reg.h	92;"	d
AR_FTRIG_256B	ath9k/reg.h	93;"	d
AR_FTRIG_512B	ath9k/reg.h	94;"	d
AR_FTRIG_64B	ath9k/reg.h	90;"	d
AR_FTRIG_IMMED	ath9k/reg.h	89;"	d
AR_FTRIG_S	ath9k/reg.h	88;"	d
AR_Filtered	ath9k/mac.h	463;"	d
AR_FinalTxIdx	ath9k/mac.h	502;"	d
AR_FinalTxIdx_S	ath9k/mac.h	503;"	d
AR_FrameLen	ath9k/mac.h	351;"	d
AR_FrameType	ath9k/mac.h	367;"	d
AR_FrameType_S	ath9k/mac.h	368;"	d
AR_FrmXmitOK	ath9k/mac.h	460;"	d
AR_GATED_CLKS	ath9k/reg.h	1619;"	d
AR_GATED_CLKS_REG	ath9k/reg.h	1622;"	d
AR_GATED_CLKS_RX	ath9k/reg.h	1621;"	d
AR_GATED_CLKS_TX	ath9k/reg.h	1620;"	d
AR_GENTMR_BIT	ath9k/hw.h	518;"	d
AR_GEN_TIMERS	ath9k/reg.h	1826;"	d
AR_GEN_TIMER_BANK_1_LEN	ath9k/reg.h	1821;"	d
AR_GI	ath9k/mac.h	532;"	d
AR_GI0	ath9k/mac.h	423;"	d
AR_GI1	ath9k/mac.h	427;"	d
AR_GI2	ath9k/mac.h	431;"	d
AR_GI3	ath9k/mac.h	435;"	d
AR_GLB_BASE	ath9k/ar9003_phy.h	1047;"	d
AR_GLB_DS_JTAG_DISABLE	ath9k/reg.h	2348;"	d
AR_GLB_DS_JTAG_DISABLE_S	ath9k/reg.h	2349;"	d
AR_GLB_GPIO_CONTROL	ath9k/ar9003_phy.h	1048;"	d
AR_GLB_SCRATCH	ath9k/ar9003_phy.h	1050;"	d
AR_GLB_STATUS	ath9k/ar9003_phy.h	1052;"	d
AR_GLB_SWREG_DISCONT_EN_BT_WLAN	ath9k/reg.h	2368;"	d
AR_GLB_SWREG_DISCONT_MODE	ath9k/reg.h	2367;"	d
AR_GLB_WLAN_UART_INTF_EN	ath9k/reg.h	2346;"	d
AR_GLB_WLAN_UART_INTF_EN_S	ath9k/reg.h	2347;"	d
AR_GPIOD_MASK	ath9k/hw.h	144;"	d
AR_GPIO_BIT	ath9k/hw.h	145;"	d
AR_GPIO_IN	ath9k/reg.h	1078;"	d
AR_GPIO_INPUT_EN_VAL	ath9k/reg.h	1110;"	d
AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB	ath9k/reg.h	1122;"	d
AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB_S	ath9k/reg.h	1123;"	d
AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_DEF	ath9k/reg.h	1116;"	d
AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_S	ath9k/reg.h	1117;"	d
AR_GPIO_INPUT_EN_VAL_BT_FREQUENCY_DEF	ath9k/reg.h	1114;"	d
AR_GPIO_INPUT_EN_VAL_BT_FREQUENCY_S	ath9k/reg.h	1115;"	d
AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB	ath9k/reg.h	1120;"	d
AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB_S	ath9k/reg.h	1121;"	d
AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_DEF	ath9k/reg.h	1112;"	d
AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_S	ath9k/reg.h	1113;"	d
AR_GPIO_INPUT_EN_VAL_RFSILENT_BB	ath9k/reg.h	1124;"	d
AR_GPIO_INPUT_EN_VAL_RFSILENT_BB_S	ath9k/reg.h	1125;"	d
AR_GPIO_INPUT_EN_VAL_RFSILENT_DEF	ath9k/reg.h	1118;"	d
AR_GPIO_INPUT_EN_VAL_RFSILENT_DEF_S	ath9k/reg.h	1119;"	d
AR_GPIO_INPUT_MUX1	ath9k/reg.h	1129;"	d
AR_GPIO_INPUT_MUX1_BT_ACTIVE	ath9k/reg.h	1131;"	d
AR_GPIO_INPUT_MUX1_BT_ACTIVE_S	ath9k/reg.h	1132;"	d
AR_GPIO_INPUT_MUX1_BT_PRIORITY	ath9k/reg.h	1133;"	d
AR_GPIO_INPUT_MUX1_BT_PRIORITY_S	ath9k/reg.h	1134;"	d
AR_GPIO_INPUT_MUX2	ath9k/reg.h	1136;"	d
AR_GPIO_INPUT_MUX2_CLK25	ath9k/reg.h	1138;"	d
AR_GPIO_INPUT_MUX2_CLK25_S	ath9k/reg.h	1139;"	d
AR_GPIO_INPUT_MUX2_RFSILENT	ath9k/reg.h	1140;"	d
AR_GPIO_INPUT_MUX2_RFSILENT_S	ath9k/reg.h	1141;"	d
AR_GPIO_INPUT_MUX2_RTC_RESET	ath9k/reg.h	1142;"	d
AR_GPIO_INPUT_MUX2_RTC_RESET_S	ath9k/reg.h	1143;"	d
AR_GPIO_INTR_POL	ath9k/reg.h	1105;"	d
AR_GPIO_INTR_POL_VAL	ath9k/reg.h	1107;"	d
AR_GPIO_INTR_POL_VAL_S	ath9k/reg.h	1108;"	d
AR_GPIO_IN_OUT	ath9k/reg.h	1064;"	d
AR_GPIO_IN_VAL	ath9k/reg.h	1065;"	d
AR_GPIO_IN_VAL_S	ath9k/reg.h	1066;"	d
AR_GPIO_JTAG_DISABLE	ath9k/reg.h	1127;"	d
AR_GPIO_OE_OUT	ath9k/reg.h	1082;"	d
AR_GPIO_OE_OUT_DRV	ath9k/reg.h	1084;"	d
AR_GPIO_OE_OUT_DRV_ALL	ath9k/reg.h	1088;"	d
AR_GPIO_OE_OUT_DRV_HI	ath9k/reg.h	1087;"	d
AR_GPIO_OE_OUT_DRV_LOW	ath9k/reg.h	1086;"	d
AR_GPIO_OE_OUT_DRV_NO	ath9k/reg.h	1085;"	d
AR_GPIO_OUTPUT_MUX1	ath9k/reg.h	1145;"	d
AR_GPIO_OUTPUT_MUX2	ath9k/reg.h	1147;"	d
AR_GPIO_OUTPUT_MUX3	ath9k/reg.h	1149;"	d
AR_GPIO_OUTPUT_MUX_AS_BT_IN_RX	ath9k/hw.h	140;"	d
AR_GPIO_OUTPUT_MUX_AS_BT_IN_TX	ath9k/hw.h	139;"	d
AR_GPIO_OUTPUT_MUX_AS_MAC_NETWORK_LED	ath9k/hw.h	131;"	d
AR_GPIO_OUTPUT_MUX_AS_MAC_POWER_LED	ath9k/hw.h	132;"	d
AR_GPIO_OUTPUT_MUX_AS_MCI_BT_CLK	ath9k/hw.h	136;"	d
AR_GPIO_OUTPUT_MUX_AS_MCI_BT_DATA	ath9k/hw.h	135;"	d
AR_GPIO_OUTPUT_MUX_AS_MCI_WLAN_CLK	ath9k/hw.h	134;"	d
AR_GPIO_OUTPUT_MUX_AS_MCI_WLAN_DATA	ath9k/hw.h	133;"	d
AR_GPIO_OUTPUT_MUX_AS_OUTPUT	ath9k/hw.h	126;"	d
AR_GPIO_OUTPUT_MUX_AS_PCIE_ATTENTION_LED	ath9k/hw.h	127;"	d
AR_GPIO_OUTPUT_MUX_AS_PCIE_POWER_LED	ath9k/hw.h	128;"	d
AR_GPIO_OUTPUT_MUX_AS_RUCKUS_DATA	ath9k/hw.h	142;"	d
AR_GPIO_OUTPUT_MUX_AS_RUCKUS_STROBE	ath9k/hw.h	141;"	d
AR_GPIO_OUTPUT_MUX_AS_RX_CLEAR_EXTERNAL	ath9k/hw.h	130;"	d
AR_GPIO_OUTPUT_MUX_AS_TX_FRAME	ath9k/hw.h	129;"	d
AR_GPIO_OUTPUT_MUX_AS_WL_IN_RX	ath9k/hw.h	138;"	d
AR_GPIO_OUTPUT_MUX_AS_WL_IN_TX	ath9k/hw.h	137;"	d
AR_GPIO_PDPU	ath9k/reg.h	1167;"	d
AR_GPIO_RTC_RESET_OVERRIDE_ENABLE	ath9k/reg.h	1126;"	d
AR_GTTM	ath9k/reg.h	155;"	d
AR_GTTM_CST_USEC	ath9k/reg.h	159;"	d
AR_GTTM_IGNORE_IDLE	ath9k/reg.h	157;"	d
AR_GTTM_RESET_IDLE	ath9k/reg.h	158;"	d
AR_GTTM_USEC	ath9k/reg.h	156;"	d
AR_GTXTO	ath9k/reg.h	150;"	d
AR_GTXTO_TIMEOUT_COUNTER	ath9k/reg.h	151;"	d
AR_GTXTO_TIMEOUT_LIMIT	ath9k/reg.h	152;"	d
AR_GTXTO_TIMEOUT_LIMIT_S	ath9k/reg.h	153;"	d
AR_HCF_PERIOD	ath9k/reg.h	1840;"	d
AR_HCF_TIMER_EN	ath9k/reg.h	1850;"	d
AR_HOST_TIMEOUT	ath9k/reg.h	716;"	d
AR_HOST_TIMEOUT_APB_CNTR	ath9k/reg.h	717;"	d
AR_HOST_TIMEOUT_APB_CNTR_S	ath9k/reg.h	718;"	d
AR_HOST_TIMEOUT_LCL_CNTR	ath9k/reg.h	719;"	d
AR_HOST_TIMEOUT_LCL_CNTR_S	ath9k/reg.h	720;"	d
AR_HP_RXDP	ath9k/reg.h	166;"	d
AR_HW_WOW_DISABLE	ath9k/reg.h	1978;"	d
AR_IER	ath9k/reg.h	52;"	d
AR_IER_DISABLE	ath9k/reg.h	54;"	d
AR_IER_ENABLE	ath9k/reg.h	53;"	d
AR_IMR	ath9k/reg.h	256;"	d
AR_IMR_BCNMISC	ath9k/reg.h	280;"	d
AR_IMR_BMISS	ath9k/reg.h	277;"	d
AR_IMR_BNR	ath9k/reg.h	278;"	d
AR_IMR_BRSSI	ath9k/reg.h	276;"	d
AR_IMR_GENTMR	ath9k/reg.h	285;"	d
AR_IMR_MIB	ath9k/reg.h	271;"	d
AR_IMR_QCBROVF	ath9k/reg.h	282;"	d
AR_IMR_QCBRURN	ath9k/reg.h	283;"	d
AR_IMR_QTRIG	ath9k/reg.h	284;"	d
AR_IMR_RXCHIRP	ath9k/reg.h	279;"	d
AR_IMR_RXDESC	ath9k/reg.h	258;"	d
AR_IMR_RXEOL	ath9k/reg.h	263;"	d
AR_IMR_RXERR	ath9k/reg.h	261;"	d
AR_IMR_RXINTM	ath9k/reg.h	290;"	d
AR_IMR_RXKCM	ath9k/reg.h	274;"	d
AR_IMR_RXMINTR	ath9k/reg.h	288;"	d
AR_IMR_RXNOPKT	ath9k/reg.h	262;"	d
AR_IMR_RXOK	ath9k/reg.h	257;"	d
AR_IMR_RXOK_HP	ath9k/reg.h	259;"	d
AR_IMR_RXOK_LP	ath9k/reg.h	260;"	d
AR_IMR_RXORN	ath9k/reg.h	264;"	d
AR_IMR_RXPHY	ath9k/reg.h	273;"	d
AR_IMR_S0	ath9k/reg.h	292;"	d
AR_IMR_S0_QCU_TXDESC	ath9k/reg.h	295;"	d
AR_IMR_S0_QCU_TXDESC_S	ath9k/reg.h	296;"	d
AR_IMR_S0_QCU_TXOK	ath9k/reg.h	293;"	d
AR_IMR_S0_QCU_TXOK_S	ath9k/reg.h	294;"	d
AR_IMR_S1	ath9k/reg.h	298;"	d
AR_IMR_S1_QCU_TXEOL	ath9k/reg.h	301;"	d
AR_IMR_S1_QCU_TXEOL_S	ath9k/reg.h	302;"	d
AR_IMR_S1_QCU_TXERR	ath9k/reg.h	299;"	d
AR_IMR_S1_QCU_TXERR_S	ath9k/reg.h	300;"	d
AR_IMR_S2	ath9k/reg.h	304;"	d
AR_IMR_S2_BCNTO	ath9k/reg.h	312;"	d
AR_IMR_S2_CABEND	ath9k/reg.h	310;"	d
AR_IMR_S2_CABTO	ath9k/reg.h	313;"	d
AR_IMR_S2_CST	ath9k/reg.h	307;"	d
AR_IMR_S2_DTIM	ath9k/reg.h	314;"	d
AR_IMR_S2_DTIMSYNC	ath9k/reg.h	311;"	d
AR_IMR_S2_GTT	ath9k/reg.h	308;"	d
AR_IMR_S2_QCU_TXURN	ath9k/reg.h	305;"	d
AR_IMR_S2_QCU_TXURN_S	ath9k/reg.h	306;"	d
AR_IMR_S2_TIM	ath9k/reg.h	309;"	d
AR_IMR_S2_TSFOOR	ath9k/reg.h	315;"	d
AR_IMR_S3	ath9k/reg.h	317;"	d
AR_IMR_S3_QCU_QCBROVF	ath9k/reg.h	318;"	d
AR_IMR_S3_QCU_QCBRURN	ath9k/reg.h	319;"	d
AR_IMR_S3_QCU_QCBRURN_S	ath9k/reg.h	320;"	d
AR_IMR_S4	ath9k/reg.h	322;"	d
AR_IMR_S4_QCU_QTRIG	ath9k/reg.h	323;"	d
AR_IMR_S4_RESV0	ath9k/reg.h	324;"	d
AR_IMR_S5	ath9k/reg.h	244;"	d
AR_IMR_S5	ath9k/reg.h	326;"	d
AR_IMR_S5_DTIM_TIMER	ath9k/reg.h	246;"	d
AR_IMR_S5_GENTIMER_THRESH	ath9k/reg.h	253;"	d
AR_IMR_S5_GENTIMER_THRESH_S	ath9k/reg.h	254;"	d
AR_IMR_S5_GENTIMER_TRIG	ath9k/reg.h	251;"	d
AR_IMR_S5_GENTIMER_TRIG_S	ath9k/reg.h	252;"	d
AR_IMR_S5_TIMER_THRESH	ath9k/reg.h	328;"	d
AR_IMR_S5_TIMER_TRIG	ath9k/reg.h	327;"	d
AR_IMR_S5_TIM_TIMER	ath9k/reg.h	245;"	d
AR_IMR_SWBA	ath9k/reg.h	275;"	d
AR_IMR_SWI	ath9k/reg.h	272;"	d
AR_IMR_TIM	ath9k/reg.h	281;"	d
AR_IMR_TXDESC	ath9k/reg.h	266;"	d
AR_IMR_TXEOL	ath9k/reg.h	269;"	d
AR_IMR_TXERR	ath9k/reg.h	267;"	d
AR_IMR_TXINTM	ath9k/reg.h	289;"	d
AR_IMR_TXMINTR	ath9k/reg.h	287;"	d
AR_IMR_TXNOPKT	ath9k/reg.h	268;"	d
AR_IMR_TXOK	ath9k/reg.h	265;"	d
AR_IMR_TXURN	ath9k/reg.h	270;"	d
AR_INPUT_STATE	ath9k/reg.h	1152;"	d
AR_INTR_ASYNC_CAUSE	ath9k/reg.h	1035;"	d
AR_INTR_ASYNC_CAUSE_CLR	ath9k/reg.h	1034;"	d
AR_INTR_ASYNC_CAUSE_MCI	ath9k/reg.h	1036;"	d
AR_INTR_ASYNC_ENABLE	ath9k/reg.h	1045;"	d
AR_INTR_ASYNC_ENABLE_GPIO	ath9k/reg.h	1046;"	d
AR_INTR_ASYNC_ENABLE_GPIO_S	ath9k/reg.h	1047;"	d
AR_INTR_ASYNC_ENABLE_MCI	ath9k/reg.h	1041;"	d
AR_INTR_ASYNC_ENABLE_MCI_S	ath9k/reg.h	1042;"	d
AR_INTR_ASYNC_MASK	ath9k/reg.h	1024;"	d
AR_INTR_ASYNC_MASK_GPIO	ath9k/reg.h	1025;"	d
AR_INTR_ASYNC_MASK_GPIO_S	ath9k/reg.h	1026;"	d
AR_INTR_ASYNC_MASK_MCI	ath9k/reg.h	1027;"	d
AR_INTR_ASYNC_MASK_MCI_S	ath9k/reg.h	1028;"	d
AR_INTR_ASYNC_USED	ath9k/reg.h	1037;"	d
AR_INTR_EEP_PROT_ACCESS	ath9k/reg.h	972;"	d
AR_INTR_MAC_ASLEEP	ath9k/reg.h	974;"	d
AR_INTR_MAC_AWAKE	ath9k/reg.h	973;"	d
AR_INTR_MAC_IRQ	ath9k/reg.h	971;"	d
AR_INTR_PRIO_ASYNC_ENABLE	ath9k/reg.h	1176;"	d
AR_INTR_PRIO_ASYNC_MASK	ath9k/reg.h	1174;"	d
AR_INTR_PRIO_SYNC_ENABLE	ath9k/reg.h	1173;"	d
AR_INTR_PRIO_SYNC_MASK	ath9k/reg.h	1175;"	d
AR_INTR_RTC_IRQ	ath9k/reg.h	970;"	d
AR_INTR_SPURIOUS	ath9k/reg.h	975;"	d
AR_INTR_SYNC_ALL	ath9k/reg.h	/^	AR_INTR_SYNC_ALL = 0x0003FFFF,$/;"	e	enum:__anon1
AR_INTR_SYNC_APB_TIMEOUT	ath9k/reg.h	/^	AR_INTR_SYNC_APB_TIMEOUT = 0x00000008,$/;"	e	enum:__anon1
AR_INTR_SYNC_CAUSE	ath9k/reg.h	978;"	d
AR_INTR_SYNC_CAUSE_CLR	ath9k/reg.h	979;"	d
AR_INTR_SYNC_DEFAULT	ath9k/reg.h	/^	AR_INTR_SYNC_DEFAULT = (AR_INTR_SYNC_HOST1_FATAL |$/;"	e	enum:__anon1
AR_INTR_SYNC_EEPROM_ILLEGAL_ACCESS	ath9k/reg.h	/^	AR_INTR_SYNC_EEPROM_ILLEGAL_ACCESS = 0x00000004,$/;"	e	enum:__anon1
AR_INTR_SYNC_ENABLE	ath9k/reg.h	982;"	d
AR_INTR_SYNC_ENABLE_GPIO	ath9k/reg.h	983;"	d
AR_INTR_SYNC_ENABLE_GPIO_S	ath9k/reg.h	984;"	d
AR_INTR_SYNC_HOST1_FATAL	ath9k/reg.h	/^	AR_INTR_SYNC_HOST1_FATAL = 0x00000020,$/;"	e	enum:__anon1
AR_INTR_SYNC_HOST1_PERR	ath9k/reg.h	/^	AR_INTR_SYNC_HOST1_PERR = 0x00000040,$/;"	e	enum:__anon1
AR_INTR_SYNC_LOCAL_TIMEOUT	ath9k/reg.h	/^	AR_INTR_SYNC_LOCAL_TIMEOUT = 0x00002000,$/;"	e	enum:__anon1
AR_INTR_SYNC_MAC_ASLEEP	ath9k/reg.h	/^	AR_INTR_SYNC_MAC_ASLEEP = 0x00010000,$/;"	e	enum:__anon1
AR_INTR_SYNC_MAC_AWAKE	ath9k/reg.h	/^	AR_INTR_SYNC_MAC_AWAKE = 0x00008000,$/;"	e	enum:__anon1
AR_INTR_SYNC_MAC_IRQ	ath9k/reg.h	/^	AR_INTR_SYNC_MAC_IRQ = 0x00000002,$/;"	e	enum:__anon1
AR_INTR_SYNC_MAC_SLEEP_ACCESS	ath9k/reg.h	/^	AR_INTR_SYNC_MAC_SLEEP_ACCESS = 0x00020000,$/;"	e	enum:__anon1
AR_INTR_SYNC_MASK	ath9k/reg.h	1030;"	d
AR_INTR_SYNC_MASK_GPIO	ath9k/reg.h	1031;"	d
AR_INTR_SYNC_MASK_GPIO_S	ath9k/reg.h	1032;"	d
AR_INTR_SYNC_PCI_MODE_CONFLICT	ath9k/reg.h	/^	AR_INTR_SYNC_PCI_MODE_CONFLICT = 0x00000010,$/;"	e	enum:__anon1
AR_INTR_SYNC_PM_ACCESS	ath9k/reg.h	/^	AR_INTR_SYNC_PM_ACCESS = 0x00004000,$/;"	e	enum:__anon1
AR_INTR_SYNC_RADM_CPL_DLLP_ABORT	ath9k/reg.h	/^	AR_INTR_SYNC_RADM_CPL_DLLP_ABORT = 0x00000200,$/;"	e	enum:__anon1
AR_INTR_SYNC_RADM_CPL_ECRC_ERR	ath9k/reg.h	/^	AR_INTR_SYNC_RADM_CPL_ECRC_ERR = 0x00000800,$/;"	e	enum:__anon1
AR_INTR_SYNC_RADM_CPL_EP	ath9k/reg.h	/^	AR_INTR_SYNC_RADM_CPL_EP = 0x00000100,$/;"	e	enum:__anon1
AR_INTR_SYNC_RADM_CPL_TIMEOUT	ath9k/reg.h	/^	AR_INTR_SYNC_RADM_CPL_TIMEOUT = 0x00001000,$/;"	e	enum:__anon1
AR_INTR_SYNC_RADM_CPL_TLP_ABORT	ath9k/reg.h	/^	AR_INTR_SYNC_RADM_CPL_TLP_ABORT = 0x00000400,$/;"	e	enum:__anon1
AR_INTR_SYNC_RTC_IRQ	ath9k/reg.h	/^	AR_INTR_SYNC_RTC_IRQ = 0x00000001,$/;"	e	enum:__anon1
AR_INTR_SYNC_SPURIOUS	ath9k/reg.h	/^	AR_INTR_SYNC_SPURIOUS = 0xFFFFFFFF,$/;"	e	enum:__anon1
AR_INTR_SYNC_TRCV_FIFO_PERR	ath9k/reg.h	/^	AR_INTR_SYNC_TRCV_FIFO_PERR = 0x00000080,$/;"	e	enum:__anon1
AR_ISR	ath9k/reg.h	169;"	d
AR_ISR_BCNMISC	ath9k/reg.h	193;"	d
AR_ISR_BMISS	ath9k/reg.h	190;"	d
AR_ISR_BNR	ath9k/reg.h	191;"	d
AR_ISR_BRSSI	ath9k/reg.h	189;"	d
AR_ISR_GENTMR	ath9k/reg.h	198;"	d
AR_ISR_HP_RXOK	ath9k/reg.h	172;"	d
AR_ISR_LP_RXOK	ath9k/reg.h	173;"	d
AR_ISR_MIB	ath9k/reg.h	184;"	d
AR_ISR_QCBROVF	ath9k/reg.h	195;"	d
AR_ISR_QCBRURN	ath9k/reg.h	196;"	d
AR_ISR_QTRIG	ath9k/reg.h	197;"	d
AR_ISR_RAC	ath9k/reg.h	331;"	d
AR_ISR_RXCHIRP	ath9k/reg.h	192;"	d
AR_ISR_RXDESC	ath9k/reg.h	171;"	d
AR_ISR_RXEOL	ath9k/reg.h	176;"	d
AR_ISR_RXERR	ath9k/reg.h	174;"	d
AR_ISR_RXINTM	ath9k/reg.h	203;"	d
AR_ISR_RXKCM	ath9k/reg.h	187;"	d
AR_ISR_RXMINTR	ath9k/reg.h	201;"	d
AR_ISR_RXNOPKT	ath9k/reg.h	175;"	d
AR_ISR_RXOK	ath9k/reg.h	170;"	d
AR_ISR_RXORN	ath9k/reg.h	177;"	d
AR_ISR_RXPHY	ath9k/reg.h	186;"	d
AR_ISR_S0	ath9k/reg.h	205;"	d
AR_ISR_S0_QCU_TXDESC	ath9k/reg.h	208;"	d
AR_ISR_S0_QCU_TXDESC	ath9k/reg.h	335;"	d
AR_ISR_S0_QCU_TXDESC_S	ath9k/reg.h	209;"	d
AR_ISR_S0_QCU_TXDESC_S	ath9k/reg.h	336;"	d
AR_ISR_S0_QCU_TXOK	ath9k/reg.h	206;"	d
AR_ISR_S0_QCU_TXOK	ath9k/reg.h	333;"	d
AR_ISR_S0_QCU_TXOK_S	ath9k/reg.h	207;"	d
AR_ISR_S0_QCU_TXOK_S	ath9k/reg.h	334;"	d
AR_ISR_S0_S	ath9k/reg.h	332;"	d
AR_ISR_S1	ath9k/reg.h	211;"	d
AR_ISR_S1_QCU_TXEOL	ath9k/reg.h	214;"	d
AR_ISR_S1_QCU_TXEOL	ath9k/reg.h	341;"	d
AR_ISR_S1_QCU_TXEOL_S	ath9k/reg.h	215;"	d
AR_ISR_S1_QCU_TXEOL_S	ath9k/reg.h	342;"	d
AR_ISR_S1_QCU_TXERR	ath9k/reg.h	212;"	d
AR_ISR_S1_QCU_TXERR	ath9k/reg.h	339;"	d
AR_ISR_S1_QCU_TXERR_S	ath9k/reg.h	213;"	d
AR_ISR_S1_QCU_TXERR_S	ath9k/reg.h	340;"	d
AR_ISR_S1_S	ath9k/reg.h	338;"	d
AR_ISR_S2	ath9k/reg.h	217;"	d
AR_ISR_S2_BB_WATCHDOG	ath9k/reg.h	219;"	d
AR_ISR_S2_BCNTO	ath9k/reg.h	225;"	d
AR_ISR_S2_CABEND	ath9k/reg.h	223;"	d
AR_ISR_S2_CABTO	ath9k/reg.h	226;"	d
AR_ISR_S2_CST	ath9k/reg.h	220;"	d
AR_ISR_S2_DTIM	ath9k/reg.h	227;"	d
AR_ISR_S2_DTIMSYNC	ath9k/reg.h	224;"	d
AR_ISR_S2_GTT	ath9k/reg.h	221;"	d
AR_ISR_S2_QCU_TXURN	ath9k/reg.h	218;"	d
AR_ISR_S2_S	ath9k/reg.h	344;"	d
AR_ISR_S2_TBTT_TIME	ath9k/reg.h	229;"	d
AR_ISR_S2_TIM	ath9k/reg.h	222;"	d
AR_ISR_S2_TSFOOR	ath9k/reg.h	228;"	d
AR_ISR_S3	ath9k/reg.h	231;"	d
AR_ISR_S3_QCU_QCBROVF	ath9k/reg.h	232;"	d
AR_ISR_S3_QCU_QCBRURN	ath9k/reg.h	233;"	d
AR_ISR_S3_S	ath9k/reg.h	345;"	d
AR_ISR_S4	ath9k/reg.h	235;"	d
AR_ISR_S4_QCU_QTRIG	ath9k/reg.h	236;"	d
AR_ISR_S4_RESV0	ath9k/reg.h	237;"	d
AR_ISR_S4_S	ath9k/reg.h	346;"	d
AR_ISR_S5	ath9k/reg.h	239;"	d
AR_ISR_S5_DTIM_TIMER	ath9k/reg.h	243;"	d
AR_ISR_S5_GENTIMER_THRESH	ath9k/reg.h	249;"	d
AR_ISR_S5_GENTIMER_THRESH_S	ath9k/reg.h	250;"	d
AR_ISR_S5_GENTIMER_TRIG	ath9k/reg.h	247;"	d
AR_ISR_S5_GENTIMER_TRIG_S	ath9k/reg.h	248;"	d
AR_ISR_S5_S	ath9k/reg.h	347;"	d
AR_ISR_S5_TIMER_THRESH	ath9k/reg.h	241;"	d
AR_ISR_S5_TIMER_TRIG	ath9k/reg.h	240;"	d
AR_ISR_S5_TIM_TIMER	ath9k/reg.h	242;"	d
AR_ISR_SWBA	ath9k/reg.h	188;"	d
AR_ISR_SWI	ath9k/reg.h	185;"	d
AR_ISR_TIM	ath9k/reg.h	194;"	d
AR_ISR_TXDESC	ath9k/reg.h	179;"	d
AR_ISR_TXEOL	ath9k/reg.h	182;"	d
AR_ISR_TXERR	ath9k/reg.h	180;"	d
AR_ISR_TXINTM	ath9k/reg.h	202;"	d
AR_ISR_TXMINTR	ath9k/reg.h	200;"	d
AR_ISR_TXNOPKT	ath9k/reg.h	181;"	d
AR_ISR_TXOK	ath9k/reg.h	178;"	d
AR_ISR_TXURN	ath9k/reg.h	183;"	d
AR_InsertTS	ath9k/mac.h	370;"	d
AR_IsAggr	ath9k/mac.h	375;"	d
AR_KEYTABLE	reg.h	43;"	d
AR_KEYTABLE_0	reg.h	42;"	d
AR_KEYTABLE_ANT	reg.h	54;"	d
AR_KEYTABLE_KEY0	reg.h	56;"	d
AR_KEYTABLE_KEY1	reg.h	57;"	d
AR_KEYTABLE_KEY2	reg.h	58;"	d
AR_KEYTABLE_KEY3	reg.h	59;"	d
AR_KEYTABLE_KEY4	reg.h	60;"	d
AR_KEYTABLE_MAC0	reg.h	62;"	d
AR_KEYTABLE_MAC1	reg.h	63;"	d
AR_KEYTABLE_SIZE	ath9k/hw.h	162;"	d
AR_KEYTABLE_TYPE	reg.h	61;"	d
AR_KEYTABLE_TYPE_104	reg.h	48;"	d
AR_KEYTABLE_TYPE_128	reg.h	49;"	d
AR_KEYTABLE_TYPE_40	reg.h	47;"	d
AR_KEYTABLE_TYPE_AES	reg.h	51;"	d
AR_KEYTABLE_TYPE_CCM	reg.h	52;"	d
AR_KEYTABLE_TYPE_CLR	reg.h	53;"	d
AR_KEYTABLE_TYPE_TKIP	reg.h	50;"	d
AR_KEYTABLE_VALID	reg.h	55;"	d
AR_KEY_CACHE_SIZE	reg.h	44;"	d
AR_KEY_TYPE	reg.h	46;"	d
AR_KeyIdx	ath9k/mac.h	562;"	d
AR_KeyIdx_S	ath9k/mac.h	563;"	d
AR_KeyMiss	ath9k/mac.h	571;"	d
AR_LAST_TSTP	ath9k/reg.h	1651;"	d
AR_LDPC	ath9k/mac.h	420;"	d
AR_LP_RXDP	ath9k/reg.h	167;"	d
AR_LowRxChain	ath9k/ar9003_mac.h	36;"	d
AR_MACMISC	ath9k/reg.h	126;"	d
AR_MACMISC_DMA_OBS	ath9k/reg.h	128;"	d
AR_MACMISC_DMA_OBS_LINE_0	ath9k/reg.h	130;"	d
AR_MACMISC_DMA_OBS_LINE_1	ath9k/reg.h	131;"	d
AR_MACMISC_DMA_OBS_LINE_2	ath9k/reg.h	132;"	d
AR_MACMISC_DMA_OBS_LINE_3	ath9k/reg.h	133;"	d
AR_MACMISC_DMA_OBS_LINE_4	ath9k/reg.h	134;"	d
AR_MACMISC_DMA_OBS_LINE_5	ath9k/reg.h	135;"	d
AR_MACMISC_DMA_OBS_LINE_6	ath9k/reg.h	136;"	d
AR_MACMISC_DMA_OBS_LINE_7	ath9k/reg.h	137;"	d
AR_MACMISC_DMA_OBS_LINE_8	ath9k/reg.h	138;"	d
AR_MACMISC_DMA_OBS_S	ath9k/reg.h	129;"	d
AR_MACMISC_MISC_OBS	ath9k/reg.h	139;"	d
AR_MACMISC_MISC_OBS_BUS_1	ath9k/reg.h	145;"	d
AR_MACMISC_MISC_OBS_BUS_LSB	ath9k/reg.h	141;"	d
AR_MACMISC_MISC_OBS_BUS_LSB_S	ath9k/reg.h	142;"	d
AR_MACMISC_MISC_OBS_BUS_MSB	ath9k/reg.h	143;"	d
AR_MACMISC_MISC_OBS_BUS_MSB_S	ath9k/reg.h	144;"	d
AR_MACMISC_MISC_OBS_S	ath9k/reg.h	140;"	d
AR_MACMISC_PCI_EXT_FORCE	ath9k/reg.h	127;"	d
AR_MAC_PCU_ASYNC_FIFO_REG3	ath9k/reg.h	1913;"	d
AR_MAC_PCU_ASYNC_FIFO_REG3_DATAPATH_SEL	ath9k/reg.h	1914;"	d
AR_MAC_PCU_ASYNC_FIFO_REG3_SOFT_RESET	ath9k/reg.h	1915;"	d
AR_MAC_PCU_GEN_TIMER_TSF_SEL	ath9k/reg.h	1916;"	d
AR_MAC_PCU_LOGIC_ANALYZER	ath9k/reg.h	1878;"	d
AR_MAC_PCU_LOGIC_ANALYZER_DISBUG20768	ath9k/reg.h	1879;"	d
AR_MAC_SLEEP	ath9k/reg.h	685;"	d
AR_MAC_SLEEP_MAC_ASLEEP	ath9k/reg.h	687;"	d
AR_MAC_SLEEP_MAC_AWAKE	ath9k/reg.h	686;"	d
AR_MAX_CFP_DUR	ath9k/reg.h	1558;"	d
AR_MCAST_FIL0	ath9k/reg.h	1563;"	d
AR_MCAST_FIL1	ath9k/reg.h	1564;"	d
AR_MCAST_FILTER_MAC_ADDR_SIZE	ath6kl/core.h	741;"	d
AR_MCI_BT_PRI	ath9k/reg.h	2265;"	d
AR_MCI_BT_PRI0	ath9k/reg.h	2261;"	d
AR_MCI_BT_PRI1	ath9k/reg.h	2262;"	d
AR_MCI_BT_PRI2	ath9k/reg.h	2263;"	d
AR_MCI_BT_PRI3	ath9k/reg.h	2264;"	d
AR_MCI_COEX_WL_WEIGHTS	ath9k/reg.h	1789;"	d
AR_MCI_COMMAND0	ath9k/reg.h	2104;"	d
AR_MCI_COMMAND0_DISABLE_TIMESTAMP	ath9k/reg.h	2109;"	d
AR_MCI_COMMAND0_DISABLE_TIMESTAMP_S	ath9k/reg.h	2110;"	d
AR_MCI_COMMAND0_HEADER	ath9k/reg.h	2105;"	d
AR_MCI_COMMAND0_HEADER_S	ath9k/reg.h	2106;"	d
AR_MCI_COMMAND0_LEN	ath9k/reg.h	2107;"	d
AR_MCI_COMMAND0_LEN_S	ath9k/reg.h	2108;"	d
AR_MCI_COMMAND1	ath9k/reg.h	2112;"	d
AR_MCI_COMMAND2	ath9k/reg.h	2114;"	d
AR_MCI_COMMAND2_RESET_REQ_WAKEUP	ath9k/reg.h	2121;"	d
AR_MCI_COMMAND2_RESET_REQ_WAKEUP_S	ath9k/reg.h	2122;"	d
AR_MCI_COMMAND2_RESET_RX	ath9k/reg.h	2117;"	d
AR_MCI_COMMAND2_RESET_RX_NUM_CYCLES	ath9k/reg.h	2119;"	d
AR_MCI_COMMAND2_RESET_RX_NUM_CYCLES_S	ath9k/reg.h	2120;"	d
AR_MCI_COMMAND2_RESET_RX_S	ath9k/reg.h	2118;"	d
AR_MCI_COMMAND2_RESET_TX	ath9k/reg.h	2115;"	d
AR_MCI_COMMAND2_RESET_TX_S	ath9k/reg.h	2116;"	d
AR_MCI_CONT_PRIORITY	ath9k/reg.h	2256;"	d
AR_MCI_CONT_PRIORITY_S	ath9k/reg.h	2257;"	d
AR_MCI_CONT_RSSI_POWER	ath9k/reg.h	2254;"	d
AR_MCI_CONT_RSSI_POWER_S	ath9k/reg.h	2255;"	d
AR_MCI_CONT_STATUS	ath9k/reg.h	2253;"	d
AR_MCI_CONT_TXRX	ath9k/reg.h	2258;"	d
AR_MCI_CONT_TXRX_S	ath9k/reg.h	2259;"	d
AR_MCI_CPU_INT	ath9k/reg.h	2243;"	d
AR_MCI_DBG_CNT_CTRL	ath9k/reg.h	2373;"	d
AR_MCI_DBG_CNT_CTRL_ENABLE	ath9k/reg.h	2374;"	d
AR_MCI_DBG_CNT_CTRL_ENABLE_S	ath9k/reg.h	2375;"	d
AR_MCI_GAIN	ath9k/reg.h	2269;"	d
AR_MCI_GPM_0	ath9k/reg.h	2145;"	d
AR_MCI_GPM_1	ath9k/reg.h	2146;"	d
AR_MCI_GPM_BUF_LEN	ath9k/reg.h	2149;"	d
AR_MCI_GPM_BUF_LEN_S	ath9k/reg.h	2150;"	d
AR_MCI_GPM_WRITE_PTR	ath9k/reg.h	2147;"	d
AR_MCI_GPM_WRITE_PTR_S	ath9k/reg.h	2148;"	d
AR_MCI_HW_SCHD_TBL_CTL	ath9k/reg.h	2275;"	d
AR_MCI_HW_SCHD_TBL_D0	ath9k/reg.h	2276;"	d
AR_MCI_HW_SCHD_TBL_D1	ath9k/reg.h	2277;"	d
AR_MCI_HW_SCHD_TBL_D2	ath9k/reg.h	2278;"	d
AR_MCI_HW_SCHD_TBL_D3	ath9k/reg.h	2279;"	d
AR_MCI_INTERRUPT_BB_AIC_IRQ	ath9k/reg.h	2182;"	d
AR_MCI_INTERRUPT_BB_AIC_IRQ_S	ath9k/reg.h	2183;"	d
AR_MCI_INTERRUPT_BT_FREQ	ath9k/reg.h	2178;"	d
AR_MCI_INTERRUPT_BT_FREQ_S	ath9k/reg.h	2179;"	d
AR_MCI_INTERRUPT_BT_PRI	ath9k/reg.h	2174;"	d
AR_MCI_INTERRUPT_BT_PRI_S	ath9k/reg.h	2175;"	d
AR_MCI_INTERRUPT_BT_PRI_THRESH	ath9k/reg.h	2176;"	d
AR_MCI_INTERRUPT_BT_PRI_THRESH_S	ath9k/reg.h	2177;"	d
AR_MCI_INTERRUPT_BT_STOMP	ath9k/reg.h	2180;"	d
AR_MCI_INTERRUPT_BT_STOMP_S	ath9k/reg.h	2181;"	d
AR_MCI_INTERRUPT_CONT_INFO_TIMEOUT	ath9k/reg.h	2184;"	d
AR_MCI_INTERRUPT_CONT_INFO_TIMEOUT_S	ath9k/reg.h	2185;"	d
AR_MCI_INTERRUPT_CPU_INT_MSG	ath9k/reg.h	2156;"	d
AR_MCI_INTERRUPT_CPU_INT_MSG_S	ath9k/reg.h	2157;"	d
AR_MCI_INTERRUPT_DEFAULT	ath9k/reg.h	2187;"	d
AR_MCI_INTERRUPT_EN	ath9k/reg.h	2153;"	d
AR_MCI_INTERRUPT_MSG_FAIL_MASK	ath9k/reg.h	2197;"	d
AR_MCI_INTERRUPT_RAW	ath9k/reg.h	2152;"	d
AR_MCI_INTERRUPT_REMOTE_SLEEP_UPDATE	ath9k/reg.h	2172;"	d
AR_MCI_INTERRUPT_REMOTE_SLEEP_UPDATE_S	ath9k/reg.h	2173;"	d
AR_MCI_INTERRUPT_RX_CKSUM_FAIL	ath9k/reg.h	2158;"	d
AR_MCI_INTERRUPT_RX_CKSUM_FAIL_S	ath9k/reg.h	2159;"	d
AR_MCI_INTERRUPT_RX_HW_MSG_FAIL	ath9k/reg.h	2162;"	d
AR_MCI_INTERRUPT_RX_HW_MSG_FAIL_S	ath9k/reg.h	2163;"	d
AR_MCI_INTERRUPT_RX_HW_MSG_MASK	ath9k/reg.h	2230;"	d
AR_MCI_INTERRUPT_RX_INVALID_HDR	ath9k/reg.h	2160;"	d
AR_MCI_INTERRUPT_RX_INVALID_HDR_S	ath9k/reg.h	2161;"	d
AR_MCI_INTERRUPT_RX_MSG	ath9k/reg.h	2170;"	d
AR_MCI_INTERRUPT_RX_MSG_CONT_INFO	ath9k/reg.h	2212;"	d
AR_MCI_INTERRUPT_RX_MSG_CONT_INFO_S	ath9k/reg.h	2213;"	d
AR_MCI_INTERRUPT_RX_MSG_CONT_NACK	ath9k/reg.h	2210;"	d
AR_MCI_INTERRUPT_RX_MSG_CONT_NACK_S	ath9k/reg.h	2211;"	d
AR_MCI_INTERRUPT_RX_MSG_CONT_RST	ath9k/reg.h	2214;"	d
AR_MCI_INTERRUPT_RX_MSG_CONT_RST_S	ath9k/reg.h	2215;"	d
AR_MCI_INTERRUPT_RX_MSG_CPU_INT	ath9k/reg.h	2218;"	d
AR_MCI_INTERRUPT_RX_MSG_CPU_INT_S	ath9k/reg.h	2219;"	d
AR_MCI_INTERRUPT_RX_MSG_DEFAULT	ath9k/reg.h	2237;"	d
AR_MCI_INTERRUPT_RX_MSG_EN	ath9k/reg.h	2205;"	d
AR_MCI_INTERRUPT_RX_MSG_GPM	ath9k/reg.h	2220;"	d
AR_MCI_INTERRUPT_RX_MSG_GPM_S	ath9k/reg.h	2221;"	d
AR_MCI_INTERRUPT_RX_MSG_LNA_CONTROL	ath9k/reg.h	2208;"	d
AR_MCI_INTERRUPT_RX_MSG_LNA_CONTROL_S	ath9k/reg.h	2209;"	d
AR_MCI_INTERRUPT_RX_MSG_LNA_INFO	ath9k/reg.h	2222;"	d
AR_MCI_INTERRUPT_RX_MSG_LNA_INFO_S	ath9k/reg.h	2223;"	d
AR_MCI_INTERRUPT_RX_MSG_RAW	ath9k/reg.h	2204;"	d
AR_MCI_INTERRUPT_RX_MSG_REMOTE_RESET	ath9k/reg.h	2206;"	d
AR_MCI_INTERRUPT_RX_MSG_REMOTE_RESET_S	ath9k/reg.h	2207;"	d
AR_MCI_INTERRUPT_RX_MSG_REQ_WAKE	ath9k/reg.h	2228;"	d
AR_MCI_INTERRUPT_RX_MSG_REQ_WAKE_S	ath9k/reg.h	2229;"	d
AR_MCI_INTERRUPT_RX_MSG_S	ath9k/reg.h	2171;"	d
AR_MCI_INTERRUPT_RX_MSG_SCHD_INFO	ath9k/reg.h	2216;"	d
AR_MCI_INTERRUPT_RX_MSG_SCHD_INFO_S	ath9k/reg.h	2217;"	d
AR_MCI_INTERRUPT_RX_MSG_SYS_SLEEPING	ath9k/reg.h	2224;"	d
AR_MCI_INTERRUPT_RX_MSG_SYS_SLEEPING_S	ath9k/reg.h	2225;"	d
AR_MCI_INTERRUPT_RX_MSG_SYS_WAKING	ath9k/reg.h	2226;"	d
AR_MCI_INTERRUPT_RX_MSG_SYS_WAKING_S	ath9k/reg.h	2227;"	d
AR_MCI_INTERRUPT_RX_SW_MSG_FAIL	ath9k/reg.h	2164;"	d
AR_MCI_INTERRUPT_RX_SW_MSG_FAIL_S	ath9k/reg.h	2165;"	d
AR_MCI_INTERRUPT_SW_MSG_DONE	ath9k/reg.h	2154;"	d
AR_MCI_INTERRUPT_SW_MSG_DONE_S	ath9k/reg.h	2155;"	d
AR_MCI_INTERRUPT_TX_HW_MSG_FAIL	ath9k/reg.h	2166;"	d
AR_MCI_INTERRUPT_TX_HW_MSG_FAIL_S	ath9k/reg.h	2167;"	d
AR_MCI_INTERRUPT_TX_SW_MSG_FAIL	ath9k/reg.h	2168;"	d
AR_MCI_INTERRUPT_TX_SW_MSG_FAIL_S	ath9k/reg.h	2169;"	d
AR_MCI_LAST_HW_MSG_BDY	ath9k/reg.h	2355;"	d
AR_MCI_LAST_HW_MSG_HDR	ath9k/reg.h	2354;"	d
AR_MCI_MAXGAIN	ath9k/reg.h	2274;"	d
AR_MCI_MISC	ath9k/reg.h	2370;"	d
AR_MCI_MISC_HW_FIX_EN	ath9k/reg.h	2371;"	d
AR_MCI_MISC_HW_FIX_EN_S	ath9k/reg.h	2372;"	d
AR_MCI_MSG_ATTRIBUTES_TABLE	ath9k/reg.h	2137;"	d
AR_MCI_MSG_ATTRIBUTES_TABLE_CHECKSUM	ath9k/reg.h	2138;"	d
AR_MCI_MSG_ATTRIBUTES_TABLE_CHECKSUM_S	ath9k/reg.h	2139;"	d
AR_MCI_MSG_ATTRIBUTES_TABLE_INVALID_HDR	ath9k/reg.h	2140;"	d
AR_MCI_MSG_ATTRIBUTES_TABLE_INVALID_HDR_S	ath9k/reg.h	2141;"	d
AR_MCI_REMOTE_CPU_INT	ath9k/reg.h	2202;"	d
AR_MCI_REMOTE_CPU_INT_EN	ath9k/reg.h	2203;"	d
AR_MCI_RX_CTRL	ath9k/reg.h	2124;"	d
AR_MCI_RX_LAST_SCHD_MSG_INDEX	ath9k/reg.h	2246;"	d
AR_MCI_RX_LAST_SCHD_MSG_INDEX_S	ath9k/reg.h	2247;"	d
AR_MCI_RX_MCI_CLK_REQ	ath9k/reg.h	2250;"	d
AR_MCI_RX_MCI_CLK_REQ_S	ath9k/reg.h	2251;"	d
AR_MCI_RX_REMOTE_SLEEP	ath9k/reg.h	2248;"	d
AR_MCI_RX_REMOTE_SLEEP_S	ath9k/reg.h	2249;"	d
AR_MCI_RX_STATUS	ath9k/reg.h	2245;"	d
AR_MCI_SCHD_TABLE_0	ath9k/reg.h	2143;"	d
AR_MCI_SCHD_TABLE_1	ath9k/reg.h	2144;"	d
AR_MCI_SCHD_TABLE_2	ath9k/reg.h	2357;"	d
AR_MCI_SCHD_TABLE_2_HW_BASED	ath9k/reg.h	2360;"	d
AR_MCI_SCHD_TABLE_2_HW_BASED_S	ath9k/reg.h	2361;"	d
AR_MCI_SCHD_TABLE_2_MEM_BASED	ath9k/reg.h	2358;"	d
AR_MCI_SCHD_TABLE_2_MEM_BASED_S	ath9k/reg.h	2359;"	d
AR_MCI_TX_CTRL	ath9k/reg.h	2126;"	d
AR_MCI_TX_CTRL_CLK_DIV	ath9k/reg.h	2128;"	d
AR_MCI_TX_CTRL_CLK_DIV_S	ath9k/reg.h	2129;"	d
AR_MCI_TX_CTRL_DISABLE_LNA_UPDATE	ath9k/reg.h	2130;"	d
AR_MCI_TX_CTRL_DISABLE_LNA_UPDATE_S	ath9k/reg.h	2131;"	d
AR_MCI_TX_CTRL_GAIN_UPDATE_FREQ	ath9k/reg.h	2132;"	d
AR_MCI_TX_CTRL_GAIN_UPDATE_FREQ_S	ath9k/reg.h	2133;"	d
AR_MCI_TX_CTRL_GAIN_UPDATE_NUM	ath9k/reg.h	2134;"	d
AR_MCI_TX_CTRL_GAIN_UPDATE_NUM_S	ath9k/reg.h	2135;"	d
AR_MCI_TX_PAYLOAD0	ath9k/reg.h	2280;"	d
AR_MCI_TX_PAYLOAD1	ath9k/reg.h	2281;"	d
AR_MCI_TX_PAYLOAD2	ath9k/reg.h	2282;"	d
AR_MCI_TX_PAYLOAD3	ath9k/reg.h	2283;"	d
AR_MCI_WBTIMER1	ath9k/reg.h	2270;"	d
AR_MCI_WBTIMER2	ath9k/reg.h	2271;"	d
AR_MCI_WBTIMER3	ath9k/reg.h	2272;"	d
AR_MCI_WBTIMER4	ath9k/reg.h	2273;"	d
AR_MCI_WL_FREQ0	ath9k/reg.h	2266;"	d
AR_MCI_WL_FREQ1	ath9k/reg.h	2267;"	d
AR_MCI_WL_FREQ2	ath9k/reg.h	2268;"	d
AR_MIBC	reg.h	20;"	d
AR_MIBCNT_INTRMASK	ath9k/reg.h	1746;"	d
AR_MIBC_CMC	reg.h	23;"	d
AR_MIBC_COW	reg.h	21;"	d
AR_MIBC_FMC	reg.h	22;"	d
AR_MIBC_MCS	reg.h	24;"	d
AR_MIC_QOS_CONTROL	ath9k/reg.h	1710;"	d
AR_MIC_QOS_SELECT	ath9k/reg.h	1711;"	d
AR_MIRT	ath9k/reg.h	48;"	d
AR_MIRT_VAL	ath9k/reg.h	49;"	d
AR_MIRT_VAL_S	ath9k/reg.h	50;"	d
AR_MRC_BASE	ath9k/ar9003_phy.h	215;"	d
AR_MichaelErr	ath9k/mac.h	558;"	d
AR_MoreAggr	ath9k/mac.h	374;"	d
AR_NAV	ath9k/reg.h	1652;"	d
AR_NDP2_PERIOD	ath9k/reg.h	1823;"	d
AR_NDP2_TIMER_MODE	ath9k/reg.h	1824;"	d
AR_NDP_PERIOD	ath9k/reg.h	1844;"	d
AR_NDP_TIMER_EN	ath9k/reg.h	1854;"	d
AR_NEXT_CFP	ath9k/reg.h	1830;"	d
AR_NEXT_DMA_BEACON_ALERT	ath9k/reg.h	1828;"	d
AR_NEXT_DTIM	ath9k/reg.h	1833;"	d
AR_NEXT_HCF	ath9k/reg.h	1831;"	d
AR_NEXT_NDP2_TIMER	ath9k/reg.h	1820;"	d
AR_NEXT_NDP_TIMER	ath9k/reg.h	1835;"	d
AR_NEXT_QUIET_TIMER	ath9k/reg.h	1834;"	d
AR_NEXT_SWBA	ath9k/reg.h	1829;"	d
AR_NEXT_TBTT_TIMER	ath9k/reg.h	1827;"	d
AR_NEXT_TIM	ath9k/reg.h	1832;"	d
AR_NO_SPUR	ath9k/hw.h	304;"	d
AR_NUM_DCU	ath9k/reg.h	481;"	d
AR_NUM_GPIO	ath9k/reg.h	1056;"	d
AR_NUM_QCU	ath9k/reg.h	357;"	d
AR_NoAck	ath9k/mac.h	369;"	d
AR_Not_Sounding	ath9k/ar9003_mac.h	38;"	d
AR_NumDelim	ath9k/mac.h	526;"	d
AR_NumDelim_S	ath9k/mac.h	527;"	d
AR_OBS	ath9k/reg.h	1164;"	d
AR_OBS_BUS_1	ath9k/reg.h	1631;"	d
AR_OBS_BUS_1_CHAN_IDLE	ath9k/reg.h	1639;"	d
AR_OBS_BUS_1_PCU	ath9k/reg.h	1632;"	d
AR_OBS_BUS_1_QUIET_TIME	ath9k/reg.h	1638;"	d
AR_OBS_BUS_1_RX_BEACON	ath9k/reg.h	1635;"	d
AR_OBS_BUS_1_RX_CLEAR	ath9k/reg.h	1643;"	d
AR_OBS_BUS_1_RX_END	ath9k/reg.h	1633;"	d
AR_OBS_BUS_1_RX_FILTER	ath9k/reg.h	1636;"	d
AR_OBS_BUS_1_RX_FRAME	ath9k/reg.h	1642;"	d
AR_OBS_BUS_1_RX_STATE	ath9k/reg.h	1646;"	d
AR_OBS_BUS_1_RX_STATE_S	ath9k/reg.h	1647;"	d
AR_OBS_BUS_1_RX_WEP	ath9k/reg.h	1634;"	d
AR_OBS_BUS_1_TX_FRAME	ath9k/reg.h	1641;"	d
AR_OBS_BUS_1_TX_HCF	ath9k/reg.h	1637;"	d
AR_OBS_BUS_1_TX_HOLD	ath9k/reg.h	1640;"	d
AR_OBS_BUS_1_TX_STATE	ath9k/reg.h	1648;"	d
AR_OBS_BUS_1_TX_STATE_S	ath9k/reg.h	1649;"	d
AR_OBS_BUS_1_WEP_STATE	ath9k/reg.h	1644;"	d
AR_OBS_BUS_1_WEP_STATE_S	ath9k/reg.h	1645;"	d
AR_OBS_BUS_CTRL	ath9k/reg.h	1624;"	d
AR_OBS_BUS_SEL_1	ath9k/reg.h	1625;"	d
AR_OBS_BUS_SEL_2	ath9k/reg.h	1626;"	d
AR_OBS_BUS_SEL_3	ath9k/reg.h	1627;"	d
AR_OBS_BUS_SEL_4	ath9k/reg.h	1628;"	d
AR_OBS_BUS_SEL_5	ath9k/reg.h	1629;"	d
AR_PAPRDChainMask	ath9k/ar9003_mac.h	41;"	d
AR_PAPRDChainMask_S	ath9k/ar9003_mac.h	42;"	d
AR_PCIE_MSI	ath9k/reg.h	1169;"	d
AR_PCIE_MSI_ENABLE	ath9k/reg.h	1171;"	d
AR_PCIE_PHY_REG3	ath9k/reg.h	1054;"	d
AR_PCIE_PM_CTRL	ath9k/reg.h	1051;"	d
AR_PCIE_PM_CTRL_ENA	ath9k/reg.h	1052;"	d
AR_PCIE_SERDES	ath9k/reg.h	1049;"	d
AR_PCIE_SERDES2	ath9k/reg.h	1050;"	d
AR_PCU_ALWAYS_PERFORM_KEYSEARCH	ath9k/reg.h	1726;"	d
AR_PCU_BT_ANT_PREVENT_RX	ath9k/reg.h	1728;"	d
AR_PCU_BT_ANT_PREVENT_RX_S	ath9k/reg.h	1729;"	d
AR_PCU_BUG_12306_FIX_ENA	ath9k/reg.h	1721;"	d
AR_PCU_CCK_SIFS_MODE	ath9k/reg.h	1717;"	d
AR_PCU_CLEAR_BA_VALID	ath9k/reg.h	1725;"	d
AR_PCU_CLEAR_VMF	ath9k/reg.h	1724;"	d
AR_PCU_FORCE_BSSID_MATCH	ath9k/reg.h	1714;"	d
AR_PCU_FORCE_QUIET_COLL	ath9k/reg.h	1722;"	d
AR_PCU_MIC_NEW_LOC_ENA	ath9k/reg.h	1715;"	d
AR_PCU_MISC	ath9k/reg.h	1713;"	d
AR_PCU_MISC_MODE2	ath9k/reg.h	1896;"	d
AR_PCU_MISC_MODE2_ADHOC_MCAST_KEYID_ENABLE	ath9k/reg.h	1901;"	d
AR_PCU_MISC_MODE2_CFP_IGNORE	ath9k/reg.h	1902;"	d
AR_PCU_MISC_MODE2_ENABLE_AGGWEP	ath9k/reg.h	1906;"	d
AR_PCU_MISC_MODE2_ENABLE_LOAD_NAV_BEACON_DURATION	ath9k/reg.h	1905;"	d
AR_PCU_MISC_MODE2_HWWAR1	ath9k/reg.h	1907;"	d
AR_PCU_MISC_MODE2_HWWAR2	ath9k/reg.h	1908;"	d
AR_PCU_MISC_MODE2_MGMT_CRYPTO_ENABLE	ath9k/reg.h	1897;"	d
AR_PCU_MISC_MODE2_MGMT_QOS	ath9k/reg.h	1903;"	d
AR_PCU_MISC_MODE2_MGMT_QOS_S	ath9k/reg.h	1904;"	d
AR_PCU_MISC_MODE2_NO_CRYPTO_FOR_NON_DATA_PKT	ath9k/reg.h	1898;"	d
AR_PCU_MISC_MODE2_RESERVED	ath9k/reg.h	1900;"	d
AR_PCU_MISC_MODE2_RESERVED2	ath9k/reg.h	1909;"	d
AR_PCU_MISC_MODE3	ath9k/reg.h	1911;"	d
AR_PCU_MISS_BCN_IN_SLEEP	ath9k/reg.h	1720;"	d
AR_PCU_RX_ANT_UPDT	ath9k/reg.h	1718;"	d
AR_PCU_TBTT_PROTECT	ath9k/reg.h	1723;"	d
AR_PCU_TXBUF_CTRL	ath9k/reg.h	1890;"	d
AR_PCU_TXBUF_CTRL_SIZE_MASK	ath9k/reg.h	1891;"	d
AR_PCU_TXBUF_CTRL_USABLE_SIZE	ath9k/reg.h	1892;"	d
AR_PCU_TXOP_TBTT_LIMIT_ENA	ath9k/reg.h	1719;"	d
AR_PCU_TX_ADD_TSF	ath9k/reg.h	1716;"	d
AR_PHY	ath9k/phy.h	25;"	d
AR_PHYErr	ath9k/mac.h	557;"	d
AR_PHYErrCode	ath9k/mac.h	564;"	d
AR_PHYErrCode_S	ath9k/mac.h	565;"	d
AR_PHY_20_40_DET_THR	ath9k/ar9003_phy.h	306;"	d
AR_PHY_65NM_BASE	ath9k/ar9003_phy.h	1284;"	d
AR_PHY_65NM_CH0_BIAS1	ath9k/ar9003_phy.h	658;"	d
AR_PHY_65NM_CH0_BIAS2	ath9k/ar9003_phy.h	659;"	d
AR_PHY_65NM_CH0_BIAS4	ath9k/ar9003_phy.h	660;"	d
AR_PHY_65NM_CH0_RXTX4	ath9k/ar9003_phy.h	661;"	d
AR_PHY_65NM_CH0_RXTX4_THERM_ON	ath9k/ar9003_phy.h	897;"	d
AR_PHY_65NM_CH0_RXTX4_THERM_ON_OVR	ath9k/ar9003_phy.h	899;"	d
AR_PHY_65NM_CH0_RXTX4_THERM_ON_OVR_S	ath9k/ar9003_phy.h	900;"	d
AR_PHY_65NM_CH0_RXTX4_THERM_ON_S	ath9k/ar9003_phy.h	898;"	d
AR_PHY_65NM_CH0_SYNTH4	ath9k/ar9003_phy.h	654;"	d
AR_PHY_65NM_CH0_SYNTH7	ath9k/ar9003_phy.h	657;"	d
AR_PHY_65NM_CH0_THERM	ath9k/ar9003_phy.h	693;"	d
AR_PHY_65NM_CH0_THERM_LOCAL	ath9k/ar9003_phy.h	696;"	d
AR_PHY_65NM_CH0_THERM_LOCAL_S	ath9k/ar9003_phy.h	697;"	d
AR_PHY_65NM_CH0_THERM_SAR_ADC_OUT	ath9k/ar9003_phy.h	700;"	d
AR_PHY_65NM_CH0_THERM_SAR_ADC_OUT_S	ath9k/ar9003_phy.h	701;"	d
AR_PHY_65NM_CH0_THERM_START	ath9k/ar9003_phy.h	698;"	d
AR_PHY_65NM_CH0_THERM_START_S	ath9k/ar9003_phy.h	699;"	d
AR_PHY_65NM_CH0_TXRF3	ath9k/ar9003_phy.h	650;"	d
AR_PHY_65NM_CH0_TXRF3_CAPDIV2G	ath9k/ar9003_phy.h	651;"	d
AR_PHY_65NM_CH0_TXRF3_CAPDIV2G_S	ath9k/ar9003_phy.h	652;"	d
AR_PHY_65NM_CH1_RXTX4	ath9k/ar9003_phy.h	662;"	d
AR_PHY_65NM_CH2_RXTX4	ath9k/ar9003_phy.h	663;"	d
AR_PHY_65NM_RXRF_AGC	ath9k/ar9003_phy.h	1303;"	d
AR_PHY_65NM_RXRF_AGC_AGC2G_CALDAC_OVR	ath9k/ar9003_phy.h	1315;"	d
AR_PHY_65NM_RXRF_AGC_AGC2G_CALDAC_OVR_S	ath9k/ar9003_phy.h	1316;"	d
AR_PHY_65NM_RXRF_AGC_AGC2G_DBDAC_OVR	ath9k/ar9003_phy.h	1311;"	d
AR_PHY_65NM_RXRF_AGC_AGC2G_DBDAC_OVR_S	ath9k/ar9003_phy.h	1312;"	d
AR_PHY_65NM_RXRF_AGC_AGC5G_CALDAC_OVR	ath9k/ar9003_phy.h	1317;"	d
AR_PHY_65NM_RXRF_AGC_AGC5G_CALDAC_OVR_S	ath9k/ar9003_phy.h	1318;"	d
AR_PHY_65NM_RXRF_AGC_AGC5G_DBDAC_OVR	ath9k/ar9003_phy.h	1313;"	d
AR_PHY_65NM_RXRF_AGC_AGC5G_DBDAC_OVR_S	ath9k/ar9003_phy.h	1314;"	d
AR_PHY_65NM_RXRF_AGC_AGC_CAL_OVR	ath9k/ar9003_phy.h	1309;"	d
AR_PHY_65NM_RXRF_AGC_AGC_CAL_OVR_S	ath9k/ar9003_phy.h	1310;"	d
AR_PHY_65NM_RXRF_AGC_AGC_ON_OVR	ath9k/ar9003_phy.h	1307;"	d
AR_PHY_65NM_RXRF_AGC_AGC_ON_OVR_S	ath9k/ar9003_phy.h	1308;"	d
AR_PHY_65NM_RXRF_AGC_AGC_OUT	ath9k/ar9003_phy.h	1319;"	d
AR_PHY_65NM_RXRF_AGC_AGC_OUT_S	ath9k/ar9003_phy.h	1320;"	d
AR_PHY_65NM_RXRF_AGC_AGC_OVERRIDE	ath9k/ar9003_phy.h	1305;"	d
AR_PHY_65NM_RXRF_AGC_AGC_OVERRIDE_S	ath9k/ar9003_phy.h	1306;"	d
AR_PHY_65NM_RXRF_GAINSTAGES	ath9k/ar9003_phy.h	1285;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_LNA2G_GAIN_OVR	ath9k/ar9003_phy.h	1291;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_LNA2G_GAIN_OVR_S	ath9k/ar9003_phy.h	1292;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_LNA5G_GAIN_OVR	ath9k/ar9003_phy.h	1293;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_LNA5G_GAIN_OVR_S	ath9k/ar9003_phy.h	1294;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_LNAON_CALDC	ath9k/ar9003_phy.h	1289;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_LNAON_CALDC_S	ath9k/ar9003_phy.h	1290;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_RX_OVERRIDE	ath9k/ar9003_phy.h	1287;"	d
AR_PHY_65NM_RXRF_GAINSTAGES_RX_OVERRIDE_S	ath9k/ar9003_phy.h	1288;"	d
AR_PHY_65NM_RXTX2	ath9k/ar9003_phy.h	1296;"	d
AR_PHY_65NM_RXTX2_RXON	ath9k/ar9003_phy.h	1300;"	d
AR_PHY_65NM_RXTX2_RXON_OVR	ath9k/ar9003_phy.h	1298;"	d
AR_PHY_65NM_RXTX2_RXON_OVR_S	ath9k/ar9003_phy.h	1299;"	d
AR_PHY_65NM_RXTX2_RXON_S	ath9k/ar9003_phy.h	1301;"	d
AR_PHY_65NM_RXTX4_XLNA_BIAS	ath9k/ar9003_phy.h	902;"	d
AR_PHY_65NM_RXTX4_XLNA_BIAS_S	ath9k/ar9003_phy.h	903;"	d
AR_PHY_9285_ANT_DIV_ALT_GAINTB	ath9k/ar9002_phy.h	316;"	d
AR_PHY_9285_ANT_DIV_ALT_GAINTB_S	ath9k/ar9002_phy.h	317;"	d
AR_PHY_9285_ANT_DIV_ALT_LNACONF	ath9k/ar9002_phy.h	312;"	d
AR_PHY_9285_ANT_DIV_ALT_LNACONF_S	ath9k/ar9002_phy.h	313;"	d
AR_PHY_9285_ANT_DIV_CTL	ath9k/ar9002_phy.h	310;"	d
AR_PHY_9285_ANT_DIV_CTL_ALL	ath9k/ar9002_phy.h	309;"	d
AR_PHY_9285_ANT_DIV_CTL_S	ath9k/ar9002_phy.h	311;"	d
AR_PHY_9285_ANT_DIV_GAINTB_0	ath9k/ar9002_phy.h	324;"	d
AR_PHY_9285_ANT_DIV_GAINTB_1	ath9k/ar9002_phy.h	325;"	d
AR_PHY_9285_ANT_DIV_LNA1	ath9k/ar9002_phy.h	320;"	d
AR_PHY_9285_ANT_DIV_LNA1_MINUS_LNA2	ath9k/ar9002_phy.h	323;"	d
AR_PHY_9285_ANT_DIV_LNA1_PLUS_LNA2	ath9k/ar9002_phy.h	322;"	d
AR_PHY_9285_ANT_DIV_LNA2	ath9k/ar9002_phy.h	321;"	d
AR_PHY_9285_ANT_DIV_MAIN_GAINTB	ath9k/ar9002_phy.h	318;"	d
AR_PHY_9285_ANT_DIV_MAIN_GAINTB_S	ath9k/ar9002_phy.h	319;"	d
AR_PHY_9285_ANT_DIV_MAIN_LNACONF	ath9k/ar9002_phy.h	314;"	d
AR_PHY_9285_ANT_DIV_MAIN_LNACONF_S	ath9k/ar9002_phy.h	315;"	d
AR_PHY_9285_FAST_DIV_BIAS	ath9k/ar9002_phy.h	307;"	d
AR_PHY_9285_FAST_DIV_BIAS_S	ath9k/ar9002_phy.h	308;"	d
AR_PHY_ACTIVE	ath9k/ar9002_phy.h	50;"	d
AR_PHY_ACTIVE	ath9k/ar9003_phy.h	453;"	d
AR_PHY_ACTIVE_DIS	ath9k/ar9002_phy.h	52;"	d
AR_PHY_ACTIVE_DIS	ath9k/ar9003_phy.h	783;"	d
AR_PHY_ACTIVE_EN	ath9k/ar9002_phy.h	51;"	d
AR_PHY_ACTIVE_EN	ath9k/ar9003_phy.h	782;"	d
AR_PHY_ADC_CTL	ath9k/ar9002_phy.h	66;"	d
AR_PHY_ADC_CTL_OFF_INBUFGAIN	ath9k/ar9002_phy.h	67;"	d
AR_PHY_ADC_CTL_OFF_INBUFGAIN_S	ath9k/ar9002_phy.h	68;"	d
AR_PHY_ADC_CTL_OFF_PWDADC	ath9k/ar9002_phy.h	71;"	d
AR_PHY_ADC_CTL_OFF_PWDBANDGAP	ath9k/ar9002_phy.h	70;"	d
AR_PHY_ADC_CTL_OFF_PWDDAC	ath9k/ar9002_phy.h	69;"	d
AR_PHY_ADC_CTL_ON_INBUFGAIN	ath9k/ar9002_phy.h	72;"	d
AR_PHY_ADC_CTL_ON_INBUFGAIN_S	ath9k/ar9002_phy.h	73;"	d
AR_PHY_ADC_GAIN_DC_CORR_0	ath9k/ar9003_phy.h	81;"	d
AR_PHY_ADC_GAIN_DC_CORR_0_9300_10	ath9k/ar9003_phy.h	89;"	d
AR_PHY_ADC_GAIN_DC_CORR_1	ath9k/ar9003_phy.h	912;"	d
AR_PHY_ADC_GAIN_DC_CORR_2	ath9k/ar9003_phy.h	991;"	d
AR_PHY_ADC_SERIAL_CTL	ath9k/ar9002_phy.h	75;"	d
AR_PHY_ADDAC_CLK_SEL	ath9k/ar9003_phy.h	481;"	d
AR_PHY_ADDAC_PARACTL_OFF_PWDADC	ath9k/ar9003_phy.h	746;"	d
AR_PHY_ADDAC_PARA_CTL	ath9k/ar9003_phy.h	484;"	d
AR_PHY_AGC	ath9k/ar9003_phy.h	268;"	d
AR_PHY_AGC_COARSE_HIGH	ath9k/ar9003_phy.h	415;"	d
AR_PHY_AGC_COARSE_HIGH_S	ath9k/ar9003_phy.h	416;"	d
AR_PHY_AGC_COARSE_LOW	ath9k/ar9003_phy.h	413;"	d
AR_PHY_AGC_COARSE_LOW_S	ath9k/ar9003_phy.h	414;"	d
AR_PHY_AGC_COARSE_PWR_CONST	ath9k/ar9003_phy.h	417;"	d
AR_PHY_AGC_COARSE_PWR_CONST_S	ath9k/ar9003_phy.h	418;"	d
AR_PHY_AGC_CONTROL	ath9k/reg.h	2089;"	d
AR_PHY_AGC_CONTROL_CAL	ath9k/reg.h	2090;"	d
AR_PHY_AGC_CONTROL_CLC_SUCCESS	ath9k/reg.h	2097;"	d
AR_PHY_AGC_CONTROL_ENABLE_NF	ath9k/reg.h	2093;"	d
AR_PHY_AGC_CONTROL_EXT_NF_PWR_MEAS	ath9k/reg.h	2096;"	d
AR_PHY_AGC_CONTROL_FLTR_CAL	ath9k/reg.h	2094;"	d
AR_PHY_AGC_CONTROL_NF	ath9k/reg.h	2091;"	d
AR_PHY_AGC_CONTROL_NO_UPDATE_NF	ath9k/reg.h	2095;"	d
AR_PHY_AGC_CONTROL_OFFSET_CAL	ath9k/reg.h	2092;"	d
AR_PHY_AGC_CONTROL_PKDET_CAL	ath9k/reg.h	2098;"	d
AR_PHY_AGC_CONTROL_YCOK_MAX	ath9k/reg.h	2099;"	d
AR_PHY_AGC_CONTROL_YCOK_MAX_S	ath9k/reg.h	2100;"	d
AR_PHY_AGC_CTL1	ath9k/ar9002_phy.h	123;"	d
AR_PHY_AGC_CTL1_COARSE_HIGH	ath9k/ar9002_phy.h	126;"	d
AR_PHY_AGC_CTL1_COARSE_HIGH_S	ath9k/ar9002_phy.h	127;"	d
AR_PHY_AGC_CTL1_COARSE_LOW	ath9k/ar9002_phy.h	124;"	d
AR_PHY_AGC_CTL1_COARSE_LOW_S	ath9k/ar9002_phy.h	125;"	d
AR_PHY_AGC_QUICK_DROP	ath9k/ar9003_phy.h	411;"	d
AR_PHY_AGC_QUICK_DROP_S	ath9k/ar9003_phy.h	412;"	d
AR_PHY_AIC_CTRL_0_B0	ath9k/ar9003_phy.h	641;"	d
AR_PHY_AIC_CTRL_0_B1	ath9k/ar9003_phy.h	967;"	d
AR_PHY_AIC_CTRL_1_B0	ath9k/ar9003_phy.h	642;"	d
AR_PHY_AIC_CTRL_1_B1	ath9k/ar9003_phy.h	968;"	d
AR_PHY_AIC_CTRL_2_B0	ath9k/ar9003_phy.h	643;"	d
AR_PHY_AIC_CTRL_2_B1	ath9k/ar9003_phy.h	969;"	d
AR_PHY_AIC_CTRL_3_B0	ath9k/ar9003_phy.h	644;"	d
AR_PHY_AIC_CTRL_4_B0	ath9k/ar9003_phy.h	647;"	d
AR_PHY_AIC_CTRL_4_B1	ath9k/ar9003_phy.h	974;"	d
AR_PHY_AIC_SRAM_ADDR_B1	ath9k/ar9003_phy.h	977;"	d
AR_PHY_AIC_SRAM_DATA_B1	ath9k/ar9003_phy.h	978;"	d
AR_PHY_AIC_STAT_0_B0	ath9k/ar9003_phy.h	645;"	d
AR_PHY_AIC_STAT_0_B1	ath9k/ar9003_phy.h	970;"	d
AR_PHY_AIC_STAT_1_B0	ath9k/ar9003_phy.h	646;"	d
AR_PHY_AIC_STAT_1_B1	ath9k/ar9003_phy.h	972;"	d
AR_PHY_AIC_STAT_2_B0	ath9k/ar9003_phy.h	648;"	d
AR_PHY_AIC_STAT_2_B1	ath9k/ar9003_phy.h	975;"	d
AR_PHY_ANALOG_SWAP	ath9k/ar9002_phy.h	535;"	d
AR_PHY_ANALOG_SWAP	ath9k/ar9003_phy.h	483;"	d
AR_PHY_ANT_DIV_ALT_GAINTB	ath9k/ar9003_phy.h	294;"	d
AR_PHY_ANT_DIV_ALT_GAINTB_S	ath9k/ar9003_phy.h	295;"	d
AR_PHY_ANT_DIV_ALT_LNACONF	ath9k/ar9003_phy.h	290;"	d
AR_PHY_ANT_DIV_ALT_LNACONF_S	ath9k/ar9003_phy.h	291;"	d
AR_PHY_ANT_DIV_LNA1	ath9k/ar9003_phy.h	301;"	d
AR_PHY_ANT_DIV_LNA1_MINUS_LNA2	ath9k/ar9003_phy.h	299;"	d
AR_PHY_ANT_DIV_LNA1_PLUS_LNA2	ath9k/ar9003_phy.h	302;"	d
AR_PHY_ANT_DIV_LNA2	ath9k/ar9003_phy.h	300;"	d
AR_PHY_ANT_DIV_LNADIV	ath9k/ar9003_phy.h	288;"	d
AR_PHY_ANT_DIV_LNADIV_S	ath9k/ar9003_phy.h	289;"	d
AR_PHY_ANT_DIV_MAIN_GAINTB	ath9k/ar9003_phy.h	296;"	d
AR_PHY_ANT_DIV_MAIN_GAINTB_S	ath9k/ar9003_phy.h	297;"	d
AR_PHY_ANT_DIV_MAIN_LNACONF	ath9k/ar9003_phy.h	292;"	d
AR_PHY_ANT_DIV_MAIN_LNACONF_S	ath9k/ar9003_phy.h	293;"	d
AR_PHY_ANT_FAST_DIV_BIAS	ath9k/ar9003_phy.h	284;"	d
AR_PHY_ANT_FAST_DIV_BIAS_S	ath9k/ar9003_phy.h	285;"	d
AR_PHY_ANT_SW_RX_PROT	ath9k/ar9003_phy.h	286;"	d
AR_PHY_ANT_SW_RX_PROT_S	ath9k/ar9003_phy.h	287;"	d
AR_PHY_BASE	ath9k/phy.h	24;"	d
AR_PHY_BB_THERM_ADC_1	ath9k/ar9003_phy.h	624;"	d
AR_PHY_BB_THERM_ADC_1_INIT_THERM	ath9k/ar9003_phy.h	625;"	d
AR_PHY_BB_THERM_ADC_1_INIT_THERM_S	ath9k/ar9003_phy.h	626;"	d
AR_PHY_BB_THERM_ADC_3	ath9k/ar9003_phy.h	628;"	d
AR_PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET	ath9k/ar9003_phy.h	631;"	d
AR_PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_S	ath9k/ar9003_phy.h	632;"	d
AR_PHY_BB_THERM_ADC_3_THERM_ADC_SCALE_GAIN	ath9k/ar9003_phy.h	629;"	d
AR_PHY_BB_THERM_ADC_3_THERM_ADC_SCALE_GAIN_S	ath9k/ar9003_phy.h	630;"	d
AR_PHY_BB_THERM_ADC_4	ath9k/ar9003_phy.h	634;"	d
AR_PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE	ath9k/ar9003_phy.h	635;"	d
AR_PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_S	ath9k/ar9003_phy.h	636;"	d
AR_PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE	ath9k/ar9003_phy.h	637;"	d
AR_PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_S	ath9k/ar9003_phy.h	638;"	d
AR_PHY_BIN_MASK2_1	ath9k/ar9002_phy.h	276;"	d
AR_PHY_BIN_MASK2_2	ath9k/ar9002_phy.h	277;"	d
AR_PHY_BIN_MASK2_3	ath9k/ar9002_phy.h	278;"	d
AR_PHY_BIN_MASK2_4	ath9k/ar9002_phy.h	279;"	d
AR_PHY_BIN_MASK2_4_MASK_4	ath9k/ar9002_phy.h	287;"	d
AR_PHY_BIN_MASK2_4_MASK_4_S	ath9k/ar9002_phy.h	288;"	d
AR_PHY_BIN_MASK_1	ath9k/ar9002_phy.h	281;"	d
AR_PHY_BIN_MASK_2	ath9k/ar9002_phy.h	282;"	d
AR_PHY_BIN_MASK_3	ath9k/ar9002_phy.h	283;"	d
AR_PHY_BLUETOOTH	ath9k/ar9002_phy.h	457;"	d
AR_PHY_CALIBRATED_GAINS_0	ath9k/ar9003_phy.h	889;"	d
AR_PHY_CALIBRATED_GAINS_0_S	ath9k/ar9003_phy.h	890;"	d
AR_PHY_CALMODE	ath9k/ar9002_phy.h	373;"	d
AR_PHY_CALMODE	ath9k/ar9003_phy.h	474;"	d
AR_PHY_CALMODE_ADC_DC_INIT	ath9k/ar9002_phy.h	378;"	d
AR_PHY_CALMODE_ADC_DC_INIT	ath9k/ar9003_phy.h	771;"	d
AR_PHY_CALMODE_ADC_DC_PER	ath9k/ar9002_phy.h	377;"	d
AR_PHY_CALMODE_ADC_DC_PER	ath9k/ar9003_phy.h	770;"	d
AR_PHY_CALMODE_ADC_GAIN	ath9k/ar9002_phy.h	376;"	d
AR_PHY_CALMODE_ADC_GAIN	ath9k/ar9003_phy.h	769;"	d
AR_PHY_CALMODE_IQ	ath9k/ar9002_phy.h	375;"	d
AR_PHY_CALMODE_IQ	ath9k/ar9003_phy.h	768;"	d
AR_PHY_CAL_CHAINMASK	ath9k/ar9002_phy.h	558;"	d
AR_PHY_CAL_CHAINMASK	ath9k/ar9003_phy.h	473;"	d
AR_PHY_CAL_MEAS_0	ath9k/ar9002_phy.h	380;"	d
AR_PHY_CAL_MEAS_0	ath9k/ar9003_phy.h	1068;"	d
AR_PHY_CAL_MEAS_0_9300_10	ath9k/ar9003_phy.h	1072;"	d
AR_PHY_CAL_MEAS_1	ath9k/ar9002_phy.h	381;"	d
AR_PHY_CAL_MEAS_1	ath9k/ar9003_phy.h	1069;"	d
AR_PHY_CAL_MEAS_1_9300_10	ath9k/ar9003_phy.h	1073;"	d
AR_PHY_CAL_MEAS_2	ath9k/ar9002_phy.h	382;"	d
AR_PHY_CAL_MEAS_2	ath9k/ar9003_phy.h	1070;"	d
AR_PHY_CAL_MEAS_2_9300_10	ath9k/ar9003_phy.h	1074;"	d
AR_PHY_CAL_MEAS_3	ath9k/ar9002_phy.h	383;"	d
AR_PHY_CAL_MEAS_3	ath9k/ar9003_phy.h	1071;"	d
AR_PHY_CAL_MEAS_3_9300_10	ath9k/ar9003_phy.h	1075;"	d
AR_PHY_CCA	ath9k/ar9002_phy.h	129;"	d
AR_PHY_CCA_0	ath9k/ar9003_phy.h	270;"	d
AR_PHY_CCA_1	ath9k/ar9003_phy.h	931;"	d
AR_PHY_CCA_2	ath9k/ar9003_phy.h	1009;"	d
AR_PHY_CCA_CTRL_1	ath9k/ar9003_phy.h	932;"	d
AR_PHY_CCA_CTRL_2	ath9k/ar9003_phy.h	1010;"	d
AR_PHY_CCA_FILTERWINDOW_LENGTH	ath9k/calib.h	22;"	d
AR_PHY_CCA_MAX_GOOD_VAL_5416_2GHZ	ath9k/ar9002_phy.h	593;"	d
AR_PHY_CCA_MAX_GOOD_VAL_5416_5GHZ	ath9k/ar9002_phy.h	594;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9271_2GHZ	ath9k/ar9002_phy.h	609;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9280_2GHZ	ath9k/ar9002_phy.h	600;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9280_5GHZ	ath9k/ar9002_phy.h	601;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9285_2GHZ	ath9k/ar9002_phy.h	605;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9287_2GHZ	ath9k/ar9002_phy.h	613;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9300_2GHZ	ath9k/ar9003_phy.h	344;"	d
AR_PHY_CCA_MAX_GOOD_VAL_9300_5GHZ	ath9k/ar9003_phy.h	345;"	d
AR_PHY_CCA_MIN_GOOD_VAL_5416_2GHZ	ath9k/ar9002_phy.h	591;"	d
AR_PHY_CCA_MIN_GOOD_VAL_5416_5GHZ	ath9k/ar9002_phy.h	592;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9271_2GHZ	ath9k/ar9002_phy.h	608;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9280_2GHZ	ath9k/ar9002_phy.h	598;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9280_5GHZ	ath9k/ar9002_phy.h	599;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9285_2GHZ	ath9k/ar9002_phy.h	604;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9287_2GHZ	ath9k/ar9002_phy.h	612;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9300_2GHZ	ath9k/ar9003_phy.h	342;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9300_5GHZ	ath9k/ar9003_phy.h	343;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9462_2GHZ	ath9k/ar9003_phy.h	348;"	d
AR_PHY_CCA_MIN_GOOD_VAL_9462_5GHZ	ath9k/ar9003_phy.h	350;"	d
AR_PHY_CCA_NOM_VAL_2GHZ	ath9k/reg.h	1212;"	d
AR_PHY_CCA_NOM_VAL_5416_2GHZ	ath9k/ar9002_phy.h	589;"	d
AR_PHY_CCA_NOM_VAL_5416_5GHZ	ath9k/ar9002_phy.h	590;"	d
AR_PHY_CCA_NOM_VAL_9271_2GHZ	ath9k/ar9002_phy.h	607;"	d
AR_PHY_CCA_NOM_VAL_9280_2GHZ	ath9k/ar9002_phy.h	596;"	d
AR_PHY_CCA_NOM_VAL_9280_5GHZ	ath9k/ar9002_phy.h	597;"	d
AR_PHY_CCA_NOM_VAL_9285_2GHZ	ath9k/ar9002_phy.h	603;"	d
AR_PHY_CCA_NOM_VAL_9287_2GHZ	ath9k/ar9002_phy.h	611;"	d
AR_PHY_CCA_NOM_VAL_9300_2GHZ	ath9k/ar9003_phy.h	340;"	d
AR_PHY_CCA_NOM_VAL_9300_5GHZ	ath9k/ar9003_phy.h	341;"	d
AR_PHY_CCA_NOM_VAL_9330_2GHZ	ath9k/ar9003_phy.h	352;"	d
AR_PHY_CCA_NOM_VAL_9462_2GHZ	ath9k/ar9003_phy.h	347;"	d
AR_PHY_CCA_NOM_VAL_9462_5GHZ	ath9k/ar9003_phy.h	349;"	d
AR_PHY_CCA_THRESH62	ath9k/ar9002_phy.h	132;"	d
AR_PHY_CCA_THRESH62	ath9k/ar9003_phy.h	391;"	d
AR_PHY_CCA_THRESH62_S	ath9k/ar9002_phy.h	133;"	d
AR_PHY_CCA_THRESH62_S	ath9k/ar9003_phy.h	392;"	d
AR_PHY_CCK_DETECT	ath9k/ar9002_phy.h	413;"	d
AR_PHY_CCK_DETECT	ath9k/ar9003_phy.h	315;"	d
AR_PHY_CCK_DETECT_ANT_SWITCH_TIME	ath9k/ar9002_phy.h	417;"	d
AR_PHY_CCK_DETECT_ANT_SWITCH_TIME	ath9k/ar9003_phy.h	401;"	d
AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_S	ath9k/ar9002_phy.h	418;"	d
AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_S	ath9k/ar9003_phy.h	402;"	d
AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV	ath9k/ar9002_phy.h	419;"	d
AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV	ath9k/ar9003_phy.h	403;"	d
AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV_S	ath9k/ar9002_phy.h	420;"	d
AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK	ath9k/ar9002_phy.h	414;"	d
AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK	ath9k/ar9003_phy.h	399;"	d
AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S	ath9k/ar9002_phy.h	415;"	d
AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S	ath9k/ar9003_phy.h	400;"	d
AR_PHY_CCK_RXCTRL4	ath9k/ar9002_phy.h	439;"	d
AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT	ath9k/ar9002_phy.h	440;"	d
AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_S	ath9k/ar9002_phy.h	441;"	d
AR_PHY_CCK_SPUR_MIT	ath9k/ar9003_phy.h	322;"	d
AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ	ath9k/ar9003_phy.h	329;"	d
AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ_S	ath9k/ar9003_phy.h	330;"	d
AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE	ath9k/ar9003_phy.h	325;"	d
AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE_S	ath9k/ar9003_phy.h	326;"	d
AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR	ath9k/ar9003_phy.h	323;"	d
AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR_S	ath9k/ar9003_phy.h	324;"	d
AR_PHY_CCK_SPUR_MIT_USE_CCK_SPUR_MIT	ath9k/ar9003_phy.h	327;"	d
AR_PHY_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_S	ath9k/ar9003_phy.h	328;"	d
AR_PHY_CCK_TX_CTRL	ath9k/ar9002_phy.h	408;"	d
AR_PHY_CCK_TX_CTRL	ath9k/ar9003_phy.h	534;"	d
AR_PHY_CCK_TX_CTRL_JAPAN	ath9k/ar9002_phy.h	409;"	d
AR_PHY_CCK_TX_CTRL_JAPAN	ath9k/ar9003_phy.h	845;"	d
AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK	ath9k/ar9002_phy.h	410;"	d
AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK_S	ath9k/ar9002_phy.h	411;"	d
AR_PHY_CH0_TX_PWRCTRL11	ath9k/ar9002_phy.h	502;"	d
AR_PHY_CH0_TX_PWRCTRL12	ath9k/ar9002_phy.h	504;"	d
AR_PHY_CH0_TX_PWRCTRL13	ath9k/ar9002_phy.h	505;"	d
AR_PHY_CH1_CCA	ath9k/ar9002_phy.h	569;"	d
AR_PHY_CH1_EXT_CCA	ath9k/ar9002_phy.h	579;"	d
AR_PHY_CH1_EXT_MINCCA_PWR	ath9k/ar9002_phy.h	580;"	d
AR_PHY_CH1_EXT_MINCCA_PWR	ath9k/ar9003_phy.h	921;"	d
AR_PHY_CH1_EXT_MINCCA_PWR_S	ath9k/ar9002_phy.h	581;"	d
AR_PHY_CH1_EXT_MINCCA_PWR_S	ath9k/ar9003_phy.h	922;"	d
AR_PHY_CH1_MINCCA_PWR	ath9k/ar9002_phy.h	570;"	d
AR_PHY_CH1_MINCCA_PWR	ath9k/ar9003_phy.h	940;"	d
AR_PHY_CH1_MINCCA_PWR_S	ath9k/ar9002_phy.h	571;"	d
AR_PHY_CH1_MINCCA_PWR_S	ath9k/ar9003_phy.h	941;"	d
AR_PHY_CH1_TX_PWRCTRL11	ath9k/ar9002_phy.h	503;"	d
AR_PHY_CH2_CCA	ath9k/ar9002_phy.h	575;"	d
AR_PHY_CH2_EXT_CCA	ath9k/ar9002_phy.h	585;"	d
AR_PHY_CH2_EXT_MINCCA_PWR	ath9k/ar9002_phy.h	586;"	d
AR_PHY_CH2_EXT_MINCCA_PWR	ath9k/ar9003_phy.h	1000;"	d
AR_PHY_CH2_EXT_MINCCA_PWR_S	ath9k/ar9002_phy.h	587;"	d
AR_PHY_CH2_EXT_MINCCA_PWR_S	ath9k/ar9003_phy.h	1001;"	d
AR_PHY_CH2_MINCCA_PWR	ath9k/ar9002_phy.h	576;"	d
AR_PHY_CH2_MINCCA_PWR	ath9k/ar9003_phy.h	1016;"	d
AR_PHY_CH2_MINCCA_PWR_S	ath9k/ar9002_phy.h	577;"	d
AR_PHY_CH2_MINCCA_PWR_S	ath9k/ar9003_phy.h	1017;"	d
AR_PHY_CHAIN_OFFSET	ath9k/ar9003_phy.h	1057;"	d
AR_PHY_CHANNEL_MASK_01_30	ath9k/ar9002_phy.h	532;"	d
AR_PHY_CHANNEL_MASK_31_60	ath9k/ar9002_phy.h	533;"	d
AR_PHY_CHANNEL_STATUS_RX_CLEAR	ath9k/ar9003_phy.h	866;"	d
AR_PHY_CHAN_INFO_GAIN	ath9k/ar9002_phy.h	394;"	d
AR_PHY_CHAN_INFO_GAIN_0	ath9k/ar9003_phy.h	532;"	d
AR_PHY_CHAN_INFO_GAIN_1	ath9k/ar9003_phy.h	952;"	d
AR_PHY_CHAN_INFO_GAIN_2	ath9k/ar9003_phy.h	1028;"	d
AR_PHY_CHAN_INFO_GAIN_DIFF	ath9k/ar9002_phy.h	391;"	d
AR_PHY_CHAN_INFO_GAIN_DIFF_PPM_MASK	ath9k/ar9003_phy.h	840;"	d
AR_PHY_CHAN_INFO_GAIN_DIFF_PPM_SIGNED_BIT	ath9k/ar9003_phy.h	841;"	d
AR_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT	ath9k/ar9002_phy.h	392;"	d
AR_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT	ath9k/ar9003_phy.h	842;"	d
AR_PHY_CHAN_INFO_MEMORY	ath9k/ar9002_phy.h	361;"	d
AR_PHY_CHAN_INFO_MEMORY	ath9k/ar9003_phy.h	525;"	d
AR_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK	ath9k/ar9002_phy.h	362;"	d
AR_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK	ath9k/ar9003_phy.h	843;"	d
AR_PHY_CHAN_INFO_MEMORY_CHANINFOMEM_S2_READ	ath9k/ar9003_phy.h	526;"	d
AR_PHY_CHAN_INFO_MEMORY_CHANINFOMEM_S2_READ_S	ath9k/ar9003_phy.h	527;"	d
AR_PHY_CHAN_INFO_TAB_0	ath9k/ar9003_phy.h	98;"	d
AR_PHY_CHAN_INFO_TAB_1	ath9k/ar9003_phy.h	915;"	d
AR_PHY_CHAN_INFO_TAB_2	ath9k/ar9003_phy.h	994;"	d
AR_PHY_CHAN_INFO_TAB_S2_READ	ath9k/ar9003_phy.h	200;"	d
AR_PHY_CHAN_INFO_TAB_S2_READ_S	ath9k/ar9003_phy.h	201;"	d
AR_PHY_CHAN_SPUR_MASK	ath9k/ar9003_phy.h	221;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A	ath9k/ar9003_phy.h	238;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A_S	ath9k/ar9003_phy.h	239;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_B	ath9k/ar9003_phy.h	242;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_B_S	ath9k/ar9003_phy.h	243;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A	ath9k/ar9003_phy.h	236;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_S	ath9k/ar9003_phy.h	237;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B	ath9k/ar9003_phy.h	240;"	d
AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_S	ath9k/ar9003_phy.h	241;"	d
AR_PHY_CHAN_STATUS	ath9k/ar9003_phy.h	523;"	d
AR_PHY_CHIP_ID	ath9k/phy.h	43;"	d
AR_PHY_CHIP_ID_9160_REV_0	ath9k/ar9002_phy.h	48;"	d
AR_PHY_CHIP_ID_REV_0	ath9k/ar9002_phy.h	46;"	d
AR_PHY_CHIP_ID_REV_1	ath9k/ar9002_phy.h	47;"	d
AR_PHY_CHIRP_DETECTED_XR	ath9k/ar9002_phy.h	456;"	d
AR_PHY_CHNINFO_FINETIM	ath9k/ar9003_phy.h	531;"	d
AR_PHY_CHNINFO_GAINDIFF	ath9k/ar9003_phy.h	530;"	d
AR_PHY_CHNINFO_NOISEPWR	ath9k/ar9003_phy.h	529;"	d
AR_PHY_CH_EXT_MINCCA_PWR	ath9k/ar9003_phy.c	1124;"	d	file:
AR_PHY_CH_EXT_MINCCA_PWR_S	ath9k/ar9003_phy.c	1125;"	d	file:
AR_PHY_CH_MINCCA_PWR	ath9k/ar9003_phy.c	1122;"	d	file:
AR_PHY_CH_MINCCA_PWR_S	ath9k/ar9003_phy.c	1123;"	d	file:
AR_PHY_CLC_I0	ath9k/phy.h	35;"	d
AR_PHY_CLC_I0_S	ath9k/phy.h	36;"	d
AR_PHY_CLC_Q0	ath9k/phy.h	37;"	d
AR_PHY_CLC_Q0_S	ath9k/phy.h	38;"	d
AR_PHY_CLC_TBL1	ath9k/phy.h	34;"	d
AR_PHY_CL_CAL_CTL	ath9k/ar9002_phy.h	551;"	d
AR_PHY_CL_CAL_CTL	ath9k/ar9003_phy.h	478;"	d
AR_PHY_CL_CAL_ENABLE	ath9k/ar9002_phy.h	552;"	d
AR_PHY_CL_CAL_ENABLE	ath9k/ar9003_phy.h	741;"	d
AR_PHY_CL_TAB_0	ath9k/ar9003_phy.h	479;"	d
AR_PHY_CL_TAB_1	ath9k/ar9003_phy.h	951;"	d
AR_PHY_CL_TAB_2	ath9k/ar9003_phy.h	1027;"	d
AR_PHY_CL_TAB_CL_GAIN_MOD	ath9k/ar9003_phy.h	1260;"	d
AR_PHY_CL_TAB_CL_GAIN_MOD_S	ath9k/ar9003_phy.h	1261;"	d
AR_PHY_COUNTMAX	ath9k/reg.h	1745;"	d
AR_PHY_CURRENT_RSSI	ath9k/ar9002_phy.h	385;"	d
AR_PHY_D2_CHIP_ID	ath9k/ar9003_phy.h	450;"	d
AR_PHY_DAG_CTRLCCK	ath9k/ar9002_phy.h	443;"	d
AR_PHY_DAG_CTRLCCK	ath9k/ar9003_phy.h	319;"	d
AR_PHY_DAG_CTRLCCK_EN_RSSI_THR	ath9k/ar9002_phy.h	444;"	d
AR_PHY_DAG_CTRLCCK_EN_RSSI_THR	ath9k/ar9003_phy.h	405;"	d
AR_PHY_DAG_CTRLCCK_EN_RSSI_THR_S	ath9k/ar9003_phy.h	406;"	d
AR_PHY_DAG_CTRLCCK_RSSI_THR	ath9k/ar9002_phy.h	445;"	d
AR_PHY_DAG_CTRLCCK_RSSI_THR	ath9k/ar9003_phy.h	407;"	d
AR_PHY_DAG_CTRLCCK_RSSI_THR_S	ath9k/ar9002_phy.h	446;"	d
AR_PHY_DAG_CTRLCCK_RSSI_THR_S	ath9k/ar9003_phy.h	408;"	d
AR_PHY_DC_RESTART_DIS	ath9k/ar9003_phy.h	435;"	d
AR_PHY_DESIRED_SZ	ath9k/ar9002_phy.h	105;"	d
AR_PHY_DESIRED_SZ	ath9k/ar9003_phy.h	266;"	d
AR_PHY_DESIRED_SZ_ADC	ath9k/ar9002_phy.h	106;"	d
AR_PHY_DESIRED_SZ_ADC	ath9k/ar9003_phy.h	383;"	d
AR_PHY_DESIRED_SZ_ADC_S	ath9k/ar9002_phy.h	107;"	d
AR_PHY_DESIRED_SZ_ADC_S	ath9k/ar9003_phy.h	384;"	d
AR_PHY_DESIRED_SZ_PGA	ath9k/ar9002_phy.h	108;"	d
AR_PHY_DESIRED_SZ_PGA	ath9k/ar9003_phy.h	385;"	d
AR_PHY_DESIRED_SZ_PGA_S	ath9k/ar9002_phy.h	109;"	d
AR_PHY_DESIRED_SZ_PGA_S	ath9k/ar9003_phy.h	386;"	d
AR_PHY_DESIRED_SZ_TOT_DES	ath9k/ar9002_phy.h	110;"	d
AR_PHY_DESIRED_SZ_TOT_DES	ath9k/ar9003_phy.h	387;"	d
AR_PHY_DESIRED_SZ_TOT_DES_S	ath9k/ar9002_phy.h	111;"	d
AR_PHY_DESIRED_SZ_TOT_DES_S	ath9k/ar9003_phy.h	388;"	d
AR_PHY_DFT_TONE_CTL_0	ath9k/ar9003_phy.h	477;"	d
AR_PHY_DFT_TONE_CTL_1	ath9k/ar9003_phy.h	950;"	d
AR_PHY_DFT_TONE_CTL_2	ath9k/ar9003_phy.h	1026;"	d
AR_PHY_ECO_CTRL	ath9k/ar9003_phy.h	622;"	d
AR_PHY_ERR	ath9k/reg.h	1700;"	d
AR_PHY_ERR_1	ath9k/reg.h	1737;"	d
AR_PHY_ERR_1_COUNT	ath9k/reg.h	1738;"	d
AR_PHY_ERR_2	ath9k/reg.h	1741;"	d
AR_PHY_ERR_2_COUNT	ath9k/reg.h	1742;"	d
AR_PHY_ERR_3	ath9k/reg.h	1753;"	d
AR_PHY_ERR_3_COUNT	ath9k/reg.h	1754;"	d
AR_PHY_ERR_CCK_TIMING	ath9k/reg.h	1705;"	d
AR_PHY_ERR_DCHIRP	ath9k/reg.h	1702;"	d
AR_PHY_ERR_EIFS_MASK	ath9k/reg.h	1751;"	d
AR_PHY_ERR_MASK_1	ath9k/reg.h	1739;"	d
AR_PHY_ERR_MASK_2	ath9k/reg.h	1743;"	d
AR_PHY_ERR_MASK_3	ath9k/reg.h	1755;"	d
AR_PHY_ERR_OFDM_TIMING	ath9k/reg.h	1704;"	d
AR_PHY_ERR_RADAR	ath9k/reg.h	1703;"	d
AR_PHY_EXTCHN_PWRTHR1	ath9k/ar9003_phy.h	304;"	d
AR_PHY_EXT_ATTEN_CTL	ath9k/ar9003_phy.h	1062;"	d
AR_PHY_EXT_ATTEN_CTL_0	ath9k/ar9003_phy.h	269;"	d
AR_PHY_EXT_ATTEN_CTL_1	ath9k/ar9003_phy.h	930;"	d
AR_PHY_EXT_ATTEN_CTL_2	ath9k/ar9003_phy.h	1008;"	d
AR_PHY_EXT_ATTEN_CTL_BSW_ATTEN	ath9k/ar9003_phy.h	363;"	d
AR_PHY_EXT_ATTEN_CTL_BSW_ATTEN_S	ath9k/ar9003_phy.h	364;"	d
AR_PHY_EXT_ATTEN_CTL_BSW_MARGIN	ath9k/ar9003_phy.h	361;"	d
AR_PHY_EXT_ATTEN_CTL_BSW_MARGIN_S	ath9k/ar9003_phy.h	362;"	d
AR_PHY_EXT_ATTEN_CTL_RXTX_MARGIN	ath9k/ar9003_phy.h	359;"	d
AR_PHY_EXT_ATTEN_CTL_RXTX_MARGIN_S	ath9k/ar9003_phy.h	360;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN1_DB	ath9k/ar9003_phy.h	371;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN1_DB_S	ath9k/ar9003_phy.h	372;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN1_MARGIN	ath9k/ar9003_phy.h	367;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN1_MARGIN_S	ath9k/ar9003_phy.h	368;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN2_DB	ath9k/ar9003_phy.h	369;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN2_DB_S	ath9k/ar9003_phy.h	370;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN2_MARGIN	ath9k/ar9003_phy.h	365;"	d
AR_PHY_EXT_ATTEN_CTL_XATTEN2_MARGIN_S	ath9k/ar9003_phy.h	366;"	d
AR_PHY_EXT_CCA	ath9k/ar9002_phy.h	331;"	d
AR_PHY_EXT_CCA	ath9k/ar9003_phy.h	73;"	d
AR_PHY_EXT_CCA0	ath9k/ar9002_phy.h	327;"	d
AR_PHY_EXT_CCA0	ath9k/ar9003_phy.h	271;"	d
AR_PHY_EXT_CCA0_THRESH62	ath9k/ar9002_phy.h	328;"	d
AR_PHY_EXT_CCA0_THRESH62	ath9k/ar9003_phy.h	397;"	d
AR_PHY_EXT_CCA0_THRESH62_S	ath9k/ar9002_phy.h	329;"	d
AR_PHY_EXT_CCA0_THRESH62_S	ath9k/ar9003_phy.h	398;"	d
AR_PHY_EXT_CCA_1	ath9k/ar9003_phy.h	910;"	d
AR_PHY_EXT_CCA_2	ath9k/ar9003_phy.h	989;"	d
AR_PHY_EXT_CCA_CYCPWR_THR1	ath9k/ar9002_phy.h	332;"	d
AR_PHY_EXT_CCA_CYCPWR_THR1_S	ath9k/ar9002_phy.h	333;"	d
AR_PHY_EXT_CCA_THRESH62	ath9k/ar9002_phy.h	334;"	d
AR_PHY_EXT_CCA_THRESH62	ath9k/ar9003_phy.h	149;"	d
AR_PHY_EXT_CCA_THRESH62_S	ath9k/ar9002_phy.h	335;"	d
AR_PHY_EXT_CCA_THRESH62_S	ath9k/ar9003_phy.h	150;"	d
AR_PHY_EXT_CHN_WIN	ath9k/ar9003_phy.h	305;"	d
AR_PHY_EXT_CYCPWR_THR1	ath9k/ar9003_phy.h	153;"	d
AR_PHY_EXT_CYCPWR_THR1_S	ath9k/ar9003_phy.h	154;"	d
AR_PHY_EXT_MINCCA_PWR	ath9k/ar9002_phy.h	339;"	d
AR_PHY_EXT_MINCCA_PWR	ath9k/ar9003_phy.h	151;"	d
AR_PHY_EXT_MINCCA_PWR_S	ath9k/ar9002_phy.h	340;"	d
AR_PHY_EXT_MINCCA_PWR_S	ath9k/ar9003_phy.h	152;"	d
AR_PHY_EXT_TIMING5_CYCPWR_THR1	ath9k/ar9002_phy.h	336;"	d
AR_PHY_EXT_TIMING5_CYCPWR_THR1_S	ath9k/ar9002_phy.h	337;"	d
AR_PHY_FCAL20_CAP_STATUS_0	ath9k/ar9003_phy.h	748;"	d
AR_PHY_FCAL20_CAP_STATUS_0_S	ath9k/ar9003_phy.h	749;"	d
AR_PHY_FCAL_1	ath9k/ar9003_phy.h	475;"	d
AR_PHY_FCAL_2_0	ath9k/ar9003_phy.h	476;"	d
AR_PHY_FCAL_2_1	ath9k/ar9003_phy.h	949;"	d
AR_PHY_FCAL_2_2	ath9k/ar9003_phy.h	1025;"	d
AR_PHY_FC_DYN2040_EN	ath9k/ar9002_phy.h	26;"	d
AR_PHY_FC_DYN2040_EXT_CH	ath9k/ar9002_phy.h	30;"	d
AR_PHY_FC_DYN2040_PRI_CH	ath9k/ar9002_phy.h	28;"	d
AR_PHY_FC_DYN2040_PRI_ONLY	ath9k/ar9002_phy.h	27;"	d
AR_PHY_FC_ENABLE_DAC_FIFO	ath9k/ar9002_phy.h	35;"	d
AR_PHY_FC_HT_EN	ath9k/ar9002_phy.h	31;"	d
AR_PHY_FC_SHORT_GI_40	ath9k/ar9002_phy.h	32;"	d
AR_PHY_FC_SINGLE_HT_LTF1	ath9k/ar9002_phy.h	34;"	d
AR_PHY_FC_TURBO_MODE	ath9k/ar9002_phy.h	24;"	d
AR_PHY_FC_TURBO_SHORT	ath9k/ar9002_phy.h	25;"	d
AR_PHY_FC_WALSH	ath9k/ar9002_phy.h	33;"	d
AR_PHY_FIND_SIG	ath9k/ar9002_phy.h	113;"	d
AR_PHY_FIND_SIG	ath9k/ar9003_phy.h	267;"	d
AR_PHY_FIND_SIG_FIRPWR	ath9k/ar9002_phy.h	116;"	d
AR_PHY_FIND_SIG_FIRPWR	ath9k/ar9003_phy.h	421;"	d
AR_PHY_FIND_SIG_FIRPWR_S	ath9k/ar9002_phy.h	117;"	d
AR_PHY_FIND_SIG_FIRPWR_S	ath9k/ar9003_phy.h	422;"	d
AR_PHY_FIND_SIG_FIRPWR_SIGN_BIT	ath9k/ar9003_phy.h	423;"	d
AR_PHY_FIND_SIG_FIRSTEP	ath9k/ar9002_phy.h	114;"	d
AR_PHY_FIND_SIG_FIRSTEP	ath9k/ar9003_phy.h	419;"	d
AR_PHY_FIND_SIG_FIRSTEP_LOW	ath9k/ar9002_phy.h	120;"	d
AR_PHY_FIND_SIG_FIRSTEP_LOW_S	ath9k/ar9002_phy.h	121;"	d
AR_PHY_FIND_SIG_FIRSTEP_S	ath9k/ar9002_phy.h	115;"	d
AR_PHY_FIND_SIG_FIRSTEP_S	ath9k/ar9003_phy.h	420;"	d
AR_PHY_FIND_SIG_LOW	ath9k/ar9002_phy.h	119;"	d
AR_PHY_FIND_SIG_LOW	ath9k/ar9003_phy.h	67;"	d
AR_PHY_FIND_SIG_LOW_FIRPWR	ath9k/ar9003_phy.h	194;"	d
AR_PHY_FIND_SIG_LOW_FIRPWR_S	ath9k/ar9003_phy.h	195;"	d
AR_PHY_FIND_SIG_LOW_FIRPWR_SIGN_BIT	ath9k/ar9003_phy.h	196;"	d
AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW	ath9k/ar9003_phy.h	192;"	d
AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW_S	ath9k/ar9003_phy.h	193;"	d
AR_PHY_FIND_SIG_LOW_RELSTEP	ath9k/ar9003_phy.h	197;"	d
AR_PHY_FIND_SIG_LOW_RELSTEP_S	ath9k/ar9003_phy.h	198;"	d
AR_PHY_FIND_SIG_LOW_RELSTEP_SIGN_BIT	ath9k/ar9003_phy.h	199;"	d
AR_PHY_FIND_SIG_RELPWR	ath9k/ar9003_phy.h	424;"	d
AR_PHY_FIND_SIG_RELPWR_S	ath9k/ar9003_phy.h	425;"	d
AR_PHY_FIND_SIG_RELPWR_SIGN_BIT	ath9k/ar9003_phy.h	426;"	d
AR_PHY_FIND_SIG_RELSTEP	ath9k/ar9003_phy.h	427;"	d
AR_PHY_FIND_SIG_RELSTEP_S	ath9k/ar9003_phy.h	428;"	d
AR_PHY_FIND_SIG_RELSTEP_SIGN_BIT	ath9k/ar9003_phy.h	429;"	d
AR_PHY_FORCEMAX_GAINS_0	ath9k/ar9003_phy.h	264;"	d
AR_PHY_FORCEMAX_GAINS_1	ath9k/ar9003_phy.h	929;"	d
AR_PHY_FORCEMAX_GAINS_2	ath9k/ar9003_phy.h	1007;"	d
AR_PHY_FORCE_CLKEN_CCK	ath9k/ar9002_phy.h	448;"	d
AR_PHY_FORCE_CLKEN_CCK_MRC_MUX	ath9k/ar9002_phy.h	449;"	d
AR_PHY_FORCE_XPA_CFG	ath9k/ar9002_phy.h	566;"	d
AR_PHY_FORCE_XPA_CFG	ath9k/ar9003_phy.h	784;"	d
AR_PHY_FORCE_XPA_CFG_S	ath9k/ar9002_phy.h	567;"	d
AR_PHY_FORCE_XPA_CFG_S	ath9k/ar9003_phy.h	785;"	d
AR_PHY_FRAME_CTL	ath9k/ar9002_phy.h	211;"	d
AR_PHY_FRAME_CTL	ath9k/ar9003_phy.h	460;"	d
AR_PHY_FRAME_CTL_CF_OVERLAP_WINDOW	ath9k/ar9003_phy.h	487;"	d
AR_PHY_FRAME_CTL_CF_OVERLAP_WINDOW_S	ath9k/ar9003_phy.h	488;"	d
AR_PHY_FRAME_CTL_TX_CLIP	ath9k/ar9002_phy.h	212;"	d
AR_PHY_FRAME_CTL_TX_CLIP_S	ath9k/ar9002_phy.h	213;"	d
AR_PHY_GAINS_MINOFF0	ath9k/ar9003_phy.h	265;"	d
AR_PHY_GAIN_2GHZ	ath9k/ar9002_phy.h	422;"	d
AR_PHY_GAIN_2GHZ_BSW_ATTEN	ath9k/ar9002_phy.h	427;"	d
AR_PHY_GAIN_2GHZ_BSW_ATTEN_S	ath9k/ar9002_phy.h	428;"	d
AR_PHY_GAIN_2GHZ_BSW_MARGIN	ath9k/ar9002_phy.h	425;"	d
AR_PHY_GAIN_2GHZ_BSW_MARGIN_S	ath9k/ar9002_phy.h	426;"	d
AR_PHY_GAIN_2GHZ_RXTX_MARGIN	ath9k/ar9002_phy.h	423;"	d
AR_PHY_GAIN_2GHZ_RXTX_MARGIN_S	ath9k/ar9002_phy.h	424;"	d
AR_PHY_GAIN_2GHZ_XATTEN1_DB	ath9k/ar9002_phy.h	436;"	d
AR_PHY_GAIN_2GHZ_XATTEN1_DB_S	ath9k/ar9002_phy.h	437;"	d
AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN	ath9k/ar9002_phy.h	432;"	d
AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN_S	ath9k/ar9002_phy.h	433;"	d
AR_PHY_GAIN_2GHZ_XATTEN2_DB	ath9k/ar9002_phy.h	434;"	d
AR_PHY_GAIN_2GHZ_XATTEN2_DB_S	ath9k/ar9002_phy.h	435;"	d
AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN	ath9k/ar9002_phy.h	430;"	d
AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN_S	ath9k/ar9002_phy.h	431;"	d
AR_PHY_GC_DYN2040_EN	ath9k/ar9003_phy.h	755;"	d
AR_PHY_GC_DYN2040_EXT_CH	ath9k/ar9003_phy.h	759;"	d
AR_PHY_GC_DYN2040_PRI_CH	ath9k/ar9003_phy.h	757;"	d
AR_PHY_GC_DYN2040_PRI_CH_S	ath9k/ar9003_phy.h	758;"	d
AR_PHY_GC_DYN2040_PRI_ONLY	ath9k/ar9003_phy.h	756;"	d
AR_PHY_GC_ENABLE_DAC_FIFO	ath9k/ar9003_phy.h	765;"	d
AR_PHY_GC_GF_DETECT_EN	ath9k/ar9003_phy.h	764;"	d
AR_PHY_GC_HT_EN	ath9k/ar9003_phy.h	760;"	d
AR_PHY_GC_SHORT_GI_40	ath9k/ar9003_phy.h	761;"	d
AR_PHY_GC_SINGLE_HT_LTF1	ath9k/ar9003_phy.h	763;"	d
AR_PHY_GC_TURBO_MODE	ath9k/ar9003_phy.h	753;"	d
AR_PHY_GC_TURBO_SHORT	ath9k/ar9003_phy.h	754;"	d
AR_PHY_GC_WALSH	ath9k/ar9003_phy.h	762;"	d
AR_PHY_GEN_CTRL	ath9k/ar9003_phy.h	451;"	d
AR_PHY_GLB_CONTROL	ath9k/ar9003_phy.h	1049;"	d
AR_PHY_HALFGI	ath9k/ar9002_phy.h	355;"	d
AR_PHY_HALFGI_DSC_EXP	ath9k/ar9002_phy.h	358;"	d
AR_PHY_HALFGI_DSC_EXP_S	ath9k/ar9002_phy.h	359;"	d
AR_PHY_HALFGI_DSC_MAN	ath9k/ar9002_phy.h	356;"	d
AR_PHY_HALFGI_DSC_MAN_S	ath9k/ar9002_phy.h	357;"	d
AR_PHY_HEADER_DETECT_XR	ath9k/ar9002_phy.h	455;"	d
AR_PHY_HEAVYCLIP_20	ath9k/ar9003_phy.h	537;"	d
AR_PHY_HEAVYCLIP_40	ath9k/ar9003_phy.h	538;"	d
AR_PHY_HEAVYCLIP_CTL	ath9k/ar9003_phy.h	536;"	d
AR_PHY_HEAVY_CLIP_ENABLE	ath9k/ar9002_phy.h	364;"	d
AR_PHY_HEAVY_CLIP_FACTOR_RIFS	ath9k/ar9002_phy.h	366;"	d
AR_PHY_ILLEGAL_TXRATE	ath9k/ar9003_phy.h	539;"	d
AR_PHY_IQCORR_CTRL_CCK	ath9k/ar9003_phy.h	320;"	d
AR_PHY_IQ_ADC_MEAS_0_B0	ath9k/ar9003_phy.h	82;"	d
AR_PHY_IQ_ADC_MEAS_0_B0_9300_10	ath9k/ar9003_phy.h	90;"	d
AR_PHY_IQ_ADC_MEAS_1_B0	ath9k/ar9003_phy.h	83;"	d
AR_PHY_IQ_ADC_MEAS_1_B0_9300_10	ath9k/ar9003_phy.h	91;"	d
AR_PHY_IQ_ADC_MEAS_2_B0	ath9k/ar9003_phy.h	84;"	d
AR_PHY_IQ_ADC_MEAS_2_B0_9300_10	ath9k/ar9003_phy.h	92;"	d
AR_PHY_IQ_ADC_MEAS_3_B0	ath9k/ar9003_phy.h	85;"	d
AR_PHY_IQ_ADC_MEAS_3_B0_9300_10	ath9k/ar9003_phy.h	93;"	d
AR_PHY_LDPC_CNTL1	ath9k/ar9003_phy.h	218;"	d
AR_PHY_LDPC_CNTL2	ath9k/ar9003_phy.h	219;"	d
AR_PHY_LNAGAIN_LONG_SHIFT	ath9k/ar9003_phy.h	727;"	d
AR_PHY_LNAGAIN_LONG_SHIFT_S	ath9k/ar9003_phy.h	728;"	d
AR_PHY_MAC_CLK_MODE	ath9k/ar9003_phy.h	779;"	d
AR_PHY_MANRXGAIN_LONG_SHIFT	ath9k/ar9003_phy.h	735;"	d
AR_PHY_MANRXGAIN_LONG_SHIFT_S	ath9k/ar9003_phy.h	736;"	d
AR_PHY_MASK2_M_00_15	ath9k/ar9002_phy.h	512;"	d
AR_PHY_MASK2_M_16_30	ath9k/ar9002_phy.h	511;"	d
AR_PHY_MASK2_M_31_45	ath9k/ar9002_phy.h	510;"	d
AR_PHY_MASK2_P_15_01	ath9k/ar9002_phy.h	513;"	d
AR_PHY_MASK2_P_30_16	ath9k/ar9002_phy.h	514;"	d
AR_PHY_MASK2_P_45_31	ath9k/ar9002_phy.h	515;"	d
AR_PHY_MASK2_P_61_45	ath9k/ar9002_phy.h	516;"	d
AR_PHY_MASK_CTL	ath9k/ar9002_phy.h	285;"	d
AR_PHY_MAX_RX_LEN	ath9k/ar9003_phy.h	459;"	d
AR_PHY_MC_GAIN_CTRL	ath9k/ar9003_phy.h	277;"	d
AR_PHY_MINCCA_PWR	ath9k/ar9002_phy.h	130;"	d
AR_PHY_MINCCA_PWR	ath9k/ar9003_phy.h	389;"	d
AR_PHY_MINCCA_PWR_S	ath9k/ar9002_phy.h	131;"	d
AR_PHY_MINCCA_PWR_S	ath9k/ar9003_phy.h	390;"	d
AR_PHY_MISC_PA_CTL	ath9k/ar9003_phy.h	468;"	d
AR_PHY_ML_CNTL_1	ath9k/ar9003_phy.h	223;"	d
AR_PHY_ML_CNTL_2	ath9k/ar9003_phy.h	224;"	d
AR_PHY_MODE	ath9k/ar9002_phy.h	396;"	d
AR_PHY_MODE	ath9k/ar9003_phy.h	452;"	d
AR_PHY_MODE_AR2133	ath9k/ar9002_phy.h	398;"	d
AR_PHY_MODE_AR5111	ath9k/ar9002_phy.h	399;"	d
AR_PHY_MODE_AR5112	ath9k/ar9002_phy.h	400;"	d
AR_PHY_MODE_ASYNCFIFO	ath9k/ar9002_phy.h	397;"	d
AR_PHY_MODE_CCK	ath9k/ar9002_phy.h	404;"	d
AR_PHY_MODE_CCK	ath9k/ar9003_phy.h	774;"	d
AR_PHY_MODE_DYNAMIC	ath9k/ar9002_phy.h	401;"	d
AR_PHY_MODE_DYNAMIC	ath9k/ar9003_phy.h	775;"	d
AR_PHY_MODE_DYNAMIC_S	ath9k/ar9003_phy.h	776;"	d
AR_PHY_MODE_DYN_CCK_DISABLE	ath9k/ar9002_phy.h	406;"	d
AR_PHY_MODE_DYN_CCK_DISABLE	ath9k/ar9003_phy.h	780;"	d
AR_PHY_MODE_HALF	ath9k/ar9003_phy.h	777;"	d
AR_PHY_MODE_OFDM	ath9k/ar9002_phy.h	405;"	d
AR_PHY_MODE_OFDM	ath9k/ar9003_phy.h	773;"	d
AR_PHY_MODE_QUARTER	ath9k/ar9003_phy.h	778;"	d
AR_PHY_MODE_RF2GHZ	ath9k/ar9002_phy.h	402;"	d
AR_PHY_MODE_RF5GHZ	ath9k/ar9002_phy.h	403;"	d
AR_PHY_MODE_SVD_HALF	ath9k/ar9003_phy.h	781;"	d
AR_PHY_MRC_CCK_CTRL	ath9k/ar9003_phy.h	332;"	d
AR_PHY_MRC_CCK_ENABLE	ath9k/ar9003_phy.h	333;"	d
AR_PHY_MRC_CCK_ENABLE_S	ath9k/ar9003_phy.h	334;"	d
AR_PHY_MRC_CCK_MUX_REG	ath9k/ar9003_phy.h	335;"	d
AR_PHY_MRC_CCK_MUX_REG_S	ath9k/ar9003_phy.h	336;"	d
AR_PHY_MULTICHAIN_CTRL	ath9k/ar9003_phy.h	77;"	d
AR_PHY_MULTICHAIN_GAIN_CTL	ath9k/ar9002_phy.h	306;"	d
AR_PHY_MXRGAIN_LONG_SHIFT	ath9k/ar9003_phy.h	729;"	d
AR_PHY_MXRGAIN_LONG_SHIFT_S	ath9k/ar9003_phy.h	730;"	d
AR_PHY_M_SLEEP	ath9k/ar9002_phy.h	369;"	d
AR_PHY_NEW_ADC_DC_GAIN_CORR	ath9k/ar9002_phy.h	302;"	d
AR_PHY_NEW_ADC_DC_GAIN_CORR	ath9k/ar9003_phy.h	1059;"	d
AR_PHY_NEW_ADC_DC_GAIN_CORR_9300_10	ath9k/ar9003_phy.h	1060;"	d
AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE	ath9k/ar9002_phy.h	304;"	d
AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE	ath9k/ar9003_phy.h	124;"	d
AR_PHY_NEW_ADC_GAIN_CORR_ENABLE	ath9k/ar9002_phy.h	303;"	d
AR_PHY_NEW_ADC_GAIN_CORR_ENABLE	ath9k/ar9003_phy.h	123;"	d
AR_PHY_ONLY_CTL	ath9k/ar9003_phy.h	621;"	d
AR_PHY_ONLY_WARMRESET	ath9k/ar9003_phy.h	620;"	d
AR_PHY_PAPRD_AM2AM	ath9k/ar9003_phy.h	1112;"	d
AR_PHY_PAPRD_AM2AM_MASK	ath9k/ar9003_phy.h	1113;"	d
AR_PHY_PAPRD_AM2AM_MASK_S	ath9k/ar9003_phy.h	1114;"	d
AR_PHY_PAPRD_AM2PM	ath9k/ar9003_phy.h	1116;"	d
AR_PHY_PAPRD_AM2PM_MASK	ath9k/ar9003_phy.h	1117;"	d
AR_PHY_PAPRD_AM2PM_MASK_S	ath9k/ar9003_phy.h	1118;"	d
AR_PHY_PAPRD_CTRL0_B0	ath9k/ar9003_phy.h	1124;"	d
AR_PHY_PAPRD_CTRL0_B1	ath9k/ar9003_phy.h	1125;"	d
AR_PHY_PAPRD_CTRL0_B2	ath9k/ar9003_phy.h	1126;"	d
AR_PHY_PAPRD_CTRL0_PAPRD_ENABLE	ath9k/ar9003_phy.h	1127;"	d
AR_PHY_PAPRD_CTRL0_PAPRD_ENABLE_S	ath9k/ar9003_phy.h	1128;"	d
AR_PHY_PAPRD_CTRL0_PAPRD_MAG_THRSH	ath9k/ar9003_phy.h	1131;"	d
AR_PHY_PAPRD_CTRL0_PAPRD_MAG_THRSH_S	ath9k/ar9003_phy.h	1132;"	d
AR_PHY_PAPRD_CTRL0_USE_SINGLE_TABLE_MASK	ath9k/ar9003_phy.h	1129;"	d
AR_PHY_PAPRD_CTRL0_USE_SINGLE_TABLE_MASK_S	ath9k/ar9003_phy.h	1130;"	d
AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2AM_ENABLE	ath9k/ar9003_phy.h	1139;"	d
AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2AM_ENABLE_S	ath9k/ar9003_phy.h	1140;"	d
AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2PM_ENABLE	ath9k/ar9003_phy.h	1141;"	d
AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2PM_ENABLE_S	ath9k/ar9003_phy.h	1142;"	d
AR_PHY_PAPRD_CTRL1_ADAPTIVE_SCALING_ENA	ath9k/ar9003_phy.h	1137;"	d
AR_PHY_PAPRD_CTRL1_ADAPTIVE_SCALING_ENA_S	ath9k/ar9003_phy.h	1138;"	d
AR_PHY_PAPRD_CTRL1_B0	ath9k/ar9003_phy.h	1134;"	d
AR_PHY_PAPRD_CTRL1_B1	ath9k/ar9003_phy.h	1135;"	d
AR_PHY_PAPRD_CTRL1_B2	ath9k/ar9003_phy.h	1136;"	d
AR_PHY_PAPRD_CTRL1_PAPRD_MAG_SCALE_FACT	ath9k/ar9003_phy.h	1147;"	d
AR_PHY_PAPRD_CTRL1_PAPRD_MAG_SCALE_FACT_S	ath9k/ar9003_phy.h	1148;"	d
AR_PHY_PAPRD_CTRL1_PAPRD_POWER_AT_AM2AM_CAL	ath9k/ar9003_phy.h	1143;"	d
AR_PHY_PAPRD_CTRL1_PAPRD_POWER_AT_AM2AM_CAL_S	ath9k/ar9003_phy.h	1144;"	d
AR_PHY_PAPRD_CTRL1_PA_GAIN_SCALE_FACT_MASK	ath9k/ar9003_phy.h	1145;"	d
AR_PHY_PAPRD_CTRL1_PA_GAIN_SCALE_FACT_MASK_S	ath9k/ar9003_phy.h	1146;"	d
AR_PHY_PAPRD_HT40	ath9k/ar9003_phy.h	1120;"	d
AR_PHY_PAPRD_HT40_MASK	ath9k/ar9003_phy.h	1121;"	d
AR_PHY_PAPRD_HT40_MASK_S	ath9k/ar9003_phy.h	1122;"	d
AR_PHY_PAPRD_MEM_TAB_B0	ath9k/ar9003_phy.h	1238;"	d
AR_PHY_PAPRD_MEM_TAB_B1	ath9k/ar9003_phy.h	1239;"	d
AR_PHY_PAPRD_MEM_TAB_B2	ath9k/ar9003_phy.h	1240;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_0_B0	ath9k/ar9003_phy.h	1198;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_1_B0	ath9k/ar9003_phy.h	1199;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_2_B0	ath9k/ar9003_phy.h	1200;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_3_B0	ath9k/ar9003_phy.h	1201;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_4_B0	ath9k/ar9003_phy.h	1202;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_5_B0	ath9k/ar9003_phy.h	1203;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_6_B0	ath9k/ar9003_phy.h	1204;"	d
AR_PHY_PAPRD_PRE_POST_SCALE_7_B0	ath9k/ar9003_phy.h	1205;"	d
AR_PHY_PAPRD_PRE_POST_SCALING	ath9k/ar9003_phy.h	1206;"	d
AR_PHY_PAPRD_PRE_POST_SCALING_S	ath9k/ar9003_phy.h	1207;"	d
AR_PHY_PAPRD_TRAINER_CNTL1	ath9k/ar9003_phy.h	1150;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_CF_PAPRD_TRAIN_ENABLE	ath9k/ar9003_phy.h	1152;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_CF_PAPRD_TRAIN_ENABLE_S	ath9k/ar9003_phy.h	1153;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_AGC2_SETTLING	ath9k/ar9003_phy.h	1154;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_AGC2_SETTLING_S	ath9k/ar9003_phy.h	1155;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_IQCORR_ENABLE	ath9k/ar9003_phy.h	1156;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_IQCORR_ENABLE_S	ath9k/ar9003_phy.h	1157;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_ENABLE	ath9k/ar9003_phy.h	1162;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_ENABLE_S	ath9k/ar9003_phy.h	1163;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_SKIP	ath9k/ar9003_phy.h	1164;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_SKIP_S	ath9k/ar9003_phy.h	1165;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_RX_BB_GAIN_FORCE	ath9k/ar9003_phy.h	1158;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_RX_BB_GAIN_FORCE_S	ath9k/ar9003_phy.h	1159;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_TX_GAIN_FORCE	ath9k/ar9003_phy.h	1160;"	d
AR_PHY_PAPRD_TRAINER_CNTL1_CF_PAPRD_TX_GAIN_FORCE_S	ath9k/ar9003_phy.h	1161;"	d
AR_PHY_PAPRD_TRAINER_CNTL2	ath9k/ar9003_phy.h	1167;"	d
AR_PHY_PAPRD_TRAINER_CNTL2_CF_PAPRD_INIT_RX_BB_GAIN	ath9k/ar9003_phy.h	1169;"	d
AR_PHY_PAPRD_TRAINER_CNTL2_CF_PAPRD_INIT_RX_BB_GAIN_S	ath9k/ar9003_phy.h	1170;"	d
AR_PHY_PAPRD_TRAINER_CNTL3	ath9k/ar9003_phy.h	1172;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_ADC_DESIRED_SIZE	ath9k/ar9003_phy.h	1174;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_ADC_DESIRED_SIZE_S	ath9k/ar9003_phy.h	1175;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_BBTXMIX_DISABLE	ath9k/ar9003_phy.h	1186;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_BBTXMIX_DISABLE_S	ath9k/ar9003_phy.h	1187;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_COARSE_CORR_LEN	ath9k/ar9003_phy.h	1182;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_COARSE_CORR_LEN_S	ath9k/ar9003_phy.h	1183;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_FINE_CORR_LEN	ath9k/ar9003_phy.h	1184;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_FINE_CORR_LEN_S	ath9k/ar9003_phy.h	1185;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_MIN_LOOPBACK_DEL	ath9k/ar9003_phy.h	1178;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_MIN_LOOPBACK_DEL_S	ath9k/ar9003_phy.h	1179;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_NUM_CORR_STAGES	ath9k/ar9003_phy.h	1180;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_NUM_CORR_STAGES_S	ath9k/ar9003_phy.h	1181;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_QUICK_DROP	ath9k/ar9003_phy.h	1176;"	d
AR_PHY_PAPRD_TRAINER_CNTL3_CF_PAPRD_QUICK_DROP_S	ath9k/ar9003_phy.h	1177;"	d
AR_PHY_PAPRD_TRAINER_CNTL4	ath9k/ar9003_phy.h	1189;"	d
AR_PHY_PAPRD_TRAINER_CNTL4_CF_PAPRD_MIN_CORR	ath9k/ar9003_phy.h	1195;"	d
AR_PHY_PAPRD_TRAINER_CNTL4_CF_PAPRD_MIN_CORR_S	ath9k/ar9003_phy.h	1196;"	d
AR_PHY_PAPRD_TRAINER_CNTL4_CF_PAPRD_NUM_TRAIN_SAMPLES	ath9k/ar9003_phy.h	1191;"	d
AR_PHY_PAPRD_TRAINER_CNTL4_CF_PAPRD_NUM_TRAIN_SAMPLES_S	ath9k/ar9003_phy.h	1192;"	d
AR_PHY_PAPRD_TRAINER_CNTL4_CF_PAPRD_SAFETY_DELTA	ath9k/ar9003_phy.h	1193;"	d
AR_PHY_PAPRD_TRAINER_CNTL4_CF_PAPRD_SAFETY_DELTA_S	ath9k/ar9003_phy.h	1194;"	d
AR_PHY_PAPRD_TRAINER_STAT1	ath9k/ar9003_phy.h	1209;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_AGC2_PWR	ath9k/ar9003_phy.h	1221;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_AGC2_PWR_S	ath9k/ar9003_phy.h	1222;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_CORR_ERR	ath9k/ar9003_phy.h	1215;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_CORR_ERR_S	ath9k/ar9003_phy.h	1216;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_RX_GAIN_IDX	ath9k/ar9003_phy.h	1219;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_RX_GAIN_IDX_S	ath9k/ar9003_phy.h	1220;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_ACTIVE	ath9k/ar9003_phy.h	1217;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_ACTIVE_S	ath9k/ar9003_phy.h	1218;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_DONE	ath9k/ar9003_phy.h	1211;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_DONE_S	ath9k/ar9003_phy.h	1212;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_INCOMPLETE	ath9k/ar9003_phy.h	1213;"	d
AR_PHY_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_INCOMPLETE_S	ath9k/ar9003_phy.h	1214;"	d
AR_PHY_PAPRD_TRAINER_STAT2	ath9k/ar9003_phy.h	1224;"	d
AR_PHY_PAPRD_TRAINER_STAT2_PAPRD_COARSE_IDX	ath9k/ar9003_phy.h	1228;"	d
AR_PHY_PAPRD_TRAINER_STAT2_PAPRD_COARSE_IDX_S	ath9k/ar9003_phy.h	1229;"	d
AR_PHY_PAPRD_TRAINER_STAT2_PAPRD_FINE_IDX	ath9k/ar9003_phy.h	1230;"	d
AR_PHY_PAPRD_TRAINER_STAT2_PAPRD_FINE_IDX_S	ath9k/ar9003_phy.h	1231;"	d
AR_PHY_PAPRD_TRAINER_STAT2_PAPRD_FINE_VAL	ath9k/ar9003_phy.h	1226;"	d
AR_PHY_PAPRD_TRAINER_STAT2_PAPRD_FINE_VAL_S	ath9k/ar9003_phy.h	1227;"	d
AR_PHY_PAPRD_TRAINER_STAT3	ath9k/ar9003_phy.h	1233;"	d
AR_PHY_PAPRD_TRAINER_STAT3_PAPRD_TRAIN_SAMPLES_CNT	ath9k/ar9003_phy.h	1235;"	d
AR_PHY_PAPRD_TRAINER_STAT3_PAPRD_TRAIN_SAMPLES_CNT_S	ath9k/ar9003_phy.h	1236;"	d
AR_PHY_PARALLEL_CAL_ENABLE	ath9k/ar9002_phy.h	553;"	d
AR_PHY_PARALLEL_CAL_ENABLE	ath9k/ar9003_phy.h	742;"	d
AR_PHY_PA_GAIN123_B0	ath9k/ar9003_phy.h	1242;"	d
AR_PHY_PA_GAIN123_B1	ath9k/ar9003_phy.h	1243;"	d
AR_PHY_PA_GAIN123_B2	ath9k/ar9003_phy.h	1244;"	d
AR_PHY_PA_GAIN123_PA_GAIN1	ath9k/ar9003_phy.h	1245;"	d
AR_PHY_PA_GAIN123_PA_GAIN1_S	ath9k/ar9003_phy.h	1246;"	d
AR_PHY_PDADC_TAB	ath9k/ar9003_phy.h	1066;"	d
AR_PHY_PDADC_TAB_0	ath9k/ar9003_phy.h	599;"	d
AR_PHY_PDADC_TAB_1	ath9k/ar9003_phy.h	957;"	d
AR_PHY_PEAK_DET_CTRL_1	ath9k/ar9003_phy.h	308;"	d
AR_PHY_PEAK_DET_CTRL_2	ath9k/ar9003_phy.h	309;"	d
AR_PHY_PERCHAIN_CSD	ath9k/ar9003_phy.h	78;"	d
AR_PHY_PILOT_MASK_01_30	ath9k/ar9002_phy.h	529;"	d
AR_PHY_PILOT_MASK_31_60	ath9k/ar9002_phy.h	530;"	d
AR_PHY_PILOT_SPUR_MASK	ath9k/ar9003_phy.h	220;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A	ath9k/ar9003_phy.h	229;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A_S	ath9k/ar9003_phy.h	230;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_B	ath9k/ar9003_phy.h	233;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_B_S	ath9k/ar9003_phy.h	234;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A	ath9k/ar9003_phy.h	227;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_S	ath9k/ar9003_phy.h	228;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B	ath9k/ar9003_phy.h	231;"	d
AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_S	ath9k/ar9003_phy.h	232;"	d
AR_PHY_PLL_CONTROL	ath9k/phy.h	48;"	d
AR_PHY_PLL_CTL	ath9k/ar9002_phy.h	161;"	d
AR_PHY_PLL_CTL	ath9k/ar9003_phy.h	482;"	d
AR_PHY_PLL_CTL_40	ath9k/ar9002_phy.h	162;"	d
AR_PHY_PLL_CTL_40_2133	ath9k/ar9002_phy.h	166;"	d
AR_PHY_PLL_CTL_40_5413	ath9k/ar9002_phy.h	163;"	d
AR_PHY_PLL_CTL_44	ath9k/ar9002_phy.h	164;"	d
AR_PHY_PLL_CTL_44_2133	ath9k/ar9002_phy.h	165;"	d
AR_PHY_PLL_MODE	ath9k/phy.h	49;"	d
AR_PHY_PMU1	ath9k/ar9003_phy.h	715;"	d
AR_PHY_PMU1_PWD	ath9k/ar9003_phy.h	716;"	d
AR_PHY_PMU1_PWD_S	ath9k/ar9003_phy.h	717;"	d
AR_PHY_PMU2	ath9k/ar9003_phy.h	719;"	d
AR_PHY_PMU2_PGM	ath9k/ar9003_phy.h	720;"	d
AR_PHY_PMU2_PGM_S	ath9k/ar9003_phy.h	721;"	d
AR_PHY_POWERTX_RATE5	ath9k/ar9003_phy.h	1248;"	d
AR_PHY_POWERTX_RATE5_POWERTXHT20_0	ath9k/ar9003_phy.h	1249;"	d
AR_PHY_POWERTX_RATE5_POWERTXHT20_0_S	ath9k/ar9003_phy.h	1250;"	d
AR_PHY_POWERTX_RATE6	ath9k/ar9003_phy.h	1252;"	d
AR_PHY_POWERTX_RATE6_POWERTXHT20_5	ath9k/ar9003_phy.h	1253;"	d
AR_PHY_POWERTX_RATE6_POWERTXHT20_5_S	ath9k/ar9003_phy.h	1254;"	d
AR_PHY_POWERTX_RATE8	ath9k/ar9003_phy.h	1256;"	d
AR_PHY_POWERTX_RATE8_POWERTXHT40_5	ath9k/ar9003_phy.h	1257;"	d
AR_PHY_POWERTX_RATE8_POWERTXHT40_5_S	ath9k/ar9003_phy.h	1258;"	d
AR_PHY_POWER_TX_RATE	ath9k/ar9003_phy.h	541;"	d
AR_PHY_POWER_TX_RATE1	ath9k/ar9002_phy.h	206;"	d
AR_PHY_POWER_TX_RATE1	ath9k/ar9003_phy.h	834;"	d
AR_PHY_POWER_TX_RATE2	ath9k/ar9002_phy.h	207;"	d
AR_PHY_POWER_TX_RATE2	ath9k/ar9003_phy.h	835;"	d
AR_PHY_POWER_TX_RATE3	ath9k/ar9002_phy.h	451;"	d
AR_PHY_POWER_TX_RATE4	ath9k/ar9002_phy.h	452;"	d
AR_PHY_POWER_TX_RATE5	ath9k/ar9002_phy.h	555;"	d
AR_PHY_POWER_TX_RATE6	ath9k/ar9002_phy.h	556;"	d
AR_PHY_POWER_TX_RATE7	ath9k/ar9002_phy.h	561;"	d
AR_PHY_POWER_TX_RATE8	ath9k/ar9002_phy.h	562;"	d
AR_PHY_POWER_TX_RATE9	ath9k/ar9002_phy.h	563;"	d
AR_PHY_POWER_TX_RATE_MAX	ath9k/ar9002_phy.h	208;"	d
AR_PHY_POWER_TX_RATE_MAX	ath9k/ar9003_phy.h	836;"	d
AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE	ath9k/ar9002_phy.h	209;"	d
AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE	ath9k/ar9003_phy.h	837;"	d
AR_PHY_POWER_TX_SUB	ath9k/ar9002_phy.h	560;"	d
AR_PHY_POWER_TX_SUB	ath9k/ar9003_phy.h	544;"	d
AR_PHY_PWRTX_MAX	ath9k/ar9003_phy.h	543;"	d
AR_PHY_RADAR_0	ath9k/ar9002_phy.h	224;"	d
AR_PHY_RADAR_0	ath9k/ar9003_phy.h	74;"	d
AR_PHY_RADAR_0_ENA	ath9k/ar9002_phy.h	225;"	d
AR_PHY_RADAR_0_ENA	ath9k/ar9003_phy.h	164;"	d
AR_PHY_RADAR_0_FFT_ENA	ath9k/ar9002_phy.h	226;"	d
AR_PHY_RADAR_0_FFT_ENA	ath9k/ar9003_phy.h	165;"	d
AR_PHY_RADAR_0_FIRPWR	ath9k/ar9002_phy.h	235;"	d
AR_PHY_RADAR_0_FIRPWR	ath9k/ar9003_phy.h	174;"	d
AR_PHY_RADAR_0_FIRPWR_S	ath9k/ar9002_phy.h	236;"	d
AR_PHY_RADAR_0_FIRPWR_S	ath9k/ar9003_phy.h	175;"	d
AR_PHY_RADAR_0_HEIGHT	ath9k/ar9002_phy.h	231;"	d
AR_PHY_RADAR_0_HEIGHT	ath9k/ar9003_phy.h	170;"	d
AR_PHY_RADAR_0_HEIGHT_S	ath9k/ar9002_phy.h	232;"	d
AR_PHY_RADAR_0_HEIGHT_S	ath9k/ar9003_phy.h	171;"	d
AR_PHY_RADAR_0_INBAND	ath9k/ar9002_phy.h	227;"	d
AR_PHY_RADAR_0_INBAND	ath9k/ar9003_phy.h	166;"	d
AR_PHY_RADAR_0_INBAND_S	ath9k/ar9002_phy.h	228;"	d
AR_PHY_RADAR_0_INBAND_S	ath9k/ar9003_phy.h	167;"	d
AR_PHY_RADAR_0_PRSSI	ath9k/ar9002_phy.h	229;"	d
AR_PHY_RADAR_0_PRSSI	ath9k/ar9003_phy.h	168;"	d
AR_PHY_RADAR_0_PRSSI_S	ath9k/ar9002_phy.h	230;"	d
AR_PHY_RADAR_0_PRSSI_S	ath9k/ar9003_phy.h	169;"	d
AR_PHY_RADAR_0_RRSSI	ath9k/ar9002_phy.h	233;"	d
AR_PHY_RADAR_0_RRSSI	ath9k/ar9003_phy.h	172;"	d
AR_PHY_RADAR_0_RRSSI_S	ath9k/ar9002_phy.h	234;"	d
AR_PHY_RADAR_0_RRSSI_S	ath9k/ar9003_phy.h	173;"	d
AR_PHY_RADAR_1	ath9k/ar9002_phy.h	238;"	d
AR_PHY_RADAR_1	ath9k/ar9003_phy.h	75;"	d
AR_PHY_RADAR_1_BLOCK_CHECK	ath9k/ar9002_phy.h	243;"	d
AR_PHY_RADAR_1_BLOCK_CHECK	ath9k/ar9003_phy.h	180;"	d
AR_PHY_RADAR_1_MAXLEN	ath9k/ar9002_phy.h	248;"	d
AR_PHY_RADAR_1_MAXLEN	ath9k/ar9003_phy.h	185;"	d
AR_PHY_RADAR_1_MAXLEN_S	ath9k/ar9002_phy.h	249;"	d
AR_PHY_RADAR_1_MAXLEN_S	ath9k/ar9003_phy.h	186;"	d
AR_PHY_RADAR_1_MAX_RRSSI	ath9k/ar9002_phy.h	244;"	d
AR_PHY_RADAR_1_MAX_RRSSI	ath9k/ar9003_phy.h	181;"	d
AR_PHY_RADAR_1_RELPWR_ENA	ath9k/ar9002_phy.h	239;"	d
AR_PHY_RADAR_1_RELPWR_ENA	ath9k/ar9003_phy.h	176;"	d
AR_PHY_RADAR_1_RELPWR_THRESH	ath9k/ar9002_phy.h	241;"	d
AR_PHY_RADAR_1_RELPWR_THRESH	ath9k/ar9003_phy.h	178;"	d
AR_PHY_RADAR_1_RELPWR_THRESH_S	ath9k/ar9002_phy.h	242;"	d
AR_PHY_RADAR_1_RELPWR_THRESH_S	ath9k/ar9003_phy.h	179;"	d
AR_PHY_RADAR_1_RELSTEP_CHECK	ath9k/ar9002_phy.h	245;"	d
AR_PHY_RADAR_1_RELSTEP_CHECK	ath9k/ar9003_phy.h	182;"	d
AR_PHY_RADAR_1_RELSTEP_THRESH	ath9k/ar9002_phy.h	246;"	d
AR_PHY_RADAR_1_RELSTEP_THRESH	ath9k/ar9003_phy.h	183;"	d
AR_PHY_RADAR_1_RELSTEP_THRESH_S	ath9k/ar9002_phy.h	247;"	d
AR_PHY_RADAR_1_RELSTEP_THRESH_S	ath9k/ar9003_phy.h	184;"	d
AR_PHY_RADAR_1_USE_FIR128	ath9k/ar9002_phy.h	240;"	d
AR_PHY_RADAR_1_USE_FIR128	ath9k/ar9003_phy.h	177;"	d
AR_PHY_RADAR_BW_FILTER	ath9k/ar9003_phy.h	457;"	d
AR_PHY_RADAR_DC_PWR_THRESH	ath9k/ar9003_phy.h	188;"	d
AR_PHY_RADAR_DC_PWR_THRESH_S	ath9k/ar9003_phy.h	189;"	d
AR_PHY_RADAR_EXT	ath9k/ar9002_phy.h	221;"	d
AR_PHY_RADAR_EXT	ath9k/ar9003_phy.h	76;"	d
AR_PHY_RADAR_EXT_ENA	ath9k/ar9002_phy.h	222;"	d
AR_PHY_RADAR_EXT_ENA	ath9k/ar9003_phy.h	187;"	d
AR_PHY_RADAR_LB_DC_CAP	ath9k/ar9003_phy.h	190;"	d
AR_PHY_RADAR_LB_DC_CAP_S	ath9k/ar9003_phy.h	191;"	d
AR_PHY_REFCLKDLY	ath9k/ar9002_phy.h	370;"	d
AR_PHY_REFCLKPD	ath9k/ar9002_phy.h	371;"	d
AR_PHY_RESTART	ath9k/ar9002_phy.h	264;"	d
AR_PHY_RESTART	ath9k/ar9003_phy.h	272;"	d
AR_PHY_RESTART_DIV_GC	ath9k/ar9002_phy.h	265;"	d
AR_PHY_RESTART_DIV_GC	ath9k/ar9003_phy.h	432;"	d
AR_PHY_RESTART_DIV_GC_S	ath9k/ar9002_phy.h	266;"	d
AR_PHY_RESTART_DIV_GC_S	ath9k/ar9003_phy.h	433;"	d
AR_PHY_RESTART_ENA	ath9k/ar9003_phy.h	434;"	d
AR_PHY_RESTART_ENABLE_DIV_M2FLAG	ath9k/ar9003_phy.h	430;"	d
AR_PHY_RESTART_ENABLE_DIV_M2FLAG_S	ath9k/ar9003_phy.h	431;"	d
AR_PHY_RFBUS_GRANT	ath9k/ar9002_phy.h	388;"	d
AR_PHY_RFBUS_GRANT	ath9k/ar9003_phy.h	462;"	d
AR_PHY_RFBUS_GRANT_EN	ath9k/ar9002_phy.h	389;"	d
AR_PHY_RFBUS_GRANT_EN	ath9k/ar9003_phy.h	752;"	d
AR_PHY_RFBUS_REQ	ath9k/ar9002_phy.h	268;"	d
AR_PHY_RFBUS_REQ	ath9k/ar9003_phy.h	461;"	d
AR_PHY_RFBUS_REQ_EN	ath9k/ar9002_phy.h	269;"	d
AR_PHY_RFBUS_REQ_EN	ath9k/ar9003_phy.h	751;"	d
AR_PHY_RF_CTL2	ath9k/ar9002_phy.h	54;"	d
AR_PHY_RF_CTL3	ath9k/ar9002_phy.h	60;"	d
AR_PHY_RF_CTL4	ath9k/ar9002_phy.h	79;"	d
AR_PHY_RF_CTL4_FRAME_XPAA_ON	ath9k/ar9002_phy.h	86;"	d
AR_PHY_RF_CTL4_FRAME_XPAA_ON_S	ath9k/ar9002_phy.h	87;"	d
AR_PHY_RF_CTL4_FRAME_XPAB_ON	ath9k/ar9002_phy.h	84;"	d
AR_PHY_RF_CTL4_FRAME_XPAB_ON_S	ath9k/ar9002_phy.h	85;"	d
AR_PHY_RF_CTL4_TX_END_XPAA_OFF	ath9k/ar9002_phy.h	82;"	d
AR_PHY_RF_CTL4_TX_END_XPAA_OFF_S	ath9k/ar9002_phy.h	83;"	d
AR_PHY_RF_CTL4_TX_END_XPAB_OFF	ath9k/ar9002_phy.h	80;"	d
AR_PHY_RF_CTL4_TX_END_XPAB_OFF_S	ath9k/ar9002_phy.h	81;"	d
AR_PHY_RIFS	ath9k/ar9003_phy.h	463;"	d
AR_PHY_RIFS_INIT_DELAY	ath9k/ar9002_phy.h	367;"	d
AR_PHY_RIFS_INIT_DELAY	ath9k/ar9003_phy.h	410;"	d
AR_PHY_RIFS_SRCH	ath9k/ar9003_phy.h	307;"	d
AR_PHY_RSSI_0	ath9k/ar9003_phy.h	312;"	d
AR_PHY_RSSI_1	ath9k/ar9003_phy.h	933;"	d
AR_PHY_RSSI_2	ath9k/ar9003_phy.h	1011;"	d
AR_PHY_RSSI_3	ath9k/ar9003_phy.h	1044;"	d
AR_PHY_RTT_CTRL	ath9k/ar9003_phy.h	614;"	d
AR_PHY_RTT_CTRL_ENA_RADIO_RETENTION	ath9k/ar9003_phy.h	867;"	d
AR_PHY_RTT_CTRL_ENA_RADIO_RETENTION_S	ath9k/ar9003_phy.h	868;"	d
AR_PHY_RTT_CTRL_FORCE_RADIO_RESTORE	ath9k/ar9003_phy.h	871;"	d
AR_PHY_RTT_CTRL_FORCE_RADIO_RESTORE_S	ath9k/ar9003_phy.h	872;"	d
AR_PHY_RTT_CTRL_RESTORE_MASK	ath9k/ar9003_phy.h	869;"	d
AR_PHY_RTT_CTRL_RESTORE_MASK_S	ath9k/ar9003_phy.h	870;"	d
AR_PHY_RTT_SW_RTT_TABLE_ACCESS	ath9k/ar9003_phy.h	873;"	d
AR_PHY_RTT_SW_RTT_TABLE_ACCESS_S	ath9k/ar9003_phy.h	874;"	d
AR_PHY_RTT_SW_RTT_TABLE_ADDR	ath9k/ar9003_phy.h	877;"	d
AR_PHY_RTT_SW_RTT_TABLE_ADDR_S	ath9k/ar9003_phy.h	878;"	d
AR_PHY_RTT_SW_RTT_TABLE_DATA	ath9k/ar9003_phy.h	879;"	d
AR_PHY_RTT_SW_RTT_TABLE_DATA_S	ath9k/ar9003_phy.h	880;"	d
AR_PHY_RTT_SW_RTT_TABLE_WRITE	ath9k/ar9003_phy.h	875;"	d
AR_PHY_RTT_SW_RTT_TABLE_WRITE_S	ath9k/ar9003_phy.h	876;"	d
AR_PHY_RTT_TABLE_SW_INTF_1_B	ath9k/ar9003_phy.h	982;"	d
AR_PHY_RTT_TABLE_SW_INTF_B	ath9k/ar9003_phy.h	980;"	d
AR_PHY_RX1DB_BIQUAD_LONG_SHIFT	ath9k/ar9003_phy.h	723;"	d
AR_PHY_RX1DB_BIQUAD_LONG_SHIFT_S	ath9k/ar9003_phy.h	724;"	d
AR_PHY_RX6DB_BIQUAD_LONG_SHIFT	ath9k/ar9003_phy.h	725;"	d
AR_PHY_RX6DB_BIQUAD_LONG_SHIFT_S	ath9k/ar9003_phy.h	726;"	d
AR_PHY_RXGAIN	ath9k/ar9002_phy.h	95;"	d
AR_PHY_RXGAIN	ath9k/ar9003_phy.h	1064;"	d
AR_PHY_RXGAIN_TXRX_ATTEN	ath9k/ar9002_phy.h	96;"	d
AR_PHY_RXGAIN_TXRX_ATTEN	ath9k/ar9003_phy.h	373;"	d
AR_PHY_RXGAIN_TXRX_ATTEN_S	ath9k/ar9002_phy.h	97;"	d
AR_PHY_RXGAIN_TXRX_ATTEN_S	ath9k/ar9003_phy.h	374;"	d
AR_PHY_RXGAIN_TXRX_RF_MAX	ath9k/ar9002_phy.h	98;"	d
AR_PHY_RXGAIN_TXRX_RF_MAX	ath9k/ar9003_phy.h	375;"	d
AR_PHY_RXGAIN_TXRX_RF_MAX_S	ath9k/ar9002_phy.h	99;"	d
AR_PHY_RXGAIN_TXRX_RF_MAX_S	ath9k/ar9003_phy.h	376;"	d
AR_PHY_RX_CHAINMASK	ath9k/ar9002_phy.h	301;"	d
AR_PHY_RX_CHAINMASK	ath9k/ar9003_phy.h	472;"	d
AR_PHY_RX_CLR_DELAY	ath9k/ar9003_phy.h	464;"	d
AR_PHY_RX_DELAY	ath9k/ar9002_phy.h	183;"	d
AR_PHY_RX_DELAY	ath9k/ar9003_phy.h	465;"	d
AR_PHY_RX_DELAY_DELAY	ath9k/ar9002_phy.h	185;"	d
AR_PHY_RX_DELAY_DELAY	ath9k/ar9003_phy.h	766;"	d
AR_PHY_RX_DELAY_DELAY	ath9k/ar9003_phy.h	844;"	d
AR_PHY_RX_GAIN_BOUNDS_1	ath9k/ar9003_phy.h	310;"	d
AR_PHY_RX_GAIN_BOUNDS_2	ath9k/ar9003_phy.h	311;"	d
AR_PHY_RX_IQCAL_CORR_B0	ath9k/ar9003_phy.h	33;"	d
AR_PHY_RX_IQCAL_CORR_B0_LOOPBACK_IQCORR_EN	ath9k/ar9003_phy.h	61;"	d
AR_PHY_RX_IQCAL_CORR_B0_LOOPBACK_IQCORR_EN_S	ath9k/ar9003_phy.h	62;"	d
AR_PHY_RX_IQCAL_CORR_B1	ath9k/ar9003_phy.h	916;"	d
AR_PHY_RX_IQCAL_CORR_B2	ath9k/ar9003_phy.h	995;"	d
AR_PHY_RX_IQCAL_CORR_IQCORR_ENABLE	ath9k/ar9003_phy.h	206;"	d
AR_PHY_RX_IQCAL_CORR_IQCORR_Q_I_COFF	ath9k/ar9003_phy.h	204;"	d
AR_PHY_RX_IQCAL_CORR_IQCORR_Q_I_COFF_S	ath9k/ar9003_phy.h	205;"	d
AR_PHY_RX_IQCAL_CORR_IQCORR_Q_Q_COFF	ath9k/ar9003_phy.h	202;"	d
AR_PHY_RX_IQCAL_CORR_IQCORR_Q_Q_COFF_S	ath9k/ar9003_phy.h	203;"	d
AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_I_COFF	ath9k/ar9003_phy.h	209;"	d
AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_I_COFF_S	ath9k/ar9003_phy.h	210;"	d
AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_Q_COFF	ath9k/ar9003_phy.h	207;"	d
AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_Q_COFF_S	ath9k/ar9003_phy.h	208;"	d
AR_PHY_RX_OCGAIN	ath9k/ar9003_phy.h	338;"	d
AR_PHY_RX_OCGAIN_2	ath9k/ar9003_phy.h	935;"	d
AR_PHY_SCFIR_GAIN_LONG_SHIFT	ath9k/ar9003_phy.h	733;"	d
AR_PHY_SCFIR_GAIN_LONG_SHIFT_S	ath9k/ar9003_phy.h	734;"	d
AR_PHY_SCRAMBLER_SEED	ath9k/ar9003_phy.h	533;"	d
AR_PHY_SCRM_SEQ_XR	ath9k/ar9002_phy.h	454;"	d
AR_PHY_SEARCH_START_DELAY	ath9k/ar9002_phy.h	184;"	d
AR_PHY_SEARCH_START_DELAY	ath9k/ar9003_phy.h	458;"	d
AR_PHY_SEL_EXTERNAL_RADIO	ath9k/ar9002_phy.h	77;"	d
AR_PHY_SEL_INTERNAL_ADDAC	ath9k/ar9002_phy.h	76;"	d
AR_PHY_SETTLING	ath9k/ar9002_phy.h	91;"	d
AR_PHY_SETTLING	ath9k/ar9003_phy.h	263;"	d
AR_PHY_SETTLING_SWITCH	ath9k/ar9002_phy.h	92;"	d
AR_PHY_SETTLING_SWITCH	ath9k/ar9003_phy.h	381;"	d
AR_PHY_SETTLING_SWITCH_S	ath9k/ar9002_phy.h	93;"	d
AR_PHY_SETTLING_SWITCH_S	ath9k/ar9003_phy.h	382;"	d
AR_PHY_SFCORR	ath9k/ar9002_phy.h	148;"	d
AR_PHY_SFCORR	ath9k/ar9003_phy.h	69;"	d
AR_PHY_SFCORR_EXT	ath9k/ar9002_phy.h	344;"	d
AR_PHY_SFCORR_EXT	ath9k/ar9003_phy.h	71;"	d
AR_PHY_SFCORR_EXT_M1_THRESH	ath9k/ar9002_phy.h	345;"	d
AR_PHY_SFCORR_EXT_M1_THRESH	ath9k/ar9003_phy.h	138;"	d
AR_PHY_SFCORR_EXT_M1_THRESH_LOW	ath9k/ar9002_phy.h	349;"	d
AR_PHY_SFCORR_EXT_M1_THRESH_LOW	ath9k/ar9003_phy.h	142;"	d
AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S	ath9k/ar9002_phy.h	350;"	d
AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S	ath9k/ar9003_phy.h	143;"	d
AR_PHY_SFCORR_EXT_M1_THRESH_S	ath9k/ar9002_phy.h	346;"	d
AR_PHY_SFCORR_EXT_M1_THRESH_S	ath9k/ar9003_phy.h	139;"	d
AR_PHY_SFCORR_EXT_M2_THRESH	ath9k/ar9002_phy.h	347;"	d
AR_PHY_SFCORR_EXT_M2_THRESH	ath9k/ar9003_phy.h	140;"	d
AR_PHY_SFCORR_EXT_M2_THRESH_LOW	ath9k/ar9002_phy.h	351;"	d
AR_PHY_SFCORR_EXT_M2_THRESH_LOW	ath9k/ar9003_phy.h	144;"	d
AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S	ath9k/ar9002_phy.h	352;"	d
AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S	ath9k/ar9003_phy.h	145;"	d
AR_PHY_SFCORR_EXT_M2_THRESH_S	ath9k/ar9002_phy.h	348;"	d
AR_PHY_SFCORR_EXT_M2_THRESH_S	ath9k/ar9003_phy.h	141;"	d
AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD	ath9k/ar9003_phy.h	146;"	d
AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD_S	ath9k/ar9003_phy.h	147;"	d
AR_PHY_SFCORR_LOW	ath9k/ar9002_phy.h	139;"	d
AR_PHY_SFCORR_LOW	ath9k/ar9003_phy.h	70;"	d
AR_PHY_SFCORR_LOW_M1_THRESH_LOW	ath9k/ar9002_phy.h	143;"	d
AR_PHY_SFCORR_LOW_M1_THRESH_LOW	ath9k/ar9003_phy.h	128;"	d
AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S	ath9k/ar9002_phy.h	144;"	d
AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S	ath9k/ar9003_phy.h	129;"	d
AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW	ath9k/ar9002_phy.h	141;"	d
AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW	ath9k/ar9003_phy.h	126;"	d
AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S	ath9k/ar9002_phy.h	142;"	d
AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S	ath9k/ar9003_phy.h	127;"	d
AR_PHY_SFCORR_LOW_M2_THRESH_LOW	ath9k/ar9002_phy.h	145;"	d
AR_PHY_SFCORR_LOW_M2_THRESH_LOW	ath9k/ar9003_phy.h	130;"	d
AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S	ath9k/ar9002_phy.h	146;"	d
AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S	ath9k/ar9003_phy.h	131;"	d
AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW	ath9k/ar9002_phy.h	140;"	d
AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW	ath9k/ar9003_phy.h	125;"	d
AR_PHY_SFCORR_M1_THRESH	ath9k/ar9002_phy.h	151;"	d
AR_PHY_SFCORR_M1_THRESH	ath9k/ar9003_phy.h	134;"	d
AR_PHY_SFCORR_M1_THRESH_S	ath9k/ar9002_phy.h	152;"	d
AR_PHY_SFCORR_M1_THRESH_S	ath9k/ar9003_phy.h	135;"	d
AR_PHY_SFCORR_M2COUNT_THR	ath9k/ar9002_phy.h	149;"	d
AR_PHY_SFCORR_M2COUNT_THR	ath9k/ar9003_phy.h	132;"	d
AR_PHY_SFCORR_M2COUNT_THR_S	ath9k/ar9002_phy.h	150;"	d
AR_PHY_SFCORR_M2COUNT_THR_S	ath9k/ar9003_phy.h	133;"	d
AR_PHY_SFCORR_M2_THRESH	ath9k/ar9002_phy.h	153;"	d
AR_PHY_SFCORR_M2_THRESH	ath9k/ar9003_phy.h	136;"	d
AR_PHY_SFCORR_M2_THRESH_S	ath9k/ar9002_phy.h	154;"	d
AR_PHY_SFCORR_M2_THRESH_S	ath9k/ar9003_phy.h	137;"	d
AR_PHY_SFCORR_SPUR_SUBCHNL_SD_S	ath9k/ar9002_phy.h	353;"	d
AR_PHY_SFCORR_SPUR_SUBCHNL_SD_S	ath9k/ar9003_phy.h	148;"	d
AR_PHY_SGI_DELTA	ath9k/ar9003_phy.h	222;"	d
AR_PHY_SGI_DSC_EXP	ath9k/ar9003_phy.h	251;"	d
AR_PHY_SGI_DSC_EXP_S	ath9k/ar9003_phy.h	252;"	d
AR_PHY_SGI_DSC_MAN	ath9k/ar9003_phy.h	249;"	d
AR_PHY_SGI_DSC_MAN_S	ath9k/ar9003_phy.h	250;"	d
AR_PHY_SIGMA_DELTA	ath9k/ar9002_phy.h	254;"	d
AR_PHY_SIGMA_DELTA_ADC_CLIP	ath9k/ar9002_phy.h	261;"	d
AR_PHY_SIGMA_DELTA_ADC_CLIP_S	ath9k/ar9002_phy.h	262;"	d
AR_PHY_SIGMA_DELTA_ADC_SEL	ath9k/ar9002_phy.h	255;"	d
AR_PHY_SIGMA_DELTA_ADC_SEL_S	ath9k/ar9002_phy.h	256;"	d
AR_PHY_SIGMA_DELTA_FILT1	ath9k/ar9002_phy.h	259;"	d
AR_PHY_SIGMA_DELTA_FILT1_S	ath9k/ar9002_phy.h	260;"	d
AR_PHY_SIGMA_DELTA_FILT2	ath9k/ar9002_phy.h	257;"	d
AR_PHY_SIGMA_DELTA_FILT2_S	ath9k/ar9002_phy.h	258;"	d
AR_PHY_SLEEP_CTR_CONTROL	ath9k/ar9002_phy.h	156;"	d
AR_PHY_SLEEP_CTR_LIMIT	ath9k/ar9002_phy.h	157;"	d
AR_PHY_SLEEP_SCAL	ath9k/ar9002_phy.h	159;"	d
AR_PHY_SPECTRAL_SCAN	ath9k/ar9002_phy.h	168;"	d
AR_PHY_SPECTRAL_SCAN	ath9k/ar9003_phy.h	456;"	d
AR_PHY_SPECTRAL_SCAN_ACTIVE	ath9k/ar9002_phy.h	172;"	d
AR_PHY_SPECTRAL_SCAN_ACTIVE	ath9k/ar9003_phy.h	849;"	d
AR_PHY_SPECTRAL_SCAN_ACTIVE_S	ath9k/ar9002_phy.h	173;"	d
AR_PHY_SPECTRAL_SCAN_ACTIVE_S	ath9k/ar9003_phy.h	850;"	d
AR_PHY_SPECTRAL_SCAN_COMPRESSED_RPT	ath9k/ar9003_phy.h	863;"	d
AR_PHY_SPECTRAL_SCAN_COMPRESSED_RPT_S	ath9k/ar9003_phy.h	864;"	d
AR_PHY_SPECTRAL_SCAN_COUNT	ath9k/ar9002_phy.h	178;"	d
AR_PHY_SPECTRAL_SCAN_COUNT	ath9k/ar9003_phy.h	855;"	d
AR_PHY_SPECTRAL_SCAN_COUNT_S	ath9k/ar9002_phy.h	179;"	d
AR_PHY_SPECTRAL_SCAN_COUNT_S	ath9k/ar9003_phy.h	856;"	d
AR_PHY_SPECTRAL_SCAN_ENA	ath9k/ar9002_phy.h	170;"	d
AR_PHY_SPECTRAL_SCAN_ENABLE	ath9k/ar9002_phy.h	169;"	d
AR_PHY_SPECTRAL_SCAN_ENABLE	ath9k/ar9003_phy.h	847;"	d
AR_PHY_SPECTRAL_SCAN_ENABLE_S	ath9k/ar9003_phy.h	848;"	d
AR_PHY_SPECTRAL_SCAN_ENA_S	ath9k/ar9002_phy.h	171;"	d
AR_PHY_SPECTRAL_SCAN_FFT_PERIOD	ath9k/ar9002_phy.h	174;"	d
AR_PHY_SPECTRAL_SCAN_FFT_PERIOD	ath9k/ar9003_phy.h	851;"	d
AR_PHY_SPECTRAL_SCAN_FFT_PERIOD_S	ath9k/ar9002_phy.h	175;"	d
AR_PHY_SPECTRAL_SCAN_FFT_PERIOD_S	ath9k/ar9003_phy.h	852;"	d
AR_PHY_SPECTRAL_SCAN_PERIOD	ath9k/ar9002_phy.h	176;"	d
AR_PHY_SPECTRAL_SCAN_PERIOD	ath9k/ar9003_phy.h	853;"	d
AR_PHY_SPECTRAL_SCAN_PERIOD_S	ath9k/ar9002_phy.h	177;"	d
AR_PHY_SPECTRAL_SCAN_PERIOD_S	ath9k/ar9003_phy.h	854;"	d
AR_PHY_SPECTRAL_SCAN_PRIORITY	ath9k/ar9003_phy.h	859;"	d
AR_PHY_SPECTRAL_SCAN_PRIORITY_S	ath9k/ar9003_phy.h	860;"	d
AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT	ath9k/ar9002_phy.h	180;"	d
AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT	ath9k/ar9003_phy.h	857;"	d
AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT_S	ath9k/ar9002_phy.h	181;"	d
AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT_S	ath9k/ar9003_phy.h	858;"	d
AR_PHY_SPECTRAL_SCAN_USE_ERR5	ath9k/ar9003_phy.h	861;"	d
AR_PHY_SPECTRAL_SCAN_USE_ERR5_S	ath9k/ar9003_phy.h	862;"	d
AR_PHY_SPUR_CCK_REP0	ath9k/ar9003_phy.h	313;"	d
AR_PHY_SPUR_CCK_REP_1	ath9k/ar9003_phy.h	934;"	d
AR_PHY_SPUR_MASK_A	ath9k/ar9003_phy.h	454;"	d
AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A	ath9k/ar9003_phy.h	492;"	d
AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A_S	ath9k/ar9003_phy.h	493;"	d
AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A	ath9k/ar9003_phy.h	490;"	d
AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_S	ath9k/ar9003_phy.h	491;"	d
AR_PHY_SPUR_MASK_B	ath9k/ar9003_phy.h	455;"	d
AR_PHY_SPUR_REG	ath9k/ar9002_phy.h	517;"	d
AR_PHY_SPUR_REG	ath9k/ar9003_phy.h	32;"	d
AR_PHY_SPUR_REG_ENABLE_MASK_PPM	ath9k/ar9002_phy.h	522;"	d
AR_PHY_SPUR_REG_ENABLE_MASK_PPM	ath9k/ar9003_phy.h	52;"	d
AR_PHY_SPUR_REG_ENABLE_MASK_PPM_S	ath9k/ar9003_phy.h	53;"	d
AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT	ath9k/ar9003_phy.h	49;"	d
AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT_S	ath9k/ar9003_phy.h	50;"	d
AR_PHY_SPUR_REG_ENABLE_VIT_SPUR_RSSI	ath9k/ar9002_phy.h	525;"	d
AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI	ath9k/ar9003_phy.h	56;"	d
AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI_S	ath9k/ar9003_phy.h	57;"	d
AR_PHY_SPUR_REG_MASK_RATE_CNTL	ath9k/ar9002_phy.h	519;"	d
AR_PHY_SPUR_REG_MASK_RATE_CNTL	ath9k/ar9003_phy.h	58;"	d
AR_PHY_SPUR_REG_MASK_RATE_CNTL_S	ath9k/ar9002_phy.h	520;"	d
AR_PHY_SPUR_REG_MASK_RATE_CNTL_S	ath9k/ar9003_phy.h	59;"	d
AR_PHY_SPUR_REG_MASK_RATE_SELECT	ath9k/ar9002_phy.h	523;"	d
AR_PHY_SPUR_REG_MASK_RATE_SELECT_S	ath9k/ar9002_phy.h	524;"	d
AR_PHY_SPUR_REG_SPUR_RSSI_THRESH	ath9k/ar9002_phy.h	526;"	d
AR_PHY_SPUR_REG_SPUR_RSSI_THRESH	ath9k/ar9003_phy.h	54;"	d
AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S	ath9k/ar9002_phy.h	527;"	d
AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S	ath9k/ar9003_phy.h	55;"	d
AR_PHY_SPUR_REPORT_0	ath9k/ar9003_phy.h	97;"	d
AR_PHY_SPUR_REPORT_1	ath9k/ar9003_phy.h	914;"	d
AR_PHY_SPUR_REPORT_2	ath9k/ar9003_phy.h	993;"	d
AR_PHY_SWAP_ALT_CHAIN	ath9k/ar9002_phy.h	536;"	d
AR_PHY_SWAP_ALT_CHAIN	ath9k/ar9003_phy.h	772;"	d
AR_PHY_SWITCH_CHAIN	ath9k/ar9003_phy.h	1061;"	d
AR_PHY_SWITCH_CHAIN_0	ath9k/ar9002_phy.h	251;"	d
AR_PHY_SWITCH_CHAIN_0	ath9k/ar9003_phy.h	469;"	d
AR_PHY_SWITCH_CHAIN_1	ath9k/ar9003_phy.h	948;"	d
AR_PHY_SWITCH_CHAIN_2	ath9k/ar9003_phy.h	1024;"	d
AR_PHY_SWITCH_COM	ath9k/ar9002_phy.h	252;"	d
AR_PHY_SWITCH_COM	ath9k/ar9003_phy.h	470;"	d
AR_PHY_SWITCH_COM_2	ath9k/ar9003_phy.h	471;"	d
AR_PHY_SYNTH4_LONG_SHIFT_SELECT	ath9k/ar9003_phy.h	655;"	d
AR_PHY_SYNTH4_LONG_SHIFT_SELECT_S	ath9k/ar9003_phy.h	656;"	d
AR_PHY_SYNTH_CONTROL	ath9k/ar9002_phy.h	158;"	d
AR_PHY_SYNTH_CONTROL	ath9k/ar9003_phy.h	480;"	d
AR_PHY_TEST	ath9k/ar9002_phy.h	19;"	d
AR_PHY_TEST	ath9k/ar9003_phy.h	495;"	d
AR_PHY_TEST2	ath9k/ar9002_phy.h	37;"	d
AR_PHY_TEST_BBB_OBS_SEL	ath9k/ar9003_phy.h	497;"	d
AR_PHY_TEST_BBB_OBS_SEL_S	ath9k/ar9003_phy.h	498;"	d
AR_PHY_TEST_CHAIN_SEL	ath9k/ar9003_phy.h	503;"	d
AR_PHY_TEST_CHAIN_SEL_S	ath9k/ar9003_phy.h	504;"	d
AR_PHY_TEST_CTL_DEBUGPORT_SEL	ath9k/ar9003_phy.h	517;"	d
AR_PHY_TEST_CTL_DEBUGPORT_SEL_S	ath9k/ar9003_phy.h	518;"	d
AR_PHY_TEST_CTL_RX_OBS_SEL	ath9k/ar9003_phy.h	515;"	d
AR_PHY_TEST_CTL_RX_OBS_SEL_S	ath9k/ar9003_phy.h	516;"	d
AR_PHY_TEST_CTL_STATUS	ath9k/ar9003_phy.h	506;"	d
AR_PHY_TEST_CTL_TSTADC_EN	ath9k/ar9003_phy.h	513;"	d
AR_PHY_TEST_CTL_TSTADC_EN_S	ath9k/ar9003_phy.h	514;"	d
AR_PHY_TEST_CTL_TSTDAC_EN	ath9k/ar9003_phy.h	507;"	d
AR_PHY_TEST_CTL_TSTDAC_EN_S	ath9k/ar9003_phy.h	508;"	d
AR_PHY_TEST_CTL_TX_OBS_MUX_SEL	ath9k/ar9003_phy.h	511;"	d
AR_PHY_TEST_CTL_TX_OBS_MUX_SEL_S	ath9k/ar9003_phy.h	512;"	d
AR_PHY_TEST_CTL_TX_OBS_SEL	ath9k/ar9003_phy.h	509;"	d
AR_PHY_TEST_CTL_TX_OBS_SEL_S	ath9k/ar9003_phy.h	510;"	d
AR_PHY_TEST_RX_OBS_SEL_BIT5	ath9k/ar9003_phy.h	501;"	d
AR_PHY_TEST_RX_OBS_SEL_BIT5_S	ath9k/ar9003_phy.h	500;"	d
AR_PHY_TIMING1	ath9k/ar9003_phy.h	25;"	d
AR_PHY_TIMING10	ath9k/ar9002_phy.h	291;"	d
AR_PHY_TIMING10_PILOT_MASK_2	ath9k/ar9002_phy.h	292;"	d
AR_PHY_TIMING10_PILOT_MASK_2_S	ath9k/ar9002_phy.h	293;"	d
AR_PHY_TIMING11	ath9k/ar9002_phy.h	295;"	d
AR_PHY_TIMING11	ath9k/ar9003_phy.h	31;"	d
AR_PHY_TIMING11_SPUR_DELTA_PHASE	ath9k/ar9002_phy.h	296;"	d
AR_PHY_TIMING11_SPUR_DELTA_PHASE	ath9k/ar9003_phy.h	40;"	d
AR_PHY_TIMING11_SPUR_DELTA_PHASE_S	ath9k/ar9002_phy.h	297;"	d
AR_PHY_TIMING11_SPUR_DELTA_PHASE_S	ath9k/ar9003_phy.h	41;"	d
AR_PHY_TIMING11_SPUR_FREQ_SD	ath9k/ar9003_phy.h	37;"	d
AR_PHY_TIMING11_SPUR_FREQ_SD	ath9k/phy.h	45;"	d
AR_PHY_TIMING11_SPUR_FREQ_SD_S	ath9k/ar9003_phy.h	38;"	d
AR_PHY_TIMING11_SPUR_FREQ_SD_S	ath9k/phy.h	46;"	d
AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC	ath9k/ar9003_phy.h	43;"	d
AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC_S	ath9k/ar9003_phy.h	44;"	d
AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR	ath9k/ar9003_phy.h	46;"	d
AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR_S	ath9k/ar9003_phy.h	47;"	d
AR_PHY_TIMING11_USE_SPUR_IN_AGC	ath9k/ar9002_phy.h	298;"	d
AR_PHY_TIMING11_USE_SPUR_IN_SELFCOR	ath9k/ar9002_phy.h	299;"	d
AR_PHY_TIMING2	ath9k/ar9002_phy.h	39;"	d
AR_PHY_TIMING2	ath9k/ar9003_phy.h	26;"	d
AR_PHY_TIMING2_FORCE_PPM_VAL	ath9k/ar9003_phy.h	104;"	d
AR_PHY_TIMING2_USE_FORCE_PPM	ath9k/ar9003_phy.h	103;"	d
AR_PHY_TIMING3	ath9k/ar9002_phy.h	40;"	d
AR_PHY_TIMING3	ath9k/ar9003_phy.h	27;"	d
AR_PHY_TIMING3_DSC_EXP	ath9k/ar9002_phy.h	43;"	d
AR_PHY_TIMING3_DSC_EXP	ath9k/ar9003_phy.h	107;"	d
AR_PHY_TIMING3_DSC_EXP_S	ath9k/ar9002_phy.h	44;"	d
AR_PHY_TIMING3_DSC_EXP_S	ath9k/ar9003_phy.h	108;"	d
AR_PHY_TIMING3_DSC_MAN	ath9k/ar9002_phy.h	41;"	d
AR_PHY_TIMING3_DSC_MAN	ath9k/ar9003_phy.h	105;"	d
AR_PHY_TIMING3_DSC_MAN_S	ath9k/ar9002_phy.h	42;"	d
AR_PHY_TIMING3_DSC_MAN_S	ath9k/ar9003_phy.h	106;"	d
AR_PHY_TIMING4	ath9k/ar9003_phy.h	28;"	d
AR_PHY_TIMING4_DO_CAL	ath9k/ar9003_phy.h	111;"	d
AR_PHY_TIMING4_ENABLE_CHAN_MASK	ath9k/ar9003_phy.h	115;"	d
AR_PHY_TIMING4_ENABLE_CHAN_MASK_S	ath9k/ar9003_phy.h	116;"	d
AR_PHY_TIMING4_ENABLE_PILOT_MASK	ath9k/ar9003_phy.h	113;"	d
AR_PHY_TIMING4_ENABLE_PILOT_MASK_S	ath9k/ar9003_phy.h	114;"	d
AR_PHY_TIMING4_ENABLE_SPUR_FILTER	ath9k/ar9003_phy.h	118;"	d
AR_PHY_TIMING4_ENABLE_SPUR_FILTER_S	ath9k/ar9003_phy.h	119;"	d
AR_PHY_TIMING4_ENABLE_SPUR_RSSI	ath9k/ar9003_phy.h	120;"	d
AR_PHY_TIMING4_ENABLE_SPUR_RSSI_S	ath9k/ar9003_phy.h	121;"	d
AR_PHY_TIMING4_IQCAL_LOG_COUNT_MAX	ath9k/ar9003_phy.h	109;"	d
AR_PHY_TIMING4_IQCAL_LOG_COUNT_MAX_S	ath9k/ar9003_phy.h	110;"	d
AR_PHY_TIMING5	ath9k/ar9002_phy.h	202;"	d
AR_PHY_TIMING5	ath9k/ar9003_phy.h	29;"	d
AR_PHY_TIMING5_CYCPWR_THR1	ath9k/ar9002_phy.h	203;"	d
AR_PHY_TIMING5_CYCPWR_THR1	ath9k/ar9003_phy.h	155;"	d
AR_PHY_TIMING5_CYCPWR_THR1A	ath9k/ar9003_phy.h	159;"	d
AR_PHY_TIMING5_CYCPWR_THR1A_S	ath9k/ar9003_phy.h	160;"	d
AR_PHY_TIMING5_CYCPWR_THR1_ENABLE	ath9k/ar9003_phy.h	157;"	d
AR_PHY_TIMING5_CYCPWR_THR1_ENABLE_S	ath9k/ar9003_phy.h	158;"	d
AR_PHY_TIMING5_CYCPWR_THR1_S	ath9k/ar9002_phy.h	204;"	d
AR_PHY_TIMING5_CYCPWR_THR1_S	ath9k/ar9003_phy.h	156;"	d
AR_PHY_TIMING5_RSSI_THR1A	ath9k/ar9003_phy.h	161;"	d
AR_PHY_TIMING5_RSSI_THR1A_ENA	ath9k/ar9003_phy.h	163;"	d
AR_PHY_TIMING5_RSSI_THR1A_S	ath9k/ar9003_phy.h	162;"	d
AR_PHY_TIMING6	ath9k/ar9003_phy.h	30;"	d
AR_PHY_TIMING7	ath9k/ar9002_phy.h	271;"	d
AR_PHY_TIMING8	ath9k/ar9002_phy.h	272;"	d
AR_PHY_TIMING8_PILOT_MASK_2	ath9k/ar9002_phy.h	273;"	d
AR_PHY_TIMING8_PILOT_MASK_2_S	ath9k/ar9002_phy.h	274;"	d
AR_PHY_TIMING9	ath9k/ar9002_phy.h	290;"	d
AR_PHY_TIMING_3A	ath9k/ar9003_phy.h	217;"	d
AR_PHY_TIMING_CONTROL4_DO_GAIN_DC_IQ_CAL_SHIFT	ath9k/ar9003_phy.h	35;"	d
AR_PHY_TIMING_CTRL4	ath9k/ar9002_phy.h	187;"	d
AR_PHY_TIMING_CTRL4_DO_CAL	ath9k/ar9002_phy.h	195;"	d
AR_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK	ath9k/ar9002_phy.h	199;"	d
AR_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK	ath9k/ar9002_phy.h	200;"	d
AR_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER	ath9k/ar9002_phy.h	198;"	d
AR_PHY_TIMING_CTRL4_ENABLE_SPUR_RSSI	ath9k/ar9002_phy.h	197;"	d
AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX	ath9k/ar9002_phy.h	193;"	d
AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S	ath9k/ar9002_phy.h	194;"	d
AR_PHY_TIMING_CTRL4_IQCORR_ENABLE	ath9k/ar9002_phy.h	192;"	d
AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF	ath9k/ar9002_phy.h	190;"	d
AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S	ath9k/ar9002_phy.h	191;"	d
AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF	ath9k/ar9002_phy.h	188;"	d
AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S	ath9k/ar9002_phy.h	189;"	d
AR_PHY_TPCGR1_FORCED_DAC_GAIN	ath9k/ar9003_phy.h	818;"	d
AR_PHY_TPCGR1_FORCED_DAC_GAIN_S	ath9k/ar9003_phy.h	819;"	d
AR_PHY_TPCGR1_FORCE_DAC_GAIN	ath9k/ar9003_phy.h	820;"	d
AR_PHY_TPCRG1	ath9k/ar9002_phy.h	459;"	d
AR_PHY_TPCRG1_NUM_PD_GAIN	ath9k/ar9002_phy.h	460;"	d
AR_PHY_TPCRG1_NUM_PD_GAIN	ath9k/ar9003_phy.h	810;"	d
AR_PHY_TPCRG1_NUM_PD_GAIN_S	ath9k/ar9002_phy.h	461;"	d
AR_PHY_TPCRG1_NUM_PD_GAIN_S	ath9k/ar9003_phy.h	811;"	d
AR_PHY_TPCRG1_PD_CAL_ENABLE	ath9k/ar9002_phy.h	470;"	d
AR_PHY_TPCRG1_PD_CAL_ENABLE	ath9k/ar9003_phy.h	743;"	d
AR_PHY_TPCRG1_PD_CAL_ENABLE_S	ath9k/ar9002_phy.h	471;"	d
AR_PHY_TPCRG1_PD_CAL_ENABLE_S	ath9k/ar9003_phy.h	744;"	d
AR_PHY_TPCRG1_PD_GAIN_1	ath9k/ar9002_phy.h	463;"	d
AR_PHY_TPCRG1_PD_GAIN_1	ath9k/ar9003_phy.h	812;"	d
AR_PHY_TPCRG1_PD_GAIN_1_S	ath9k/ar9002_phy.h	464;"	d
AR_PHY_TPCRG1_PD_GAIN_1_S	ath9k/ar9003_phy.h	813;"	d
AR_PHY_TPCRG1_PD_GAIN_2	ath9k/ar9002_phy.h	465;"	d
AR_PHY_TPCRG1_PD_GAIN_2	ath9k/ar9003_phy.h	814;"	d
AR_PHY_TPCRG1_PD_GAIN_2_S	ath9k/ar9002_phy.h	466;"	d
AR_PHY_TPCRG1_PD_GAIN_2_S	ath9k/ar9003_phy.h	815;"	d
AR_PHY_TPCRG1_PD_GAIN_3	ath9k/ar9002_phy.h	467;"	d
AR_PHY_TPCRG1_PD_GAIN_3	ath9k/ar9003_phy.h	816;"	d
AR_PHY_TPCRG1_PD_GAIN_3_S	ath9k/ar9002_phy.h	468;"	d
AR_PHY_TPCRG1_PD_GAIN_3_S	ath9k/ar9003_phy.h	817;"	d
AR_PHY_TPCRG5	ath9k/ar9002_phy.h	538;"	d
AR_PHY_TPCRG5	ath9k/ar9003_phy.h	1065;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1	ath9k/ar9002_phy.h	541;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1	ath9k/ar9003_phy.h	802;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S	ath9k/ar9002_phy.h	542;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S	ath9k/ar9003_phy.h	803;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2	ath9k/ar9002_phy.h	543;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2	ath9k/ar9003_phy.h	804;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S	ath9k/ar9002_phy.h	544;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S	ath9k/ar9003_phy.h	805;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3	ath9k/ar9002_phy.h	545;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3	ath9k/ar9003_phy.h	806;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S	ath9k/ar9002_phy.h	546;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S	ath9k/ar9003_phy.h	807;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4	ath9k/ar9002_phy.h	547;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4	ath9k/ar9003_phy.h	808;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S	ath9k/ar9002_phy.h	548;"	d
AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S	ath9k/ar9003_phy.h	809;"	d
AR_PHY_TPCRG5_PD_GAIN_OVERLAP	ath9k/ar9002_phy.h	539;"	d
AR_PHY_TPCRG5_PD_GAIN_OVERLAP	ath9k/ar9003_phy.h	800;"	d
AR_PHY_TPCRG5_PD_GAIN_OVERLAP_S	ath9k/ar9002_phy.h	540;"	d
AR_PHY_TPCRG5_PD_GAIN_OVERLAP_S	ath9k/ar9003_phy.h	801;"	d
AR_PHY_TPC_1	ath9k/ar9003_phy.h	546;"	d
AR_PHY_TPC_11_B0	ath9k/ar9003_phy.h	556;"	d
AR_PHY_TPC_11_B1	ath9k/ar9003_phy.h	557;"	d
AR_PHY_TPC_11_B1	ath9k/ar9003_phy.h	956;"	d
AR_PHY_TPC_11_B2	ath9k/ar9003_phy.h	1032;"	d
AR_PHY_TPC_11_B2	ath9k/ar9003_phy.h	558;"	d
AR_PHY_TPC_11_OLPC_GAIN_DELTA	ath9k/ar9003_phy.h	559;"	d
AR_PHY_TPC_11_OLPC_GAIN_DELTA_S	ath9k/ar9003_phy.h	560;"	d
AR_PHY_TPC_12	ath9k/ar9003_phy.h	562;"	d
AR_PHY_TPC_12_DESIRED_SCALE_HT40_5	ath9k/ar9003_phy.h	563;"	d
AR_PHY_TPC_12_DESIRED_SCALE_HT40_5_S	ath9k/ar9003_phy.h	564;"	d
AR_PHY_TPC_18	ath9k/ar9003_phy.h	566;"	d
AR_PHY_TPC_18_THERM_CAL_VALUE	ath9k/ar9003_phy.h	567;"	d
AR_PHY_TPC_18_THERM_CAL_VALUE_S	ath9k/ar9003_phy.h	568;"	d
AR_PHY_TPC_18_VOLT_CAL_VALUE	ath9k/ar9003_phy.h	569;"	d
AR_PHY_TPC_18_VOLT_CAL_VALUE_S	ath9k/ar9003_phy.h	570;"	d
AR_PHY_TPC_19	ath9k/ar9003_phy.h	572;"	d
AR_PHY_TPC_19_ALPHA_THERM	ath9k/ar9003_phy.h	575;"	d
AR_PHY_TPC_19_ALPHA_THERM_S	ath9k/ar9003_phy.h	576;"	d
AR_PHY_TPC_19_ALPHA_VOLT	ath9k/ar9003_phy.h	573;"	d
AR_PHY_TPC_19_ALPHA_VOLT_S	ath9k/ar9003_phy.h	574;"	d
AR_PHY_TPC_19_B1	ath9k/ar9003_phy.h	959;"	d
AR_PHY_TPC_19_B1_ALPHA_THERM	ath9k/ar9003_phy.h	960;"	d
AR_PHY_TPC_19_B1_ALPHA_THERM_S	ath9k/ar9003_phy.h	961;"	d
AR_PHY_TPC_19_B2	ath9k/ar9003_phy.h	1033;"	d
AR_PHY_TPC_1_FORCED_DAC_GAIN	ath9k/ar9003_phy.h	547;"	d
AR_PHY_TPC_1_FORCED_DAC_GAIN_S	ath9k/ar9003_phy.h	548;"	d
AR_PHY_TPC_1_FORCE_DAC_GAIN	ath9k/ar9003_phy.h	549;"	d
AR_PHY_TPC_1_FORCE_DAC_GAIN_S	ath9k/ar9003_phy.h	550;"	d
AR_PHY_TPC_4_B0	ath9k/ar9003_phy.h	552;"	d
AR_PHY_TPC_4_B1	ath9k/ar9003_phy.h	953;"	d
AR_PHY_TPC_4_B2	ath9k/ar9003_phy.h	1029;"	d
AR_PHY_TPC_5_B0	ath9k/ar9003_phy.h	553;"	d
AR_PHY_TPC_5_B1	ath9k/ar9003_phy.h	954;"	d
AR_PHY_TPC_5_B2	ath9k/ar9003_phy.h	1030;"	d
AR_PHY_TPC_6_B0	ath9k/ar9003_phy.h	554;"	d
AR_PHY_TPC_6_B1	ath9k/ar9003_phy.h	955;"	d
AR_PHY_TPC_6_B2	ath9k/ar9003_phy.h	1031;"	d
AR_PHY_TPC_6_ERROR_EST_MODE	ath9k/ar9003_phy.h	442;"	d
AR_PHY_TPC_6_ERROR_EST_MODE_S	ath9k/ar9003_phy.h	443;"	d
AR_PHY_TPC_OLPC_GAIN_DELTA	ath9k/ar9003_phy.h	439;"	d
AR_PHY_TPC_OLPC_GAIN_DELTA_PAL_ON	ath9k/ar9003_phy.h	437;"	d
AR_PHY_TPC_OLPC_GAIN_DELTA_PAL_ON_S	ath9k/ar9003_phy.h	438;"	d
AR_PHY_TPC_OLPC_GAIN_DELTA_S	ath9k/ar9003_phy.h	440;"	d
AR_PHY_TSTDAC	ath9k/ar9003_phy.h	521;"	d
AR_PHY_TSTDAC_CONST	ath9k/ar9002_phy.h	89;"	d
AR_PHY_TST_ADC	ath9k/ar9003_phy.h	225;"	d
AR_PHY_TST_DAC_CONST	ath9k/ar9003_phy.h	96;"	d
AR_PHY_TURBO	ath9k/ar9002_phy.h	23;"	d
AR_PHY_TXGAIN_FORCE	ath9k/ar9003_phy.h	821;"	d
AR_PHY_TXGAIN_FORCED_PADVGNRA	ath9k/ar9003_phy.h	823;"	d
AR_PHY_TXGAIN_FORCED_PADVGNRA_S	ath9k/ar9003_phy.h	824;"	d
AR_PHY_TXGAIN_FORCED_PADVGNRB	ath9k/ar9003_phy.h	825;"	d
AR_PHY_TXGAIN_FORCED_PADVGNRB_S	ath9k/ar9003_phy.h	826;"	d
AR_PHY_TXGAIN_FORCED_PADVGNRD	ath9k/ar9003_phy.h	827;"	d
AR_PHY_TXGAIN_FORCED_PADVGNRD_S	ath9k/ar9003_phy.h	828;"	d
AR_PHY_TXGAIN_FORCED_TXBB1DBGAIN	ath9k/ar9003_phy.h	831;"	d
AR_PHY_TXGAIN_FORCED_TXBB1DBGAIN_S	ath9k/ar9003_phy.h	832;"	d
AR_PHY_TXGAIN_FORCED_TXMXRGAIN	ath9k/ar9003_phy.h	829;"	d
AR_PHY_TXGAIN_FORCED_TXMXRGAIN_S	ath9k/ar9003_phy.h	830;"	d
AR_PHY_TXGAIN_FORCE_S	ath9k/ar9003_phy.h	822;"	d
AR_PHY_TXGAIN_TABLE	ath9k/ar9003_phy.h	601;"	d
AR_PHY_TXPWRADJ	ath9k/ar9002_phy.h	215;"	d
AR_PHY_TXPWRADJ_CCK_GAIN_DELTA	ath9k/ar9002_phy.h	216;"	d
AR_PHY_TXPWRADJ_CCK_GAIN_DELTA_S	ath9k/ar9002_phy.h	217;"	d
AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX	ath9k/ar9002_phy.h	218;"	d
AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX_S	ath9k/ar9002_phy.h	219;"	d
AR_PHY_TX_CRC	ath9k/ar9003_phy.h	95;"	d
AR_PHY_TX_DESIRED_SCALE_CCK	ath9k/ar9002_phy.h	493;"	d
AR_PHY_TX_DESIRED_SCALE_CCK_S	ath9k/ar9002_phy.h	494;"	d
AR_PHY_TX_END_DATA_START	ath9k/ar9002_phy.h	55;"	d
AR_PHY_TX_END_DATA_START	ath9k/ar9003_phy.h	796;"	d
AR_PHY_TX_END_DATA_START_S	ath9k/ar9002_phy.h	56;"	d
AR_PHY_TX_END_DATA_START_S	ath9k/ar9003_phy.h	797;"	d
AR_PHY_TX_END_PA_ON	ath9k/ar9002_phy.h	57;"	d
AR_PHY_TX_END_PA_ON	ath9k/ar9003_phy.h	798;"	d
AR_PHY_TX_END_PA_ON_S	ath9k/ar9002_phy.h	58;"	d
AR_PHY_TX_END_PA_ON_S	ath9k/ar9003_phy.h	799;"	d
AR_PHY_TX_END_TO_A2_RX_ON	ath9k/ar9002_phy.h	61;"	d
AR_PHY_TX_END_TO_A2_RX_ON	ath9k/ar9003_phy.h	794;"	d
AR_PHY_TX_END_TO_A2_RX_ON_S	ath9k/ar9002_phy.h	62;"	d
AR_PHY_TX_END_TO_A2_RX_ON_S	ath9k/ar9003_phy.h	795;"	d
AR_PHY_TX_END_TO_ADC_ON	ath9k/ar9002_phy.h	63;"	d
AR_PHY_TX_END_TO_ADC_ON_S	ath9k/ar9002_phy.h	64;"	d
AR_PHY_TX_FORCED_GAIN	ath9k/ar9003_phy.h	578;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_ENABLE_PAL	ath9k/ar9003_phy.h	595;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_ENABLE_PAL_S	ath9k/ar9003_phy.h	596;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGNA	ath9k/ar9003_phy.h	587;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGNA_S	ath9k/ar9003_phy.h	588;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGNB	ath9k/ar9003_phy.h	589;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGNB_S	ath9k/ar9003_phy.h	590;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGNC	ath9k/ar9003_phy.h	591;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGNC_S	ath9k/ar9003_phy.h	592;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGND	ath9k/ar9003_phy.h	593;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_PADRVGND_S	ath9k/ar9003_phy.h	594;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN	ath9k/ar9003_phy.h	581;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_S	ath9k/ar9003_phy.h	582;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN	ath9k/ar9003_phy.h	583;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_S	ath9k/ar9003_phy.h	584;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_TXMXRGAIN	ath9k/ar9003_phy.h	585;"	d
AR_PHY_TX_FORCED_GAIN_FORCED_TXMXRGAIN_S	ath9k/ar9003_phy.h	586;"	d
AR_PHY_TX_FORCED_GAIN_FORCE_TX_GAIN	ath9k/ar9003_phy.h	579;"	d
AR_PHY_TX_FORCED_GAIN_FORCE_TX_GAIN_S	ath9k/ar9003_phy.h	580;"	d
AR_PHY_TX_GAIN	ath9k/ar9002_phy.h	499;"	d
AR_PHY_TX_GAIN	ath9k/phy.h	31;"	d
AR_PHY_TX_GAIN_CLC	ath9k/phy.h	29;"	d
AR_PHY_TX_GAIN_CLC_S	ath9k/phy.h	30;"	d
AR_PHY_TX_GAIN_S	ath9k/ar9002_phy.h	500;"	d
AR_PHY_TX_GAIN_S	ath9k/phy.h	32;"	d
AR_PHY_TX_GAIN_TBL1	ath9k/ar9002_phy.h	498;"	d
AR_PHY_TX_IQCAL_CONTROL_0	ath9k/ar9003_phy.h	603;"	d
AR_PHY_TX_IQCAL_CONTROL_0_ENABLE_TXIQ_CAL	ath9k/ar9003_phy.h	881;"	d
AR_PHY_TX_IQCAL_CONTROL_0_ENABLE_TXIQ_CAL_S	ath9k/ar9003_phy.h	882;"	d
AR_PHY_TX_IQCAL_CONTROL_1	ath9k/ar9003_phy.h	605;"	d
AR_PHY_TX_IQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT	ath9k/ar9003_phy.h	883;"	d
AR_PHY_TX_IQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_S	ath9k/ar9003_phy.h	884;"	d
AR_PHY_TX_IQCAL_CONTROL_3	ath9k/ar9003_phy.h	34;"	d
AR_PHY_TX_IQCAL_CONTROL_3_IQCORR_EN	ath9k/ar9003_phy.h	64;"	d
AR_PHY_TX_IQCAL_CONTROL_3_IQCORR_EN_S	ath9k/ar9003_phy.h	65;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_00_COEFF_TABLE	ath9k/ar9003_phy.h	892;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_00_COEFF_TABLE_S	ath9k/ar9003_phy.h	893;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_01_COEFF_TABLE	ath9k/ar9003_phy.h	894;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_01_COEFF_TABLE_S	ath9k/ar9003_phy.h	895;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_B0	ath9k/ar9003_phy.h	611;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_B1	ath9k/ar9003_phy.h	963;"	d
AR_PHY_TX_IQCAL_CORR_COEFF_B2	ath9k/ar9003_phy.h	1035;"	d
AR_PHY_TX_IQCAL_START	ath9k/ar9003_phy.h	607;"	d
AR_PHY_TX_IQCAL_START_DO_CAL	ath9k/ar9003_phy.h	885;"	d
AR_PHY_TX_IQCAL_START_DO_CAL_S	ath9k/ar9003_phy.h	886;"	d
AR_PHY_TX_IQCAL_STATUS_B0	ath9k/ar9003_phy.h	609;"	d
AR_PHY_TX_IQCAL_STATUS_B1	ath9k/ar9003_phy.h	962;"	d
AR_PHY_TX_IQCAL_STATUS_B2	ath9k/ar9003_phy.h	1034;"	d
AR_PHY_TX_IQCAL_STATUS_B2_FAILED	ath9k/ar9003_phy.h	1037;"	d
AR_PHY_TX_IQCAL_STATUS_FAILED	ath9k/ar9003_phy.h	888;"	d
AR_PHY_TX_PHASE_RAMP_0	ath9k/ar9003_phy.h	80;"	d
AR_PHY_TX_PHASE_RAMP_0_9300_10	ath9k/ar9003_phy.h	88;"	d
AR_PHY_TX_PHASE_RAMP_1	ath9k/ar9003_phy.h	911;"	d
AR_PHY_TX_PHASE_RAMP_2	ath9k/ar9003_phy.h	990;"	d
AR_PHY_TX_PWRCTRL10	ath9k/ar9002_phy.h	492;"	d
AR_PHY_TX_PWRCTRL4	ath9k/ar9002_phy.h	473;"	d
AR_PHY_TX_PWRCTRL6_0	ath9k/ar9002_phy.h	479;"	d
AR_PHY_TX_PWRCTRL6_1	ath9k/ar9002_phy.h	480;"	d
AR_PHY_TX_PWRCTRL7	ath9k/ar9002_phy.h	484;"	d
AR_PHY_TX_PWRCTRL8	ath9k/ar9002_phy.h	488;"	d
AR_PHY_TX_PWRCTRL9	ath9k/ar9002_phy.h	490;"	d
AR_PHY_TX_PWRCTRL9_RES_DC_REMOVAL	ath9k/ar9002_phy.h	495;"	d
AR_PHY_TX_PWRCTRL9_RES_DC_REMOVAL_S	ath9k/ar9002_phy.h	496;"	d
AR_PHY_TX_PWRCTRL_ERR_EST_MODE	ath9k/ar9002_phy.h	481;"	d
AR_PHY_TX_PWRCTRL_ERR_EST_MODE_S	ath9k/ar9002_phy.h	482;"	d
AR_PHY_TX_PWRCTRL_INIT_TX_GAIN	ath9k/ar9002_phy.h	485;"	d
AR_PHY_TX_PWRCTRL_INIT_TX_GAIN_S	ath9k/ar9002_phy.h	486;"	d
AR_PHY_TX_PWRCTRL_OLPC_TEMP_COMP	ath9k/ar9002_phy.h	506;"	d
AR_PHY_TX_PWRCTRL_OLPC_TEMP_COMP_S	ath9k/ar9002_phy.h	507;"	d
AR_PHY_TX_PWRCTRL_PD_AVG_OUT	ath9k/ar9002_phy.h	476;"	d
AR_PHY_TX_PWRCTRL_PD_AVG_OUT_S	ath9k/ar9002_phy.h	477;"	d
AR_PHY_TX_PWRCTRL_PD_AVG_VALID	ath9k/ar9002_phy.h	474;"	d
AR_PHY_TX_PWRCTRL_PD_AVG_VALID_S	ath9k/ar9002_phy.h	475;"	d
AR_PHY_TX_PWRCTRL_TX_GAIN_TAB_MAX	ath9k/phy.h	27;"	d
AR_PHY_TX_PWRCTRL_TX_GAIN_TAB_MAX_S	ath9k/phy.h	28;"	d
AR_PHY_VGAGAIN_LONG_SHIFT	ath9k/ar9003_phy.h	731;"	d
AR_PHY_VGAGAIN_LONG_SHIFT_S	ath9k/ar9003_phy.h	732;"	d
AR_PHY_VIT_MASK2_M_46_61	ath9k/ar9002_phy.h	509;"	d
AR_PHY_WATCHDOG_AGC_SM	ath9k/ar9003_phy.h	1100;"	d
AR_PHY_WATCHDOG_AGC_SM_S	ath9k/ar9003_phy.h	1101;"	d
AR_PHY_WATCHDOG_CNTL2_MASK	ath9k/ar9003_phy.h	1084;"	d
AR_PHY_WATCHDOG_CTL	ath9k/ar9003_phy.h	619;"	d
AR_PHY_WATCHDOG_CTL_1	ath9k/ar9003_phy.h	617;"	d
AR_PHY_WATCHDOG_CTL_2	ath9k/ar9003_phy.h	618;"	d
AR_PHY_WATCHDOG_DET_HANG	ath9k/ar9003_phy.h	1088;"	d
AR_PHY_WATCHDOG_DET_HANG_S	ath9k/ar9003_phy.h	1089;"	d
AR_PHY_WATCHDOG_IDLE_ENABLE	ath9k/ar9003_phy.h	1078;"	d
AR_PHY_WATCHDOG_IDLE_MASK	ath9k/ar9003_phy.h	1079;"	d
AR_PHY_WATCHDOG_INFO	ath9k/ar9003_phy.h	1086;"	d
AR_PHY_WATCHDOG_INFO_S	ath9k/ar9003_phy.h	1087;"	d
AR_PHY_WATCHDOG_IRQ_ENABLE	ath9k/ar9003_phy.h	1083;"	d
AR_PHY_WATCHDOG_NON_IDLE_ENABLE	ath9k/ar9003_phy.h	1077;"	d
AR_PHY_WATCHDOG_NON_IDLE_MASK	ath9k/ar9003_phy.h	1080;"	d
AR_PHY_WATCHDOG_RADAR_SM	ath9k/ar9003_phy.h	1090;"	d
AR_PHY_WATCHDOG_RADAR_SM_S	ath9k/ar9003_phy.h	1091;"	d
AR_PHY_WATCHDOG_RST_ENABLE	ath9k/ar9003_phy.h	1082;"	d
AR_PHY_WATCHDOG_RX_CCK_SM	ath9k/ar9003_phy.h	1094;"	d
AR_PHY_WATCHDOG_RX_CCK_SM_S	ath9k/ar9003_phy.h	1095;"	d
AR_PHY_WATCHDOG_RX_OFDM_SM	ath9k/ar9003_phy.h	1092;"	d
AR_PHY_WATCHDOG_RX_OFDM_SM_S	ath9k/ar9003_phy.h	1093;"	d
AR_PHY_WATCHDOG_SRCH_SM	ath9k/ar9003_phy.h	1102;"	d
AR_PHY_WATCHDOG_SRCH_SM_S	ath9k/ar9003_phy.h	1103;"	d
AR_PHY_WATCHDOG_STATUS	ath9k/ar9003_phy.h	616;"	d
AR_PHY_WATCHDOG_STATUS_CLR	ath9k/ar9003_phy.h	1105;"	d
AR_PHY_WATCHDOG_TX_CCK_SM	ath9k/ar9003_phy.h	1098;"	d
AR_PHY_WATCHDOG_TX_CCK_SM_S	ath9k/ar9003_phy.h	1099;"	d
AR_PHY_WATCHDOG_TX_OFDM_SM	ath9k/ar9003_phy.h	1096;"	d
AR_PHY_WATCHDOG_TX_OFDM_SM_S	ath9k/ar9003_phy.h	1097;"	d
AR_PHY_XPA_CFG	ath9k/ar9002_phy.h	565;"	d
AR_PHY_XPA_CFG	ath9k/ar9003_phy.h	485;"	d
AR_PHY_XPA_TIMING_CTL	ath9k/ar9003_phy.h	1110;"	d
AR_PHY_XPA_TIMING_CTL	ath9k/ar9003_phy.h	467;"	d
AR_PHY_XPA_TIMING_CTL_FRAME_XPAA_ON	ath9k/ar9003_phy.h	792;"	d
AR_PHY_XPA_TIMING_CTL_FRAME_XPAA_ON_S	ath9k/ar9003_phy.h	793;"	d
AR_PHY_XPA_TIMING_CTL_FRAME_XPAB_ON	ath9k/ar9003_phy.h	790;"	d
AR_PHY_XPA_TIMING_CTL_FRAME_XPAB_ON_S	ath9k/ar9003_phy.h	791;"	d
AR_PHY_XPA_TIMING_CTL_TX_END_XPAA_OFF	ath9k/ar9003_phy.h	788;"	d
AR_PHY_XPA_TIMING_CTL_TX_END_XPAA_OFF_S	ath9k/ar9003_phy.h	789;"	d
AR_PHY_XPA_TIMING_CTL_TX_END_XPAB_OFF	ath9k/ar9003_phy.h	786;"	d
AR_PHY_XPA_TIMING_CTL_TX_END_XPAB_OFF_S	ath9k/ar9003_phy.h	787;"	d
AR_PMCTRL_AUX_PWR_DET	ath9k/reg.h	1937;"	d
AR_PMCTRL_D3COLD_VAUX	ath9k/reg.h	1938;"	d
AR_PMCTRL_HOST_PME_EN	ath9k/reg.h	1939;"	d
AR_PMCTRL_PWR_PM_CTRL_ENA	ath9k/reg.h	1946;"	d
AR_PMCTRL_PWR_STATE_D0	ath9k/reg.h	1945;"	d
AR_PMCTRL_PWR_STATE_D1D3	ath9k/reg.h	1943;"	d
AR_PMCTRL_PWR_STATE_D1D3_REAL	ath9k/reg.h	1944;"	d
AR_PMCTRL_PWR_STATE_MASK	ath9k/reg.h	1942;"	d
AR_PMCTRL_WOW_PME_CLR	ath9k/reg.h	1941;"	d
AR_PM_STATE	ath9k/reg.h	713;"	d
AR_PM_STATE_PME_D3COLD_VAUX	ath9k/reg.h	714;"	d
AR_PacketDur0	ath9k/mac.h	398;"	d
AR_PacketDur0_S	ath9k/mac.h	399;"	d
AR_PacketDur1	ath9k/mac.h	401;"	d
AR_PacketDur1_S	ath9k/mac.h	402;"	d
AR_PacketDur2	ath9k/mac.h	405;"	d
AR_PacketDur2_S	ath9k/mac.h	406;"	d
AR_PacketDur3	ath9k/mac.h	408;"	d
AR_PacketDur3_S	ath9k/mac.h	409;"	d
AR_PadDelim	ath9k/mac.h	415;"	d
AR_PadDelim_S	ath9k/mac.h	416;"	d
AR_Parallel40	ath9k/mac.h	534;"	d
AR_Parallel40_S	ath9k/mac.h	535;"	d
AR_PostDelimCRCErr	ath9k/mac.h	568;"	d
AR_PowerMgmt	ath9k/mac.h	505;"	d
AR_PreDelimCRCErr	ath9k/mac.h	559;"	d
AR_Q0_CBRCFG	ath9k/reg.h	390;"	d
AR_Q0_MISC	ath9k/reg.h	429;"	d
AR_Q0_RDYTIMECFG	ath9k/reg.h	406;"	d
AR_Q0_STS	ath9k/reg.h	457;"	d
AR_Q0_TXDP	ath9k/reg.h	369;"	d
AR_Q1_CBRCFG	ath9k/reg.h	391;"	d
AR_Q1_MISC	ath9k/reg.h	430;"	d
AR_Q1_RDYTIMECFG	ath9k/reg.h	407;"	d
AR_Q1_STS	ath9k/reg.h	458;"	d
AR_Q1_TXDP	ath9k/reg.h	370;"	d
AR_Q2_CBRCFG	ath9k/reg.h	392;"	d
AR_Q2_MISC	ath9k/reg.h	431;"	d
AR_Q2_RDYTIMECFG	ath9k/reg.h	408;"	d
AR_Q2_STS	ath9k/reg.h	459;"	d
AR_Q2_TXDP	ath9k/reg.h	371;"	d
AR_Q3_CBRCFG	ath9k/reg.h	393;"	d
AR_Q3_MISC	ath9k/reg.h	432;"	d
AR_Q3_RDYTIMECFG	ath9k/reg.h	409;"	d
AR_Q3_STS	ath9k/reg.h	460;"	d
AR_Q3_TXDP	ath9k/reg.h	372;"	d
AR_Q4_CBRCFG	ath9k/reg.h	394;"	d
AR_Q4_MISC	ath9k/reg.h	433;"	d
AR_Q4_RDYTIMECFG	ath9k/reg.h	410;"	d
AR_Q4_STS	ath9k/reg.h	461;"	d
AR_Q4_TXDP	ath9k/reg.h	373;"	d
AR_Q5_CBRCFG	ath9k/reg.h	395;"	d
AR_Q5_MISC	ath9k/reg.h	434;"	d
AR_Q5_RDYTIMECFG	ath9k/reg.h	411;"	d
AR_Q5_STS	ath9k/reg.h	462;"	d
AR_Q5_TXDP	ath9k/reg.h	374;"	d
AR_Q6_CBRCFG	ath9k/reg.h	396;"	d
AR_Q6_MISC	ath9k/reg.h	435;"	d
AR_Q6_RDYTIMECFG	ath9k/reg.h	412;"	d
AR_Q6_STS	ath9k/reg.h	463;"	d
AR_Q6_TXDP	ath9k/reg.h	375;"	d
AR_Q7_CBRCFG	ath9k/reg.h	397;"	d
AR_Q7_MISC	ath9k/reg.h	436;"	d
AR_Q7_RDYTIMECFG	ath9k/reg.h	413;"	d
AR_Q7_STS	ath9k/reg.h	464;"	d
AR_Q7_TXDP	ath9k/reg.h	376;"	d
AR_Q8_CBRCFG	ath9k/reg.h	398;"	d
AR_Q8_MISC	ath9k/reg.h	437;"	d
AR_Q8_RDYTIMECFG	ath9k/reg.h	414;"	d
AR_Q8_STS	ath9k/reg.h	465;"	d
AR_Q8_TXDP	ath9k/reg.h	377;"	d
AR_Q9_CBRCFG	ath9k/reg.h	399;"	d
AR_Q9_MISC	ath9k/reg.h	438;"	d
AR_Q9_RDYTIMECFG	ath9k/reg.h	415;"	d
AR_Q9_STS	ath9k/reg.h	466;"	d
AR_Q9_TXDP	ath9k/reg.h	378;"	d
AR_QCBRCFG	ath9k/reg.h	400;"	d
AR_QCU_0	ath9k/reg.h	358;"	d
AR_QCU_1	ath9k/reg.h	359;"	d
AR_QCU_2	ath9k/reg.h	360;"	d
AR_QCU_3	ath9k/reg.h	361;"	d
AR_QCU_4	ath9k/reg.h	362;"	d
AR_QCU_5	ath9k/reg.h	363;"	d
AR_QCU_6	ath9k/reg.h	364;"	d
AR_QCU_7	ath9k/reg.h	365;"	d
AR_QCU_8	ath9k/reg.h	366;"	d
AR_QCU_9	ath9k/reg.h	367;"	d
AR_QMISC	ath9k/reg.h	439;"	d
AR_QOS_NO_ACK	ath9k/reg.h	1692;"	d
AR_QOS_NO_ACK_BIT_OFF	ath9k/reg.h	1695;"	d
AR_QOS_NO_ACK_BIT_OFF_S	ath9k/reg.h	1696;"	d
AR_QOS_NO_ACK_BYTE_OFF	ath9k/reg.h	1697;"	d
AR_QOS_NO_ACK_BYTE_OFF_S	ath9k/reg.h	1698;"	d
AR_QOS_NO_ACK_TWO_BIT	ath9k/reg.h	1693;"	d
AR_QOS_NO_ACK_TWO_BIT_S	ath9k/reg.h	1694;"	d
AR_QRDYTIMECFG	ath9k/reg.h	416;"	d
AR_QSTS	ath9k/reg.h	467;"	d
AR_QTXDP	ath9k/reg.h	379;"	d
AR_QUIET1	ath9k/reg.h	1676;"	d
AR_QUIET1_NEXT_QUIET_M	ath9k/reg.h	1678;"	d
AR_QUIET1_NEXT_QUIET_S	ath9k/reg.h	1677;"	d
AR_QUIET1_QUIET_ACK_CTS_ENABLE	ath9k/reg.h	1680;"	d
AR_QUIET1_QUIET_ACK_CTS_ENABLE_S	ath9k/reg.h	1681;"	d
AR_QUIET1_QUIET_ENABLE	ath9k/reg.h	1679;"	d
AR_QUIET2	ath9k/reg.h	1682;"	d
AR_QUIET2_QUIET_DUR	ath9k/reg.h	1686;"	d
AR_QUIET2_QUIET_DUR_S	ath9k/reg.h	1685;"	d
AR_QUIET2_QUIET_PERIOD_M	ath9k/reg.h	1684;"	d
AR_QUIET2_QUIET_PERIOD_S	ath9k/reg.h	1683;"	d
AR_QUIET_PERIOD	ath9k/reg.h	1843;"	d
AR_QUIET_TIMER_EN	ath9k/reg.h	1853;"	d
AR_Q_CBRCFG_INTERVAL	ath9k/reg.h	401;"	d
AR_Q_CBRCFG_INTERVAL_S	ath9k/reg.h	402;"	d
AR_Q_CBRCFG_OVF_THRESH	ath9k/reg.h	403;"	d
AR_Q_CBRCFG_OVF_THRESH_S	ath9k/reg.h	404;"	d
AR_Q_DESC_CRCCHK	ath9k/reg.h	477;"	d
AR_Q_DESC_CRCCHK_EN	ath9k/reg.h	479;"	d
AR_Q_MISC_BEACON_USE	ath9k/reg.h	450;"	d
AR_Q_MISC_CBR_EXP_CNTR_LIMIT_EN	ath9k/reg.h	451;"	d
AR_Q_MISC_CBR_INCR_DIS0	ath9k/reg.h	449;"	d
AR_Q_MISC_CBR_INCR_DIS1	ath9k/reg.h	448;"	d
AR_Q_MISC_DCU_EARLY_TERM_REQ	ath9k/reg.h	454;"	d
AR_Q_MISC_FSP	ath9k/reg.h	440;"	d
AR_Q_MISC_FSP_ASAP	ath9k/reg.h	441;"	d
AR_Q_MISC_FSP_BEACON_RCVD_GATED	ath9k/reg.h	446;"	d
AR_Q_MISC_FSP_BEACON_SENT_GATED	ath9k/reg.h	445;"	d
AR_Q_MISC_FSP_CBR	ath9k/reg.h	442;"	d
AR_Q_MISC_FSP_DBA_GATED	ath9k/reg.h	443;"	d
AR_Q_MISC_FSP_TIM_GATED	ath9k/reg.h	444;"	d
AR_Q_MISC_ONE_SHOT_EN	ath9k/reg.h	447;"	d
AR_Q_MISC_RDYTIME_EXP_POLICY	ath9k/reg.h	452;"	d
AR_Q_MISC_RESET_CBR_EXP_CTR	ath9k/reg.h	453;"	d
AR_Q_MISC_RESV0	ath9k/reg.h	455;"	d
AR_Q_ONESHOTARM_CC	ath9k/reg.h	425;"	d
AR_Q_ONESHOTARM_CC_M	ath9k/reg.h	426;"	d
AR_Q_ONESHOTARM_CC_RESV0	ath9k/reg.h	427;"	d
AR_Q_ONESHOTARM_SC	ath9k/reg.h	421;"	d
AR_Q_ONESHOTARM_SC_M	ath9k/reg.h	422;"	d
AR_Q_ONESHOTARM_SC_RESV0	ath9k/reg.h	423;"	d
AR_Q_RDYTIMECFG_DURATION	ath9k/reg.h	417;"	d
AR_Q_RDYTIMECFG_DURATION_S	ath9k/reg.h	418;"	d
AR_Q_RDYTIMECFG_EN	ath9k/reg.h	419;"	d
AR_Q_RDYTIMESHDN	ath9k/reg.h	473;"	d
AR_Q_RDYTIMESHDN_M	ath9k/reg.h	474;"	d
AR_Q_STATUS_RING_END	ath9k/reg.h	382;"	d
AR_Q_STATUS_RING_START	ath9k/reg.h	381;"	d
AR_Q_STS_CBR_EXP_CNT	ath9k/reg.h	470;"	d
AR_Q_STS_PEND_FR_CNT	ath9k/reg.h	468;"	d
AR_Q_STS_RESV0	ath9k/reg.h	469;"	d
AR_Q_STS_RESV1	ath9k/reg.h	471;"	d
AR_Q_TXD	ath9k/reg.h	387;"	d
AR_Q_TXD_M	ath9k/reg.h	388;"	d
AR_Q_TXE	ath9k/reg.h	384;"	d
AR_Q_TXE_M	ath9k/reg.h	385;"	d
AR_RAD2122_SREV_MAJOR	ath9k/reg.h	955;"	d
AR_RAD2133_SREV_MAJOR	ath9k/reg.h	953;"	d
AR_RAD5122_SREV_MAJOR	ath9k/reg.h	954;"	d
AR_RAD5133_SREV_MAJOR	ath9k/reg.h	952;"	d
AR_RADIO_SREV_MAJOR	ath9k/reg.h	951;"	d
AR_RATE_DURATION	ath9k/reg.h	1933;"	d
AR_RATE_DURATION_0	ath9k/reg.h	1930;"	d
AR_RATE_DURATION_31	ath9k/reg.h	1931;"	d
AR_RATE_DURATION_32	ath9k/reg.h	1932;"	d
AR_RC	ath9k/reg.h	689;"	d
AR_RCCNT	reg.h	39;"	d
AR_RC_AHB	ath9k/reg.h	690;"	d
AR_RC_APB	ath9k/reg.h	691;"	d
AR_RC_HOSTIF	ath9k/reg.h	692;"	d
AR_RESET_CONTROL	ath9k/reg.h	1976;"	d
AR_RESET_TSF	ath9k/reg.h	1555;"	d
AR_RESET_TSF_ONCE	ath9k/reg.h	1556;"	d
AR_RESET_VALUE_MASK	ath9k/reg.h	1977;"	d
AR_RFCNT	reg.h	38;"	d
AR_RIMT	ath9k/reg.h	62;"	d
AR_RIMT_FIRST	ath9k/reg.h	65;"	d
AR_RIMT_FIRST_S	ath9k/reg.h	66;"	d
AR_RIMT_LAST	ath9k/reg.h	63;"	d
AR_RIMT_LAST_S	ath9k/reg.h	64;"	d
AR_RPCNT	ath9k/reg.h	123;"	d
AR_RPCNT_MASK	ath9k/reg.h	124;"	d
AR_RPGTO	ath9k/reg.h	120;"	d
AR_RPGTO_MASK	ath9k/reg.h	121;"	d
AR_RSSI_BCN_RSSI_RST	ath9k/reg.h	1545;"	d
AR_RSSI_BCN_WEIGHT	ath9k/reg.h	1543;"	d
AR_RSSI_BCN_WEIGHT_S	ath9k/reg.h	1544;"	d
AR_RSSI_THR	ath9k/reg.h	1539;"	d
AR_RSSI_THR_BM_THR	ath9k/reg.h	1541;"	d
AR_RSSI_THR_BM_THR_S	ath9k/reg.h	1542;"	d
AR_RSSI_THR_MASK	ath9k/reg.h	1540;"	d
AR_RSVD_KEYTABLE_ENTRIES	reg.h	45;"	d
AR_RTC_9160_PLL_CLKSEL	ath9k/reg.h	1225;"	d
AR_RTC_9160_PLL_CLKSEL_S	ath9k/reg.h	1226;"	d
AR_RTC_9160_PLL_DIV	ath9k/reg.h	1221;"	d
AR_RTC_9160_PLL_DIV_S	ath9k/reg.h	1222;"	d
AR_RTC_9160_PLL_REFDIV	ath9k/reg.h	1223;"	d
AR_RTC_9160_PLL_REFDIV_S	ath9k/reg.h	1224;"	d
AR_RTC_9300_PLL_CLKSEL	ath9k/reg.h	1218;"	d
AR_RTC_9300_PLL_CLKSEL_S	ath9k/reg.h	1219;"	d
AR_RTC_9300_PLL_DIV	ath9k/reg.h	1214;"	d
AR_RTC_9300_PLL_DIV_S	ath9k/reg.h	1215;"	d
AR_RTC_9300_PLL_REFDIV	ath9k/reg.h	1216;"	d
AR_RTC_9300_PLL_REFDIV_S	ath9k/reg.h	1217;"	d
AR_RTC_BASE	ath9k/reg.h	1228;"	d
AR_RTC_DERIVED_CLK	ath9k/reg.h	1309;"	d
AR_RTC_DERIVED_CLK_PERIOD	ath9k/reg.h	1311;"	d
AR_RTC_DERIVED_CLK_PERIOD_S	ath9k/reg.h	1312;"	d
AR_RTC_FORCE_DERIVED_CLK	ath9k/reg.h	1287;"	d
AR_RTC_FORCE_SWREG_PRD	ath9k/reg.h	1288;"	d
AR_RTC_FORCE_WAKE	ath9k/reg.h	1290;"	d
AR_RTC_FORCE_WAKE_EN	ath9k/reg.h	1292;"	d
AR_RTC_FORCE_WAKE_ON_INT	ath9k/reg.h	1293;"	d
AR_RTC_INTR_CAUSE	ath9k/reg.h	1296;"	d
AR_RTC_INTR_ENABLE	ath9k/reg.h	1299;"	d
AR_RTC_INTR_MASK	ath9k/reg.h	1302;"	d
AR_RTC_KEEP_AWAKE	ath9k/reg.h	1305;"	d
AR_RTC_PLL_BYPASS	ath9k/reg.h	1258;"	d
AR_RTC_PLL_CLKSEL	ath9k/reg.h	1256;"	d
AR_RTC_PLL_CLKSEL_S	ath9k/reg.h	1257;"	d
AR_RTC_PLL_CONTROL	ath9k/reg.h	1247;"	d
AR_RTC_PLL_CONTROL2	ath9k/reg.h	1250;"	d
AR_RTC_PLL_DIV	ath9k/reg.h	1252;"	d
AR_RTC_PLL_DIV2	ath9k/reg.h	1254;"	d
AR_RTC_PLL_DIV_S	ath9k/reg.h	1253;"	d
AR_RTC_PLL_NOPWD	ath9k/reg.h	1259;"	d
AR_RTC_PLL_NOPWD_S	ath9k/reg.h	1260;"	d
AR_RTC_PLL_REFDIV_5	ath9k/reg.h	1255;"	d
AR_RTC_PM_STATUS_M	ath9k/reg.h	1278;"	d
AR_RTC_RC	ath9k/reg.h	1229;"	d
AR_RTC_RC_COLD_RESET	ath9k/reg.h	1234;"	d
AR_RTC_RC_M	ath9k/reg.h	1231;"	d
AR_RTC_RC_MAC_COLD	ath9k/reg.h	1233;"	d
AR_RTC_RC_MAC_WARM	ath9k/reg.h	1232;"	d
AR_RTC_RC_WARM_RESET	ath9k/reg.h	1235;"	d
AR_RTC_REG_CONTROL0	ath9k/reg.h	1241;"	d
AR_RTC_REG_CONTROL1	ath9k/reg.h	1244;"	d
AR_RTC_REG_CONTROL1_SWREG_PROGRAM	ath9k/reg.h	1245;"	d
AR_RTC_RESET	ath9k/reg.h	1268;"	d
AR_RTC_RESET_EN	ath9k/reg.h	1270;"	d
AR_RTC_SLEEP_CLK	ath9k/reg.h	1285;"	d
AR_RTC_STATUS	ath9k/reg.h	1272;"	d
AR_RTC_STATUS_M	ath9k/reg.h	1275;"	d
AR_RTC_STATUS_ON	ath9k/reg.h	1281;"	d
AR_RTC_STATUS_SHUTDOWN	ath9k/reg.h	1280;"	d
AR_RTC_STATUS_SLEEP	ath9k/reg.h	1282;"	d
AR_RTC_STATUS_WAKEUP	ath9k/reg.h	1283;"	d
AR_RTC_XTAL_CONTROL	ath9k/reg.h	1238;"	d
AR_RTSCTSQual0	ath9k/mac.h	400;"	d
AR_RTSCTSQual1	ath9k/mac.h	403;"	d
AR_RTSCTSQual2	ath9k/mac.h	407;"	d
AR_RTSCTSQual3	ath9k/mac.h	410;"	d
AR_RTSCTSRate	ath9k/mac.h	438;"	d
AR_RTSCTSRate_S	ath9k/mac.h	439;"	d
AR_RTSEnable	ath9k/mac.h	356;"	d
AR_RTSFailCnt	ath9k/mac.h	464;"	d
AR_RTSFailCnt_S	ath9k/mac.h	465;"	d
AR_RTS_FAIL	ath9k/reg.h	1654;"	d
AR_RTS_OK	ath9k/reg.h	1653;"	d
AR_RXBP_THRESH	ath9k/reg.h	42;"	d
AR_RXBP_THRESH_HP	ath9k/reg.h	43;"	d
AR_RXBP_THRESH_HP_S	ath9k/reg.h	44;"	d
AR_RXBP_THRESH_LP	ath9k/reg.h	45;"	d
AR_RXBP_THRESH_LP_S	ath9k/reg.h	46;"	d
AR_RXCFG	ath9k/reg.h	97;"	d
AR_RXCFG_CHIRP	ath9k/reg.h	98;"	d
AR_RXCFG_DMASZ_128B	ath9k/reg.h	106;"	d
AR_RXCFG_DMASZ_16B	ath9k/reg.h	103;"	d
AR_RXCFG_DMASZ_256B	ath9k/reg.h	107;"	d
AR_RXCFG_DMASZ_32B	ath9k/reg.h	104;"	d
AR_RXCFG_DMASZ_4B	ath9k/reg.h	101;"	d
AR_RXCFG_DMASZ_512B	ath9k/reg.h	108;"	d
AR_RXCFG_DMASZ_64B	ath9k/reg.h	105;"	d
AR_RXCFG_DMASZ_8B	ath9k/reg.h	102;"	d
AR_RXCFG_DMASZ_MASK	ath9k/reg.h	100;"	d
AR_RXCFG_ZLFDMA	ath9k/reg.h	99;"	d
AR_RXDP	ath9k/reg.h	27;"	d
AR_RXFIFO_CFG	ath9k/reg.h	1707;"	d
AR_RXNPTO	ath9k/reg.h	113;"	d
AR_RXNPTO_MASK	ath9k/reg.h	114;"	d
AR_RX_FILTER	ath9k/reg.h	1561;"	d
AR_RcvTimestamp	ath9k/mac.h	530;"	d
AR_RxAggr	ath9k/mac.h	567;"	d
AR_RxAntenna	ath9k/mac.h	537;"	d
AR_RxAntenna_S	ath9k/mac.h	538;"	d
AR_RxCTLRsvd00	ath9k/mac.h	508;"	d
AR_RxCtlRsvd00	ath9k/mac.h	510;"	d
AR_RxCtlRsvd01	ath9k/mac.h	512;"	d
AR_RxDone	ath9k/mac.h	553;"	d
AR_RxEVM0	ath9k/mac.h	549;"	d
AR_RxEVM1	ath9k/mac.h	550;"	d
AR_RxEVM2	ath9k/mac.h	551;"	d
AR_RxFrameOK	ath9k/mac.h	554;"	d
AR_RxIntrReq	ath9k/mac.h	511;"	d
AR_RxKeyIdxValid	ath9k/mac.h	561;"	d
AR_RxMore	ath9k/mac.h	525;"	d
AR_RxMoreAggr	ath9k/mac.h	566;"	d
AR_RxRSSIAnt00	ath9k/mac.h	514;"	d
AR_RxRSSIAnt00_S	ath9k/mac.h	515;"	d
AR_RxRSSIAnt01	ath9k/mac.h	516;"	d
AR_RxRSSIAnt01_S	ath9k/mac.h	517;"	d
AR_RxRSSIAnt02	ath9k/mac.h	518;"	d
AR_RxRSSIAnt02_S	ath9k/mac.h	519;"	d
AR_RxRSSIAnt10	ath9k/mac.h	540;"	d
AR_RxRSSIAnt10_S	ath9k/mac.h	541;"	d
AR_RxRSSIAnt11	ath9k/mac.h	542;"	d
AR_RxRSSIAnt11_S	ath9k/mac.h	543;"	d
AR_RxRSSIAnt12	ath9k/mac.h	544;"	d
AR_RxRSSIAnt12_S	ath9k/mac.h	545;"	d
AR_RxRSSICombined	ath9k/mac.h	546;"	d
AR_RxRSSICombined_S	ath9k/mac.h	547;"	d
AR_RxRate	ath9k/mac.h	520;"	d
AR_RxRate_S	ath9k/mac.h	521;"	d
AR_RxStatusRsvd00	ath9k/mac.h	522;"	d
AR_RxStatusRsvd10	ath9k/mac.h	528;"	d
AR_RxStatusRsvd30	ath9k/mac.h	536;"	d
AR_RxStatusRsvd70	ath9k/mac.h	560;"	d
AR_RxStatusRsvd71	ath9k/mac.h	569;"	d
AR_SELFGEN_MASK	ath9k/reg.h	1888;"	d
AR_SEQ_MASK	ath9k/reg.h	1314;"	d
AR_SLEEP1	ath9k/reg.h	1659;"	d
AR_SLEEP1_ASSUME_DTIM	ath9k/reg.h	1660;"	d
AR_SLEEP1_CAB_TIMEOUT	ath9k/reg.h	1661;"	d
AR_SLEEP1_CAB_TIMEOUT_S	ath9k/reg.h	1662;"	d
AR_SLEEP2	ath9k/reg.h	1664;"	d
AR_SLEEP2_BEACON_TIMEOUT	ath9k/reg.h	1665;"	d
AR_SLEEP2_BEACON_TIMEOUT_S	ath9k/reg.h	1666;"	d
AR_SLP32_ENA	ath9k/reg.h	1862;"	d
AR_SLP32_HALF_CLK_LATENCY	ath9k/reg.h	1861;"	d
AR_SLP32_INC	ath9k/reg.h	1868;"	d
AR_SLP32_MODE	ath9k/reg.h	1860;"	d
AR_SLP32_TSF_WRITE_STATUS	ath9k/reg.h	1863;"	d
AR_SLP32_TST_INC	ath9k/reg.h	1869;"	d
AR_SLP32_WAKE	ath9k/reg.h	1865;"	d
AR_SLP32_WAKE_XTL_TIME	ath9k/reg.h	1866;"	d
AR_SLP_CNT	ath9k/reg.h	1871;"	d
AR_SLP_CYCLE_CNT	ath9k/reg.h	1872;"	d
AR_SLP_MIB_CLEAR	ath9k/reg.h	1875;"	d
AR_SLP_MIB_CTRL	ath9k/reg.h	1874;"	d
AR_SLP_MIB_PENDING	ath9k/reg.h	1876;"	d
AR_SM1_BASE	ath9k/ar9003_phy.h	946;"	d
AR_SM2_BASE	ath9k/ar9003_phy.h	1022;"	d
AR_SM_BASE	ath9k/ar9003_phy.h	448;"	d
AR_SPUR_5413_1	ath9k/hw.h	302;"	d
AR_SPUR_5413_2	ath9k/hw.h	303;"	d
AR_SPUR_FEEQ_BOUND_HT20	ath9k/hw.h	308;"	d
AR_SPUR_FEEQ_BOUND_HT40	ath9k/hw.h	307;"	d
AR_SREV	ath9k/reg.h	745;"	d
AR_SREV_5416	ath9k/reg.h	813;"	d
AR_SREV_5416_22_OR_LATER	ath9k/reg.h	816;"	d
AR_SREV_9100	ath9k/reg.h	821;"	d
AR_SREV_9100_OR_LATER	ath9k/reg.h	823;"	d
AR_SREV_9160	ath9k/reg.h	826;"	d
AR_SREV_9160_10_OR_LATER	ath9k/reg.h	828;"	d
AR_SREV_9160_11	ath9k/reg.h	830;"	d
AR_SREV_9271	ath9k/reg.h	864;"	d
AR_SREV_9271_10	ath9k/reg.h	866;"	d
AR_SREV_9271_11	ath9k/reg.h	869;"	d
AR_SREV_9280	ath9k/reg.h	833;"	d
AR_SREV_9280_20	ath9k/reg.h	837;"	d
AR_SREV_9280_20_OR_LATER	ath9k/reg.h	835;"	d
AR_SREV_9285	ath9k/reg.h	840;"	d
AR_SREV_9285E_20	ath9k/reg.h	908;"	d
AR_SREV_9285_12_OR_LATER	ath9k/reg.h	842;"	d
AR_SREV_9287	ath9k/reg.h	845;"	d
AR_SREV_9287_11	ath9k/reg.h	849;"	d
AR_SREV_9287_11_OR_LATER	ath9k/reg.h	847;"	d
AR_SREV_9287_12	ath9k/reg.h	852;"	d
AR_SREV_9287_12_OR_LATER	ath9k/reg.h	855;"	d
AR_SREV_9287_13_OR_LATER	ath9k/reg.h	859;"	d
AR_SREV_9300	ath9k/reg.h	873;"	d
AR_SREV_9300_20_OR_LATER	ath9k/reg.h	875;"	d
AR_SREV_9300_22	ath9k/reg.h	877;"	d
AR_SREV_9330	ath9k/reg.h	881;"	d
AR_SREV_9330_10	ath9k/reg.h	883;"	d
AR_SREV_9330_11	ath9k/reg.h	886;"	d
AR_SREV_9330_12	ath9k/reg.h	889;"	d
AR_SREV_9340	ath9k/reg.h	901;"	d
AR_SREV_9340_13_OR_LATER	ath9k/reg.h	904;"	d
AR_SREV_9462	ath9k/reg.h	912;"	d
AR_SREV_9462_20	ath9k/reg.h	915;"	d
AR_SREV_9485	ath9k/reg.h	893;"	d
AR_SREV_9485_11	ath9k/reg.h	895;"	d
AR_SREV_9485_OR_LATER	ath9k/reg.h	898;"	d
AR_SREV_9550	ath9k/reg.h	926;"	d
AR_SREV_9565	ath9k/reg.h	919;"	d
AR_SREV_9565_10	ath9k/reg.h	922;"	d
AR_SREV_9580	ath9k/reg.h	929;"	d
AR_SREV_9580_10	ath9k/reg.h	933;"	d
AR_SREV_9580_10_OR_LATER	ath9k/reg.h	938;"	d
AR_SREV_ID	ath9k/reg.h	749;"	d
AR_SREV_ID2	ath9k/reg.h	755;"	d
AR_SREV_REVISION	ath9k/reg.h	753;"	d
AR_SREV_REVISION2	ath9k/reg.h	762;"	d
AR_SREV_REVISION2_S	ath9k/reg.h	763;"	d
AR_SREV_REVISION_5416_10	ath9k/reg.h	767;"	d
AR_SREV_REVISION_5416_20	ath9k/reg.h	768;"	d
AR_SREV_REVISION_5416_22	ath9k/reg.h	769;"	d
AR_SREV_REVISION_9160_10	ath9k/reg.h	772;"	d
AR_SREV_REVISION_9160_11	ath9k/reg.h	773;"	d
AR_SREV_REVISION_9271_10	ath9k/reg.h	788;"	d
AR_SREV_REVISION_9271_11	ath9k/reg.h	789;"	d
AR_SREV_REVISION_9280_10	ath9k/reg.h	775;"	d
AR_SREV_REVISION_9280_20	ath9k/reg.h	776;"	d
AR_SREV_REVISION_9280_21	ath9k/reg.h	777;"	d
AR_SREV_REVISION_9285_10	ath9k/reg.h	779;"	d
AR_SREV_REVISION_9285_11	ath9k/reg.h	780;"	d
AR_SREV_REVISION_9285_12	ath9k/reg.h	781;"	d
AR_SREV_REVISION_9287_10	ath9k/reg.h	783;"	d
AR_SREV_REVISION_9287_11	ath9k/reg.h	784;"	d
AR_SREV_REVISION_9287_12	ath9k/reg.h	785;"	d
AR_SREV_REVISION_9287_13	ath9k/reg.h	786;"	d
AR_SREV_REVISION_9300_20	ath9k/reg.h	791;"	d
AR_SREV_REVISION_9300_22	ath9k/reg.h	792;"	d
AR_SREV_REVISION_9330_10	ath9k/reg.h	794;"	d
AR_SREV_REVISION_9330_11	ath9k/reg.h	795;"	d
AR_SREV_REVISION_9330_12	ath9k/reg.h	796;"	d
AR_SREV_REVISION_9340_10	ath9k/reg.h	801;"	d
AR_SREV_REVISION_9340_11	ath9k/reg.h	802;"	d
AR_SREV_REVISION_9340_12	ath9k/reg.h	803;"	d
AR_SREV_REVISION_9340_13	ath9k/reg.h	804;"	d
AR_SREV_REVISION_9462_20	ath9k/reg.h	808;"	d
AR_SREV_REVISION_9485_10	ath9k/reg.h	798;"	d
AR_SREV_REVISION_9485_11	ath9k/reg.h	799;"	d
AR_SREV_REVISION_9565_10	ath9k/reg.h	810;"	d
AR_SREV_REVISION_9580_10	ath9k/reg.h	806;"	d
AR_SREV_TYPE2	ath9k/reg.h	758;"	d
AR_SREV_TYPE2_CHAIN	ath9k/reg.h	760;"	d
AR_SREV_TYPE2_HOST_MODE	ath9k/reg.h	761;"	d
AR_SREV_TYPE2_S	ath9k/reg.h	759;"	d
AR_SREV_VERSION	ath9k/reg.h	751;"	d
AR_SREV_VERSION2	ath9k/reg.h	756;"	d
AR_SREV_VERSION2_S	ath9k/reg.h	757;"	d
AR_SREV_VERSION_5416_PCI	ath9k/reg.h	765;"	d
AR_SREV_VERSION_5416_PCIE	ath9k/reg.h	766;"	d
AR_SREV_VERSION_9100	ath9k/reg.h	770;"	d
AR_SREV_VERSION_9160	ath9k/reg.h	771;"	d
AR_SREV_VERSION_9271	ath9k/reg.h	787;"	d
AR_SREV_VERSION_9280	ath9k/reg.h	774;"	d
AR_SREV_VERSION_9285	ath9k/reg.h	778;"	d
AR_SREV_VERSION_9287	ath9k/reg.h	782;"	d
AR_SREV_VERSION_9300	ath9k/reg.h	790;"	d
AR_SREV_VERSION_9330	ath9k/reg.h	793;"	d
AR_SREV_VERSION_9340	ath9k/reg.h	800;"	d
AR_SREV_VERSION_9462	ath9k/reg.h	807;"	d
AR_SREV_VERSION_9485	ath9k/reg.h	797;"	d
AR_SREV_VERSION_9550	ath9k/reg.h	811;"	d
AR_SREV_VERSION_9565	ath9k/reg.h	809;"	d
AR_SREV_VERSION_9580	ath9k/reg.h	805;"	d
AR_SREV_VERSION_S	ath9k/reg.h	752;"	d
AR_STA_ID0	reg.h	26;"	d
AR_STA_ID1	reg.h	27;"	d
AR_STA_ID1_ACKCTS_6MB	ath9k/reg.h	1515;"	d
AR_STA_ID1_ADHOC	ath9k/reg.h	1507;"	d
AR_STA_ID1_AR9100_BA_FIX	ath9k/reg.h	1513;"	d
AR_STA_ID1_BASE_RATE_11B	ath9k/reg.h	1516;"	d
AR_STA_ID1_CBCIV_ENDIAN	ath9k/reg.h	1521;"	d
AR_STA_ID1_CRPT_MIC_ENABLE	ath9k/reg.h	1518;"	d
AR_STA_ID1_DEFANT_UPDATE	ath9k/reg.h	1512;"	d
AR_STA_ID1_KSRCHDIS	ath9k/reg.h	1509;"	d
AR_STA_ID1_KSRCH_MODE	ath9k/reg.h	1519;"	d
AR_STA_ID1_MCAST_KSRCH	ath9k/reg.h	1522;"	d
AR_STA_ID1_PCF	ath9k/reg.h	1510;"	d
AR_STA_ID1_PRESERVE_SEQNUM	ath9k/reg.h	1520;"	d
AR_STA_ID1_PWR_SAV	ath9k/reg.h	1508;"	d
AR_STA_ID1_RTS_USE_DEF	ath9k/reg.h	1514;"	d
AR_STA_ID1_SADH_MASK	reg.h	28;"	d
AR_STA_ID1_SECTOR_SELF_GEN	ath9k/reg.h	1517;"	d
AR_STA_ID1_STA_AP	ath9k/reg.h	1506;"	d
AR_STA_ID1_USE_DEFANT	ath9k/reg.h	1511;"	d
AR_STBC0	ath9k/mac.h	440;"	d
AR_STBC1	ath9k/mac.h	441;"	d
AR_STBC2	ath9k/mac.h	442;"	d
AR_STBC3	ath9k/mac.h	443;"	d
AR_STOMP_ALL_WLAN_WGHT	ath9k/reg.h	1779;"	d
AR_STOMP_LOW_WLAN_WGHT	ath9k/reg.h	1780;"	d
AR_STOMP_NONE_WLAN_WGHT	ath9k/reg.h	1781;"	d
AR_SUBVENDOR_ID_NEW_A	ath9k/hw.h	59;"	d
AR_SUBVENDOR_ID_NOG	ath9k/hw.h	58;"	d
AR_SWBA_PERIOD	ath9k/reg.h	1839;"	d
AR_SWBA_TIMER_EN	ath9k/reg.h	1849;"	d
AR_SWITCH_TABLE_ALL	ath9k/ar9003_phy.h	690;"	d
AR_SWITCH_TABLE_ALL_S	ath9k/ar9003_phy.h	691;"	d
AR_SWITCH_TABLE_COM2_ALL	ath9k/ar9003_phy.h	687;"	d
AR_SWITCH_TABLE_COM2_ALL_S	ath9k/ar9003_phy.h	688;"	d
AR_SWITCH_TABLE_COM_ALL	ath9k/ar9003_phy.h	677;"	d
AR_SWITCH_TABLE_COM_ALL_S	ath9k/ar9003_phy.h	678;"	d
AR_SWITCH_TABLE_COM_AR9462_ALL	ath9k/ar9003_phy.h	679;"	d
AR_SWITCH_TABLE_COM_AR9462_ALL_S	ath9k/ar9003_phy.h	680;"	d
AR_SWITCH_TABLE_COM_AR9550_ALL	ath9k/ar9003_phy.h	681;"	d
AR_SWITCH_TABLE_COM_AR9550_ALL_S	ath9k/ar9003_phy.h	682;"	d
AR_SWITCH_TABLE_COM_SPDT	ath9k/ar9003_phy.h	683;"	d
AR_SWITCH_TABLE_COM_SPDT_ALL	ath9k/ar9003_phy.h	684;"	d
AR_SWITCH_TABLE_COM_SPDT_ALL_S	ath9k/ar9003_phy.h	685;"	d
AR_SWITCH_TO_REFCLK	ath9k/reg.h	1975;"	d
AR_SW_WOW_CONTROL	ath9k/reg.h	1973;"	d
AR_SW_WOW_ENABLE	ath9k/reg.h	1974;"	d
AR_SendTimestamp	ath9k/mac.h	476;"	d
AR_SeqNum	ath9k/mac.h	497;"	d
AR_SeqNum_S	ath9k/mac.h	498;"	d
AR_TBTT_TIMER_EN	ath9k/reg.h	1847;"	d
AR_TFCNT	reg.h	37;"	d
AR_TIMER_MODE	ath9k/reg.h	1846;"	d
AR_TIMER_OVERFLOW_INDEX	ath9k/reg.h	1855;"	d
AR_TIMER_OVERFLOW_INDEX_S	ath9k/reg.h	1856;"	d
AR_TIMER_THRESH	ath9k/reg.h	1857;"	d
AR_TIMER_THRESH_S	ath9k/reg.h	1858;"	d
AR_TIME_OUT	ath9k/reg.h	1533;"	d
AR_TIME_OUT_ACK	ath9k/reg.h	1534;"	d
AR_TIME_OUT_ACK_S	ath9k/reg.h	1535;"	d
AR_TIME_OUT_CTS	ath9k/reg.h	1536;"	d
AR_TIME_OUT_CTS_S	ath9k/reg.h	1537;"	d
AR_TIMT	ath9k/reg.h	56;"	d
AR_TIMT_FIRST	ath9k/reg.h	59;"	d
AR_TIMT_FIRST_S	ath9k/reg.h	60;"	d
AR_TIMT_LAST	ath9k/reg.h	57;"	d
AR_TIMT_LAST_S	ath9k/reg.h	58;"	d
AR_TIM_PERIOD	ath9k/reg.h	1841;"	d
AR_TIM_TIMER_EN	ath9k/reg.h	1851;"	d
AR_TOPS	ath9k/reg.h	110;"	d
AR_TOPS_MASK	ath9k/reg.h	111;"	d
AR_TPC	ath9k/reg.h	1668;"	d
AR_TPC_ACK	ath9k/reg.h	1669;"	d
AR_TPC_ACK_S	ath9k/reg.h	1670;"	d
AR_TPC_CHIRP	ath9k/reg.h	1673;"	d
AR_TPC_CHIRP_S	ath9k/reg.h	1674;"	d
AR_TPC_CTS	ath9k/reg.h	1671;"	d
AR_TPC_CTS_S	ath9k/reg.h	1672;"	d
AR_TSFOOR_THRESHOLD	ath9k/reg.h	1748;"	d
AR_TSFOOR_THRESHOLD_VAL	ath9k/reg.h	1749;"	d
AR_TSF_INCREMENT_M	ath9k/reg.h	1689;"	d
AR_TSF_INCREMENT_S	ath9k/reg.h	1690;"	d
AR_TSF_L32	ath9k/reg.h	1603;"	d
AR_TSF_PARM	ath9k/reg.h	1688;"	d
AR_TSF_U32	ath9k/reg.h	1604;"	d
AR_TST_ADDAC	ath9k/reg.h	1606;"	d
AR_TXCFG	ath9k/reg.h	77;"	d
AR_TXCFG_ADHOC_BEACON_ATIM_TX_POLICY	ath9k/reg.h	95;"	d
AR_TXCFG_DMASZ_128B	ath9k/reg.h	84;"	d
AR_TXCFG_DMASZ_16B	ath9k/reg.h	81;"	d
AR_TXCFG_DMASZ_256B	ath9k/reg.h	85;"	d
AR_TXCFG_DMASZ_32B	ath9k/reg.h	82;"	d
AR_TXCFG_DMASZ_4B	ath9k/reg.h	79;"	d
AR_TXCFG_DMASZ_512B	ath9k/reg.h	86;"	d
AR_TXCFG_DMASZ_64B	ath9k/reg.h	83;"	d
AR_TXCFG_DMASZ_8B	ath9k/reg.h	80;"	d
AR_TXCFG_DMASZ_MASK	ath9k/reg.h	78;"	d
AR_TXNPTO	ath9k/reg.h	116;"	d
AR_TXNPTO_MASK	ath9k/reg.h	117;"	d
AR_TXNPTO_QCU_MASK	ath9k/reg.h	118;"	d
AR_TXOP_0_3	ath9k/reg.h	1815;"	d
AR_TXOP_12_15	ath9k/reg.h	1818;"	d
AR_TXOP_4_7	ath9k/reg.h	1816;"	d
AR_TXOP_8_11	ath9k/reg.h	1817;"	d
AR_TXOP_X	ath9k/reg.h	1811;"	d
AR_TXOP_X_VAL	ath9k/reg.h	1812;"	d
AR_TXSIFS	ath9k/reg.h	1804;"	d
AR_TXSIFS_ACK_SHIFT	ath9k/reg.h	1808;"	d
AR_TXSIFS_ACK_SHIFT_S	ath9k/reg.h	1809;"	d
AR_TXSIFS_TIME	ath9k/reg.h	1805;"	d
AR_TXSIFS_TX_LATENCY	ath9k/reg.h	1806;"	d
AR_TXSIFS_TX_LATENCY_S	ath9k/reg.h	1807;"	d
AR_TxBaStatus	ath9k/mac.h	452;"	d
AR_TxCtlRsvd00	ath9k/mac.h	353;"	d
AR_TxCtlRsvd01	ath9k/mac.h	359;"	d
AR_TxCtlRsvd60	ath9k/mac.h	414;"	d
AR_TxCtlRsvd61	ath9k/mac.h	419;"	d
AR_TxDataUnderrun	ath9k/mac.h	471;"	d
AR_TxDelimUnderrun	ath9k/mac.h	470;"	d
AR_TxDescId	ath9k/ar9003_mac.h	32;"	d
AR_TxDescId_S	ath9k/ar9003_mac.h	33;"	d
AR_TxDone	ath9k/mac.h	496;"	d
AR_TxEVM0	ath9k/mac.h	492;"	d
AR_TxEVM1	ath9k/mac.h	493;"	d
AR_TxEVM2	ath9k/mac.h	494;"	d
AR_TxIntrReq	ath9k/mac.h	360;"	d
AR_TxMore	ath9k/mac.h	364;"	d
AR_TxOpExceeded	ath9k/mac.h	500;"	d
AR_TxPtrChkSum	ath9k/ar9003_mac.h	34;"	d
AR_TxQcuNum	ath9k/ar9003_mac.h	26;"	d
AR_TxQcuNum_S	ath9k/ar9003_mac.h	27;"	d
AR_TxRSSIAnt00	ath9k/mac.h	445;"	d
AR_TxRSSIAnt00_S	ath9k/mac.h	446;"	d
AR_TxRSSIAnt01	ath9k/mac.h	447;"	d
AR_TxRSSIAnt01_S	ath9k/mac.h	448;"	d
AR_TxRSSIAnt02	ath9k/mac.h	449;"	d
AR_TxRSSIAnt02_S	ath9k/mac.h	450;"	d
AR_TxRSSIAnt10	ath9k/mac.h	480;"	d
AR_TxRSSIAnt10_S	ath9k/mac.h	481;"	d
AR_TxRSSIAnt11	ath9k/mac.h	482;"	d
AR_TxRSSIAnt11_S	ath9k/mac.h	483;"	d
AR_TxRSSIAnt12	ath9k/mac.h	484;"	d
AR_TxRSSIAnt12_S	ath9k/mac.h	485;"	d
AR_TxRSSICombined	ath9k/mac.h	486;"	d
AR_TxRSSICombined_S	ath9k/mac.h	487;"	d
AR_TxRxDesc	ath9k/ar9003_mac.h	24;"	d
AR_TxRxDesc_S	ath9k/ar9003_mac.h	25;"	d
AR_TxStatusRsvd00	ath9k/mac.h	451;"	d
AR_TxStatusRsvd01	ath9k/mac.h	453;"	d
AR_TxStatusRsvd10	ath9k/mac.h	474;"	d
AR_TxStatusRsvd80	ath9k/mac.h	499;"	d
AR_TxStatusRsvd81	ath9k/mac.h	501;"	d
AR_TxStatusRsvd82	ath9k/mac.h	504;"	d
AR_TxStatusRsvd83	ath9k/mac.h	506;"	d
AR_TxTid	ath9k/mac.h	489;"	d
AR_TxTid_S	ath9k/mac.h	490;"	d
AR_TxTimerExpired	ath9k/mac.h	473;"	d
AR_USEC	ath9k/reg.h	1547;"	d
AR_USEC_ASYNC_FIFO	ath9k/reg.h	1553;"	d
AR_USEC_RX_LAT	ath9k/reg.h	1551;"	d
AR_USEC_RX_LAT_S	ath9k/reg.h	1552;"	d
AR_USEC_TX_LAT	ath9k/reg.h	1549;"	d
AR_USEC_TX_LAT_S	ath9k/reg.h	1550;"	d
AR_USEC_USEC	ath9k/reg.h	1548;"	d
AR_VEOL	ath9k/mac.h	357;"	d
AR_VirtMoreFrag	ath9k/mac.h	352;"	d
AR_VirtRetryCnt	ath9k/mac.h	468;"	d
AR_VirtRetryCnt_S	ath9k/mac.h	469;"	d
AR_WA	ath9k/reg.h	694;"	d
AR_WA_ANALOG_SHIFT	ath9k/reg.h	705;"	d
AR_WA_ASPM_TIMER_BASED_DISABLE	ath9k/reg.h	702;"	d
AR_WA_BIT22	ath9k/reg.h	707;"	d
AR_WA_BIT23	ath9k/reg.h	697;"	d
AR_WA_BIT6	ath9k/reg.h	695;"	d
AR_WA_BIT7	ath9k/reg.h	696;"	d
AR_WA_D3_L1_DISABLE	ath9k/reg.h	698;"	d
AR_WA_D3_TO_L1_DISABLE_REAL	ath9k/reg.h	701;"	d
AR_WA_DEFAULT	ath9k/reg.h	710;"	d
AR_WA_POR_SHORT	ath9k/reg.h	706;"	d
AR_WA_RESET_EN	ath9k/reg.h	703;"	d
AR_WA_UNTIE_RESET_EN	ath9k/reg.h	699;"	d
AR_WOW_AIFS_CNT	ath9k/reg.h	2006;"	d
AR_WOW_BACK_OFF_SHIFT	ath9k/reg.h	1983;"	d
AR_WOW_BCN_EN	ath9k/reg.h	1956;"	d
AR_WOW_BCN_TIMO	ath9k/reg.h	1957;"	d
AR_WOW_BEACON_FAIL	ath9k/reg.h	1993;"	d
AR_WOW_BEACON_FAIL_EN	ath9k/reg.h	2011;"	d
AR_WOW_BEACON_TIMO	ath9k/reg.h	2014;"	d
AR_WOW_BEACON_TIMO_MAX	ath9k/reg.h	1948;"	d
AR_WOW_BMISSTHRESHOLD	ath9k/reg.h	2031;"	d
AR_WOW_CLEAR_EVENTS	ath9k/reg.h	1999;"	d
AR_WOW_CNT_AIFS_CNT	ath9k/reg.h	2042;"	d
AR_WOW_CNT_KA_CNT	ath9k/reg.h	2047;"	d
AR_WOW_CNT_SLOT_CNT	ath9k/reg.h	2043;"	d
AR_WOW_COUNT	ath9k/reg.h	1955;"	d
AR_WOW_EXACT	ath9k/reg.h	1967;"	d
AR_WOW_KA_DATA_WORD0	ath9k/reg.h	2056;"	d
AR_WOW_KA_DESC_WORD2	ath9k/reg.h	2054;"	d
AR_WOW_KEEP_ALIVE	ath9k/reg.h	1959;"	d
AR_WOW_KEEP_ALIVE_AUTO_DIS	ath9k/reg.h	2021;"	d
AR_WOW_KEEP_ALIVE_CNT	ath9k/reg.h	2008;"	d
AR_WOW_KEEP_ALIVE_DELAY	ath9k/reg.h	1961;"	d
AR_WOW_KEEP_ALIVE_DELAY_VALUE	ath9k/reg.h	2025;"	d
AR_WOW_KEEP_ALIVE_FAIL	ath9k/reg.h	1992;"	d
AR_WOW_KEEP_ALIVE_FAIL_DIS	ath9k/reg.h	2022;"	d
AR_WOW_KEEP_ALIVE_NEVER	ath9k/reg.h	2018;"	d
AR_WOW_KEEP_ALIVE_TIMO	ath9k/reg.h	1958;"	d
AR_WOW_KEEP_ALIVE_TIMO_VALUE	ath9k/reg.h	2017;"	d
AR_WOW_LEN1_SHIFT	ath9k/reg.h	2065;"	d
AR_WOW_LEN2_SHIFT	ath9k/reg.h	2067;"	d
AR_WOW_LENGTH1	ath9k/reg.h	1968;"	d
AR_WOW_LENGTH1_MASK	ath9k/reg.h	2066;"	d
AR_WOW_LENGTH2	ath9k/reg.h	1969;"	d
AR_WOW_LENGTH2_MASK	ath9k/reg.h	2068;"	d
AR_WOW_LENGTH_MAX	ath9k/reg.h	2064;"	d
AR_WOW_MAC_INTR	ath9k/reg.h	1991;"	d
AR_WOW_MAC_INTR_EN	ath9k/reg.h	1984;"	d
AR_WOW_MAGIC_EN	ath9k/reg.h	1985;"	d
AR_WOW_MAGIC_PAT_FOUND	ath9k/reg.h	1990;"	d
AR_WOW_PATTERN	ath9k/reg.h	1954;"	d
AR_WOW_PATTERN_EN	ath9k/reg.h	1986;"	d
AR_WOW_PATTERN_FOUND	ath9k/reg.h	1988;"	d
AR_WOW_PATTERN_FOUND_MASK	ath9k/reg.h	1989;"	d
AR_WOW_PATTERN_MATCH	ath9k/reg.h	1962;"	d
AR_WOW_PATTERN_MATCH_LT_256B	ath9k/reg.h	1971;"	d
AR_WOW_PATTERN_OFF1	ath9k/reg.h	1963;"	d
AR_WOW_PATTERN_OFF2	ath9k/reg.h	1964;"	d
AR_WOW_PATTERN_SUPPORTED	ath9k/reg.h	2063;"	d
AR_WOW_PAT_BACKOFF	ath9k/reg.h	2041;"	d
AR_WOW_PAT_END_OF_PKT	ath9k/reg.h	2034;"	d
AR_WOW_PAT_FOUND_SHIFT	ath9k/reg.h	1987;"	d
AR_WOW_PAT_OFF_MATCH	ath9k/reg.h	2035;"	d
AR_WOW_SLOT_CNT	ath9k/reg.h	2007;"	d
AR_WOW_STATUS	ath9k/reg.h	1995;"	d
AR_WOW_TB_MASK	ath9k/reg.h	2060;"	d
AR_WOW_TB_PATTERN	ath9k/reg.h	2059;"	d
AR_WOW_TRANSMIT_BUFFER	ath9k/reg.h	2050;"	d
AR_WOW_TXBUF	ath9k/reg.h	2052;"	d
AR_WOW_US_SCALAR	ath9k/reg.h	1960;"	d
AR_XmitDataTries0	ath9k/mac.h	380;"	d
AR_XmitDataTries0_S	ath9k/mac.h	381;"	d
AR_XmitDataTries1	ath9k/mac.h	382;"	d
AR_XmitDataTries1_S	ath9k/mac.h	383;"	d
AR_XmitDataTries2	ath9k/mac.h	384;"	d
AR_XmitDataTries2_S	ath9k/mac.h	385;"	d
AR_XmitDataTries3	ath9k/mac.h	386;"	d
AR_XmitDataTries3_S	ath9k/mac.h	387;"	d
AR_XmitPower	ath9k/mac.h	354;"	d
AR_XmitPower_S	ath9k/mac.h	355;"	d
AR_XmitRate0	ath9k/mac.h	389;"	d
AR_XmitRate0_S	ath9k/mac.h	390;"	d
AR_XmitRate1	ath9k/mac.h	391;"	d
AR_XmitRate1_S	ath9k/mac.h	392;"	d
AR_XmitRate2	ath9k/mac.h	393;"	d
AR_XmitRate2_S	ath9k/mac.h	394;"	d
AR_XmitRate3	ath9k/mac.h	395;"	d
AR_XmitRate3_S	ath9k/mac.h	396;"	d
ASSOC_FAILED	ath6kl/wmi.h	/^	ASSOC_FAILED = 0x06,$/;"	e	enum:wmi_disconnect_reason
AT9285_COEX3WIRE_DA_SUBSYSID	ath9k/hw.h	64;"	d
AT9285_COEX3WIRE_SA_SUBSYSID	ath9k/hw.h	63;"	d
ATH5K_ANI_CCK_TRIG_HIGH	ath5k/ani.h	27;"	d
ATH5K_ANI_CCK_TRIG_LOW	ath5k/ani.h	28;"	d
ATH5K_ANI_LISTEN_PERIOD	ath5k/ani.h	24;"	d
ATH5K_ANI_MAX_FIRSTEP_LVL	ath5k/ani.h	35;"	d
ATH5K_ANI_MAX_NOISE_IMM_LVL	ath5k/ani.h	36;"	d
ATH5K_ANI_MODE_AUTO	ath5k/ani.h	/^	ATH5K_ANI_MODE_AUTO		= 3$/;"	e	enum:ath5k_ani_mode
ATH5K_ANI_MODE_MANUAL_HIGH	ath5k/ani.h	/^	ATH5K_ANI_MODE_MANUAL_HIGH	= 2,$/;"	e	enum:ath5k_ani_mode
ATH5K_ANI_MODE_MANUAL_LOW	ath5k/ani.h	/^	ATH5K_ANI_MODE_MANUAL_LOW	= 1,$/;"	e	enum:ath5k_ani_mode
ATH5K_ANI_MODE_OFF	ath5k/ani.h	/^	ATH5K_ANI_MODE_OFF		= 0,$/;"	e	enum:ath5k_ani_mode
ATH5K_ANI_OFDM_TRIG_HIGH	ath5k/ani.h	25;"	d
ATH5K_ANI_OFDM_TRIG_LOW	ath5k/ani.h	26;"	d
ATH5K_ANI_RSSI_THR_HIGH	ath5k/ani.h	31;"	d
ATH5K_ANI_RSSI_THR_LOW	ath5k/ani.h	32;"	d
ATH5K_DBG	ath5k/debug.h	/^ATH5K_DBG(struct ath5k_hw *ah, unsigned int m, const char *fmt, ...) {}$/;"	f
ATH5K_DBG	ath5k/debug.h	116;"	d
ATH5K_DBG_UNLIMIT	ath5k/debug.h	/^ATH5K_DBG_UNLIMIT(struct ath5k_hw *ah, unsigned int m, const char *fmt, ...)$/;"	f
ATH5K_DBG_UNLIMIT	ath5k/debug.h	122;"	d
ATH5K_DEBUG_ANI	ath5k/debug.h	/^	ATH5K_DEBUG_ANI		= 0x00002000,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_ANY	ath5k/debug.h	/^	ATH5K_DEBUG_ANY		= 0xffffffff$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_BEACON	ath5k/debug.h	/^	ATH5K_DEBUG_BEACON	= 0x00000010,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_CALIBRATE	ath5k/debug.h	/^	ATH5K_DEBUG_CALIBRATE	= 0x00000020,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_DESC	ath5k/debug.h	/^	ATH5K_DEBUG_DESC	= 0x00004000,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_DMA	ath5k/debug.h	/^	ATH5K_DEBUG_DMA		= 0x00000800,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_DUMPBANDS	ath5k/debug.h	/^	ATH5K_DEBUG_DUMPBANDS	= 0x00000400,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_INTR	ath5k/debug.h	/^	ATH5K_DEBUG_INTR	= 0x00000002,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_LED	ath5k/debug.h	/^	ATH5K_DEBUG_LED		= 0x00000080,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_MODE	ath5k/debug.h	/^	ATH5K_DEBUG_MODE	= 0x00000004,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_RESET	ath5k/debug.h	/^	ATH5K_DEBUG_RESET	= 0x00000001,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_TXPOWER	ath5k/debug.h	/^	ATH5K_DEBUG_TXPOWER	= 0x00000040,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_XMIT	ath5k/debug.h	/^	ATH5K_DEBUG_XMIT	= 0x00000008,$/;"	e	enum:ath5k_debug_level
ATH5K_ERR	ath5k/ath5k.h	101;"	d
ATH5K_INFO	ath5k/ath5k.h	95;"	d
ATH5K_LED_MAX_NAME_LEN	ath5k/ath5k.h	1174;"	d
ATH5K_MAX_TSF_READ	ath5k/pcu.c	550;"	d	file:
ATH5K_MAX_TSF_READ	ath5k/pcu.c	596;"	d	file:
ATH5K_NF_CAL_HIST_MAX	ath5k/ath5k.h	1168;"	d
ATH5K_PHYERR_CNT_MAX	ath5k/reg.h	1796;"	d
ATH5K_PM_OPS	ath5k/pci.c	330;"	d	file:
ATH5K_PM_OPS	ath5k/pci.c	332;"	d	file:
ATH5K_PRINTF	ath5k/ath5k.h	79;"	d
ATH5K_PRINTK	ath5k/ath5k.h	86;"	d
ATH5K_PRINTK_LIMIT	ath5k/ath5k.h	89;"	d
ATH5K_RATE_CODE_11M	ath5k/ath5k.h	900;"	d
ATH5K_RATE_CODE_12M	ath5k/ath5k.h	904;"	d
ATH5K_RATE_CODE_18M	ath5k/ath5k.h	905;"	d
ATH5K_RATE_CODE_1M	ath5k/ath5k.h	897;"	d
ATH5K_RATE_CODE_24M	ath5k/ath5k.h	906;"	d
ATH5K_RATE_CODE_2M	ath5k/ath5k.h	898;"	d
ATH5K_RATE_CODE_36M	ath5k/ath5k.h	907;"	d
ATH5K_RATE_CODE_48M	ath5k/ath5k.h	908;"	d
ATH5K_RATE_CODE_54M	ath5k/ath5k.h	909;"	d
ATH5K_RATE_CODE_5_5M	ath5k/ath5k.h	899;"	d
ATH5K_RATE_CODE_6M	ath5k/ath5k.h	902;"	d
ATH5K_RATE_CODE_9M	ath5k/ath5k.h	903;"	d
ATH5K_TUNE_CALIBRATION_INTERVAL_ANI	ath5k/ath5k.h	195;"	d
ATH5K_TUNE_CALIBRATION_INTERVAL_FULL	ath5k/ath5k.h	193;"	d
ATH5K_TUNE_CALIBRATION_INTERVAL_SHORT	ath5k/ath5k.h	194;"	d
ATH5K_TXQ_LEN_LOW	ath5k/ath5k.h	1252;"	d
ATH5K_TXQ_LEN_MAX	ath5k/ath5k.h	1251;"	d
ATH5K_TX_COMPLETE_POLL_INT	ath5k/ath5k.h	196;"	d
ATH5K_WARN	ath5k/ath5k.h	98;"	d
ATH6KL_ABI_VERSION	ath6kl/common.h	34;"	d
ATH6KL_AID_SHIFT	ath6kl/txrx.c	30;"	d	file:
ATH6KL_AMSDU_BUFFER_SIZE	ath6kl/core.h	37;"	d
ATH6KL_AMSDU_REFILL_THRESHOLD	ath6kl/core.h	36;"	d
ATH6KL_ANALOG_PLL_REGISTER	ath6kl/target.h	131;"	d
ATH6KL_APSD_ALL_FRAME	ath6kl/core.h	48;"	d
ATH6KL_APSD_FRAME_MASK	ath6kl/core.h	50;"	d
ATH6KL_APSD_NUM_OF_AC	ath6kl/core.h	49;"	d
ATH6KL_AR6003_HI_START_ADDR	ath6kl/target.h	144;"	d
ATH6KL_AR6004_HI_START_ADDR	ath6kl/target.h	145;"	d
ATH6KL_BUFFER_SIZE	ath6kl/core.h	34;"	d
ATH6KL_CAPABILITY_LEN	ath6kl/core.h	143;"	d
ATH6KL_CFG80211_H	ath6kl/cfg80211.h	19;"	d
ATH6KL_CFG_SUSPEND_CUTPOWER	ath6kl/cfg80211.h	/^	ATH6KL_CFG_SUSPEND_CUTPOWER,$/;"	e	enum:ath6kl_cfg_suspend_mode
ATH6KL_CFG_SUSPEND_DEEPSLEEP	ath6kl/cfg80211.h	/^	ATH6KL_CFG_SUSPEND_DEEPSLEEP,$/;"	e	enum:ath6kl_cfg_suspend_mode
ATH6KL_CFG_SUSPEND_WOW	ath6kl/cfg80211.h	/^	ATH6KL_CFG_SUSPEND_WOW,$/;"	e	enum:ath6kl_cfg_suspend_mode
ATH6KL_CIPHER_AES_CCM	ath6kl/wmi.h	707;"	d
ATH6KL_CIPHER_AES_OCB	ath6kl/wmi.h	706;"	d
ATH6KL_CIPHER_CCKM_KRK	ath6kl/wmi.h	709;"	d
ATH6KL_CIPHER_CKIP	ath6kl/wmi.h	708;"	d
ATH6KL_CIPHER_NONE	ath6kl/wmi.h	710;"	d
ATH6KL_CIPHER_TKIP	ath6kl/wmi.h	705;"	d
ATH6KL_CIPHER_WEP	ath6kl/wmi.h	704;"	d
ATH6KL_CONF_ENABLE_11N	ath6kl/core.h	272;"	d
ATH6KL_CONF_ENABLE_TX_BURST	ath6kl/core.h	273;"	d
ATH6KL_CONF_IGNORE_ERP_BARKER	ath6kl/core.h	270;"	d
ATH6KL_CONF_IGNORE_PS_FAIL_EVT_IN_SCAN	ath6kl/core.h	271;"	d
ATH6KL_CONF_UART_DEBUG	ath6kl/core.h	274;"	d
ATH6KL_CONTROL_PKT_TAG	ath6kl/core.h	229;"	d
ATH6KL_COUNTRY_RD_SHIFT	ath6kl/wmi.h	1583;"	d
ATH6KL_DATA_OFFSET	ath6kl/init.c	197;"	d	file:
ATH6KL_DATA_PKT_TAG	ath6kl/core.h	230;"	d
ATH6KL_DBG_AGGR	ath6kl/debug.h	/^	ATH6KL_DBG_AGGR		= BIT(15),    \/* aggregation *\/$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_ANY	ath6kl/debug.h	/^	ATH6KL_DBG_ANY	        = 0xffffffff  \/* enable all logs *\/$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_BMI	ath6kl/debug.h	/^	ATH6KL_DBG_BMI		= BIT(4),     \/* bmi tracing *\/$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_BOOT	ath6kl/debug.h	/^	ATH6KL_DBG_BOOT		= BIT(18),    \/* driver init and fw boot *\/$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_CREDIT	ath6kl/debug.h	/^	ATH6KL_DBG_CREDIT	= BIT(0),$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_HIF	ath6kl/debug.h	/^	ATH6KL_DBG_HIF		= BIT(6),$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_HTC	ath6kl/debug.h	/^	ATH6KL_DBG_HTC		= BIT(5),$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_IRQ	ath6kl/debug.h	/^	ATH6KL_DBG_IRQ		= BIT(7),     \/* interrupt processing *\/$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_RAW_BYTES	ath6kl/debug.h	/^	ATH6KL_DBG_RAW_BYTES    = BIT(14),    \/* dump tx\/rx frames *\/$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_RECOVERY	ath6kl/debug.h	/^	ATH6KL_DBG_RECOVERY	= BIT(23),$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_SCATTER	ath6kl/debug.h	/^	ATH6KL_DBG_SCATTER	= BIT(12),    \/* hif scatter tracing *\/$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_SDIO	ath6kl/debug.h	/^	ATH6KL_DBG_SDIO		= BIT(16),$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_SDIO_DUMP	ath6kl/debug.h	/^	ATH6KL_DBG_SDIO_DUMP	= BIT(17),$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_SUSPEND	ath6kl/debug.h	/^	ATH6KL_DBG_SUSPEND	= BIT(20),$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_TRC	ath6kl/debug.h	/^	ATH6KL_DBG_TRC	        = BIT(11),    \/* generic func tracing *\/$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_USB	ath6kl/debug.h	/^	ATH6KL_DBG_USB		= BIT(21),$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_USB_BULK	ath6kl/debug.h	/^	ATH6KL_DBG_USB_BULK	= BIT(22),$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_WLAN_CFG	ath6kl/debug.h	/^	ATH6KL_DBG_WLAN_CFG     = BIT(13),    \/* cfg80211 i\/f file tracing *\/$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_WLAN_RX	ath6kl/debug.h	/^	ATH6KL_DBG_WLAN_RX      = BIT(3),     \/* wlan rx *\/$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_WLAN_TX	ath6kl/debug.h	/^	ATH6KL_DBG_WLAN_TX      = BIT(2),     \/* wlan tx *\/$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_WMI	ath6kl/debug.h	/^	ATH6KL_DBG_WMI          = BIT(10),    \/* wmi tracing *\/$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DBG_WMI_DUMP	ath6kl/debug.h	/^	ATH6KL_DBG_WMI_DUMP	= BIT(19),$/;"	e	enum:ATH6K_DEBUG_MASK
ATH6KL_DEFAULT_BMISS_TIME	ath6kl/core.h	257;"	d
ATH6KL_DEFAULT_LISTEN_INTVAL	ath6kl/core.h	256;"	d
ATH6KL_FG_SCAN_INTERVAL	ath6kl/core.h	65;"	d
ATH6KL_FIRMWARE_MAGIC	ath6kl/core.h	68;"	d
ATH6KL_FWLOG_MAX_ENTRIES	ath6kl/debug.c	36;"	d	file:
ATH6KL_FWLOG_PAYLOAD_SIZE	ath6kl/target.h	340;"	d
ATH6KL_FWLOG_VALID_MASK	ath6kl/debug.c	38;"	d	file:
ATH6KL_FW_API2_FILE	ath6kl/core.h	158;"	d
ATH6KL_FW_API3_FILE	ath6kl/core.h	159;"	d
ATH6KL_FW_API4_FILE	ath6kl/core.h	160;"	d
ATH6KL_FW_ASSERT	ath6kl/core.h	/^	ATH6KL_FW_ASSERT,$/;"	e	enum:ath6kl_fw_err
ATH6KL_FW_CAPABILITY_BMISS_ENHANCE	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_BMISS_ENHANCE,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_CUSTOM_MAC_ADDR	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_CUSTOM_MAC_ADDR,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_HEART_BEAT_POLL	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_HEART_BEAT_POLL,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_HOST_P2P	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_HOST_P2P = 0,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_INACTIVITY_TIMEOUT	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_INACTIVITY_TIMEOUT,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_MAX	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_MAX,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_REGDOMAIN	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_REGDOMAIN,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_RSN_CAP_OVERRIDE	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_RSN_CAP_OVERRIDE,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_RSSI_SCAN_THOLD	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_RSSI_SCAN_THOLD,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_SCHED_SCAN	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_SCHED_SCAN = 1,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_SCHED_SCAN_MATCH_LIST	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_SCHED_SCAN_MATCH_LIST,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_SCHED_SCAN_V2	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_SCHED_SCAN_V2,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_STA_P2PDEV_DUPLEX	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_STA_P2PDEV_DUPLEX,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_TX_ERR_NOTIFY	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_TX_ERR_NOTIFY,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_CAPABILITY_WOW_MULTICAST_FILTER	ath6kl/core.h	/^	ATH6KL_FW_CAPABILITY_WOW_MULTICAST_FILTER,$/;"	e	enum:ath6kl_fw_capability
ATH6KL_FW_EP_FULL	ath6kl/core.h	/^	ATH6KL_FW_EP_FULL,$/;"	e	enum:ath6kl_fw_err
ATH6KL_FW_HB_RESP_FAILURE	ath6kl/core.h	/^	ATH6KL_FW_HB_RESP_FAILURE,$/;"	e	enum:ath6kl_fw_err
ATH6KL_FW_IE_BOARD_ADDR	ath6kl/core.h	/^	ATH6KL_FW_IE_BOARD_ADDR = 8,$/;"	e	enum:ath6kl_fw_ie_type
ATH6KL_FW_IE_CAPABILITIES	ath6kl/core.h	/^	ATH6KL_FW_IE_CAPABILITIES = 6,$/;"	e	enum:ath6kl_fw_ie_type
ATH6KL_FW_IE_FW_IMAGE	ath6kl/core.h	/^	ATH6KL_FW_IE_FW_IMAGE = 3,$/;"	e	enum:ath6kl_fw_ie_type
ATH6KL_FW_IE_FW_VERSION	ath6kl/core.h	/^	ATH6KL_FW_IE_FW_VERSION = 0,$/;"	e	enum:ath6kl_fw_ie_type
ATH6KL_FW_IE_OTP_IMAGE	ath6kl/core.h	/^	ATH6KL_FW_IE_OTP_IMAGE = 2,$/;"	e	enum:ath6kl_fw_ie_type
ATH6KL_FW_IE_PATCH_ADDR	ath6kl/core.h	/^	ATH6KL_FW_IE_PATCH_ADDR = 7,$/;"	e	enum:ath6kl_fw_ie_type
ATH6KL_FW_IE_PATCH_IMAGE	ath6kl/core.h	/^	ATH6KL_FW_IE_PATCH_IMAGE = 4,$/;"	e	enum:ath6kl_fw_ie_type
ATH6KL_FW_IE_RESERVED_RAM_SIZE	ath6kl/core.h	/^	ATH6KL_FW_IE_RESERVED_RAM_SIZE = 5,$/;"	e	enum:ath6kl_fw_ie_type
ATH6KL_FW_IE_TIMESTAMP	ath6kl/core.h	/^	ATH6KL_FW_IE_TIMESTAMP = 1,$/;"	e	enum:ath6kl_fw_ie_type
ATH6KL_FW_IE_VIF_MAX	ath6kl/core.h	/^	ATH6KL_FW_IE_VIF_MAX = 9,$/;"	e	enum:ath6kl_fw_ie_type
ATH6KL_HB_RESP_MISS_THRES	ath6kl/core.h	661;"	d
ATH6KL_HIF_COMMUNICATION_TIMEOUT	ath6kl/hif.h	74;"	d
ATH6KL_HIF_TYPE_SDIO	ath6kl/core.h	/^	ATH6KL_HIF_TYPE_SDIO,$/;"	e	enum:ath6kl_hif_type
ATH6KL_HIF_TYPE_USB	ath6kl/core.h	/^	ATH6KL_HIF_TYPE_USB,$/;"	e	enum:ath6kl_hif_type
ATH6KL_HOST_MODE_ASLEEP	ath6kl/wmi.h	/^	ATH6KL_HOST_MODE_ASLEEP,$/;"	e	enum:ath6kl_host_mode
ATH6KL_HOST_MODE_AWAKE	ath6kl/wmi.h	/^	ATH6KL_HOST_MODE_AWAKE,$/;"	e	enum:ath6kl_host_mode
ATH6KL_HTC_ALIGN_BYTES	ath6kl/core.h	53;"	d
ATH6KL_HTC_TYPE_MBOX	ath6kl/core.h	/^	ATH6KL_HTC_TYPE_MBOX,$/;"	e	enum:ath6kl_htc_type
ATH6KL_HTC_TYPE_PIPE	ath6kl/core.h	/^	ATH6KL_HTC_TYPE_PIPE,$/;"	e	enum:ath6kl_htc_type
ATH6KL_HW_64BIT_RATES	ath6kl/core.h	/^	ATH6KL_HW_64BIT_RATES		= BIT(0),$/;"	e	enum:ath6kl_hw_flags
ATH6KL_HW_AP_INACTIVITY_MINS	ath6kl/core.h	/^	ATH6KL_HW_AP_INACTIVITY_MINS	= BIT(1),$/;"	e	enum:ath6kl_hw_flags
ATH6KL_HW_MAP_LP_ENDPOINT	ath6kl/core.h	/^	ATH6KL_HW_MAP_LP_ENDPOINT	= BIT(2),$/;"	e	enum:ath6kl_hw_flags
ATH6KL_HW_SDIO_CRC_ERROR_WAR	ath6kl/core.h	/^	ATH6KL_HW_SDIO_CRC_ERROR_WAR	= BIT(3),$/;"	e	enum:ath6kl_hw_flags
ATH6KL_KEYBUF_SIZE	ath6kl/core.h	511;"	d
ATH6KL_KEY_DEFAULT	ath6kl/core.h	516;"	d
ATH6KL_KEY_RECV	ath6kl/core.h	515;"	d
ATH6KL_KEY_SEQ_LEN	ath6kl/core.h	353;"	d
ATH6KL_KEY_XMIT	ath6kl/core.h	514;"	d
ATH6KL_MAX_AMSDU_RX_BUFFERS	ath6kl/core.h	35;"	d
ATH6KL_MAX_BMISS_TIME	ath6kl/core.h	259;"	d
ATH6KL_MAX_ENDPOINTS	ath6kl/core.h	45;"	d
ATH6KL_MAX_IE	ath6kl/common.h	23;"	d
ATH6KL_MAX_RX_BUFFERS	ath6kl/core.h	33;"	d
ATH6KL_MAX_SEQ_NO	ath6kl/core.h	237;"	d
ATH6KL_MAX_TRANSFER_SIZE_PER_SCATTER	ath6kl/hif.h	71;"	d
ATH6KL_MAX_WOW_LISTEN_INTL	ath6kl/core.h	258;"	d
ATH6KL_MCAST_FILTER_MAC_ADDR_SIZE	ath6kl/wmi.h	1352;"	d
ATH6KL_MICBUF_SIZE	ath6kl/core.h	512;"	d
ATH6KL_MSG_MAX	ath6kl/trace.h	249;"	d
ATH6KL_NEXT_SEQ_NO	ath6kl/core.h	238;"	d
ATH6KL_NUM_BANDS	ath6kl/wmi.h	51;"	d
ATH6KL_OPTION_SLEEP_DISABLE	ath6kl/target.h	123;"	d
ATH6KL_RATE_MAXSIZE	ath6kl/wmi.h	715;"	d
ATH6KL_SCATTER_ENTRIES_PER_REQ	ath6kl/hif.h	70;"	d
ATH6KL_SCATTER_REQS	ath6kl/hif.h	72;"	d
ATH6KL_SCHED_SCAN_RESULT_DELAY	ath6kl/core.h	634;"	d
ATH6KL_SDIO_PM_OPS	ath6kl/sdio.c	1289;"	d	file:
ATH6KL_SDIO_PM_OPS	ath6kl/sdio.c	1293;"	d	file:
ATH6KL_STATE_CUTPOWER	ath6kl/core.h	/^	ATH6KL_STATE_CUTPOWER,$/;"	e	enum:ath6kl_state
ATH6KL_STATE_DEEPSLEEP	ath6kl/core.h	/^	ATH6KL_STATE_DEEPSLEEP,$/;"	e	enum:ath6kl_state
ATH6KL_STATE_OFF	ath6kl/core.h	/^	ATH6KL_STATE_OFF,$/;"	e	enum:ath6kl_state
ATH6KL_STATE_ON	ath6kl/core.h	/^	ATH6KL_STATE_ON,$/;"	e	enum:ath6kl_state
ATH6KL_STATE_RECOVERY	ath6kl/core.h	/^	ATH6KL_STATE_RECOVERY,$/;"	e	enum:ath6kl_state
ATH6KL_STATE_RESUMING	ath6kl/core.h	/^	ATH6KL_STATE_RESUMING,$/;"	e	enum:ath6kl_state
ATH6KL_STATE_SUSPENDING	ath6kl/core.h	/^	ATH6KL_STATE_SUSPENDING,$/;"	e	enum:ath6kl_state
ATH6KL_STATE_WOW	ath6kl/core.h	/^	ATH6KL_STATE_WOW,$/;"	e	enum:ath6kl_state
ATH6KL_TARGET_DEBUG_INTR_MASK	ath6kl/hif.h	67;"	d
ATH6KL_TID_MASK	ath6kl/txrx.c	29;"	d	file:
ATH6KL_TIME_QUANTUM	ath6kl/hif.c	29;"	d	file:
ATH6KL_TM_ATTR_CMD	ath6kl/testmode.c	/^	ATH6KL_TM_ATTR_CMD		= 1,$/;"	e	enum:ath6kl_tm_attr	file:
ATH6KL_TM_ATTR_DATA	ath6kl/testmode.c	/^	ATH6KL_TM_ATTR_DATA		= 2,$/;"	e	enum:ath6kl_tm_attr	file:
ATH6KL_TM_ATTR_MAX	ath6kl/testmode.c	/^	ATH6KL_TM_ATTR_MAX		= __ATH6KL_TM_ATTR_AFTER_LAST - 1,$/;"	e	enum:ath6kl_tm_attr	file:
ATH6KL_TM_CMD_RX_REPORT	ath6kl/testmode.c	/^	ATH6KL_TM_CMD_RX_REPORT		= 1,	\/* not used anymore *\/$/;"	e	enum:ath6kl_tm_cmd	file:
ATH6KL_TM_CMD_TCMD	ath6kl/testmode.c	/^	ATH6KL_TM_CMD_TCMD		= 0,$/;"	e	enum:ath6kl_tm_cmd	file:
ATH6KL_TM_DATA_MAX_LEN	ath6kl/testmode.c	38;"	d	file:
ATH6KL_TX_TIMEOUT	ath6kl/core.h	44;"	d
ATH6KL_USB_CONTROL_REQ_DIAG_CMD	ath6kl/usb.c	98;"	d	file:
ATH6KL_USB_CONTROL_REQ_DIAG_RESP	ath6kl/usb.c	99;"	d	file:
ATH6KL_USB_CONTROL_REQ_RECV_BMI_RESP	ath6kl/usb.c	97;"	d	file:
ATH6KL_USB_CONTROL_REQ_SEND_BMI_CMD	ath6kl/usb.c	96;"	d	file:
ATH6KL_USB_CTRL_DIAG_CC_READ	ath6kl/usb.c	101;"	d	file:
ATH6KL_USB_CTRL_DIAG_CC_WRITE	ath6kl/usb.c	102;"	d	file:
ATH6KL_USB_EP_ADDR_APP_CTRL_IN	ath6kl/usb.c	85;"	d	file:
ATH6KL_USB_EP_ADDR_APP_CTRL_OUT	ath6kl/usb.c	90;"	d	file:
ATH6KL_USB_EP_ADDR_APP_DATA2_IN	ath6kl/usb.c	87;"	d	file:
ATH6KL_USB_EP_ADDR_APP_DATA_HP_OUT	ath6kl/usb.c	93;"	d	file:
ATH6KL_USB_EP_ADDR_APP_DATA_IN	ath6kl/usb.c	86;"	d	file:
ATH6KL_USB_EP_ADDR_APP_DATA_LP_OUT	ath6kl/usb.c	91;"	d	file:
ATH6KL_USB_EP_ADDR_APP_DATA_MP_OUT	ath6kl/usb.c	92;"	d	file:
ATH6KL_USB_EP_ADDR_APP_INT_IN	ath6kl/usb.c	88;"	d	file:
ATH6KL_USB_IS_BULK_EP	ath6kl/usb.c	123;"	d	file:
ATH6KL_USB_IS_DIR_IN	ath6kl/usb.c	126;"	d	file:
ATH6KL_USB_IS_INT_EP	ath6kl/usb.c	124;"	d	file:
ATH6KL_USB_IS_ISOC_EP	ath6kl/usb.c	125;"	d	file:
ATH6KL_USB_MAX_DIAG_CMD	ath6kl/usb.c	598;"	d	file:
ATH6KL_USB_MAX_DIAG_RESP	ath6kl/usb.c	599;"	d	file:
ATH6KL_USB_PIPE_FLAG_TX	ath6kl/usb.c	61;"	d	file:
ATH6KL_USB_PIPE_ID	ath6kl/usb.c	/^enum ATH6KL_USB_PIPE_ID {$/;"	g	file:
ATH6KL_USB_PIPE_INVALID	ath6kl/usb.c	42;"	d	file:
ATH6KL_USB_PIPE_MAX	ath6kl/usb.c	/^	ATH6KL_USB_PIPE_MAX$/;"	e	enum:ATH6KL_USB_PIPE_ID	file:
ATH6KL_USB_PIPE_RX_CTRL	ath6kl/usb.c	/^	ATH6KL_USB_PIPE_RX_CTRL,$/;"	e	enum:ATH6KL_USB_PIPE_ID	file:
ATH6KL_USB_PIPE_RX_DATA	ath6kl/usb.c	/^	ATH6KL_USB_PIPE_RX_DATA,$/;"	e	enum:ATH6KL_USB_PIPE_ID	file:
ATH6KL_USB_PIPE_RX_DATA2	ath6kl/usb.c	/^	ATH6KL_USB_PIPE_RX_DATA2,$/;"	e	enum:ATH6KL_USB_PIPE_ID	file:
ATH6KL_USB_PIPE_RX_INT	ath6kl/usb.c	/^	ATH6KL_USB_PIPE_RX_INT,$/;"	e	enum:ATH6KL_USB_PIPE_ID	file:
ATH6KL_USB_PIPE_TX_CTRL	ath6kl/usb.c	/^	ATH6KL_USB_PIPE_TX_CTRL = 0,$/;"	e	enum:ATH6KL_USB_PIPE_ID	file:
ATH6KL_USB_PIPE_TX_DATA_HP	ath6kl/usb.c	/^	ATH6KL_USB_PIPE_TX_DATA_HP,$/;"	e	enum:ATH6KL_USB_PIPE_ID	file:
ATH6KL_USB_PIPE_TX_DATA_LP	ath6kl/usb.c	/^	ATH6KL_USB_PIPE_TX_DATA_LP,$/;"	e	enum:ATH6KL_USB_PIPE_ID	file:
ATH6KL_USB_PIPE_TX_DATA_MP	ath6kl/usb.c	/^	ATH6KL_USB_PIPE_TX_DATA_MP,$/;"	e	enum:ATH6KL_USB_PIPE_ID	file:
ATH6KL_USB_RX_BUFFER_SIZE	ath6kl/usb.c	27;"	d	file:
ATH6KL_VIF_MAX	ath6kl/core.h	554;"	d
ATH6KL_WAR_INVALID_RATE	ath6kl/debug.h	/^	ATH6KL_WAR_INVALID_RATE,$/;"	e	enum:ath6kl_war
ATH6KL_WOW_MODE_DISABLE	ath6kl/wmi.h	/^	ATH6KL_WOW_MODE_DISABLE,$/;"	e	enum:ath6kl_wow_mode
ATH6KL_WOW_MODE_ENABLE	ath6kl/wmi.h	/^	ATH6KL_WOW_MODE_ENABLE,$/;"	e	enum:ath6kl_wow_mode
ATH6K_DEBUG_MASK	ath6kl/debug.h	/^enum ATH6K_DEBUG_MASK {$/;"	g
ATH6K_MAX_MC_FILTERS_PER_LIST	ath6kl/core.h	538;"	d
ATH9K_2GHZ_ALL	regd.c	52;"	d	file:
ATH9K_2GHZ_CH01_11	regd.c	36;"	d	file:
ATH9K_2GHZ_CH12_13	regd.c	39;"	d	file:
ATH9K_2GHZ_CH14	regd.c	41;"	d	file:
ATH9K_5GHZ_5150_5350	regd.c	45;"	d	file:
ATH9K_5GHZ_5470_5850	regd.c	47;"	d	file:
ATH9K_5GHZ_5725_5850	regd.c	49;"	d	file:
ATH9K_5GHZ_ALL	regd.c	56;"	d	file:
ATH9K_5GHZ_NO_MIDBAND	regd.c	60;"	d	file:
ATH9K_ANI_ALL	ath9k/ani.h	/^	ATH9K_ANI_ALL = 0xfff$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_CCK_DEF_LEVEL	ath9k/ani.c	104;"	d	file:
ATH9K_ANI_CCK_MAX_LEVEL	ath9k/ani.c	100;"	d	file:
ATH9K_ANI_CCK_MAX_LEVEL_LOW_RSSI	ath9k/ani.c	102;"	d	file:
ATH9K_ANI_CCK_NUM_LEVEL	ath9k/ani.c	98;"	d	file:
ATH9K_ANI_CCK_TRIG_HIGH	ath9k/ani.h	35;"	d
ATH9K_ANI_CCK_TRIG_LOW	ath9k/ani.h	38;"	d
ATH9K_ANI_CCK_WEAK_SIGNAL_THR	ath9k/ani.h	/^	ATH9K_ANI_CCK_WEAK_SIGNAL_THR = 0x8,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_CCK_WEAK_SIG_THR	ath9k/ani.h	42;"	d
ATH9K_ANI_FIRSTEP_LEVEL	ath9k/ani.h	/^	ATH9K_ANI_FIRSTEP_LEVEL = 0x10,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_FIRSTEP_LVL	ath9k/ani.h	46;"	d
ATH9K_ANI_MODE	ath9k/ani.h	/^	ATH9K_ANI_MODE = 0x40,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_MRC_CCK	ath9k/ani.h	/^	ATH9K_ANI_MRC_CCK = 0x100,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_NOISE_IMMUNE_LVL	ath9k/ani.h	40;"	d
ATH9K_ANI_NOISE_IMMUNITY_LEVEL	ath9k/ani.h	/^	ATH9K_ANI_NOISE_IMMUNITY_LEVEL = 0x2,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_OFDM_DEF_LEVEL	ath9k/ani.c	56;"	d	file:
ATH9K_ANI_OFDM_MAX_LEVEL	ath9k/ani.c	54;"	d	file:
ATH9K_ANI_OFDM_NUM_LEVEL	ath9k/ani.c	52;"	d	file:
ATH9K_ANI_OFDM_TRIG_HIGH	ath9k/ani.h	27;"	d
ATH9K_ANI_OFDM_TRIG_HIGH_BELOW_INI	ath9k/ani.h	28;"	d
ATH9K_ANI_OFDM_TRIG_LOW	ath9k/ani.h	31;"	d
ATH9K_ANI_OFDM_TRIG_LOW_ABOVE_INI	ath9k/ani.h	32;"	d
ATH9K_ANI_OFDM_WEAK_SIGNAL_DETECTION	ath9k/ani.h	/^	ATH9K_ANI_OFDM_WEAK_SIGNAL_DETECTION = 0x4,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_PERIOD	ath9k/ani.h	51;"	d
ATH9K_ANI_PHYERR_RESET	ath9k/ani.h	/^	ATH9K_ANI_PHYERR_RESET = 0x80,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_POLLINTERVAL	ath9k/ani.h	54;"	d
ATH9K_ANI_PRESENT	ath9k/ani.h	/^	ATH9K_ANI_PRESENT = 0x1,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_RSSI_THR_HIGH	ath9k/ani.h	48;"	d
ATH9K_ANI_RSSI_THR_LOW	ath9k/ani.h	49;"	d
ATH9K_ANI_SPUR_IMMUNE_LVL	ath9k/ani.h	44;"	d
ATH9K_ANI_SPUR_IMMUNITY_LEVEL	ath9k/ani.h	/^	ATH9K_ANI_SPUR_IMMUNITY_LEVEL = 0x20,$/;"	e	enum:ath9k_ani_cmd
ATH9K_ANI_USE_OFDM_WEAK_SIG	ath9k/ani.h	41;"	d
ATH9K_ANTENNA0_CHAINMASK	ath9k/hw.h	152;"	d
ATH9K_ANTENNA1_CHAINMASK	ath9k/hw.h	153;"	d
ATH9K_CLOCK_FAST_RATE_5GHZ_OFDM	ath9k/hw.h	1173;"	d
ATH9K_CLOCK_RATE_2GHZ_OFDM	ath9k/hw.h	1172;"	d
ATH9K_CLOCK_RATE_5GHZ_OFDM	ath9k/hw.h	1171;"	d
ATH9K_CLOCK_RATE_CCK	ath9k/hw.h	1170;"	d
ATH9K_DECOMP_MASK_SIZE	ath9k/mac.h	601;"	d
ATH9K_DFS_DEBUG_H	ath9k/dfs_debug.h	20;"	d
ATH9K_DFS_H	ath9k/dfs.h	19;"	d
ATH9K_DFS_POOL_STAT	ath9k/dfs_debug.c	30;"	d	file:
ATH9K_DFS_STAT	ath9k/dfs_debug.c	27;"	d	file:
ATH9K_H	ath9k/ath9k.h	18;"	d
ATH9K_HAL_FREQ_BAND_2GHZ	ath9k/eeprom.h	/^	ATH9K_HAL_FREQ_BAND_2GHZ = 1$/;"	e	enum:ath9k_hal_freq_band
ATH9K_HAL_FREQ_BAND_5GHZ	ath9k/eeprom.h	/^	ATH9K_HAL_FREQ_BAND_5GHZ = 0,$/;"	e	enum:ath9k_hal_freq_band
ATH9K_HIF_USB	ath9k/htc_hst.h	/^	ATH9K_HIF_USB,$/;"	e	enum:ath9k_hif_transports
ATH9K_HTC_AMPDU	ath9k/htc.h	63;"	d
ATH9K_HTC_BEACON	ath9k/htc.h	65;"	d
ATH9K_HTC_INIT_TXQ	ath9k/htc_drv_txrx.c	30;"	d	file:
ATH9K_HTC_MAX_BCN_VIF	ath9k/htc.h	198;"	d
ATH9K_HTC_MAX_STA	ath9k/htc.h	245;"	d
ATH9K_HTC_MAX_TID	ath9k/htc.h	246;"	d
ATH9K_HTC_MAX_VIF	ath9k/htc.h	197;"	d
ATH9K_HTC_MGMT	ath9k/htc.h	66;"	d
ATH9K_HTC_NORMAL	ath9k/htc.h	64;"	d
ATH9K_HTC_OP_TX_DRAIN	ath9k/htc.h	283;"	d
ATH9K_HTC_OP_TX_QUEUES_STOP	ath9k/htc.h	282;"	d
ATH9K_HTC_RXBUF	ath9k/htc.h	260;"	d
ATH9K_HTC_TXSTAT_ACK	ath9k/wmi.h	51;"	d
ATH9K_HTC_TXSTAT_CW40	ath9k/wmi.h	55;"	d
ATH9K_HTC_TXSTAT_EPID	ath9k/wmi.h	67;"	d
ATH9K_HTC_TXSTAT_EPID_S	ath9k/wmi.h	68;"	d
ATH9K_HTC_TXSTAT_FILT	ath9k/wmi.h	52;"	d
ATH9K_HTC_TXSTAT_MCS	ath9k/wmi.h	54;"	d
ATH9K_HTC_TXSTAT_RATE	ath9k/wmi.h	64;"	d
ATH9K_HTC_TXSTAT_RATE_S	ath9k/wmi.h	65;"	d
ATH9K_HTC_TXSTAT_RTC_CTS	ath9k/wmi.h	53;"	d
ATH9K_HTC_TXSTAT_SGI	ath9k/wmi.h	56;"	d
ATH9K_HTC_TX_CLEANUP_INTERVAL	ath9k/htc.h	276;"	d
ATH9K_HTC_TX_CTSONLY	ath9k/htc.h	68;"	d
ATH9K_HTC_TX_RESERVE	ath9k/htc.h	278;"	d
ATH9K_HTC_TX_RTSCTS	ath9k/htc.h	69;"	d
ATH9K_HTC_TX_THRESHOLD	ath9k/htc.h	280;"	d
ATH9K_HTC_TX_TIMEOUT_COUNT	ath9k/htc.h	279;"	d
ATH9K_HTC_TX_TIMEOUT_INTERVAL	ath9k/htc.h	277;"	d
ATH9K_HW_CAP_2GHZ	ath9k/hw.h	/^	ATH9K_HW_CAP_2GHZ			= BIT(11),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_4KB_SPLITTRANS	ath9k/hw.h	/^	ATH9K_HW_CAP_4KB_SPLITTRANS             = BIT(3),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_5GHZ	ath9k/hw.h	/^	ATH9K_HW_CAP_5GHZ			= BIT(12),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_ANT_DIV_COMB	ath9k/hw.h	/^	ATH9K_HW_CAP_ANT_DIV_COMB		= BIT(10),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_APM	ath9k/hw.h	/^	ATH9K_HW_CAP_APM			= BIT(13),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_AUTOSLEEP	ath9k/hw.h	/^	ATH9K_HW_CAP_AUTOSLEEP                  = BIT(2),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_DFS	ath9k/hw.h	/^	ATH9K_HW_CAP_DFS			= BIT(16),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_EDMA	ath9k/hw.h	/^	ATH9K_HW_CAP_EDMA			= BIT(4),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_FASTCLOCK	ath9k/hw.h	/^	ATH9K_HW_CAP_FASTCLOCK			= BIT(7),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_HT	ath9k/hw.h	/^	ATH9K_HW_CAP_HT                         = BIT(0),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_LDPC	ath9k/hw.h	/^	ATH9K_HW_CAP_LDPC			= BIT(6),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_MCI	ath9k/hw.h	/^	ATH9K_HW_CAP_MCI			= BIT(15),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_PAPRD	ath9k/hw.h	/^	ATH9K_HW_CAP_PAPRD			= BIT(20),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_RAC_SUPPORTED	ath9k/hw.h	/^	ATH9K_HW_CAP_RAC_SUPPORTED		= BIT(5),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_RFSILENT	ath9k/hw.h	/^	ATH9K_HW_CAP_RFSILENT                   = BIT(1),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_RTT	ath9k/hw.h	/^	ATH9K_HW_CAP_RTT			= BIT(14),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_CAP_SGI_20	ath9k/hw.h	/^	ATH9K_HW_CAP_SGI_20			= BIT(8),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_OPS_H	ath9k/hw-ops.h	18;"	d
ATH9K_HW_RX_HP_QDEPTH	ath9k/hw.h	179;"	d
ATH9K_HW_RX_LP_QDEPTH	ath9k/hw.h	180;"	d
ATH9K_HW_WOW_DEVICE_CAPABLE	ath9k/hw.h	/^	ATH9K_HW_WOW_DEVICE_CAPABLE		= BIT(17),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_WOW_PATTERN_MATCH_DWORD	ath9k/hw.h	/^	ATH9K_HW_WOW_PATTERN_MATCH_DWORD	= BIT(19),$/;"	e	enum:ath9k_hw_caps
ATH9K_HW_WOW_PATTERN_MATCH_EXACT	ath9k/hw.h	/^	ATH9K_HW_WOW_PATTERN_MATCH_EXACT	= BIT(18),$/;"	e	enum:ath9k_hw_caps
ATH9K_INT_BB_WATCHDOG	ath9k/hw.h	/^	ATH9K_INT_BB_WATCHDOG = 0x00000400,$/;"	e	enum:ath9k_int
ATH9K_INT_BMISC	ath9k/hw.h	/^	ATH9K_INT_BMISC = ATH9K_INT_TIM |$/;"	e	enum:ath9k_int
ATH9K_INT_BMISS	ath9k/hw.h	/^	ATH9K_INT_BMISS = 0x00040000,$/;"	e	enum:ath9k_int
ATH9K_INT_BNR	ath9k/hw.h	/^	ATH9K_INT_BNR = 0x00100000,$/;"	e	enum:ath9k_int
ATH9K_INT_CABEND	ath9k/hw.h	/^	ATH9K_INT_CABEND = 0x02000000,$/;"	e	enum:ath9k_int
ATH9K_INT_COMMON	ath9k/hw.h	/^	ATH9K_INT_COMMON = ATH9K_INT_RXNOFRM |$/;"	e	enum:ath9k_int
ATH9K_INT_CST	ath9k/hw.h	/^	ATH9K_INT_CST = 0x10000000,$/;"	e	enum:ath9k_int
ATH9K_INT_DTIM	ath9k/hw.h	/^	ATH9K_INT_DTIM = 0x00400000,$/;"	e	enum:ath9k_int
ATH9K_INT_DTIMSYNC	ath9k/hw.h	/^	ATH9K_INT_DTIMSYNC = 0x00800000,$/;"	e	enum:ath9k_int
ATH9K_INT_FATAL	ath9k/hw.h	/^	ATH9K_INT_FATAL = 0x40000000,$/;"	e	enum:ath9k_int
ATH9K_INT_GENTIMER	ath9k/hw.h	/^	ATH9K_INT_GENTIMER = 0x08000000,$/;"	e	enum:ath9k_int
ATH9K_INT_GLOBAL	ath9k/hw.h	/^	ATH9K_INT_GLOBAL = 0x80000000,$/;"	e	enum:ath9k_int
ATH9K_INT_GPIO	ath9k/hw.h	/^	ATH9K_INT_GPIO = 0x01000000,$/;"	e	enum:ath9k_int
ATH9K_INT_GTT	ath9k/hw.h	/^	ATH9K_INT_GTT = 0x20000000,$/;"	e	enum:ath9k_int
ATH9K_INT_MCI	ath9k/hw.h	/^	ATH9K_INT_MCI = 0x00000200,$/;"	e	enum:ath9k_int
ATH9K_INT_MIB	ath9k/hw.h	/^	ATH9K_INT_MIB = 0x00001000,$/;"	e	enum:ath9k_int
ATH9K_INT_NOCARD	ath9k/hw.h	/^	ATH9K_INT_NOCARD = 0xffffffff$/;"	e	enum:ath9k_int
ATH9K_INT_RX	ath9k/hw.h	/^	ATH9K_INT_RX = 0x00000001,$/;"	e	enum:ath9k_int
ATH9K_INT_RXDESC	ath9k/hw.h	/^	ATH9K_INT_RXDESC = 0x00000002,$/;"	e	enum:ath9k_int
ATH9K_INT_RXEOL	ath9k/hw.h	/^	ATH9K_INT_RXEOL = 0x00000010,$/;"	e	enum:ath9k_int
ATH9K_INT_RXHP	ath9k/hw.h	/^	ATH9K_INT_RXHP = 0x00000001,$/;"	e	enum:ath9k_int
ATH9K_INT_RXKCM	ath9k/hw.h	/^	ATH9K_INT_RXKCM = 0x00008000,$/;"	e	enum:ath9k_int
ATH9K_INT_RXLP	ath9k/hw.h	/^	ATH9K_INT_RXLP = 0x00000002,$/;"	e	enum:ath9k_int
ATH9K_INT_RXNOFRM	ath9k/hw.h	/^	ATH9K_INT_RXNOFRM = 0x00000008,$/;"	e	enum:ath9k_int
ATH9K_INT_RXORN	ath9k/hw.h	/^	ATH9K_INT_RXORN = 0x00000020,$/;"	e	enum:ath9k_int
ATH9K_INT_RXPHY	ath9k/hw.h	/^	ATH9K_INT_RXPHY = 0x00004000,$/;"	e	enum:ath9k_int
ATH9K_INT_SWBA	ath9k/hw.h	/^	ATH9K_INT_SWBA = 0x00010000,$/;"	e	enum:ath9k_int
ATH9K_INT_TIM	ath9k/hw.h	/^	ATH9K_INT_TIM = 0x00200000,$/;"	e	enum:ath9k_int
ATH9K_INT_TIM_TIMER	ath9k/hw.h	/^	ATH9K_INT_TIM_TIMER = 0x00000100,$/;"	e	enum:ath9k_int
ATH9K_INT_TSFOOR	ath9k/hw.h	/^	ATH9K_INT_TSFOOR = 0x04000000,$/;"	e	enum:ath9k_int
ATH9K_INT_TX	ath9k/hw.h	/^	ATH9K_INT_TX = 0x00000040,$/;"	e	enum:ath9k_int
ATH9K_INT_TXDESC	ath9k/hw.h	/^	ATH9K_INT_TXDESC = 0x00000080,$/;"	e	enum:ath9k_int
ATH9K_INT_TXURN	ath9k/hw.h	/^	ATH9K_INT_TXURN = 0x00000800,$/;"	e	enum:ath9k_int
ATH9K_KEY_TYPE_AES	ath9k/mac.h	/^	ATH9K_KEY_TYPE_AES,$/;"	e	enum:ath9k_key_type
ATH9K_KEY_TYPE_CLEAR	ath9k/mac.h	/^	ATH9K_KEY_TYPE_CLEAR,$/;"	e	enum:ath9k_key_type
ATH9K_KEY_TYPE_TKIP	ath9k/mac.h	/^	ATH9K_KEY_TYPE_TKIP,$/;"	e	enum:ath9k_key_type
ATH9K_KEY_TYPE_WEP	ath9k/mac.h	/^	ATH9K_KEY_TYPE_WEP,$/;"	e	enum:ath9k_key_type
ATH9K_MAX_TSF_READ	ath9k/hw.c	2899;"	d	file:
ATH9K_NF_CAL_HIST_MAX	ath9k/calib.h	28;"	d
ATH9K_NF_CAL_NOISE_THRESH	ath9k/calib.h	25;"	d
ATH9K_NUM_CHANNELS	ath9k/hw.h	72;"	d
ATH9K_NUM_DMA_DEBUG_REGS	ath9k/hw.h	155;"	d
ATH9K_NUM_QUEUES	ath9k/hw.h	156;"	d
ATH9K_NUM_TX_QUEUES	ath9k/mac.h	582;"	d
ATH9K_PHYERR_CCK_HEADER_CRC	ath9k/mac.h	/^	ATH9K_PHYERR_CCK_HEADER_CRC       = 26,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_CCK_LENGTH_ILLEGAL	ath9k/mac.h	/^	ATH9K_PHYERR_CCK_LENGTH_ILLEGAL   = 32,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_CCK_POWER_DROP	ath9k/mac.h	/^	ATH9K_PHYERR_CCK_POWER_DROP       = 33,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_CCK_RATE_ILLEGAL	ath9k/mac.h	/^	ATH9K_PHYERR_CCK_RATE_ILLEGAL     = 27,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_CCK_RESTART	ath9k/mac.h	/^	ATH9K_PHYERR_CCK_RESTART          = 31,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_CCK_SERVICE	ath9k/mac.h	/^	ATH9K_PHYERR_CCK_SERVICE          = 30,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_CCK_TIMING	ath9k/mac.h	/^	ATH9K_PHYERR_CCK_TIMING           = 25,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_FALSE_RADAR_EXT	ath9k/mac.h	/^	ATH9K_PHYERR_FALSE_RADAR_EXT      = 24,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_HT_CRC_ERROR	ath9k/mac.h	/^	ATH9K_PHYERR_HT_CRC_ERROR         = 34,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_HT_LENGTH_ILLEGAL	ath9k/mac.h	/^	ATH9K_PHYERR_HT_LENGTH_ILLEGAL    = 35,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_HT_RATE_ILLEGAL	ath9k/mac.h	/^	ATH9K_PHYERR_HT_RATE_ILLEGAL      = 36,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_LENGTH	ath9k/mac.h	/^	ATH9K_PHYERR_LENGTH               = 4,  \/* Illegal length *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_MAX	ath9k/mac.h	/^	ATH9K_PHYERR_MAX                  = 39,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_LENGTH_ILLEGAL	ath9k/mac.h	/^	ATH9K_PHYERR_OFDM_LENGTH_ILLEGAL  = 20,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_POWER_DROP	ath9k/mac.h	/^	ATH9K_PHYERR_OFDM_POWER_DROP      = 21,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_RATE_ILLEGAL	ath9k/mac.h	/^	ATH9K_PHYERR_OFDM_RATE_ILLEGAL    = 19,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_RESTART	ath9k/mac.h	/^	ATH9K_PHYERR_OFDM_RESTART         = 23,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_SERVICE	ath9k/mac.h	/^	ATH9K_PHYERR_OFDM_SERVICE         = 22,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_SIGNAL_PARITY	ath9k/mac.h	/^	ATH9K_PHYERR_OFDM_SIGNAL_PARITY   = 18,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_OFDM_TIMING	ath9k/mac.h	/^	ATH9K_PHYERR_OFDM_TIMING          = 17,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_PARITY	ath9k/mac.h	/^	ATH9K_PHYERR_PARITY               = 2,  \/* Illegal parity *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_RADAR	ath9k/mac.h	/^	ATH9K_PHYERR_RADAR                = 5,  \/* Radar detect *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_RATE	ath9k/mac.h	/^	ATH9K_PHYERR_RATE                 = 3,  \/* Illegal rate *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_SERVICE	ath9k/mac.h	/^	ATH9K_PHYERR_SERVICE              = 6,  \/* Illegal service *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_SPECTRAL	ath9k/mac.h	/^	ATH9K_PHYERR_SPECTRAL		  = 38,$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_TIMING	ath9k/mac.h	/^	ATH9K_PHYERR_TIMING               = 1,  \/* Timing error *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_TOR	ath9k/mac.h	/^	ATH9K_PHYERR_TOR                  = 7,  \/* Transmit override receive *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PHYERR_UNDERRUN	ath9k/mac.h	/^	ATH9K_PHYERR_UNDERRUN             = 0,  \/* Transmit underrun *\/$/;"	e	enum:ath9k_phyerr
ATH9K_PKT_TYPE_ATIM	ath9k/mac.h	/^	ATH9K_PKT_TYPE_ATIM,$/;"	e	enum:ath9k_pkt_type
ATH9K_PKT_TYPE_BEACON	ath9k/mac.h	/^	ATH9K_PKT_TYPE_BEACON,$/;"	e	enum:ath9k_pkt_type
ATH9K_PKT_TYPE_CHIRP	ath9k/mac.h	/^	ATH9K_PKT_TYPE_CHIRP,$/;"	e	enum:ath9k_pkt_type
ATH9K_PKT_TYPE_GRP_POLL	ath9k/mac.h	/^	ATH9K_PKT_TYPE_GRP_POLL,$/;"	e	enum:ath9k_pkt_type
ATH9K_PKT_TYPE_NORMAL	ath9k/mac.h	/^	ATH9K_PKT_TYPE_NORMAL = 0,$/;"	e	enum:ath9k_pkt_type
ATH9K_PKT_TYPE_PROBE_RESP	ath9k/mac.h	/^	ATH9K_PKT_TYPE_PROBE_RESP,$/;"	e	enum:ath9k_pkt_type
ATH9K_PKT_TYPE_PSPOLL	ath9k/mac.h	/^	ATH9K_PKT_TYPE_PSPOLL,$/;"	e	enum:ath9k_pkt_type
ATH9K_PM_AWAKE	ath9k/hw.h	/^	ATH9K_PM_AWAKE = 0,$/;"	e	enum:ath9k_power_mode
ATH9K_PM_FULL_SLEEP	ath9k/hw.h	/^	ATH9K_PM_FULL_SLEEP,$/;"	e	enum:ath9k_power_mode
ATH9K_PM_NETWORK_SLEEP	ath9k/hw.h	/^	ATH9K_PM_NETWORK_SLEEP,$/;"	e	enum:ath9k_power_mode
ATH9K_PM_OPS	ath9k/pci.c	315;"	d	file:
ATH9K_PM_OPS	ath9k/pci.c	319;"	d	file:
ATH9K_PM_UNDEFINED	ath9k/hw.h	/^	ATH9K_PM_UNDEFINED$/;"	e	enum:ath9k_power_mode
ATH9K_POW_SM	ath9k/eeprom.h	97;"	d
ATH9K_RATESERIES_2040	ath9k/mac.h	655;"	d
ATH9K_RATESERIES_HALFGI	ath9k/mac.h	656;"	d
ATH9K_RATESERIES_RTS_CTS	ath9k/mac.h	654;"	d
ATH9K_RATESERIES_STBC	ath9k/mac.h	657;"	d
ATH9K_READY_TIME_HI_BOUND	ath9k/mac.h	603;"	d
ATH9K_READY_TIME_LO_BOUND	ath9k/mac.h	602;"	d
ATH9K_RESET_COLD	ath9k/hw.h	/^	ATH9K_RESET_COLD,$/;"	e	enum:__anon10
ATH9K_RESET_POWER_ON	ath9k/hw.h	/^	ATH9K_RESET_POWER_ON,$/;"	e	enum:__anon10
ATH9K_RESET_WARM	ath9k/hw.h	/^	ATH9K_RESET_WARM,$/;"	e	enum:__anon10
ATH9K_RSSI_BAD	ath9k/hw.h	70;"	d
ATH9K_RXDESC_INTREQ	ath9k/mac.h	272;"	d
ATH9K_RXERR_CORRUPT_DESC	ath9k/mac.h	186;"	d
ATH9K_RXERR_CRC	ath9k/mac.h	180;"	d
ATH9K_RXERR_DECRYPT	ath9k/mac.h	183;"	d
ATH9K_RXERR_FIFO	ath9k/mac.h	182;"	d
ATH9K_RXERR_KEYMISS	ath9k/mac.h	185;"	d
ATH9K_RXERR_MIC	ath9k/mac.h	184;"	d
ATH9K_RXERR_PHY	ath9k/mac.h	181;"	d
ATH9K_RXKEYIX_INVALID	ath9k/mac.h	196;"	d
ATH9K_RX_2040	ath9k/mac.h	191;"	d
ATH9K_RX_DECRYPT_BUSY	ath9k/mac.h	194;"	d
ATH9K_RX_DELIM_CRC_POST	ath9k/mac.h	193;"	d
ATH9K_RX_DELIM_CRC_PRE	ath9k/mac.h	192;"	d
ATH9K_RX_FILTER_4ADDRESS	ath9k/mac.h	/^	ATH9K_RX_FILTER_4ADDRESS = 0x00100000,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_BCAST	ath9k/mac.h	/^	ATH9K_RX_FILTER_BCAST = 0x00000004,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_BEACON	ath9k/mac.h	/^	ATH9K_RX_FILTER_BEACON = 0x00000010,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_COMP_BA	ath9k/mac.h	/^	ATH9K_RX_FILTER_COMP_BA = 0x00000800,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_COMP_BAR	ath9k/mac.h	/^	ATH9K_RX_FILTER_COMP_BAR = 0x00000400,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_CONTROL	ath9k/mac.h	/^	ATH9K_RX_FILTER_CONTROL = 0x00000008,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_CONTROL_WRAPPER	ath9k/mac.h	/^	ATH9K_RX_FILTER_CONTROL_WRAPPER = 0x00080000,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_MCAST	ath9k/mac.h	/^	ATH9K_RX_FILTER_MCAST = 0x00000002,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_MCAST_BCAST_ALL	ath9k/mac.h	/^	ATH9K_RX_FILTER_MCAST_BCAST_ALL = 0x00008000,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_MYBEACON	ath9k/mac.h	/^	ATH9K_RX_FILTER_MYBEACON = 0x00000200,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_PHYERR	ath9k/mac.h	/^	ATH9K_RX_FILTER_PHYERR = 0x00000100,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_PHYRADAR	ath9k/mac.h	/^	ATH9K_RX_FILTER_PHYRADAR = 0x00002000,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_PROBEREQ	ath9k/mac.h	/^	ATH9K_RX_FILTER_PROBEREQ = 0x00000080,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_PROM	ath9k/mac.h	/^	ATH9K_RX_FILTER_PROM = 0x00000020,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_PSPOLL	ath9k/mac.h	/^	ATH9K_RX_FILTER_PSPOLL = 0x00004000,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_UCAST	ath9k/mac.h	/^	ATH9K_RX_FILTER_UCAST = 0x00000001,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_FILTER_UNCOMP_BA_BAR	ath9k/mac.h	/^	ATH9K_RX_FILTER_UNCOMP_BA_BAR = 0x00001000,$/;"	e	enum:ath9k_rx_filter
ATH9K_RX_GI	ath9k/mac.h	190;"	d
ATH9K_RX_MORE	ath9k/mac.h	188;"	d
ATH9K_RX_MORE_AGGR	ath9k/mac.h	189;"	d
ATH9K_RX_QUEUE_HP	ath9k/hw.h	/^	ATH9K_RX_QUEUE_HP,$/;"	e	enum:ath9k_rx_qtype
ATH9K_RX_QUEUE_LP	ath9k/hw.h	/^	ATH9K_RX_QUEUE_LP,$/;"	e	enum:ath9k_rx_qtype
ATH9K_RX_QUEUE_MAX	ath9k/hw.h	/^	ATH9K_RX_QUEUE_MAX,$/;"	e	enum:ath9k_rx_qtype
ATH9K_SIG_FIRSTEP_SETTING_MAX	ath9k/ani.h	61;"	d
ATH9K_SIG_FIRSTEP_SETTING_MIN	ath9k/ani.h	60;"	d
ATH9K_SIG_SPUR_IMM_SETTING_MAX	ath9k/ani.h	63;"	d
ATH9K_SIG_SPUR_IMM_SETTING_MIN	ath9k/ani.h	62;"	d
ATH9K_SLOT_TIME_20	ath9k/mac.h	70;"	d
ATH9K_SLOT_TIME_6	ath9k/mac.h	68;"	d
ATH9K_SLOT_TIME_9	ath9k/mac.h	69;"	d
ATH9K_SSTATS_LEN	ath9k/debug.c	1928;"	d	file:
ATH9K_TIME_QUANTUM	ath9k/mac.c	173;"	d	file:
ATH9K_TIME_QUANTUM	ath9k/mac.c	192;"	d	file:
ATH9K_TSFOOR_THRESHOLD	ath9k/hw.h	479;"	d
ATH9K_TXDESC_CLRDMASK	ath9k/mac.h	267;"	d
ATH9K_TXDESC_CTSENA	ath9k/mac.h	245;"	d
ATH9K_TXDESC_EXT_AND_CTL	ath9k/mac.h	262;"	d
ATH9K_TXDESC_EXT_ONLY	ath9k/mac.h	261;"	d
ATH9K_TXDESC_FRAG_IS_ON	ath9k/mac.h	264;"	d
ATH9K_TXDESC_INTREQ	ath9k/mac.h	259;"	d
ATH9K_TXDESC_LDPC	ath9k/mac.h	266;"	d
ATH9K_TXDESC_LOWRXCHAIN	ath9k/mac.h	265;"	d
ATH9K_TXDESC_NOACK	ath9k/mac.h	243;"	d
ATH9K_TXDESC_PAPRD	ath9k/mac.h	269;"	d
ATH9K_TXDESC_PAPRD_S	ath9k/mac.h	270;"	d
ATH9K_TXDESC_RTSENA	ath9k/mac.h	244;"	d
ATH9K_TXDESC_VEOL	ath9k/mac.h	260;"	d
ATH9K_TXDESC_VMF	ath9k/mac.h	263;"	d
ATH9K_TXERR_FIFO	ath9k/mac.h	74;"	d
ATH9K_TXERR_FILT	ath9k/mac.h	73;"	d
ATH9K_TXERR_MASK	ath9k/mac.h	79;"	d
ATH9K_TXERR_TIMER_EXPIRED	ath9k/mac.h	76;"	d
ATH9K_TXERR_XRETRY	ath9k/mac.h	72;"	d
ATH9K_TXERR_XTXOP	ath9k/mac.h	75;"	d
ATH9K_TXKEYIX_INVALID	ath9k/mac.h	197;"	d
ATH9K_TXQ_USEDEFAULT	ath9k/mac.h	598;"	d
ATH9K_TXQ_USE_LOCKOUT_BKOFF_DIS	ath9k/mac.h	599;"	d
ATH9K_TX_ACKED	ath9k/mac.h	77;"	d
ATH9K_TX_BA	ath9k/mac.h	83;"	d
ATH9K_TX_DATA_UNDERRUN	ath9k/mac.h	86;"	d
ATH9K_TX_DELIM_UNDERRUN	ath9k/mac.h	87;"	d
ATH9K_TX_DESC_CFG_ERR	ath9k/mac.h	85;"	d
ATH9K_TX_FLUSH	ath9k/mac.h	78;"	d
ATH9K_TX_PWRMGMT	ath9k/mac.h	84;"	d
ATH9K_TX_QUEUE_BEACON	ath9k/mac.h	/^	ATH9K_TX_QUEUE_BEACON,$/;"	e	enum:ath9k_tx_queue
ATH9K_TX_QUEUE_CAB	ath9k/mac.h	/^	ATH9K_TX_QUEUE_CAB,$/;"	e	enum:ath9k_tx_queue
ATH9K_TX_QUEUE_DATA	ath9k/mac.h	/^	ATH9K_TX_QUEUE_DATA,$/;"	e	enum:ath9k_tx_queue
ATH9K_TX_QUEUE_INACTIVE	ath9k/mac.h	/^	ATH9K_TX_QUEUE_INACTIVE = 0,$/;"	e	enum:ath9k_tx_queue
ATH9K_TX_QUEUE_PSPOLL	ath9k/mac.h	/^	ATH9K_TX_QUEUE_PSPOLL$/;"	e	enum:ath9k_tx_queue
ATH9K_TX_QUEUE_UAPSD	ath9k/mac.h	/^	ATH9K_TX_QUEUE_UAPSD,$/;"	e	enum:ath9k_tx_queue
ATH9K_TX_STOP_DMA_TIMEOUT	ath9k/mac.c	172;"	d	file:
ATH9K_TX_STOP_DMA_TIMEOUT	ath9k/mac.c	191;"	d	file:
ATH9K_TX_SW_FILTERED	ath9k/mac.h	88;"	d
ATH9K_WME_UPSD	ath9k/mac.h	585;"	d
ATHEROS_VENDOR_ID	ath9k/hw.h	35;"	d
ATH_AGGR_BAW_CLOSED	ath9k/ath9k.h	/^	ATH_AGGR_BAW_CLOSED,$/;"	e	enum:ATH_AGGR_STATUS
ATH_AGGR_DELIM_SZ	ath9k/ath9k.h	130;"	d
ATH_AGGR_DONE	ath9k/ath9k.h	/^	ATH_AGGR_DONE,$/;"	e	enum:ATH_AGGR_STATUS
ATH_AGGR_ENCRYPTDELIM	ath9k/ath9k.h	133;"	d
ATH_AGGR_GET_NDELIM	ath9k/ath9k.h	160;"	d
ATH_AGGR_LIMITED	ath9k/ath9k.h	/^	ATH_AGGR_LIMITED,$/;"	e	enum:ATH_AGGR_STATUS
ATH_AGGR_MINPLEN	ath9k/ath9k.h	131;"	d
ATH_AGGR_MIN_QDEPTH	ath9k/ath9k.h	135;"	d
ATH_AGGR_STATUS	ath9k/ath9k.h	/^enum ATH_AGGR_STATUS {$/;"	g
ATH_AHB	ath.h	/^	ATH_AHB,$/;"	e	enum:ath_bus_type
ATH_AMPDU_LIMIT_MAX	ath9k/hw.h	66;"	d
ATH_AMPDU_SUBFRAME_DEFAULT	ath9k/ath9k.h	136;"	d
ATH_ANI_MAX_SKIP_COUNT	ath9k/ath9k.h	432;"	d
ATH_ANI_POLLINTERVAL	ath9k/htc.h	37;"	d
ATH_ANI_POLLINTERVAL_NEW	ath9k/ath9k.h	428;"	d
ATH_ANI_POLLINTERVAL_OLD	ath9k/ath9k.h	427;"	d
ATH_ANT_DIV_COMB_ALT_ANT_RATIO	ath9k/ath9k.h	575;"	d
ATH_ANT_DIV_COMB_ALT_ANT_RATIO2	ath9k/ath9k.h	576;"	d
ATH_ANT_DIV_COMB_INIT_COUNT	ath9k/ath9k.h	573;"	d
ATH_ANT_DIV_COMB_LNA1	ath9k/ath9k.h	/^	ATH_ANT_DIV_COMB_LNA1,$/;"	e	enum:ath9k_ant_div_comb_lna_conf
ATH_ANT_DIV_COMB_LNA1_DELTA_HI	ath9k/ath9k.h	579;"	d
ATH_ANT_DIV_COMB_LNA1_DELTA_LOW	ath9k/ath9k.h	581;"	d
ATH_ANT_DIV_COMB_LNA1_DELTA_MID	ath9k/ath9k.h	580;"	d
ATH_ANT_DIV_COMB_LNA1_LNA2_SWITCH_DELTA	ath9k/ath9k.h	578;"	d
ATH_ANT_DIV_COMB_LNA1_MINUS_LNA2	ath9k/ath9k.h	/^	ATH_ANT_DIV_COMB_LNA1_MINUS_LNA2,$/;"	e	enum:ath9k_ant_div_comb_lna_conf
ATH_ANT_DIV_COMB_LNA1_PLUS_LNA2	ath9k/ath9k.h	/^	ATH_ANT_DIV_COMB_LNA1_PLUS_LNA2,$/;"	e	enum:ath9k_ant_div_comb_lna_conf
ATH_ANT_DIV_COMB_LNA2	ath9k/ath9k.h	/^	ATH_ANT_DIV_COMB_LNA2,$/;"	e	enum:ath9k_ant_div_comb_lna_conf
ATH_ANT_DIV_COMB_MAX_COUNT	ath9k/ath9k.h	574;"	d
ATH_ANT_DIV_COMB_MAX_PKTCOUNT	ath9k/ath9k.h	572;"	d
ATH_ANT_DIV_COMB_SHORT_SCAN_INTR	ath9k/ath9k.h	570;"	d
ATH_ANT_DIV_COMB_SHORT_SCAN_PKTCOUNT	ath9k/ath9k.h	571;"	d
ATH_ANT_RX_CURRENT_SHIFT	ath9k/ath9k.h	566;"	d
ATH_ANT_RX_MAIN_SHIFT	ath9k/ath9k.h	567;"	d
ATH_ANT_RX_MASK	ath9k/ath9k.h	568;"	d
ATH_AN_2_TID	ath9k/ath9k.h	167;"	d
ATH_AP_SHORT_CALINTERVAL	ath9k/ath9k.h	426;"	d
ATH_AP_SHORT_CALINTERVAL	ath9k/htc.h	36;"	d
ATH_BA_INDEX	ath9k/ath9k.h	154;"	d
ATH_BA_INDEX2SEQ	ath9k/ath9k.h	157;"	d
ATH_BA_ISSET	ath9k/ath9k.h	150;"	d
ATH_BCBUF	ath5k/ath5k.h	1250;"	d
ATH_BCBUF	ath9k/ath9k.h	375;"	d
ATH_BTACTIVE_GPIO_9280	ath9k/btcoex.h	23;"	d
ATH_BTACTIVE_GPIO_9300	ath9k/btcoex.h	27;"	d
ATH_BTCOEX_BMISS_THRESH	ath9k/btcoex.h	33;"	d
ATH_BTCOEX_BTSCAN_DUTY_CYCLE	ath9k/btcoex.h	32;"	d
ATH_BTCOEX_CFG_2WIRE	ath9k/btcoex.h	/^	ATH_BTCOEX_CFG_2WIRE,$/;"	e	enum:ath_btcoex_scheme
ATH_BTCOEX_CFG_3WIRE	ath9k/btcoex.h	/^	ATH_BTCOEX_CFG_3WIRE,$/;"	e	enum:ath_btcoex_scheme
ATH_BTCOEX_CFG_NONE	ath9k/btcoex.h	/^	ATH_BTCOEX_CFG_NONE,$/;"	e	enum:ath_btcoex_scheme
ATH_BTCOEX_DEF_BT_PERIOD	ath9k/btcoex.h	30;"	d
ATH_BTCOEX_DEF_DUTY_CYCLE	ath9k/btcoex.h	31;"	d
ATH_BTCOEX_HT20_MAX_TXPOWER	ath9k/btcoex.h	42;"	d
ATH_BTCOEX_HT40_MAX_TXPOWER	ath9k/btcoex.h	43;"	d
ATH_BTCOEX_RX_WAIT_TIME	ath9k/btcoex.h	39;"	d
ATH_BTCOEX_STOMP_ALL	ath9k/btcoex.h	/^	ATH_BTCOEX_STOMP_ALL,$/;"	e	enum:ath_stomp_type
ATH_BTCOEX_STOMP_AUDIO	ath9k/btcoex.h	/^	ATH_BTCOEX_STOMP_AUDIO,$/;"	e	enum:ath_stomp_type
ATH_BTCOEX_STOMP_FTP_THRESH	ath9k/btcoex.h	40;"	d
ATH_BTCOEX_STOMP_LOW	ath9k/btcoex.h	/^	ATH_BTCOEX_STOMP_LOW,$/;"	e	enum:ath_stomp_type
ATH_BTCOEX_STOMP_LOW_FTP	ath9k/btcoex.h	/^	ATH_BTCOEX_STOMP_LOW_FTP,$/;"	e	enum:ath_stomp_type
ATH_BTCOEX_STOMP_MAX	ath9k/btcoex.h	/^	ATH_BTCOEX_STOMP_MAX$/;"	e	enum:ath_stomp_type
ATH_BTCOEX_STOMP_NONE	ath9k/btcoex.h	/^	ATH_BTCOEX_STOMP_NONE,$/;"	e	enum:ath_stomp_type
ATH_BTPRIORITY_GPIO_9285	ath9k/btcoex.h	24;"	d
ATH_BTPRIORITY_GPIO_9300	ath9k/btcoex.h	28;"	d
ATH_BT_CNT_SCAN_THRESHOLD	ath9k/btcoex.h	37;"	d
ATH_BT_CNT_THRESHOLD	ath9k/btcoex.h	36;"	d
ATH_BT_COEX_MODE_DISABLED	ath9k/btcoex.c	/^	ATH_BT_COEX_MODE_DISABLED,      \/* coexistence disabled *\/$/;"	e	enum:ath_bt_mode	file:
ATH_BT_COEX_MODE_LEGACY	ath9k/btcoex.c	/^	ATH_BT_COEX_MODE_LEGACY,        \/* legacy rx_clear mode *\/$/;"	e	enum:ath_bt_mode	file:
ATH_BT_COEX_MODE_SLOTTED	ath9k/btcoex.c	/^	ATH_BT_COEX_MODE_SLOTTED,       \/* slotted mode *\/$/;"	e	enum:ath_bt_mode	file:
ATH_BT_COEX_MODE_UNSLOTTED	ath9k/btcoex.c	/^	ATH_BT_COEX_MODE_UNSLOTTED,     \/* untimed\/unslotted mode *\/$/;"	e	enum:ath_bt_mode	file:
ATH_BT_PRIORITY_TIME_THRESHOLD	ath9k/btcoex.h	35;"	d
ATH_CABQ_READY_TIME	ath9k/ath9k.h	629;"	d
ATH_CHAN_MAX	ath5k/ath5k.h	1243;"	d
ATH_CHAN_MAX	ath5k/ath5k.h	1245;"	d
ATH_CHAN_MAX	ath9k/ath9k.h	631;"	d
ATH_CIPHER_AES_CCM	ath.h	/^	ATH_CIPHER_AES_CCM = 2,$/;"	e	enum:ath_cipher
ATH_CIPHER_AES_OCB	ath.h	/^	ATH_CIPHER_AES_OCB = 1,$/;"	e	enum:ath_cipher
ATH_CIPHER_CKIP	ath.h	/^	ATH_CIPHER_CKIP = 3,$/;"	e	enum:ath_cipher
ATH_CIPHER_CLR	ath.h	/^	ATH_CIPHER_CLR = 5,$/;"	e	enum:ath_cipher
ATH_CIPHER_MIC	ath.h	/^	ATH_CIPHER_MIC = 127$/;"	e	enum:ath_cipher
ATH_CIPHER_TKIP	ath.h	/^	ATH_CIPHER_TKIP = 4,$/;"	e	enum:ath_cipher
ATH_CIPHER_WEP	ath.h	/^	ATH_CIPHER_WEP = 0,$/;"	e	enum:ath_cipher
ATH_CRYPT_CAP_CIPHER_AESCCM	ath.h	/^	ATH_CRYPT_CAP_CIPHER_AESCCM		= BIT(0),$/;"	e	enum:ath_crypt_caps
ATH_CRYPT_CAP_MIC_COMBINED	ath.h	/^	ATH_CRYPT_CAP_MIC_COMBINED		= BIT(1),$/;"	e	enum:ath_crypt_caps
ATH_DBG_ANI	ath.h	/^	ATH_DBG_ANI		= 0x00000040,$/;"	e	enum:ATH_DEBUG
ATH_DBG_ANY	ath.h	/^	ATH_DBG_ANY		= 0xffffffff$/;"	e	enum:ATH_DEBUG
ATH_DBG_BEACON	ath.h	/^	ATH_DBG_BEACON		= 0x00000100,$/;"	e	enum:ATH_DEBUG
ATH_DBG_BSTUCK	ath.h	/^	ATH_DBG_BSTUCK		= 0x00008000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_BTCOEX	ath.h	/^	ATH_DBG_BTCOEX		= 0x00002000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_CALIBRATE	ath.h	/^	ATH_DBG_CALIBRATE	= 0x00000008,$/;"	e	enum:ATH_DEBUG
ATH_DBG_CONFIG	ath.h	/^	ATH_DBG_CONFIG		= 0x00000200,$/;"	e	enum:ATH_DEBUG
ATH_DBG_DEFAULT	ath.h	252;"	d
ATH_DBG_DFS	ath.h	/^	ATH_DBG_DFS		= 0x00020000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_EEPROM	ath.h	/^	ATH_DBG_EEPROM		= 0x00000004,$/;"	e	enum:ATH_DEBUG
ATH_DBG_FATAL	ath.h	/^	ATH_DBG_FATAL		= 0x00000400,$/;"	e	enum:ATH_DEBUG
ATH_DBG_HWTIMER	ath.h	/^	ATH_DBG_HWTIMER		= 0x00001000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_INTERRUPT	ath.h	/^	ATH_DBG_INTERRUPT	= 0x00000010,$/;"	e	enum:ATH_DEBUG
ATH_DBG_MAX_SAMPLES	ath9k/debug.h	254;"	d
ATH_DBG_MCI	ath.h	/^	ATH_DBG_MCI		= 0x00010000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_PS	ath.h	/^	ATH_DBG_PS		= 0x00000800,$/;"	e	enum:ATH_DEBUG
ATH_DBG_QUEUE	ath.h	/^	ATH_DBG_QUEUE		= 0x00000002,$/;"	e	enum:ATH_DEBUG
ATH_DBG_REGULATORY	ath.h	/^	ATH_DBG_REGULATORY	= 0x00000020,$/;"	e	enum:ATH_DEBUG
ATH_DBG_RESET	ath.h	/^	ATH_DBG_RESET		= 0x00000001,$/;"	e	enum:ATH_DEBUG
ATH_DBG_WARN	ath.h	262;"	d
ATH_DBG_WARN	ath.h	275;"	d
ATH_DBG_WARN_ON_ONCE	ath.h	263;"	d
ATH_DBG_WARN_ON_ONCE	ath.h	276;"	d
ATH_DBG_WMI	ath.h	/^	ATH_DBG_WMI		= 0x00004000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_WOW	ath.h	/^	ATH_DBG_WOW		= 0x00040000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_XMIT	ath.h	/^	ATH_DBG_XMIT		= 0x00000080,$/;"	e	enum:ATH_DEBUG
ATH_DEBUG	ath.h	/^enum ATH_DEBUG {$/;"	g
ATH_DEFAULT_BINTVAL	ath9k/ath9k.h	376;"	d
ATH_DEFAULT_BMISS_LIMIT	ath9k/ath9k.h	377;"	d
ATH_DEFAULT_BMISS_LIMIT	ath9k/htc.h	41;"	d
ATH_DEFAULT_NOISE_FLOOR	ath9k/hw.h	68;"	d
ATH_DESC_4KB_BOUND_CHECK	ath9k/ath9k.h	101;"	d
ATH_DESC_4KB_BOUND_NUM_SKIPPED	ath9k/ath9k.h	102;"	d
ATH_DUMP_BTCOEX	ath9k/ath9k.h	456;"	d
ATH_EP_MUL	ath9k/common.h	34;"	d
ATH_EP_RND	ath9k/common.h	42;"	d
ATH_FFT_SAMPLE_HT20	ath9k/ath9k.h	/^	ATH_FFT_SAMPLE_HT20 = 1,$/;"	e	enum:ath_fft_sample_type
ATH_H	ath.h	18;"	d
ATH_HTC_BTCOEX_PRODUCT_ID	ath9k/htc_drv_gpio.c	23;"	d	file:
ATH_HTC_RATE_MAX	ath9k/htc.h	139;"	d
ATH_HW_INITIALIZED	ath.h	/^	ATH_HW_INITIALIZED,$/;"	e	enum:ath_device_state
ATH_HW_UNAVAILABLE	ath.h	/^	ATH_HW_UNAVAILABLE,$/;"	e	enum:ath_device_state
ATH_INI_CORE	ath9k/hw.h	/^	ATH_INI_CORE,$/;"	e	enum:ath_ini_subsys
ATH_INI_NUM_SPLIT	ath9k/hw.h	/^	ATH_INI_NUM_SPLIT,$/;"	e	enum:ath_ini_subsys
ATH_INI_POST	ath9k/hw.h	/^	ATH_INI_POST,$/;"	e	enum:ath_ini_subsys
ATH_INI_PRE	ath9k/hw.h	/^	ATH_INI_PRE = 0,$/;"	e	enum:ath_ini_subsys
ATH_KEYMAX	ath.h	33;"	d
ATH_LED	ath5k/led.c	51;"	d	file:
ATH_LED_PIN_7010	ath9k/htc.h	376;"	d
ATH_LED_PIN_9271	ath9k/htc.h	375;"	d
ATH_LED_PIN_9287	ath9k/ath9k.h	540;"	d
ATH_LED_PIN_9287	ath9k/htc.h	374;"	d
ATH_LED_PIN_9300	ath9k/ath9k.h	541;"	d
ATH_LED_PIN_9462	ath9k/ath9k.h	543;"	d
ATH_LED_PIN_9485	ath9k/ath9k.h	542;"	d
ATH_LED_PIN_DEF	ath9k/ath9k.h	539;"	d
ATH_LED_PIN_DEF	ath9k/htc.h	373;"	d
ATH_LONG_CALINTERVAL	ath9k/ath9k.h	430;"	d
ATH_LONG_CALINTERVAL	ath9k/htc.h	38;"	d
ATH_LONG_CALINTERVAL_INT	ath9k/ath9k.h	429;"	d
ATH_LPF_RSSI	ath9k/common.h	36;"	d
ATH_MAX_GEN_TIMER	ath9k/hw.h	516;"	d
ATH_MAX_QDEPTH	ath9k/ath9k.h	121;"	d
ATH_MAX_SW_RETRIES	ath9k/ath9k.h	630;"	d
ATH_MCI_BDR_DUTY_CYCLE	ath9k/mci.h	26;"	d
ATH_MCI_CONCUR_TX_SWITCH	ath9k/mci.h	38;"	d
ATH_MCI_CONFIG_AGGR_THRESH	ath9k/ar9003_mci.h	89;"	d
ATH_MCI_CONFIG_AGGR_THRESH_S	ath9k/ar9003_mci.h	90;"	d
ATH_MCI_CONFIG_CLK_DIV	ath9k/ar9003_mci.h	92;"	d
ATH_MCI_CONFIG_CLK_DIV_S	ath9k/ar9003_mci.h	93;"	d
ATH_MCI_CONFIG_CONCUR_TX	ath9k/ar9003_mci.h	82;"	d
ATH_MCI_CONFIG_DISABLE_AGGR_THRESH	ath9k/ar9003_mci.h	91;"	d
ATH_MCI_CONFIG_DISABLE_FTP_STOMP	ath9k/ar9003_mci.h	88;"	d
ATH_MCI_CONFIG_DISABLE_MCI	ath9k/ar9003_mci.h	96;"	d
ATH_MCI_CONFIG_DISABLE_MCI_CAL	ath9k/ar9003_mci.h	86;"	d
ATH_MCI_CONFIG_DISABLE_OSLA	ath9k/ar9003_mci.h	87;"	d
ATH_MCI_CONFIG_DISABLE_TUNING	ath9k/ar9003_mci.h	94;"	d
ATH_MCI_CONFIG_MCI_OBS_BT	ath9k/ar9003_mci.h	85;"	d
ATH_MCI_CONFIG_MCI_OBS_GPIO	ath9k/ar9003_mci.h	101;"	d
ATH_MCI_CONFIG_MCI_OBS_MASK	ath9k/ar9003_mci.h	98;"	d
ATH_MCI_CONFIG_MCI_OBS_MCI	ath9k/ar9003_mci.h	83;"	d
ATH_MCI_CONFIG_MCI_OBS_TXRX	ath9k/ar9003_mci.h	84;"	d
ATH_MCI_CONFIG_MCI_WEIGHT_DBG	ath9k/ar9003_mci.h	95;"	d
ATH_MCI_DEF_AGGR_LIMIT	ath9k/mci.h	29;"	d
ATH_MCI_DEF_BT_PERIOD	ath9k/mci.h	25;"	d
ATH_MCI_GPM_BUF_SIZE	ath9k/mci.h	24;"	d
ATH_MCI_GPM_MAX_ENTRY	ath9k/mci.h	23;"	d
ATH_MCI_HI_PRIO	ath9k/mci.h	36;"	d
ATH_MCI_INQUIRY_PRIO	ath9k/mci.h	35;"	d
ATH_MCI_MAX_ACL_PROFILE	ath9k/mci.h	30;"	d
ATH_MCI_MAX_DUTY_CYCLE	ath9k/mci.h	27;"	d
ATH_MCI_MAX_PROFILE	ath9k/mci.h	32;"	d
ATH_MCI_MAX_SCO_PROFILE	ath9k/mci.h	31;"	d
ATH_MCI_NUM_BT_CHANNELS	ath9k/mci.h	37;"	d
ATH_MCI_SCHED_BUF_SIZE	ath9k/mci.h	22;"	d
ATH_OUI_TYPE	ath6kl/wmi.h	717;"	d
ATH_PAPRD_TIMEOUT	ath9k/ath9k.h	434;"	d
ATH_PCI	ath.h	/^	ATH_PCI,$/;"	e	enum:ath_bus_type
ATH_PIN	ath5k/led.c	52;"	d	file:
ATH_PLL_WORK_INTERVAL	ath9k/ath9k.h	435;"	d
ATH_POLARITY	ath5k/led.c	53;"	d	file:
ATH_RATE_DUMMY_MARKER	ath9k/ath9k.h	634;"	d
ATH_RATE_MAX	ath9k/rc.h	26;"	d
ATH_REGCLASSIDS_MAX	ath9k/ath9k.h	628;"	d
ATH_REGISTERS_H	reg.h	18;"	d
ATH_RESTART_CALINTERVAL	ath9k/ath9k.h	431;"	d
ATH_RESTART_CALINTERVAL	ath9k/htc.h	39;"	d
ATH_RSSI_DUMMY_MARKER	ath9k/common.h	30;"	d
ATH_RSSI_EP_MULTIPLIER	ath9k/common.h	33;"	d
ATH_RSSI_IN	ath9k/common.h	35;"	d
ATH_RSSI_LPF	ath9k/common.h	38;"	d
ATH_RSSI_LPF_LEN	ath9k/common.h	31;"	d
ATH_RXBUF	ath5k/ath5k.h	1248;"	d
ATH_RXBUF	ath9k/ath9k.h	118;"	d
ATH_SAMP_DBG	ath9k/debug.c	1492;"	d	file:
ATH_SAMP_DBG	ath9k/debug.c	1532;"	d	file:
ATH_SAMP_DBG	ath9k/debug.c	1537;"	d	file:
ATH_SAMP_DBG	ath9k/debug.c	1752;"	d	file:
ATH_SDEVICE	ath5k/led.c	47;"	d	file:
ATH_STAT_INVALID	ath5k/ath5k.h	1281;"	d
ATH_STAT_LEDSOFT	ath5k/ath5k.h	1283;"	d
ATH_STAT_PROMISC	ath5k/ath5k.h	1282;"	d
ATH_STAT_STARTED	ath5k/ath5k.h	1284;"	d
ATH_STA_SHORT_CALINTERVAL	ath9k/ath9k.h	425;"	d
ATH_STA_SHORT_CALINTERVAL	ath9k/htc.h	35;"	d
ATH_SW_VER_BUILD	ar5523/ar5523_hw.h	119;"	d
ATH_SW_VER_MAJOR	ar5523/ar5523_hw.h	116;"	d
ATH_SW_VER_MINOR	ar5523/ar5523_hw.h	117;"	d
ATH_SW_VER_PATCH	ar5523/ar5523_hw.h	118;"	d
ATH_TID_MAX_BUFS	ath9k/common.h	28;"	d
ATH_TXBUF	ath5k/ath5k.h	1249;"	d
ATH_TXBUF	ath9k/ath9k.h	119;"	d
ATH_TXBUF_RESERVE	ath9k/ath9k.h	120;"	d
ATH_TXBUF_RESET	ath9k/ath9k.h	74;"	d
ATH_TXFIFO_DEPTH	ath9k/ath9k.h	179;"	d
ATH_TXMAXTRY	ath9k/ath9k.h	122;"	d
ATH_TXPOWER_MAX	ath9k/ath9k.h	633;"	d
ATH_TXQ_AC_BE	ath9k/hw.h	/^	ATH_TXQ_AC_BE = 0,$/;"	e	enum:ath_hw_txq_subtype
ATH_TXQ_AC_BK	ath9k/hw.h	/^	ATH_TXQ_AC_BK = 1,$/;"	e	enum:ath_hw_txq_subtype
ATH_TXQ_AC_VI	ath9k/hw.h	/^	ATH_TXQ_AC_VI = 2,$/;"	e	enum:ath_hw_txq_subtype
ATH_TXQ_AC_VO	ath9k/hw.h	/^	ATH_TXQ_AC_VO = 3,$/;"	e	enum:ath_hw_txq_subtype
ATH_TXQ_SETUP	ath9k/ath9k.h	63;"	d
ATH_TXSTATUS_RING_SIZE	ath9k/ath9k.h	97;"	d
ATH_TX_COMPLETE_POLL_INT	ath9k/ath9k.h	171;"	d
ATH_TX_ERROR	ath9k/ath9k.h	280;"	d
ATH_USB	ath.h	/^	ATH_USB,$/;"	e	enum:ath_bus_type
ATH_USB_RX_STREAM_MODE_TAG	ath9k/hif_usb.h	32;"	d
ATH_USB_TX_STREAM_MODE_TAG	ath9k/hif_usb.h	33;"	d
ATH_WLANACTIVE_GPIO_9280	ath9k/btcoex.h	22;"	d
ATH_WLANACTIVE_GPIO_9300	ath9k/btcoex.h	26;"	d
AUTH_FAILED	ath6kl/wmi.h	/^	AUTH_FAILED = 0x05,$/;"	e	enum:wmi_disconnect_reason
AWDATA	ath9k/debug.c	1947;"	d	file:
AWDATA_RX	ath9k/debug.c	1955;"	d	file:
A_BAND_24GHZ	ath6kl/wmi.h	49;"	d
A_BAND_5GHZ	ath6kl/wmi.h	50;"	d
Ar5416RateSize	ath9k/eeprom.h	/^	Ar5416RateSize$/;"	e	enum:ar5416_rates
BASE_ACTIVATE_DELAY	ath9k/hw.h	147;"	d
BAW_WITHIN	ath9k/ath9k.h	164;"	d
BAW_WITHIN	carl9170/carl9170.h	97;"	d
BEACON_FTYPE	ath6kl/wmi.h	/^	BEACON_FTYPE = 0x1,$/;"	e	enum:wmi_bi_ftype
BEACON_RSSI	ath9k/ani.h	24;"	d
BEACON_TIMEOUT_VAL	ath9k/hw.h	169;"	d
BIDIR_TRAFFIC	ath6kl/wmi.h	/^	BIDIR_TRAFFIC = 2,$/;"	e	enum:dir_type
BITS_PER_BYTE	ath9k/xmit.c	21;"	d	file:
BIT_DMA_EP_MISC_ICR_FW_INT	wil6210/wil6210.h	100;"	d
BIT_DMA_EP_MISC_ICR_RX_HTRSH	wil6210/wil6210.h	98;"	d
BIT_DMA_EP_MISC_ICR_TX_NO_ACT	wil6210/wil6210.h	99;"	d
BIT_DMA_EP_RX_ICR_RX_DONE	wil6210/wil6210.h	96;"	d
BIT_DMA_EP_TX_ICR_TX_DONE	wil6210/wil6210.h	93;"	d
BIT_DMA_EP_TX_ICR_TX_DONE_N	wil6210/wil6210.h	94;"	d
BIT_DMA_ITR_CNT_CRL_CLR	wil6210/wil6210.h	109;"	d
BIT_DMA_ITR_CNT_CRL_EN	wil6210/wil6210.h	106;"	d
BIT_DMA_ITR_CNT_CRL_EXT_TICK	wil6210/wil6210.h	107;"	d
BIT_DMA_ITR_CNT_CRL_FOREVER	wil6210/wil6210.h	108;"	d
BIT_DMA_ITR_CNT_CRL_REACH_TRSH	wil6210/wil6210.h	110;"	d
BIT_DMA_PSEUDO_CAUSE_MISC	wil6210/wil6210.h	90;"	d
BIT_DMA_PSEUDO_CAUSE_RX	wil6210/wil6210.h	88;"	d
BIT_DMA_PSEUDO_CAUSE_TX	wil6210/wil6210.h	89;"	d
BIT_USER_USER_ICR_SW_INT_2	wil6210/wil6210.h	76;"	d
BMI_COMMUNICATION_TIMEOUT	ath6kl/bmi.h	217;"	d
BMI_DONE	ath6kl/bmi.h	52;"	d
BMI_EXECUTE	ath6kl/bmi.h	82;"	d
BMI_GET_TARGET_ID	ath6kl/bmi.h	123;"	d
BMI_GET_TARGET_INFO	ath6kl/bmi.h	124;"	d
BMI_H	ath6kl/bmi.h	19;"	d
BMI_LZ_DATA	ath6kl/bmi.h	201;"	d
BMI_LZ_STREAM_START	ath6kl/bmi.h	187;"	d
BMI_NO_COMMAND	ath6kl/bmi.h	50;"	d
BMI_READ_MEMORY	ath6kl/bmi.h	60;"	d
BMI_READ_SOC_REGISTER	ath6kl/bmi.h	102;"	d
BMI_ROMPATCH_ACTIVATE	ath6kl/bmi.h	164;"	d
BMI_ROMPATCH_DEACTIVATE	ath6kl/bmi.h	175;"	d
BMI_ROMPATCH_INSTALL	ath6kl/bmi.h	139;"	d
BMI_ROMPATCH_UNINSTALL	ath6kl/bmi.h	153;"	d
BMI_SET_APP_START	ath6kl/bmi.h	93;"	d
BMI_WRITE_MEMORY	ath6kl/bmi.h	71;"	d
BMI_WRITE_SOC_REGISTER	ath6kl/bmi.h	112;"	d
BM_STR_OFF	carl9170/debug.c	325;"	d	file:
BSS_DISCONNECTED	ath6kl/wmi.h	/^	BSS_DISCONNECTED = 0x04,$/;"	e	enum:wmi_disconnect_reason
BSTUCK_THRESH	ath9k/ath9k.h	374;"	d
BSTUCK_THRESHOLD	ath9k/htc.h	378;"	d
BTCOEX_H	ath9k/btcoex.h	18;"	d
BT_OP_PRIORITY_DETECTED	ath9k/ath9k.h	/^	BT_OP_PRIORITY_DETECTED,$/;"	e	enum:bt_op_flags
BT_OP_SCAN	ath9k/ath9k.h	/^	BT_OP_SCAN,$/;"	e	enum:bt_op_flags
BUF_AGGR	ath9k/ath9k.h	/^	BUF_AGGR		= BIT(1),$/;"	e	enum:buffer_type
BUF_AMPDU	ath9k/ath9k.h	/^	BUF_AMPDU		= BIT(0),$/;"	e	enum:buffer_type
BUF_HW_OWNED	wil6210/txrx.h	21;"	d
BUF_SW_OWNED	wil6210/txrx.h	20;"	d
BUS_REQUEST_MAX_NUM	ath6kl/hif.h	26;"	d
CAB_STAT_INC	ath9k/htc.h	321;"	d
CAB_STAT_INC	ath9k/htc.h	362;"	d
CAB_TIMEOUT_VAL	ath9k/hw.h	168;"	d
CAC_INDICATION_ADMISSION	ath6kl/wmi.h	/^	CAC_INDICATION_ADMISSION = 0x00,$/;"	e	enum:cac_indication
CAC_INDICATION_ADMISSION_RESP	ath6kl/wmi.h	/^	CAC_INDICATION_ADMISSION_RESP = 0x01,$/;"	e	enum:cac_indication
CAC_INDICATION_DELETE	ath6kl/wmi.h	/^	CAC_INDICATION_DELETE = 0x02,$/;"	e	enum:cac_indication
CAC_INDICATION_NO_RESP	ath6kl/wmi.h	/^	CAC_INDICATION_NO_RESP = 0x03,$/;"	e	enum:cac_indication
CALC_TXRX_PADDED_LEN	ath6kl/htc_mbox.c	26;"	d	file:
CALIB_H	ath9k/calib.h	18;"	d
CAL_DONE	ath9k/calib.h	/^	CAL_DONE$/;"	e	enum:ath9k_cal_state
CAL_INACTIVE	ath9k/calib.h	/^	CAL_INACTIVE,$/;"	e	enum:ath9k_cal_state
CAL_RUNNING	ath9k/calib.h	/^	CAL_RUNNING,$/;"	e	enum:ath9k_cal_state
CAL_WAITING	ath9k/calib.h	/^	CAL_WAITING,$/;"	e	enum:ath9k_cal_state
CAP_ALL	ar5523/ar5523_hw.h	/^	CAP_ALL,			\/* ALL capabilities *\/$/;"	e	enum:__anon63
CAP_ANALOG_2GHz_REVISION	ar5523/ar5523_hw.h	/^	CAP_ANALOG_2GHz_REVISION,$/;"	e	enum:__anon63
CAP_ANALOG_5GHz_REVISION	ar5523/ar5523_hw.h	/^	CAP_ANALOG_5GHz_REVISION,$/;"	e	enum:__anon63
CAP_BURST_SUPPORT	ar5523/ar5523_hw.h	/^	CAP_BURST_SUPPORT,$/;"	e	enum:__anon63
CAP_CHAN_SPREAD_SUPPORT	ar5523/ar5523_hw.h	/^	CAP_CHAN_SPREAD_SUPPORT,$/;"	e	enum:__anon63
CAP_CHAP_TUNING_SUPPORT	ar5523/ar5523_hw.h	/^	CAP_CHAP_TUNING_SUPPORT,$/;"	e	enum:__anon63
CAP_CIPHER_AES_CCM	ar5523/ar5523_hw.h	/^	CAP_CIPHER_AES_CCM,$/;"	e	enum:__anon63
CAP_CIPHER_CKIP	ar5523/ar5523_hw.h	/^	CAP_CIPHER_CKIP,$/;"	e	enum:__anon63
CAP_CIPHER_TKIP	ar5523/ar5523_hw.h	/^	CAP_CIPHER_TKIP,$/;"	e	enum:__anon63
CAP_COMPRESS_SUPPORT	ar5523/ar5523_hw.h	/^	CAP_COMPRESS_SUPPORT,$/;"	e	enum:__anon63
CAP_CONNECTION_ID_MAX	ar5523/ar5523_hw.h	/^	CAP_CONNECTION_ID_MAX,		\/* Should absorb CAP_KEY_CACHE_SIZE *\/$/;"	e	enum:__anon63
CAP_COUNTRY_CODE	ar5523/ar5523_hw.h	/^	CAP_COUNTRY_CODE,$/;"	e	enum:__anon63
CAP_DEBUG_WDCMSG_SUPPORT	ar5523/ar5523_hw.h	/^	CAP_DEBUG_WDCMSG_SUPPORT,$/;"	e	enum:__anon63
CAP_DEVICE_TYPE	ar5523/ar5523_hw.h	/^	CAP_DEVICE_TYPE,$/;"	e	enum:__anon63
CAP_FAST_FRAMES_SUPPORT	ar5523/ar5523_hw.h	/^	CAP_FAST_FRAMES_SUPPORT,$/;"	e	enum:__anon63
CAP_HIGH_2GHZ_CHAN	ar5523/ar5523_hw.h	/^	CAP_HIGH_2GHZ_CHAN,$/;"	e	enum:__anon63
CAP_HIGH_5GHZ_CHAN	ar5523/ar5523_hw.h	/^	CAP_HIGH_5GHZ_CHAN,$/;"	e	enum:__anon63
CAP_LOW_2GHZ_CHAN	ar5523/ar5523_hw.h	/^	CAP_LOW_2GHZ_CHAN,$/;"	e	enum:__anon63
CAP_LOW_5GHZ_CHAN	ar5523/ar5523_hw.h	/^	CAP_LOW_5GHZ_CHAN,$/;"	e	enum:__anon63
CAP_MAC_REVISION	ar5523/ar5523_hw.h	/^	CAP_MAC_REVISION,$/;"	e	enum:__anon63
CAP_MAC_VERSION	ar5523/ar5523_hw.h	/^	CAP_MAC_VERSION,$/;"	e	enum:__anon63
CAP_MIC_AES_CCM	ar5523/ar5523_hw.h	/^	CAP_MIC_AES_CCM,$/;"	e	enum:__anon63
CAP_MIC_CKIP	ar5523/ar5523_hw.h	/^	CAP_MIC_CKIP,$/;"	e	enum:__anon63
CAP_MIC_TKIP	ar5523/ar5523_hw.h	/^	CAP_MIC_TKIP,$/;"	e	enum:__anon63
CAP_MIC_TKIP_WME	ar5523/ar5523_hw.h	/^	CAP_MIC_TKIP_WME,$/;"	e	enum:__anon63
CAP_NONE	ar5523/ar5523_hw.h	/^	CAP_NONE,$/;"	e	enum:__anon63
CAP_PHY_REVISION	ar5523/ar5523_hw.h	/^	CAP_PHY_REVISION,$/;"	e	enum:__anon63
CAP_REG_CAP_BITS	ar5523/ar5523_hw.h	/^	CAP_REG_CAP_BITS,$/;"	e	enum:__anon63
CAP_REG_DOMAIN	ar5523/ar5523_hw.h	/^	CAP_REG_DOMAIN,$/;"	e	enum:__anon63
CAP_SLEEP_AFTER_BEACON_BROKEN	ar5523/ar5523_hw.h	/^	CAP_SLEEP_AFTER_BEACON_BROKEN,$/;"	e	enum:__anon63
CAP_TARGET_REVISION	ar5523/ar5523_hw.h	/^	CAP_TARGET_REVISION,$/;"	e	enum:__anon63
CAP_TARGET_VERSION	ar5523/ar5523_hw.h	/^	CAP_TARGET_VERSION,$/;"	e	enum:__anon63
CAP_TOTAL_QUEUES	ar5523/ar5523_hw.h	/^	CAP_TOTAL_QUEUES,$/;"	e	enum:__anon63
CAP_TURBOG_SUPPORT	ar5523/ar5523_hw.h	/^	CAP_TURBOG_SUPPORT,$/;"	e	enum:__anon63
CAP_TURBO_PRIME_SUPPORT	ar5523/ar5523_hw.h	/^	CAP_TURBO_PRIME_SUPPORT,$/;"	e	enum:__anon63
CAP_TWICE_ANTENNAGAIN_2G	ar5523/ar5523_hw.h	/^	CAP_TWICE_ANTENNAGAIN_2G,$/;"	e	enum:__anon63
CAP_TWICE_ANTENNAGAIN_5G	ar5523/ar5523_hw.h	/^	CAP_TWICE_ANTENNAGAIN_5G,$/;"	e	enum:__anon63
CAP_WIRELESS_MODES	ar5523/ar5523_hw.h	/^	CAP_WIRELESS_MODES,$/;"	e	enum:__anon63
CAP_WME_SUPPORT	ar5523/ar5523_hw.h	/^	CAP_WME_SUPPORT,$/;"	e	enum:__anon63
CAP_XR_SUPPORT	ar5523/ar5523_hw.h	/^	CAP_XR_SUPPORT,$/;"	e	enum:__anon63
CARL9170FW_API_MAX_VER	carl9170/fwcmd.h	46;"	d
CARL9170FW_API_MIN_VER	carl9170/fwcmd.h	45;"	d
CARL9170FW_CHK_DESC_CUR_VER	carl9170/fwdesc.h	180;"	d
CARL9170FW_CHK_DESC_MIN_VER	carl9170/fwdesc.h	179;"	d
CARL9170FW_CHK_DESC_SIZE	carl9170/fwdesc.h	186;"	d
CARL9170FW_COMMAND_CAM	carl9170/fwdesc.h	/^	CARL9170FW_COMMAND_CAM,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_COMMAND_PHY	carl9170/fwdesc.h	/^	CARL9170FW_COMMAND_PHY,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_DBG_DESC_CUR_VER	carl9170/fwdesc.h	164;"	d
CARL9170FW_DBG_DESC_MIN_VER	carl9170/fwdesc.h	163;"	d
CARL9170FW_DBG_DESC_SIZE	carl9170/fwdesc.h	176;"	d
CARL9170FW_DESC_HEAD_SIZE	carl9170/fwdesc.h	113;"	d
CARL9170FW_DESC_MAX_LENGTH	carl9170/fwdesc.h	217;"	d
CARL9170FW_DUMMY_FEATURE	carl9170/fwdesc.h	/^	CARL9170FW_DUMMY_FEATURE,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_FILL_DESC	carl9170/fwdesc.h	219;"	d
CARL9170FW_FIXED_5GHZ_PSM	carl9170/fwdesc.h	/^	CARL9170FW_FIXED_5GHZ_PSM,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_FIX_DESC_CUR_VER	carl9170/fwdesc.h	149;"	d
CARL9170FW_FIX_DESC_MIN_VER	carl9170/fwdesc.h	148;"	d
CARL9170FW_FIX_DESC_SIZE	carl9170/fwdesc.h	160;"	d
CARL9170FW_GET_DAY	carl9170/fwdesc.h	101;"	d
CARL9170FW_GET_MONTH	carl9170/fwdesc.h	102;"	d
CARL9170FW_GET_YEAR	carl9170/fwdesc.h	103;"	d
CARL9170FW_GPIO_INTERRUPT	carl9170/fwdesc.h	/^	CARL9170FW_GPIO_INTERRUPT,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_HANDLE_BACK_REQ	carl9170/fwdesc.h	/^	CARL9170FW_HANDLE_BACK_REQ,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_HW_COUNTERS	carl9170/fwdesc.h	/^	CARL9170FW_HW_COUNTERS,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_LAST_DESC_CUR_VER	carl9170/fwdesc.h	210;"	d
CARL9170FW_LAST_DESC_MIN_VER	carl9170/fwdesc.h	209;"	d
CARL9170FW_LAST_DESC_SIZE	carl9170/fwdesc.h	214;"	d
CARL9170FW_MAGIC_SIZE	carl9170/fwdesc.h	105;"	d
CARL9170FW_MAX_SIZE	carl9170/fwdesc.h	270;"	d
CARL9170FW_MINIBOOT	carl9170/fwdesc.h	/^	CARL9170FW_MINIBOOT,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_MIN_SIZE	carl9170/fwdesc.h	269;"	d
CARL9170FW_MOTD_DESC_CUR_VER	carl9170/fwdesc.h	138;"	d
CARL9170FW_MOTD_DESC_MIN_VER	carl9170/fwdesc.h	137;"	d
CARL9170FW_MOTD_DESC_SIZE	carl9170/fwdesc.h	145;"	d
CARL9170FW_MOTD_RELEASE_LEN	carl9170/fwdesc.h	136;"	d
CARL9170FW_MOTD_STRING_LEN	carl9170/fwdesc.h	135;"	d
CARL9170FW_NAME	carl9170/carl9170.h	67;"	d
CARL9170FW_NAME	carl9170/usb.c	/^MODULE_FIRMWARE(CARL9170FW_NAME);$/;"	v
CARL9170FW_OTUS_DESC_CUR_VER	carl9170/fwdesc.h	117;"	d
CARL9170FW_OTUS_DESC_MIN_VER	carl9170/fwdesc.h	116;"	d
CARL9170FW_OTUS_DESC_SIZE	carl9170/fwdesc.h	132;"	d
CARL9170FW_PHY_HT_DYN2040	carl9170/fwcmd.h	127;"	d
CARL9170FW_PHY_HT_ENABLE	carl9170/fwcmd.h	126;"	d
CARL9170FW_PHY_HT_EXT_CHAN_OFF	carl9170/fwcmd.h	128;"	d
CARL9170FW_PHY_HT_EXT_CHAN_OFF_S	carl9170/fwcmd.h	129;"	d
CARL9170FW_PSM	carl9170/fwdesc.h	/^	CARL9170FW_PSM,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_RX_BA_FILTER	carl9170/fwdesc.h	/^	CARL9170FW_RX_BA_FILTER,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_RX_FILTER	carl9170/fwdesc.h	/^	CARL9170FW_RX_FILTER,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_SET_DAY	carl9170/fwdesc.h	97;"	d
CARL9170FW_SET_MONTH	carl9170/fwdesc.h	98;"	d
CARL9170FW_SET_YEAR	carl9170/fwdesc.h	99;"	d
CARL9170FW_TXSQ_DESC_CUR_VER	carl9170/fwdesc.h	190;"	d
CARL9170FW_TXSQ_DESC_MIN_VER	carl9170/fwdesc.h	189;"	d
CARL9170FW_TXSQ_DESC_SIZE	carl9170/fwdesc.h	196;"	d
CARL9170FW_UNUSABLE	carl9170/fwdesc.h	/^	CARL9170FW_UNUSABLE,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_USB_DOWN_STREAM	carl9170/fwdesc.h	/^	CARL9170FW_USB_DOWN_STREAM,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_USB_INIT_FIRMWARE	carl9170/fwdesc.h	/^	CARL9170FW_USB_INIT_FIRMWARE,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_USB_RESP_EP2	carl9170/fwdesc.h	/^	CARL9170FW_USB_RESP_EP2,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_USB_UP_STREAM	carl9170/fwdesc.h	/^	CARL9170FW_USB_UP_STREAM,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_VERSION_DAY	carl9170/version.h	5;"	d
CARL9170FW_VERSION_GIT	carl9170/version.h	6;"	d
CARL9170FW_VERSION_MONTH	carl9170/version.h	4;"	d
CARL9170FW_VERSION_YEAR	carl9170/version.h	3;"	d
CARL9170FW_WLANTX_CAB	carl9170/fwdesc.h	/^	CARL9170FW_WLANTX_CAB,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_WOL	carl9170/fwdesc.h	/^	CARL9170FW_WOL,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_WOL_DESC_CUR_VER	carl9170/fwdesc.h	200;"	d
CARL9170FW_WOL_DESC_MIN_VER	carl9170/fwdesc.h	199;"	d
CARL9170FW_WOL_DESC_SIZE	carl9170/fwdesc.h	206;"	d
CARL9170_BAW_BITS	carl9170/carl9170.h	110;"	d
CARL9170_BAW_LEN	carl9170/carl9170.h	112;"	d
CARL9170_BAW_SIZE	carl9170/carl9170.h	111;"	d
CARL9170_BCN_CTRL_CAB_TRIGGER	carl9170/fwcmd.h	191;"	d
CARL9170_BCN_CTRL_CMD_SIZE	carl9170/fwcmd.h	188;"	d
CARL9170_BCN_CTRL_DRAIN	carl9170/fwcmd.h	190;"	d
CARL9170_BUG_MAGIC	carl9170/fwcmd.h	283;"	d
CARL9170_BUMP_QUEUE	carl9170/carl9170.h	139;"	d
CARL9170_BW_20	carl9170/phy.c	/^	CARL9170_BW_20,$/;"	e	enum:carl9170_bw	file:
CARL9170_BW_40_ABOVE	carl9170/phy.c	/^	CARL9170_BW_40_ABOVE,$/;"	e	enum:carl9170_bw	file:
CARL9170_BW_40_BELOW	carl9170/phy.c	/^	CARL9170_BW_40_BELOW,$/;"	e	enum:carl9170_bw	file:
CARL9170_CMD_ASYNC_FLAG	carl9170/fwcmd.h	/^	CARL9170_CMD_ASYNC_FLAG		= 0x40,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_BCN_CTRL	carl9170/fwcmd.h	/^	CARL9170_CMD_BCN_CTRL		= 0x05,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_BCN_CTRL_ASYNC	carl9170/fwcmd.h	/^	CARL9170_CMD_BCN_CTRL_ASYNC	= (CARL9170_CMD_BCN_CTRL |$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_DKEY	carl9170/fwcmd.h	/^	CARL9170_CMD_DKEY		= 0x11,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_ECHO	carl9170/fwcmd.h	/^	CARL9170_CMD_ECHO		= 0x02,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_EKEY	carl9170/fwcmd.h	/^	CARL9170_CMD_EKEY		= 0x10,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_FREQUENCY	carl9170/fwcmd.h	/^	CARL9170_CMD_FREQUENCY		= 0x20,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_FREQ_START	carl9170/fwcmd.h	/^	CARL9170_CMD_FREQ_START		= 0x23,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_PSM	carl9170/fwcmd.h	/^	CARL9170_CMD_PSM		= 0x24,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_PSM_ASYNC	carl9170/fwcmd.h	/^	CARL9170_CMD_PSM_ASYNC		= (CARL9170_CMD_PSM |$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_READ_TSF	carl9170/fwcmd.h	/^	CARL9170_CMD_READ_TSF		= 0x06,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_REBOOT	carl9170/fwcmd.h	/^	CARL9170_CMD_REBOOT		= 0x04,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_REBOOT_ASYNC	carl9170/fwcmd.h	/^	CARL9170_CMD_REBOOT_ASYNC	= (CARL9170_CMD_REBOOT |$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_RF_INIT	carl9170/fwcmd.h	/^	CARL9170_CMD_RF_INIT		= 0x21,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_RREG	carl9170/fwcmd.h	/^	CARL9170_CMD_RREG		= 0x00,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_RX_FILTER	carl9170/fwcmd.h	/^	CARL9170_CMD_RX_FILTER		= 0x07,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_SWRST	carl9170/fwcmd.h	/^	CARL9170_CMD_SWRST		= 0x03,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_SYNTH	carl9170/fwcmd.h	/^	CARL9170_CMD_SYNTH		= 0x22,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_TALLY	carl9170/fwcmd.h	/^	CARL9170_CMD_TALLY		= 0x09,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_WOL	carl9170/fwcmd.h	/^	CARL9170_CMD_WOL		= 0x08,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_WREG	carl9170/fwcmd.h	/^	CARL9170_CMD_WREG		= 0x01,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_WREG_ASYNC	carl9170/fwcmd.h	/^	CARL9170_CMD_WREG_ASYNC		= (CARL9170_CMD_WREG |$/;"	e	enum:carl9170_cmd_oids
CARL9170_DEBUG_RING_SIZE	carl9170/debug.h	120;"	d
CARL9170_DISABLE_KEY_CMD_SIZE	carl9170/fwcmd.h	109;"	d
CARL9170_ERP_AUTO	carl9170/carl9170.h	/^	CARL9170_ERP_AUTO,$/;"	e	enum:carl9170_erp_modes
CARL9170_ERP_CTS	carl9170/carl9170.h	/^	CARL9170_ERP_CTS,$/;"	e	enum:carl9170_erp_modes
CARL9170_ERP_INVALID	carl9170/carl9170.h	/^	CARL9170_ERP_INVALID,$/;"	e	enum:carl9170_erp_modes
CARL9170_ERP_MAC80211	carl9170/carl9170.h	/^	CARL9170_ERP_MAC80211,$/;"	e	enum:carl9170_erp_modes
CARL9170_ERP_OFF	carl9170/carl9170.h	/^	CARL9170_ERP_OFF,$/;"	e	enum:carl9170_erp_modes
CARL9170_ERP_RTS	carl9170/carl9170.h	/^	CARL9170_ERP_RTS,$/;"	e	enum:carl9170_erp_modes
CARL9170_ERR_MAGIC	carl9170/fwcmd.h	282;"	d
CARL9170_FILL_QUEUE	carl9170/main.c	330;"	d	file:
CARL9170_GPIO_SIZE	carl9170/fwcmd.h	288;"	d
CARL9170_HT_CAP	carl9170/main.c	152;"	d	file:
CARL9170_HWRNG_CACHE_SIZE	carl9170/carl9170.h	451;"	d
CARL9170_IDLE	carl9170/carl9170.h	/^	CARL9170_IDLE,$/;"	e	enum:carl9170_device_state
CARL9170_JANITOR_DELAY	carl9170/carl9170.h	141;"	d
CARL9170_MAX_CMD_LEN	carl9170/fwcmd.h	42;"	d
CARL9170_MAX_CMD_PAYLOAD_LEN	carl9170/fwcmd.h	43;"	d
CARL9170_MAX_RX_BUFFER_SIZE	carl9170/carl9170.h	73;"	d
CARL9170_NUM_TX_AGG_MAX	carl9170/carl9170.h	145;"	d
CARL9170_NUM_TX_LIMIT_HARD	carl9170/carl9170.h	159;"	d
CARL9170_NUM_TX_LIMIT_SOFT	carl9170/carl9170.h	160;"	d
CARL9170_ONE_LED	carl9170/carl9170.h	/^	CARL9170_ONE_LED		= BIT(1),$/;"	e	enum:carl9170_device_features
CARL9170_PRETBTT_KUS	carl9170/hw.h	801;"	d
CARL9170_PSM_COUNTER	carl9170/fwcmd.h	151;"	d
CARL9170_PSM_COUNTER_S	carl9170/fwcmd.h	152;"	d
CARL9170_PSM_SIZE	carl9170/fwcmd.h	157;"	d
CARL9170_PSM_SLEEP	carl9170/fwcmd.h	148;"	d
CARL9170_PSM_SOFTWARE	carl9170/fwcmd.h	149;"	d
CARL9170_PSM_WAKE	carl9170/fwcmd.h	150;"	d
CARL9170_QUEUE_STUCK_TIMEOUT	carl9170/carl9170.h	142;"	d
CARL9170_QUEUE_TIMEOUT	carl9170/carl9170.h	138;"	d
CARL9170_RF_INIT_RESULT_SIZE	carl9170/fwcmd.h	146;"	d
CARL9170_RF_INIT_SIZE	carl9170/fwcmd.h	141;"	d
CARL9170_RR_COMMAND_TIMEOUT	carl9170/carl9170.h	/^	CARL9170_RR_COMMAND_TIMEOUT,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_FATAL_FIRMWARE_ERROR	carl9170/carl9170.h	/^	CARL9170_RR_FATAL_FIRMWARE_ERROR,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_INVALID_RSP	carl9170/carl9170.h	/^	CARL9170_RR_INVALID_RSP,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_LOST_RSP	carl9170/carl9170.h	/^	CARL9170_RR_LOST_RSP,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_NO_REASON	carl9170/carl9170.h	/^	CARL9170_RR_NO_REASON = 0,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_STUCK_TX	carl9170/carl9170.h	/^	CARL9170_RR_STUCK_TX,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_TOO_MANY_FIRMWARE_ERRORS	carl9170/carl9170.h	/^	CARL9170_RR_TOO_MANY_FIRMWARE_ERRORS,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_TOO_MANY_PHY_ERRORS	carl9170/carl9170.h	/^	CARL9170_RR_TOO_MANY_PHY_ERRORS,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_UNRESPONSIVE_DEVICE	carl9170/carl9170.h	/^	CARL9170_RR_UNRESPONSIVE_DEVICE,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_USER_REQUEST	carl9170/carl9170.h	/^	CARL9170_RR_USER_REQUEST,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_WATCHDOG	carl9170/carl9170.h	/^	CARL9170_RR_WATCHDOG,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RSP_ATIM	carl9170/fwcmd.h	/^	CARL9170_RSP_ATIM		= 0xc3,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_BEACON_CONFIG	carl9170/fwcmd.h	/^	CARL9170_RSP_BEACON_CONFIG	= 0xc2,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_BOOT	carl9170/fwcmd.h	/^	CARL9170_RSP_BOOT		= 0xcf,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_FLAG	carl9170/fwcmd.h	/^	CARL9170_RSP_FLAG		= 0xc0,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_GPIO	carl9170/fwcmd.h	/^	CARL9170_RSP_GPIO		= 0xce,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_HEXDUMP	carl9170/fwcmd.h	/^	CARL9170_RSP_HEXDUMP		= 0xcc,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_PRETBTT	carl9170/fwcmd.h	/^	CARL9170_RSP_PRETBTT		= 0xc0,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_RADAR	carl9170/fwcmd.h	/^	CARL9170_RSP_RADAR		= 0xcd,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_TEXT	carl9170/fwcmd.h	/^	CARL9170_RSP_TEXT		= 0xca,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_TXCOMP	carl9170/fwcmd.h	/^	CARL9170_RSP_TXCOMP		= 0xc1,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_TX_STATUS_NUM	carl9170/fwcmd.h	275;"	d
CARL9170_RSP_WATCHDOG	carl9170/fwcmd.h	/^	CARL9170_RSP_WATCHDOG		= 0xc6,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RX_FILTER_BAD	carl9170/fwcmd.h	172;"	d
CARL9170_RX_FILTER_CMD_SIZE	carl9170/fwcmd.h	170;"	d
CARL9170_RX_FILTER_CTL_BACKR	carl9170/fwcmd.h	177;"	d
CARL9170_RX_FILTER_CTL_OTHER	carl9170/fwcmd.h	175;"	d
CARL9170_RX_FILTER_CTL_PSPOLL	carl9170/fwcmd.h	176;"	d
CARL9170_RX_FILTER_DATA	carl9170/fwcmd.h	179;"	d
CARL9170_RX_FILTER_DECRY_FAIL	carl9170/fwcmd.h	174;"	d
CARL9170_RX_FILTER_EVERYTHING	carl9170/fwcmd.h	180;"	d
CARL9170_RX_FILTER_MGMT	carl9170/fwcmd.h	178;"	d
CARL9170_RX_FILTER_OTHER_RA	carl9170/fwcmd.h	173;"	d
CARL9170_SET_KEY_CMD_SIZE	carl9170/fwcmd.h	103;"	d
CARL9170_STARTED	carl9170/carl9170.h	/^	CARL9170_STARTED,$/;"	e	enum:carl9170_device_state
CARL9170_STAT_WORK	carl9170/carl9170.h	143;"	d
CARL9170_STOPPED	carl9170/carl9170.h	/^	CARL9170_STOPPED,$/;"	e	enum:carl9170_device_state
CARL9170_TID_STATE_IDLE	carl9170/carl9170.h	/^	CARL9170_TID_STATE_IDLE,$/;"	e	enum:carl9170_tid_state
CARL9170_TID_STATE_INVALID	carl9170/carl9170.h	/^	CARL9170_TID_STATE_INVALID,$/;"	e	enum:carl9170_tid_state
CARL9170_TID_STATE_KILLED	carl9170/carl9170.h	/^	CARL9170_TID_STATE_KILLED,$/;"	e	enum:carl9170_tid_state
CARL9170_TID_STATE_PROGRESS	carl9170/carl9170.h	/^	CARL9170_TID_STATE_PROGRESS,$/;"	e	enum:carl9170_tid_state
CARL9170_TID_STATE_SHUTDOWN	carl9170/carl9170.h	/^	CARL9170_TID_STATE_SHUTDOWN,$/;"	e	enum:carl9170_tid_state
CARL9170_TID_STATE_SUSPEND	carl9170/carl9170.h	/^	CARL9170_TID_STATE_SUSPEND,$/;"	e	enum:carl9170_tid_state
CARL9170_TID_STATE_XMIT	carl9170/carl9170.h	/^	CARL9170_TID_STATE_XMIT,$/;"	e	enum:carl9170_tid_state
CARL9170_TSF_RSP_SIZE	carl9170/fwcmd.h	296;"	d
CARL9170_TX_MAX_RATES	carl9170/fwcmd.h	280;"	d
CARL9170_TX_MAX_RATE_TRIES	carl9170/fwcmd.h	278;"	d
CARL9170_TX_MAX_RETRY_RATES	carl9170/fwcmd.h	281;"	d
CARL9170_TX_STATUS_QUEUE	carl9170/fwcmd.h	238;"	d
CARL9170_TX_STATUS_QUEUE_S	carl9170/fwcmd.h	239;"	d
CARL9170_TX_STATUS_RIX	carl9170/fwcmd.h	241;"	d
CARL9170_TX_STATUS_RIX_S	carl9170/fwcmd.h	240;"	d
CARL9170_TX_STATUS_SIZE	carl9170/fwcmd.h	273;"	d
CARL9170_TX_STATUS_SUCCESS	carl9170/fwcmd.h	244;"	d
CARL9170_TX_STATUS_TRIES	carl9170/fwcmd.h	243;"	d
CARL9170_TX_STATUS_TRIES_S	carl9170/fwcmd.h	242;"	d
CARL9170_TX_SUPERDESC_LEN	carl9170/wlan.h	333;"	d
CARL9170_TX_SUPERFRAME_LEN	carl9170/wlan.h	335;"	d
CARL9170_TX_SUPER_AMPDU_COMMIT_DENSITY	carl9170/wlan.h	295;"	d
CARL9170_TX_SUPER_AMPDU_COMMIT_DENSITY_S	carl9170/wlan.h	296;"	d
CARL9170_TX_SUPER_AMPDU_COMMIT_FACTOR	carl9170/wlan.h	297;"	d
CARL9170_TX_SUPER_AMPDU_COMMIT_FACTOR_S	carl9170/wlan.h	298;"	d
CARL9170_TX_SUPER_AMPDU_DENSITY	carl9170/wlan.h	292;"	d
CARL9170_TX_SUPER_AMPDU_DENSITY_S	carl9170/wlan.h	291;"	d
CARL9170_TX_SUPER_AMPDU_FACTOR	carl9170/wlan.h	293;"	d
CARL9170_TX_SUPER_AMPDU_FACTOR_S	carl9170/wlan.h	294;"	d
CARL9170_TX_SUPER_MISC_ASSIGN_SEQ	carl9170/wlan.h	302;"	d
CARL9170_TX_SUPER_MISC_CAB	carl9170/wlan.h	306;"	d
CARL9170_TX_SUPER_MISC_FILL_IN_TSF	carl9170/wlan.h	305;"	d
CARL9170_TX_SUPER_MISC_QUEUE	carl9170/wlan.h	300;"	d
CARL9170_TX_SUPER_MISC_QUEUE_S	carl9170/wlan.h	301;"	d
CARL9170_TX_SUPER_MISC_VIF_ID	carl9170/wlan.h	303;"	d
CARL9170_TX_SUPER_MISC_VIF_ID_S	carl9170/wlan.h	304;"	d
CARL9170_TX_SUPER_RI_AMPDU	carl9170/wlan.h	312;"	d
CARL9170_TX_SUPER_RI_AMPDU_S	carl9170/wlan.h	313;"	d
CARL9170_TX_SUPER_RI_ERP_PROT	carl9170/wlan.h	310;"	d
CARL9170_TX_SUPER_RI_ERP_PROT_S	carl9170/wlan.h	311;"	d
CARL9170_TX_SUPER_RI_TRIES	carl9170/wlan.h	308;"	d
CARL9170_TX_SUPER_RI_TRIES_S	carl9170/wlan.h	309;"	d
CARL9170_TX_TIMEOUT	carl9170/carl9170.h	140;"	d
CARL9170_TX_USER_RATE_TRIES	carl9170/carl9170.h	83;"	d
CARL9170_UNKNOWN_STATE	carl9170/carl9170.h	/^	CARL9170_UNKNOWN_STATE,$/;"	e	enum:carl9170_device_state
CARL9170_WOL_CMD_SIZE	carl9170/fwcmd.h	203;"	d
CARL9170_WOL_DISCONNECT	carl9170/fwcmd.h	205;"	d
CARL9170_WOL_MAGIC_PKT	carl9170/fwcmd.h	206;"	d
CARL9170_WPS_BUTTON	carl9170/carl9170.h	/^	CARL9170_WPS_BUTTON		= BIT(0),$/;"	e	enum:carl9170_device_features
CCCR_SDIO_IRQ_MODE_REG	ath6kl/hif.h	59;"	d
CCKM_KRK_CIPHER_SUITE	ath6kl/cfg80211.c	143;"	d	file:
CCK_PLCP_BITS	ath9k/mac.h	42;"	d
CCK_PREAMBLE_BITS	ath9k/mac.h	41;"	d
CCK_SIFS_TIME	ath9k/mac.h	40;"	d
CC_PRINT	ath5k/debug.c	717;"	d	file:
CC_PRINT	ath5k/debug.c	731;"	d	file:
CFG_ABOLT	ar5523/ar5523_hw.h	/^	CFG_ABOLT,$/;"	e	enum:__anon62
CFG_BURST_SEQ_THRESHOLD	ar5523/ar5523_hw.h	/^	CFG_BURST_SEQ_THRESHOLD,$/;"	e	enum:__anon62
CFG_COMP_PROC	ar5523/ar5523_hw.h	/^	CFG_COMP_PROC,$/;"	e	enum:__anon62
CFG_COMP_WIN_SZ	ar5523/ar5523_hw.h	/^	CFG_COMP_WIN_SZ,$/;"	e	enum:__anon62
CFG_DEBUG_EAR	ar5523/ar5523_hw.h	/^	CFG_DEBUG_EAR,$/;"	e	enum:__anon62
CFG_DEBUG_ID	ar5523/ar5523_hw.h	/^	CFG_DEBUG_ID,$/;"	e	enum:__anon62
CFG_DEF_XMIT_DATA_RATE	ar5523/ar5523_hw.h	/^	CFG_DEF_XMIT_DATA_RATE,		\/* NB: if rate control is not enabled *\/$/;"	e	enum:__anon62
CFG_DIVERSITY_CTL	ar5523/ar5523_hw.h	/^	CFG_DIVERSITY_CTL,$/;"	e	enum:__anon62
CFG_GMODE_NON_ERP_PREAMBLE	ar5523/ar5523_hw.h	/^	CFG_GMODE_NON_ERP_PREAMBLE,$/;"	e	enum:__anon62
CFG_GMODE_PROTECTION	ar5523/ar5523_hw.h	/^	CFG_GMODE_PROTECTION,$/;"	e	enum:__anon62
CFG_GMODE_PROTECT_RATE_INDEX	ar5523/ar5523_hw.h	/^	CFG_GMODE_PROTECT_RATE_INDEX,$/;"	e	enum:__anon62
CFG_GPRS_CBR_PERIOD	ar5523/ar5523_hw.h	/^	CFG_GPRS_CBR_PERIOD,$/;"	e	enum:__anon62
CFG_HW_TX_RETRIES	ar5523/ar5523_hw.h	/^	CFG_HW_TX_RETRIES,$/;"	e	enum:__anon62
CFG_INIT_REGS	ar5523/ar5523_hw.h	/^	CFG_INIT_REGS,$/;"	e	enum:__anon62
CFG_IQ_LOG_COUNT_MAX	ar5523/ar5523_hw.h	/^	CFG_IQ_LOG_COUNT_MAX,$/;"	e	enum:__anon62
CFG_MAC_ADDR	ar5523/ar5523_hw.h	/^	CFG_MAC_ADDR,$/;"	e	enum:__anon62
CFG_MODE_CTS	ar5523/ar5523_hw.h	/^	CFG_MODE_CTS,$/;"	e	enum:__anon62
CFG_NONE	ar5523/ar5523_hw.h	/^	CFG_NONE,			\/* Sentinal to indicate "no config" *\/$/;"	e	enum:__anon62
CFG_OVERRD_TX_POWER	ar5523/ar5523_hw.h	/^	CFG_OVERRD_TX_POWER,$/;"	e	enum:__anon62
CFG_PROTECTION_TYPE	ar5523/ar5523_hw.h	/^	CFG_PROTECTION_TYPE,$/;"	e	enum:__anon62
CFG_RATE_CONTROL_ENABLE	ar5523/ar5523_hw.h	/^	CFG_RATE_CONTROL_ENABLE,$/;"	e	enum:__anon62
CFG_REG_DOMAIN	ar5523/ar5523_hw.h	/^	CFG_REG_DOMAIN,			\/* Regulatory Domain *\/$/;"	e	enum:__anon62
CFG_SERVICE_TYPE	ar5523/ar5523_hw.h	/^	CFG_SERVICE_TYPE,$/;"	e	enum:__anon62
CFG_SLOW_CLOCK_ENABLE	ar5523/ar5523_hw.h	/^	CFG_SLOW_CLOCK_ENABLE,$/;"	e	enum:__anon62
CFG_SW_TX_RETRIES	ar5523/ar5523_hw.h	/^	CFG_SW_TX_RETRIES,$/;"	e	enum:__anon62
CFG_TPC_HALF_DBM2	ar5523/ar5523_hw.h	/^	CFG_TPC_HALF_DBM2,$/;"	e	enum:__anon62
CFG_TPC_HALF_DBM5	ar5523/ar5523_hw.h	/^	CFG_TPC_HALF_DBM5,$/;"	e	enum:__anon62
CFG_TP_SCALE	ar5523/ar5523_hw.h	/^	CFG_TP_SCALE,$/;"	e	enum:__anon62
CFG_USER_RTS_THRESHOLD	ar5523/ar5523_hw.h	/^	CFG_USER_RTS_THRESHOLD,$/;"	e	enum:__anon62
CFG_USE_32KHZ_CLOCK	ar5523/ar5523_hw.h	/^	CFG_USE_32KHZ_CLOCK,$/;"	e	enum:__anon62
CFG_WDC_TRANSPORT_CHUNK_SIZE	ar5523/ar5523_hw.h	/^	CFG_WDC_TRANSPORT_CHUNK_SIZE,$/;"	e	enum:__anon62
CFG_WME_ENABLED	ar5523/ar5523_hw.h	/^	CFG_WME_ENABLED,$/;"	e	enum:__anon62
CFG_XR2NORM_RATE_THRESHOLD	ar5523/ar5523_hw.h	/^	CFG_XR2NORM_RATE_THRESHOLD,$/;"	e	enum:__anon62
CFG_XRMODE_SWITCH_COUNT	ar5523/ar5523_hw.h	/^	CFG_XRMODE_SWITCH_COUNT,$/;"	e	enum:__anon62
CFLAGS_trace.o	ath6kl/Makefile	/^CFLAGS_trace.o := -I$(src)$/;"	m
CHAN	carl9170/main.c	150;"	d	file:
CHAN	carl9170/main.c	90;"	d	file:
CHAN2G	ath6kl/cfg80211.c	36;"	d	file:
CHAN2G	ath9k/htc_drv_init.c	37;"	d	file:
CHAN2G	ath9k/init.c	62;"	d	file:
CHAN5G	ath6kl/cfg80211.c	45;"	d	file:
CHAN5G	ath9k/htc_drv_init.c	43;"	d	file:
CHAN5G	ath9k/init.c	69;"	d	file:
CHAN60G	wil6210/cfg80211.c	20;"	d	file:
CHANNEL_2GHZ	ath9k/hw.h	368;"	d
CHANNEL_5GHZ	ath9k/hw.h	369;"	d
CHANNEL_A	ath9k/hw.h	378;"	d
CHANNEL_ALL	ath9k/hw.h	387;"	d
CHANNEL_A_HT20	ath9k/hw.h	382;"	d
CHANNEL_A_HT40MINUS	ath9k/hw.h	386;"	d
CHANNEL_A_HT40PLUS	ath9k/hw.h	385;"	d
CHANNEL_B	ath9k/hw.h	379;"	d
CHANNEL_CCK	ath9k/hw.h	366;"	d
CHANNEL_DYN	ath9k/hw.h	371;"	d
CHANNEL_G	ath9k/hw.h	380;"	d
CHANNEL_G_HT20	ath9k/hw.h	381;"	d
CHANNEL_G_HT40MINUS	ath9k/hw.h	384;"	d
CHANNEL_G_HT40PLUS	ath9k/hw.h	383;"	d
CHANNEL_HALF	ath9k/hw.h	372;"	d
CHANNEL_HALF_BW	regd.h	53;"	d
CHANNEL_HT20	ath9k/hw.h	374;"	d
CHANNEL_HT40MINUS	ath9k/hw.h	376;"	d
CHANNEL_HT40PLUS	ath9k/hw.h	375;"	d
CHANNEL_OFDM	ath9k/hw.h	367;"	d
CHANNEL_PASSIVE	ath9k/hw.h	370;"	d
CHANNEL_QUARTER	ath9k/hw.h	373;"	d
CHANNEL_QUARTER_BW	regd.h	54;"	d
CHANSEL_2G	ath9k/phy.h	21;"	d
CHANSEL_5G	ath9k/phy.h	22;"	d
CHANSEL_DIV	ath9k/phy.h	20;"	d
CHAN_DEBUG	ath5k/ath5k.h	24;"	d
CHECK_ANI	ath9k/main.c	1552;"	d	file:
CHECK_ANI	ath9k/main.c	1632;"	d	file:
CHECK_HDR_VERSION	carl9170/fwdesc.h	248;"	d
CHK_DEV_STATE	carl9170/carl9170.h	495;"	d
CHK_MAGIC	carl9170/fwdesc.h	92;"	d
CIDXTID_CID_LEN	wil6210/wmi.h	551;"	d
CIDXTID_CID_MSK	wil6210/wmi.h	552;"	d
CIDXTID_CID_POS	wil6210/wmi.h	550;"	d
CIDXTID_TID_LEN	wil6210/wmi.h	554;"	d
CIDXTID_TID_MSK	wil6210/wmi.h	555;"	d
CIDXTID_TID_POS	wil6210/wmi.h	553;"	d
CLEAR_BSSFILTER_ON_BEACON	ath6kl/core.h	/^	CLEAR_BSSFILTER_ON_BEACON,$/;"	e	enum:ath6kl_vif_state
CLOCK_CONTROL_ADDRESS	ath6kl/target.h	36;"	d
CLOCK_CONTROL_LF_CLK32	ath6kl/target.h	38;"	d
CLOCK_CONTROL_LF_CLK32_S	ath6kl/target.h	37;"	d
CL_TAB_ENTRY	ath9k/hw.h	399;"	d
CMD53_ARG_BLOCK_BASIS	ath6kl/sdio.c	74;"	d	file:
CMD53_ARG_FIXED_ADDRESS	ath6kl/sdio.c	75;"	d	file:
CMD53_ARG_INCR_ADDRESS	ath6kl/sdio.c	76;"	d	file:
CMD53_ARG_READ	ath6kl/sdio.c	72;"	d	file:
CMD53_ARG_WRITE	ath6kl/sdio.c	73;"	d	file:
CMD53_FIXED_ADDRESS	ath6kl/hif.h	31;"	d
CMD53_INCR_ADDRESS	ath6kl/hif.h	32;"	d
CMP_CTL	ath9k/eeprom_9287.c	554;"	d	file:
CMP_CTL	ath9k/eeprom_9287.c	758;"	d	file:
CMP_NO_CTL	ath9k/eeprom_9287.c	558;"	d	file:
CMP_NO_CTL	ath9k/eeprom_9287.c	759;"	d	file:
CMP_TEST_GRP	ath9k/eeprom_4k.c	461;"	d	file:
CMP_TEST_GRP	ath9k/eeprom_4k.c	641;"	d	file:
CNTL_MSGTYPE	ath6kl/wmi.h	/^	CNTL_MSGTYPE,$/;"	e	enum:wmi_msg_type
COEF_SCALE_S	ath9k/hw.h	149;"	d
COMMIT	ath9k/ath9k.h	/^		COMMIT		\/* beacon sent, commit change *\/$/;"	e	enum:ath_beacon::__anon9
COMMON_H	ath6kl/common.h	19;"	d
COMP_CKSUM_LEN	ath9k/ar9003_eeprom.c	24;"	d	file:
COMP_HDR_LEN	ath9k/ar9003_eeprom.c	23;"	d	file:
CONNECTED	ath6kl/core.h	/^	CONNECTED,$/;"	e	enum:ath6kl_vif_state
CONNECTION_EVICTED	ath6kl/wmi.h	/^	CONNECTION_EVICTED = 0x0d,$/;"	e	enum:wmi_disconnect_reason
CONNECT_ASSOC_POLICY_USER	ath6kl/wmi.h	/^	CONNECT_ASSOC_POLICY_USER = 0x0001,$/;"	e	enum:wmi_connect_ctrl_flags_bits
CONNECT_CSA_FOLLOW_BSS	ath6kl/wmi.h	/^	CONNECT_CSA_FOLLOW_BSS = 0x0020,$/;"	e	enum:wmi_connect_ctrl_flags_bits
CONNECT_DO_NOT_DEAUTH	ath6kl/wmi.h	/^	CONNECT_DO_NOT_DEAUTH = 0x0080,$/;"	e	enum:wmi_connect_ctrl_flags_bits
CONNECT_DO_WPA_OFFLOAD	ath6kl/wmi.h	/^	CONNECT_DO_WPA_OFFLOAD = 0x0040,$/;"	e	enum:wmi_connect_ctrl_flags_bits
CONNECT_IGNORE_AAC_BEACON	ath6kl/wmi.h	/^	CONNECT_IGNORE_AAC_BEACON = 0x0010,$/;"	e	enum:wmi_connect_ctrl_flags_bits
CONNECT_IGNORE_WPAx_GROUP_CIPHER	ath6kl/wmi.h	/^	CONNECT_IGNORE_WPAx_GROUP_CIPHER = 0x0004,$/;"	e	enum:wmi_connect_ctrl_flags_bits
CONNECT_PEND	ath6kl/core.h	/^	CONNECT_PEND,$/;"	e	enum:ath6kl_vif_state
CONNECT_PROFILE_MATCH_DONE	ath6kl/wmi.h	/^	CONNECT_PROFILE_MATCH_DONE = 0x0008,$/;"	e	enum:wmi_connect_ctrl_flags_bits
CONNECT_SCAN_CTRL_FLAGS	ath6kl/wmi.h	/^	CONNECT_SCAN_CTRL_FLAGS = 0x01,$/;"	e	enum:wmi_scan_ctrl_flags_bits
CONNECT_SEND_REASSOC	ath6kl/wmi.h	/^	CONNECT_SEND_REASSOC = 0x0002,$/;"	e	enum:wmi_connect_ctrl_flags_bits
CONNECT_WPS_FLAG	ath6kl/wmi.h	/^	CONNECT_WPS_FLAG = 0x0100,$/;"	e	enum:wmi_connect_ctrl_flags_bits
CORE_H	ath6kl/core.h	19;"	d
COUNTER_INT_STATUS_ADDRESS	ath6kl/target.h	76;"	d
COUNTER_INT_STATUS_COUNTER	ath6kl/target.h	78;"	d
COUNTER_INT_STATUS_COUNTER_S	ath6kl/target.h	77;"	d
COUNTER_INT_STATUS_ENABLE_ADDRESS	ath6kl/target.h	108;"	d
COUNTER_INT_STATUS_ENABLE_BIT	ath6kl/target.h	110;"	d
COUNTER_INT_STATUS_ENABLE_BIT_S	ath6kl/target.h	109;"	d
COUNTRY_ERD_FLAG	regd.h	45;"	d
COUNT_ADDRESS	ath6kl/target.h	112;"	d
COUNT_DEC_ADDRESS	ath6kl/target.h	114;"	d
CPU_CLOCK_ADDRESS	ath6kl/target.h	34;"	d
CPU_CLOCK_STANDARD	ath6kl/target.h	33;"	d
CPU_CLOCK_STANDARD_S	ath6kl/target.h	32;"	d
CPU_DBG_ADDRESS	ath6kl/target.h	120;"	d
CPU_DBG_SEL_ADDRESS	ath6kl/target.h	119;"	d
CPU_INT_STATUS_ADDRESS	ath6kl/target.h	64;"	d
CPU_INT_STATUS_ENABLE_ADDRESS	ath6kl/target.h	97;"	d
CPU_INT_STATUS_ENABLE_BIT	ath6kl/target.h	99;"	d
CPU_INT_STATUS_ENABLE_BIT_S	ath6kl/target.h	98;"	d
CREATE_TRACE_POINTS	ath5k/base.c	70;"	d	file:
CREATE_TRACE_POINTS	ath6kl/trace.c	19;"	d	file:
CREDIT_INFO_DISPLAY_STRING_LEN	ath6kl/debug.c	705;"	d	file:
CREDIT_INFO_LEN	ath6kl/debug.c	706;"	d	file:
CSERV_DISCONNECT	ath6kl/wmi.h	/^	CSERV_DISCONNECT = 0x08,$/;"	e	enum:wmi_disconnect_reason
CTL	ath9k/ar9003_eeprom.c	38;"	d	file:
CTL_11A	ath9k/eeprom.h	66;"	d
CTL_11A	regd.h	34;"	d
CTL_11A_EXT	ath9k/ar9003_eeprom.c	31;"	d	file:
CTL_11A_EXT	ath9k/eeprom.h	75;"	d
CTL_11B	ath9k/eeprom.h	67;"	d
CTL_11B	regd.h	35;"	d
CTL_11B_EXT	ath9k/ar9003_eeprom.c	33;"	d	file:
CTL_11B_EXT	ath9k/eeprom.h	77;"	d
CTL_11G	ath9k/eeprom.h	68;"	d
CTL_11G	regd.h	36;"	d
CTL_11G_EXT	ath9k/ar9003_eeprom.c	32;"	d	file:
CTL_11G_EXT	ath9k/eeprom.h	76;"	d
CTL_2GHT20	ath9k/eeprom.h	69;"	d
CTL_2GHT20	regd.h	37;"	d
CTL_2GHT40	ath9k/eeprom.h	71;"	d
CTL_2GHT40	regd.h	39;"	d
CTL_5GHT20	ath9k/eeprom.h	70;"	d
CTL_5GHT20	regd.h	38;"	d
CTL_5GHT40	ath9k/eeprom.h	72;"	d
CTL_5GHT40	regd.h	40;"	d
CTL_EDGE_FLAGS	ath9k/eeprom.h	206;"	d
CTL_EDGE_TPOWER	ath9k/eeprom.h	205;"	d
CTL_ETSI	regd.h	/^	CTL_ETSI = 0x30,$/;"	e	enum:ctl_group
CTL_FCC	regd.h	/^	CTL_FCC = 0x10,$/;"	e	enum:ctl_group
CTL_MKK	regd.h	/^	CTL_MKK = 0x40,$/;"	e	enum:ctl_group
CTL_MODE_M	ath9k/eeprom.h	65;"	d
CTRY_ALBANIA	regd.h	/^	CTRY_ALBANIA = 8,$/;"	e	enum:CountryCode
CTRY_ALGERIA	regd.h	/^	CTRY_ALGERIA = 12,$/;"	e	enum:CountryCode
CTRY_ARGENTINA	regd.h	/^	CTRY_ARGENTINA = 32,$/;"	e	enum:CountryCode
CTRY_ARMENIA	regd.h	/^	CTRY_ARMENIA = 51,$/;"	e	enum:CountryCode
CTRY_ARUBA	regd.h	/^	CTRY_ARUBA = 533,$/;"	e	enum:CountryCode
CTRY_AUSTRALIA	regd.h	/^	CTRY_AUSTRALIA = 36,$/;"	e	enum:CountryCode
CTRY_AUSTRALIA2	regd.h	/^	CTRY_AUSTRALIA2 = 5000,$/;"	e	enum:CountryCode
CTRY_AUSTRIA	regd.h	/^	CTRY_AUSTRIA = 40,$/;"	e	enum:CountryCode
CTRY_AZERBAIJAN	regd.h	/^	CTRY_AZERBAIJAN = 31,$/;"	e	enum:CountryCode
CTRY_BAHRAIN	regd.h	/^	CTRY_BAHRAIN = 48,$/;"	e	enum:CountryCode
CTRY_BANGLADESH	regd.h	/^	CTRY_BANGLADESH = 50,$/;"	e	enum:CountryCode
CTRY_BARBADOS	regd.h	/^	CTRY_BARBADOS = 52,$/;"	e	enum:CountryCode
CTRY_BELARUS	regd.h	/^	CTRY_BELARUS = 112,$/;"	e	enum:CountryCode
CTRY_BELGIUM	regd.h	/^	CTRY_BELGIUM = 56,$/;"	e	enum:CountryCode
CTRY_BELGIUM2	regd.h	/^	CTRY_BELGIUM2 = 5002$/;"	e	enum:CountryCode
CTRY_BELIZE	regd.h	/^	CTRY_BELIZE = 84,$/;"	e	enum:CountryCode
CTRY_BOLIVIA	regd.h	/^	CTRY_BOLIVIA = 68,$/;"	e	enum:CountryCode
CTRY_BOSNIA_HERZ	regd.h	/^	CTRY_BOSNIA_HERZ = 70,$/;"	e	enum:CountryCode
CTRY_BRAZIL	regd.h	/^	CTRY_BRAZIL = 76,$/;"	e	enum:CountryCode
CTRY_BRUNEI_DARUSSALAM	regd.h	/^	CTRY_BRUNEI_DARUSSALAM = 96,$/;"	e	enum:CountryCode
CTRY_BULGARIA	regd.h	/^	CTRY_BULGARIA = 100,$/;"	e	enum:CountryCode
CTRY_CAMBODIA	regd.h	/^	CTRY_CAMBODIA = 116,$/;"	e	enum:CountryCode
CTRY_CANADA	regd.h	/^	CTRY_CANADA = 124,$/;"	e	enum:CountryCode
CTRY_CANADA2	regd.h	/^	CTRY_CANADA2 = 5001,$/;"	e	enum:CountryCode
CTRY_CHILE	regd.h	/^	CTRY_CHILE = 152,$/;"	e	enum:CountryCode
CTRY_CHINA	regd.h	/^	CTRY_CHINA = 156,$/;"	e	enum:CountryCode
CTRY_COLOMBIA	regd.h	/^	CTRY_COLOMBIA = 170,$/;"	e	enum:CountryCode
CTRY_COSTA_RICA	regd.h	/^	CTRY_COSTA_RICA = 188,$/;"	e	enum:CountryCode
CTRY_CROATIA	regd.h	/^	CTRY_CROATIA = 191,$/;"	e	enum:CountryCode
CTRY_CYPRUS	regd.h	/^	CTRY_CYPRUS = 196,$/;"	e	enum:CountryCode
CTRY_CZECH	regd.h	/^	CTRY_CZECH = 203,$/;"	e	enum:CountryCode
CTRY_DEBUG	ath9k/eeprom.h	32;"	d
CTRY_DEBUG	regd.h	42;"	d
CTRY_DEFAULT	ath9k/eeprom.h	33;"	d
CTRY_DEFAULT	regd.h	43;"	d
CTRY_DENMARK	regd.h	/^	CTRY_DENMARK = 208,$/;"	e	enum:CountryCode
CTRY_DOMINICAN_REPUBLIC	regd.h	/^	CTRY_DOMINICAN_REPUBLIC = 214,$/;"	e	enum:CountryCode
CTRY_ECUADOR	regd.h	/^	CTRY_ECUADOR = 218,$/;"	e	enum:CountryCode
CTRY_EGYPT	regd.h	/^	CTRY_EGYPT = 818,$/;"	e	enum:CountryCode
CTRY_EL_SALVADOR	regd.h	/^	CTRY_EL_SALVADOR = 222,$/;"	e	enum:CountryCode
CTRY_ESTONIA	regd.h	/^	CTRY_ESTONIA = 233,$/;"	e	enum:CountryCode
CTRY_FAEROE_ISLANDS	regd.h	/^	CTRY_FAEROE_ISLANDS = 234,$/;"	e	enum:CountryCode
CTRY_FINLAND	regd.h	/^	CTRY_FINLAND = 246,$/;"	e	enum:CountryCode
CTRY_FRANCE	regd.h	/^	CTRY_FRANCE = 250,$/;"	e	enum:CountryCode
CTRY_GEORGIA	regd.h	/^	CTRY_GEORGIA = 268,$/;"	e	enum:CountryCode
CTRY_GERMANY	regd.h	/^	CTRY_GERMANY = 276,$/;"	e	enum:CountryCode
CTRY_GREECE	regd.h	/^	CTRY_GREECE = 300,$/;"	e	enum:CountryCode
CTRY_GREENLAND	regd.h	/^	CTRY_GREENLAND = 304,$/;"	e	enum:CountryCode
CTRY_GRENADA	regd.h	/^	CTRY_GRENADA = 308,$/;"	e	enum:CountryCode
CTRY_GUAM	regd.h	/^	CTRY_GUAM = 316,$/;"	e	enum:CountryCode
CTRY_GUATEMALA	regd.h	/^	CTRY_GUATEMALA = 320,$/;"	e	enum:CountryCode
CTRY_HAITI	regd.h	/^	CTRY_HAITI = 332,$/;"	e	enum:CountryCode
CTRY_HONDURAS	regd.h	/^	CTRY_HONDURAS = 340,$/;"	e	enum:CountryCode
CTRY_HONG_KONG	regd.h	/^	CTRY_HONG_KONG = 344,$/;"	e	enum:CountryCode
CTRY_HUNGARY	regd.h	/^	CTRY_HUNGARY = 348,$/;"	e	enum:CountryCode
CTRY_ICELAND	regd.h	/^	CTRY_ICELAND = 352,$/;"	e	enum:CountryCode
CTRY_INDIA	regd.h	/^	CTRY_INDIA = 356,$/;"	e	enum:CountryCode
CTRY_INDONESIA	regd.h	/^	CTRY_INDONESIA = 360,$/;"	e	enum:CountryCode
CTRY_IRAN	regd.h	/^	CTRY_IRAN = 364,$/;"	e	enum:CountryCode
CTRY_IRAQ	regd.h	/^	CTRY_IRAQ = 368,$/;"	e	enum:CountryCode
CTRY_IRELAND	regd.h	/^	CTRY_IRELAND = 372,$/;"	e	enum:CountryCode
CTRY_ISRAEL	regd.h	/^	CTRY_ISRAEL = 376,$/;"	e	enum:CountryCode
CTRY_ITALY	regd.h	/^	CTRY_ITALY = 380,$/;"	e	enum:CountryCode
CTRY_JAMAICA	regd.h	/^	CTRY_JAMAICA = 388,$/;"	e	enum:CountryCode
CTRY_JAPAN	regd.h	/^	CTRY_JAPAN = 392,$/;"	e	enum:CountryCode
CTRY_JAPAN1	regd.h	/^	CTRY_JAPAN1 = 393,$/;"	e	enum:CountryCode
CTRY_JAPAN10	regd.h	/^	CTRY_JAPAN10 = 4010,$/;"	e	enum:CountryCode
CTRY_JAPAN11	regd.h	/^	CTRY_JAPAN11 = 4011,$/;"	e	enum:CountryCode
CTRY_JAPAN12	regd.h	/^	CTRY_JAPAN12 = 4012,$/;"	e	enum:CountryCode
CTRY_JAPAN13	regd.h	/^	CTRY_JAPAN13 = 4013,$/;"	e	enum:CountryCode
CTRY_JAPAN14	regd.h	/^	CTRY_JAPAN14 = 4014,$/;"	e	enum:CountryCode
CTRY_JAPAN15	regd.h	/^	CTRY_JAPAN15 = 4015,$/;"	e	enum:CountryCode
CTRY_JAPAN16	regd.h	/^	CTRY_JAPAN16 = 4016,$/;"	e	enum:CountryCode
CTRY_JAPAN17	regd.h	/^	CTRY_JAPAN17 = 4017,$/;"	e	enum:CountryCode
CTRY_JAPAN18	regd.h	/^	CTRY_JAPAN18 = 4018,$/;"	e	enum:CountryCode
CTRY_JAPAN19	regd.h	/^	CTRY_JAPAN19 = 4019,$/;"	e	enum:CountryCode
CTRY_JAPAN2	regd.h	/^	CTRY_JAPAN2 = 394,$/;"	e	enum:CountryCode
CTRY_JAPAN20	regd.h	/^	CTRY_JAPAN20 = 4020,$/;"	e	enum:CountryCode
CTRY_JAPAN21	regd.h	/^	CTRY_JAPAN21 = 4021,$/;"	e	enum:CountryCode
CTRY_JAPAN22	regd.h	/^	CTRY_JAPAN22 = 4022,$/;"	e	enum:CountryCode
CTRY_JAPAN23	regd.h	/^	CTRY_JAPAN23 = 4023,$/;"	e	enum:CountryCode
CTRY_JAPAN24	regd.h	/^	CTRY_JAPAN24 = 4024,$/;"	e	enum:CountryCode
CTRY_JAPAN25	regd.h	/^	CTRY_JAPAN25 = 4025,$/;"	e	enum:CountryCode
CTRY_JAPAN26	regd.h	/^	CTRY_JAPAN26 = 4026,$/;"	e	enum:CountryCode
CTRY_JAPAN27	regd.h	/^	CTRY_JAPAN27 = 4027,$/;"	e	enum:CountryCode
CTRY_JAPAN28	regd.h	/^	CTRY_JAPAN28 = 4028,$/;"	e	enum:CountryCode
CTRY_JAPAN29	regd.h	/^	CTRY_JAPAN29 = 4029,$/;"	e	enum:CountryCode
CTRY_JAPAN3	regd.h	/^	CTRY_JAPAN3 = 395,$/;"	e	enum:CountryCode
CTRY_JAPAN30	regd.h	/^	CTRY_JAPAN30 = 4030,$/;"	e	enum:CountryCode
CTRY_JAPAN31	regd.h	/^	CTRY_JAPAN31 = 4031,$/;"	e	enum:CountryCode
CTRY_JAPAN32	regd.h	/^	CTRY_JAPAN32 = 4032,$/;"	e	enum:CountryCode
CTRY_JAPAN33	regd.h	/^	CTRY_JAPAN33 = 4033,$/;"	e	enum:CountryCode
CTRY_JAPAN34	regd.h	/^	CTRY_JAPAN34 = 4034,$/;"	e	enum:CountryCode
CTRY_JAPAN35	regd.h	/^	CTRY_JAPAN35 = 4035,$/;"	e	enum:CountryCode
CTRY_JAPAN36	regd.h	/^	CTRY_JAPAN36 = 4036,$/;"	e	enum:CountryCode
CTRY_JAPAN37	regd.h	/^	CTRY_JAPAN37 = 4037,$/;"	e	enum:CountryCode
CTRY_JAPAN38	regd.h	/^	CTRY_JAPAN38 = 4038,$/;"	e	enum:CountryCode
CTRY_JAPAN39	regd.h	/^	CTRY_JAPAN39 = 4039,$/;"	e	enum:CountryCode
CTRY_JAPAN4	regd.h	/^	CTRY_JAPAN4 = 396,$/;"	e	enum:CountryCode
CTRY_JAPAN40	regd.h	/^	CTRY_JAPAN40 = 4040,$/;"	e	enum:CountryCode
CTRY_JAPAN41	regd.h	/^	CTRY_JAPAN41 = 4041,$/;"	e	enum:CountryCode
CTRY_JAPAN42	regd.h	/^	CTRY_JAPAN42 = 4042,$/;"	e	enum:CountryCode
CTRY_JAPAN43	regd.h	/^	CTRY_JAPAN43 = 4043,$/;"	e	enum:CountryCode
CTRY_JAPAN44	regd.h	/^	CTRY_JAPAN44 = 4044,$/;"	e	enum:CountryCode
CTRY_JAPAN45	regd.h	/^	CTRY_JAPAN45 = 4045,$/;"	e	enum:CountryCode
CTRY_JAPAN46	regd.h	/^	CTRY_JAPAN46 = 4046,$/;"	e	enum:CountryCode
CTRY_JAPAN47	regd.h	/^	CTRY_JAPAN47 = 4047,$/;"	e	enum:CountryCode
CTRY_JAPAN48	regd.h	/^	CTRY_JAPAN48 = 4048,$/;"	e	enum:CountryCode
CTRY_JAPAN49	regd.h	/^	CTRY_JAPAN49 = 4049,$/;"	e	enum:CountryCode
CTRY_JAPAN5	regd.h	/^	CTRY_JAPAN5 = 397,$/;"	e	enum:CountryCode
CTRY_JAPAN50	regd.h	/^	CTRY_JAPAN50 = 4050,$/;"	e	enum:CountryCode
CTRY_JAPAN51	regd.h	/^	CTRY_JAPAN51 = 4051,$/;"	e	enum:CountryCode
CTRY_JAPAN52	regd.h	/^	CTRY_JAPAN52 = 4052,$/;"	e	enum:CountryCode
CTRY_JAPAN53	regd.h	/^	CTRY_JAPAN53 = 4053,$/;"	e	enum:CountryCode
CTRY_JAPAN54	regd.h	/^	CTRY_JAPAN54 = 4054,$/;"	e	enum:CountryCode
CTRY_JAPAN55	regd.h	/^	CTRY_JAPAN55 = 4055,$/;"	e	enum:CountryCode
CTRY_JAPAN56	regd.h	/^	CTRY_JAPAN56 = 4056,$/;"	e	enum:CountryCode
CTRY_JAPAN57	regd.h	/^	CTRY_JAPAN57 = 4057,$/;"	e	enum:CountryCode
CTRY_JAPAN58	regd.h	/^	CTRY_JAPAN58 = 4058,$/;"	e	enum:CountryCode
CTRY_JAPAN59	regd.h	/^	CTRY_JAPAN59 = 4059,$/;"	e	enum:CountryCode
CTRY_JAPAN6	regd.h	/^	CTRY_JAPAN6 = 4006,$/;"	e	enum:CountryCode
CTRY_JAPAN7	regd.h	/^	CTRY_JAPAN7 = 4007,$/;"	e	enum:CountryCode
CTRY_JAPAN8	regd.h	/^	CTRY_JAPAN8 = 4008,$/;"	e	enum:CountryCode
CTRY_JAPAN9	regd.h	/^	CTRY_JAPAN9 = 4009,$/;"	e	enum:CountryCode
CTRY_JORDAN	regd.h	/^	CTRY_JORDAN = 400,$/;"	e	enum:CountryCode
CTRY_KAZAKHSTAN	regd.h	/^	CTRY_KAZAKHSTAN = 398,$/;"	e	enum:CountryCode
CTRY_KENYA	regd.h	/^	CTRY_KENYA = 404,$/;"	e	enum:CountryCode
CTRY_KOREA_NORTH	regd.h	/^	CTRY_KOREA_NORTH = 408,$/;"	e	enum:CountryCode
CTRY_KOREA_ROC	regd.h	/^	CTRY_KOREA_ROC = 410,$/;"	e	enum:CountryCode
CTRY_KOREA_ROC2	regd.h	/^	CTRY_KOREA_ROC2 = 411,$/;"	e	enum:CountryCode
CTRY_KOREA_ROC3	regd.h	/^	CTRY_KOREA_ROC3 = 412,$/;"	e	enum:CountryCode
CTRY_KUWAIT	regd.h	/^	CTRY_KUWAIT = 414,$/;"	e	enum:CountryCode
CTRY_LATVIA	regd.h	/^	CTRY_LATVIA = 428,$/;"	e	enum:CountryCode
CTRY_LEBANON	regd.h	/^	CTRY_LEBANON = 422,$/;"	e	enum:CountryCode
CTRY_LIBYA	regd.h	/^	CTRY_LIBYA = 434,$/;"	e	enum:CountryCode
CTRY_LIECHTENSTEIN	regd.h	/^	CTRY_LIECHTENSTEIN = 438,$/;"	e	enum:CountryCode
CTRY_LITHUANIA	regd.h	/^	CTRY_LITHUANIA = 440,$/;"	e	enum:CountryCode
CTRY_LUXEMBOURG	regd.h	/^	CTRY_LUXEMBOURG = 442,$/;"	e	enum:CountryCode
CTRY_MACAU	regd.h	/^	CTRY_MACAU = 446,$/;"	e	enum:CountryCode
CTRY_MACEDONIA	regd.h	/^	CTRY_MACEDONIA = 807,$/;"	e	enum:CountryCode
CTRY_MALAYSIA	regd.h	/^	CTRY_MALAYSIA = 458,$/;"	e	enum:CountryCode
CTRY_MALTA	regd.h	/^	CTRY_MALTA = 470,$/;"	e	enum:CountryCode
CTRY_MEXICO	regd.h	/^	CTRY_MEXICO = 484,$/;"	e	enum:CountryCode
CTRY_MONACO	regd.h	/^	CTRY_MONACO = 492,$/;"	e	enum:CountryCode
CTRY_MOROCCO	regd.h	/^	CTRY_MOROCCO = 504,$/;"	e	enum:CountryCode
CTRY_NEPAL	regd.h	/^	CTRY_NEPAL = 524,$/;"	e	enum:CountryCode
CTRY_NETHERLANDS	regd.h	/^	CTRY_NETHERLANDS = 528,$/;"	e	enum:CountryCode
CTRY_NETHERLANDS_ANTILLES	regd.h	/^	CTRY_NETHERLANDS_ANTILLES = 530,$/;"	e	enum:CountryCode
CTRY_NEW_ZEALAND	regd.h	/^	CTRY_NEW_ZEALAND = 554,$/;"	e	enum:CountryCode
CTRY_NICARAGUA	regd.h	/^	CTRY_NICARAGUA = 558,$/;"	e	enum:CountryCode
CTRY_NORWAY	regd.h	/^	CTRY_NORWAY = 578,$/;"	e	enum:CountryCode
CTRY_OMAN	regd.h	/^	CTRY_OMAN = 512,$/;"	e	enum:CountryCode
CTRY_PAKISTAN	regd.h	/^	CTRY_PAKISTAN = 586,$/;"	e	enum:CountryCode
CTRY_PANAMA	regd.h	/^	CTRY_PANAMA = 591,$/;"	e	enum:CountryCode
CTRY_PAPUA_NEW_GUINEA	regd.h	/^	CTRY_PAPUA_NEW_GUINEA = 598,$/;"	e	enum:CountryCode
CTRY_PARAGUAY	regd.h	/^	CTRY_PARAGUAY = 600,$/;"	e	enum:CountryCode
CTRY_PERU	regd.h	/^	CTRY_PERU = 604,$/;"	e	enum:CountryCode
CTRY_PHILIPPINES	regd.h	/^	CTRY_PHILIPPINES = 608,$/;"	e	enum:CountryCode
CTRY_POLAND	regd.h	/^	CTRY_POLAND = 616,$/;"	e	enum:CountryCode
CTRY_PORTUGAL	regd.h	/^	CTRY_PORTUGAL = 620,$/;"	e	enum:CountryCode
CTRY_PUERTO_RICO	regd.h	/^	CTRY_PUERTO_RICO = 630,$/;"	e	enum:CountryCode
CTRY_QATAR	regd.h	/^	CTRY_QATAR = 634,$/;"	e	enum:CountryCode
CTRY_ROMANIA	regd.h	/^	CTRY_ROMANIA = 642,$/;"	e	enum:CountryCode
CTRY_RUSSIA	regd.h	/^	CTRY_RUSSIA = 643,$/;"	e	enum:CountryCode
CTRY_SAUDI_ARABIA	regd.h	/^	CTRY_SAUDI_ARABIA = 682,$/;"	e	enum:CountryCode
CTRY_SERBIA_MONTENEGRO	regd.h	/^	CTRY_SERBIA_MONTENEGRO = 891,$/;"	e	enum:CountryCode
CTRY_SINGAPORE	regd.h	/^	CTRY_SINGAPORE = 702,$/;"	e	enum:CountryCode
CTRY_SLOVAKIA	regd.h	/^	CTRY_SLOVAKIA = 703,$/;"	e	enum:CountryCode
CTRY_SLOVENIA	regd.h	/^	CTRY_SLOVENIA = 705,$/;"	e	enum:CountryCode
CTRY_SOUTH_AFRICA	regd.h	/^	CTRY_SOUTH_AFRICA = 710,$/;"	e	enum:CountryCode
CTRY_SPAIN	regd.h	/^	CTRY_SPAIN = 724,$/;"	e	enum:CountryCode
CTRY_SRI_LANKA	regd.h	/^	CTRY_SRI_LANKA = 144,$/;"	e	enum:CountryCode
CTRY_SWEDEN	regd.h	/^	CTRY_SWEDEN = 752,$/;"	e	enum:CountryCode
CTRY_SWITZERLAND	regd.h	/^	CTRY_SWITZERLAND = 756,$/;"	e	enum:CountryCode
CTRY_SYRIA	regd.h	/^	CTRY_SYRIA = 760,$/;"	e	enum:CountryCode
CTRY_TAIWAN	regd.h	/^	CTRY_TAIWAN = 158,$/;"	e	enum:CountryCode
CTRY_THAILAND	regd.h	/^	CTRY_THAILAND = 764,$/;"	e	enum:CountryCode
CTRY_TRINIDAD_Y_TOBAGO	regd.h	/^	CTRY_TRINIDAD_Y_TOBAGO = 780,$/;"	e	enum:CountryCode
CTRY_TUNISIA	regd.h	/^	CTRY_TUNISIA = 788,$/;"	e	enum:CountryCode
CTRY_TURKEY	regd.h	/^	CTRY_TURKEY = 792,$/;"	e	enum:CountryCode
CTRY_UAE	regd.h	/^	CTRY_UAE = 784,$/;"	e	enum:CountryCode
CTRY_UKRAINE	regd.h	/^	CTRY_UKRAINE = 804,$/;"	e	enum:CountryCode
CTRY_UNITED_KINGDOM	regd.h	/^	CTRY_UNITED_KINGDOM = 826,$/;"	e	enum:CountryCode
CTRY_UNITED_STATES	regd.h	/^	CTRY_UNITED_STATES = 840,$/;"	e	enum:CountryCode
CTRY_UNITED_STATES_FCC49	regd.h	/^	CTRY_UNITED_STATES_FCC49 = 842,$/;"	e	enum:CountryCode
CTRY_URUGUAY	regd.h	/^	CTRY_URUGUAY = 858,$/;"	e	enum:CountryCode
CTRY_UZBEKISTAN	regd.h	/^	CTRY_UZBEKISTAN = 860,$/;"	e	enum:CountryCode
CTRY_VENEZUELA	regd.h	/^	CTRY_VENEZUELA = 862,$/;"	e	enum:CountryCode
CTRY_VIET_NAM	regd.h	/^	CTRY_VIET_NAM = 704,$/;"	e	enum:CountryCode
CTRY_YEMEN	regd.h	/^	CTRY_YEMEN = 887,$/;"	e	enum:CountryCode
CTRY_ZIMBABWE	regd.h	/^	CTRY_ZIMBABWE = 716,$/;"	e	enum:CountryCode
CURRENT_BSS_FILTER	ath6kl/wmi.h	/^	CURRENT_BSS_FILTER,$/;"	e	enum:wmi_bss_filter
CalValid	ath9k/hw.h	/^	int32_t CalValid;$/;"	m	struct:ath9k_hw_cal_data
ChSel	ath9k/mac.h	/^	u32 ChSel;$/;"	m	struct:ath9k_11n_rate_series
CompressAlgorithm	ath9k/ar9003_eeprom.h	/^enum CompressAlgorithm {$/;"	g
CountryCode	regd.h	/^enum CountryCode {$/;"	g
DATA_MSGTYPE	ath6kl/wmi.h	/^	DATA_MSGTYPE = 0x0,$/;"	e	enum:wmi_msg_type
DAidx	carl9170/wlan.h	/^	u8 SAidx, DAidx;$/;"	m	struct:ar9170_rx_macstatus
DBG_MAGIC	carl9170/fwdesc.h	91;"	d
DCU_COMPLETE_STATE	ath9k/hw.c	1601;"	d	file:
DCU_COMPLETE_STATE_MASK	ath9k/hw.c	1602;"	d	file:
DEBUGFS_ADD	carl9170/debug.c	829;"	d	file:
DEBUGFS_ADD	carl9170/debug.c	891;"	d	file:
DEBUGFS_DECLARE_FILE	carl9170/debug.c	183;"	d	file:
DEBUGFS_DECLARE_RO_FILE	carl9170/debug.c	187;"	d	file:
DEBUGFS_DECLARE_RW_FILE	carl9170/debug.c	195;"	d	file:
DEBUGFS_DECLARE_WO_FILE	carl9170/debug.c	191;"	d	file:
DEBUGFS_HW_REG_FILE	carl9170/debug.c	527;"	d	file:
DEBUGFS_HW_TALLY_FILE	carl9170/debug.c	497;"	d	file:
DEBUGFS_QUEUE_DUMP	carl9170/debug.c	380;"	d	file:
DEBUGFS_READONLY_FILE	carl9170/debug.c	205;"	d	file:
DEBUG_H	ath6kl/debug.h	19;"	d
DEBUG_H	ath9k/debug.h	18;"	d
DEBUG_REG_DMN	regd_common.h	/^	DEBUG_REG_DMN = 0x01ff,$/;"	e	enum:EnumRd
DECLARE_EVENT_CLASS	ath6kl/trace.h	28;"	d
DECLARE_EVENT_CLASS	ath6kl/trace.h	29;"	d
DECR	ath9k/ath9k.h	55;"	d
DEC_PROF	ath9k/mci.h	81;"	d
DEC_VIF	ath9k/htc.h	216;"	d
DEFAULT_BG_SCAN_PERIOD	ath6kl/cfg80211.c	54;"	d	file:
DEFAULT_CACHELINE	ath9k/ath9k.h	627;"	d
DEFAULT_SWBA_RESPONSE	ath9k/htc.h	384;"	d
DEFINE_EVENT	ath6kl/trace.h	30;"	d
DEFINE_EVENT	ath6kl/trace.h	31;"	d
DEFINE_STAT	carl9170/debug.h	103;"	d
DEFINE_TALLY	carl9170/debug.h	99;"	d
DEF_AP_COUNTRY_CODE	ath6kl/wmi.h	2255;"	d
DEF_LRSSI_ROAM_FLOOR	ath6kl/wmi.h	1618;"	d
DEF_LRSSI_ROAM_THRESHOLD	ath6kl/wmi.h	1617;"	d
DEF_LRSSI_SCAN_PERIOD	ath6kl/wmi.h	1616;"	d
DEF_SCAN_FOR_ROAM_INTVL	ath6kl/wmi.h	1619;"	d
DELPT	ath9k/ar9003_calib.c	397;"	d	file:
DESTROY_IN_PROGRESS	ath6kl/core.h	/^	DESTROY_IN_PROGRESS,$/;"	e	enum:ath6kl_dev_state
DFS_PATTERN_DETECTOR_H	ath9k/dfs_pattern_detector.h	18;"	d
DFS_POOL_STAT_DEC	ath9k/dfs_debug.h	72;"	d
DFS_POOL_STAT_DEC	ath9k/dfs_debug.h	81;"	d
DFS_POOL_STAT_INC	ath9k/dfs_debug.h	71;"	d
DFS_POOL_STAT_INC	ath9k/dfs_debug.h	80;"	d
DFS_PRI_DETECTOR_H	ath9k/dfs_pri_detector.h	18;"	d
DFS_STATS_RESET_MAGIC	ath9k/dfs_debug.c	85;"	d	file:
DFS_STAT_INC	ath9k/dfs_debug.h	68;"	d
DFS_STAT_INC	ath9k/dfs_debug.h	77;"	d
DISABLE_FOR_THIS_AC	ath6kl/wmi.h	/^	DISABLE_FOR_THIS_AC = 0,$/;"	e	enum:voiceps_cap_type
DISABLE_SSID_FLAG	ath6kl/wmi.h	/^	DISABLE_SSID_FLAG = 0,$/;"	e	enum:wmi_ssid_flag
DISCONNECT_CMD	ath6kl/wmi.h	/^	DISCONNECT_CMD = 0x03,$/;"	e	enum:wmi_disconnect_reason
DISCONN_EVT_IN_RECONN	ath6kl/wmi.h	/^	DISCONN_EVT_IN_RECONN = 0,$/;"	e	enum:target_event_report_config
DISCON_TIMER_INTVAL	ath6kl/core.h	62;"	d
DMA_BUF_LEN	ath9k/debug.c	89;"	d	file:
DMA_CFG_DESC_TX_0_CMD_DMA_IT_LEN	wil6210/txrx.h	183;"	d
DMA_CFG_DESC_TX_0_CMD_DMA_IT_MSK	wil6210/txrx.h	184;"	d
DMA_CFG_DESC_TX_0_CMD_DMA_IT_POS	wil6210/txrx.h	182;"	d
DMA_CFG_DESC_TX_0_CMD_EOP_LEN	wil6210/txrx.h	179;"	d
DMA_CFG_DESC_TX_0_CMD_EOP_MSK	wil6210/txrx.h	180;"	d
DMA_CFG_DESC_TX_0_CMD_EOP_POS	wil6210/txrx.h	178;"	d
DMA_CFG_DESC_TX_0_IPV4_CHECKSUM_EN_LEN	wil6210/txrx.h	195;"	d
DMA_CFG_DESC_TX_0_IPV4_CHECKSUM_EN_MSK	wil6210/txrx.h	196;"	d
DMA_CFG_DESC_TX_0_IPV4_CHECKSUM_EN_POS	wil6210/txrx.h	194;"	d
DMA_CFG_DESC_TX_0_L4_LENGTH_LEN	wil6210/txrx.h	175;"	d
DMA_CFG_DESC_TX_0_L4_LENGTH_MSK	wil6210/txrx.h	176;"	d
DMA_CFG_DESC_TX_0_L4_LENGTH_POS	wil6210/txrx.h	174;"	d
DMA_CFG_DESC_TX_0_L4_TYPE_LEN	wil6210/txrx.h	211;"	d
DMA_CFG_DESC_TX_0_L4_TYPE_MSK	wil6210/txrx.h	212;"	d
DMA_CFG_DESC_TX_0_L4_TYPE_POS	wil6210/txrx.h	210;"	d
DMA_CFG_DESC_TX_0_PSEUDO_HEADER_CALC_EN_LEN	wil6210/txrx.h	207;"	d
DMA_CFG_DESC_TX_0_PSEUDO_HEADER_CALC_EN_MSK	wil6210/txrx.h	208;"	d
DMA_CFG_DESC_TX_0_PSEUDO_HEADER_CALC_EN_POS	wil6210/txrx.h	206;"	d
DMA_CFG_DESC_TX_0_QID_LEN	wil6210/txrx.h	203;"	d
DMA_CFG_DESC_TX_0_QID_MSK	wil6210/txrx.h	204;"	d
DMA_CFG_DESC_TX_0_QID_POS	wil6210/txrx.h	202;"	d
DMA_CFG_DESC_TX_0_SEGMENT_BUF_DETAILS_LEN	wil6210/txrx.h	187;"	d
DMA_CFG_DESC_TX_0_SEGMENT_BUF_DETAILS_MSK	wil6210/txrx.h	188;"	d
DMA_CFG_DESC_TX_0_SEGMENT_BUF_DETAILS_POS	wil6210/txrx.h	186;"	d
DMA_CFG_DESC_TX_0_TCP_SEG_EN_LEN	wil6210/txrx.h	191;"	d
DMA_CFG_DESC_TX_0_TCP_SEG_EN_MSK	wil6210/txrx.h	192;"	d
DMA_CFG_DESC_TX_0_TCP_SEG_EN_POS	wil6210/txrx.h	190;"	d
DMA_CFG_DESC_TX_0_TCP_UDP_CHECKSUM_EN_LEN	wil6210/txrx.h	199;"	d
DMA_CFG_DESC_TX_0_TCP_UDP_CHECKSUM_EN_MSK	wil6210/txrx.h	200;"	d
DMA_CFG_DESC_TX_0_TCP_UDP_CHECKSUM_EN_POS	wil6210/txrx.h	198;"	d
DNLINK_TRAFFIC	ath6kl/wmi.h	/^	DNLINK_TRAFFIC = 1,$/;"	e	enum:dir_type
DOT11H_CHANNEL_SWITCH	ath6kl/wmi.h	/^	DOT11H_CHANNEL_SWITCH = 0x0b,$/;"	e	enum:wmi_disconnect_reason
DO_ANI	ath9k/ani.h	22;"	d
DO_DELAY	ath9k/hw.h	116;"	d
DS2PHYS	ath9k/ath9k.h	99;"	d
DTIM_EXPIRED	ath6kl/core.h	/^	DTIM_EXPIRED,$/;"	e	enum:ath6kl_vif_state
DTIM_PERIOD_AVAIL	ath6kl/core.h	/^	DTIM_PERIOD_AVAIL,$/;"	e	enum:ath6kl_vif_state
EDGES	carl9170/phy.c	1321;"	d	file:
EDGES	carl9170/phy.c	1426;"	d	file:
EEPROM_4K_SIZE	ath9k/eeprom_4k.c	185;"	d	file:
EEPROM_4K_SIZE	ath9k/eeprom_4k.c	294;"	d	file:
EEPROM_DATA_LEN_9485	ath9k/ar9003_eeprom.c	40;"	d	file:
EEPROM_H	ath9k/eeprom.h	18;"	d
EEPROM_PROTECT_RP_0_31	ath9k/reg.h	728;"	d
EEPROM_PROTECT_RP_1024_2047	ath9k/reg.h	742;"	d
EEPROM_PROTECT_RP_128_191	ath9k/reg.h	734;"	d
EEPROM_PROTECT_RP_192_255	ath9k/reg.h	736;"	d
EEPROM_PROTECT_RP_256_511	ath9k/reg.h	738;"	d
EEPROM_PROTECT_RP_32_63	ath9k/reg.h	730;"	d
EEPROM_PROTECT_RP_512_1023	ath9k/reg.h	740;"	d
EEPROM_PROTECT_RP_64_127	ath9k/reg.h	732;"	d
EEPROM_PROTECT_WP_0_31	ath9k/reg.h	729;"	d
EEPROM_PROTECT_WP_1024_2047	ath9k/reg.h	743;"	d
EEPROM_PROTECT_WP_128_191	ath9k/reg.h	735;"	d
EEPROM_PROTECT_WP_192_255	ath9k/reg.h	737;"	d
EEPROM_PROTECT_WP_256_511	ath9k/reg.h	739;"	d
EEPROM_PROTECT_WP_32_63	ath9k/reg.h	731;"	d
EEPROM_PROTECT_WP_512_1023	ath9k/reg.h	741;"	d
EEPROM_PROTECT_WP_64_127	ath9k/reg.h	733;"	d
EEP_4K_BB_DESIRED_SCALE_MASK	ath9k/eeprom.h	436;"	d
EEP_ANTENNA_GAIN_2G	ath9k/eeprom.h	/^	EEP_ANTENNA_GAIN_2G,$/;"	e	enum:eeprom_param
EEP_ANTENNA_GAIN_5G	ath9k/eeprom.h	/^	EEP_ANTENNA_GAIN_5G,$/;"	e	enum:eeprom_param
EEP_ANT_DIV_CTL1	ath9k/eeprom.h	/^	EEP_ANT_DIV_CTL1,$/;"	e	enum:eeprom_param
EEP_CHAIN_MASK_REDUCE	ath9k/eeprom.h	/^	EEP_CHAIN_MASK_REDUCE,$/;"	e	enum:eeprom_param
EEP_DAC_HPWR_5G	ath9k/eeprom.h	/^	EEP_DAC_HPWR_5G,$/;"	e	enum:eeprom_param
EEP_DB_2	ath9k/eeprom.h	/^	EEP_DB_2,$/;"	e	enum:eeprom_param
EEP_DB_5	ath9k/eeprom.h	/^	EEP_DB_5,$/;"	e	enum:eeprom_param
EEP_DEF_SPURCHAN	ath9k/eeprom_def.c	1351;"	d	file:
EEP_DEF_SPURCHAN	ath9k/eeprom_def.c	1375;"	d	file:
EEP_DEV_TYPE	ath9k/eeprom.h	/^	EEP_DEV_TYPE,$/;"	e	enum:eeprom_param
EEP_FRAC_N_5G	ath9k/eeprom.h	/^	EEP_FRAC_N_5G,$/;"	e	enum:eeprom_param
EEP_FSTCLK_5G	ath9k/eeprom.h	/^	EEP_FSTCLK_5G,$/;"	e	enum:eeprom_param
EEP_MAC_LSW	ath9k/eeprom.h	/^	EEP_MAC_LSW,$/;"	e	enum:eeprom_param
EEP_MAC_MID	ath9k/eeprom.h	/^	EEP_MAC_MID,$/;"	e	enum:eeprom_param
EEP_MAC_MSW	ath9k/eeprom.h	/^	EEP_MAC_MSW,$/;"	e	enum:eeprom_param
EEP_MAP4K_SPURCHAN	ath9k/eeprom_4k.c	1069;"	d	file:
EEP_MAP4K_SPURCHAN	ath9k/eeprom_4k.c	1093;"	d	file:
EEP_MAP9287_SPURCHAN	ath9k/eeprom_9287.c	1007;"	d	file:
EEP_MAP9287_SPURCHAN	ath9k/eeprom_9287.c	1031;"	d	file:
EEP_MINOR_REV	ath9k/eeprom.h	/^	EEP_MINOR_REV,$/;"	e	enum:eeprom_param
EEP_MODAL_VER	ath9k/eeprom.h	/^	EEP_MODAL_VER,$/;"	e	enum:eeprom_param
EEP_NFTHRESH_2	ath9k/eeprom.h	/^	EEP_NFTHRESH_2,$/;"	e	enum:eeprom_param
EEP_NFTHRESH_5	ath9k/eeprom.h	/^	EEP_NFTHRESH_5,$/;"	e	enum:eeprom_param
EEP_OB_2	ath9k/eeprom.h	/^	EEP_OB_2,$/;"	e	enum:eeprom_param
EEP_OB_5	ath9k/eeprom.h	/^	EEP_OB_5,$/;"	e	enum:eeprom_param
EEP_OL_PWRCTRL	ath9k/eeprom.h	/^	EEP_OL_PWRCTRL,$/;"	e	enum:eeprom_param
EEP_OP_CAP	ath9k/eeprom.h	/^	EEP_OP_CAP,$/;"	e	enum:eeprom_param
EEP_OP_MODE	ath9k/eeprom.h	/^	EEP_OP_MODE,$/;"	e	enum:eeprom_param
EEP_PAPRD	ath9k/eeprom.h	/^	EEP_PAPRD,$/;"	e	enum:eeprom_param
EEP_PWR_TABLE_OFFSET	ath9k/eeprom.h	/^	EEP_PWR_TABLE_OFFSET,$/;"	e	enum:eeprom_param
EEP_RC_CHAIN_MASK	ath9k/eeprom.h	/^	EEP_RC_CHAIN_MASK,$/;"	e	enum:eeprom_param
EEP_REG_0	ath9k/eeprom.h	/^	EEP_REG_0,$/;"	e	enum:eeprom_param
EEP_RFSILENT_ENABLED	ath9k/eeprom.h	108;"	d
EEP_RFSILENT_ENABLED_S	ath9k/eeprom.h	109;"	d
EEP_RFSILENT_GPIO_SEL	ath9k/eeprom.h	112;"	d
EEP_RFSILENT_GPIO_SEL_S	ath9k/eeprom.h	113;"	d
EEP_RFSILENT_POLARITY	ath9k/eeprom.h	110;"	d
EEP_RFSILENT_POLARITY_S	ath9k/eeprom.h	111;"	d
EEP_RF_SILENT	ath9k/eeprom.h	/^	EEP_RF_SILENT,$/;"	e	enum:eeprom_param
EEP_RXGAIN_TYPE	ath9k/eeprom.h	/^	EEP_RXGAIN_TYPE,$/;"	e	enum:eeprom_param
EEP_RX_MASK	ath9k/eeprom.h	/^	EEP_RX_MASK,$/;"	e	enum:eeprom_param
EEP_TEMPSENSE_SLOPE	ath9k/eeprom.h	/^	EEP_TEMPSENSE_SLOPE,$/;"	e	enum:eeprom_param
EEP_TEMPSENSE_SLOPE_PAL_ON	ath9k/eeprom.h	/^	EEP_TEMPSENSE_SLOPE_PAL_ON,$/;"	e	enum:eeprom_param
EEP_TXGAIN_TYPE	ath9k/eeprom.h	/^	EEP_TXGAIN_TYPE,$/;"	e	enum:eeprom_param
EEP_TX_MASK	ath9k/eeprom.h	/^	EEP_TX_MASK,$/;"	e	enum:eeprom_param
ENABLE_AUTO_CTRL_FLAGS	ath6kl/wmi.h	/^	ENABLE_AUTO_CTRL_FLAGS = 0x20,$/;"	e	enum:wmi_scan_ctrl_flags_bits
ENABLE_FOR_ALL_AC	ath6kl/wmi.h	/^	ENABLE_FOR_ALL_AC = 2,$/;"	e	enum:voiceps_cap_type
ENABLE_FOR_THIS_AC	ath6kl/wmi.h	/^	ENABLE_FOR_THIS_AC = 1,$/;"	e	enum:voiceps_cap_type
ENABLE_REGWRITE_BUFFER	ath9k/hw.h	87;"	d
ENABLE_REGWRITE_BUFFER	key.c	27;"	d	file:
ENABLE_SCAN_ABORT_EVENT	ath6kl/wmi.h	/^	ENABLE_SCAN_ABORT_EVENT = 0x40$/;"	e	enum:wmi_scan_ctrl_flags_bits
ENDPOINT0	ath9k/htc_hst.h	/^	ENDPOINT0 = 0,$/;"	e	enum:htc_endpoint_id
ENDPOINT1	ath6kl/htc.h	108;"	d
ENDPOINT1	ath9k/htc_hst.h	/^	ENDPOINT1 = 1,$/;"	e	enum:htc_endpoint_id
ENDPOINT2	ath9k/htc_hst.h	/^	ENDPOINT2 = 2,$/;"	e	enum:htc_endpoint_id
ENDPOINT3	ath9k/htc_hst.h	/^	ENDPOINT3 = 3,$/;"	e	enum:htc_endpoint_id
ENDPOINT4	ath9k/htc_hst.h	/^	ENDPOINT4 = 4,$/;"	e	enum:htc_endpoint_id
ENDPOINT5	ath9k/htc_hst.h	/^	ENDPOINT5 = 5,$/;"	e	enum:htc_endpoint_id
ENDPOINT6	ath9k/htc_hst.h	/^	ENDPOINT6 = 6,$/;"	e	enum:htc_endpoint_id
ENDPOINT7	ath9k/htc_hst.h	/^	ENDPOINT7 = 7,$/;"	e	enum:htc_endpoint_id
ENDPOINT8	ath9k/htc_hst.h	/^	ENDPOINT8 = 8,$/;"	e	enum:htc_endpoint_id
ENDPOINT_0	ath6kl/htc.h	/^	ENDPOINT_0 = 0,$/;"	e	enum:htc_endpoint_id
ENDPOINT_1	ath6kl/htc.h	/^	ENDPOINT_1 = 1,$/;"	e	enum:htc_endpoint_id
ENDPOINT_2	ath6kl/htc.h	/^	ENDPOINT_2 = 2,$/;"	e	enum:htc_endpoint_id
ENDPOINT_3	ath6kl/htc.h	/^	ENDPOINT_3,$/;"	e	enum:htc_endpoint_id
ENDPOINT_4	ath6kl/htc.h	/^	ENDPOINT_4,$/;"	e	enum:htc_endpoint_id
ENDPOINT_5	ath6kl/htc.h	/^	ENDPOINT_5,$/;"	e	enum:htc_endpoint_id
ENDPOINT_6	ath6kl/htc.h	/^	ENDPOINT_6,$/;"	e	enum:htc_endpoint_id
ENDPOINT_7	ath6kl/htc.h	/^	ENDPOINT_7,$/;"	e	enum:htc_endpoint_id
ENDPOINT_8	ath6kl/htc.h	/^	ENDPOINT_8,$/;"	e	enum:htc_endpoint_id
ENDPOINT_MAX	ath6kl/htc.h	/^	ENDPOINT_MAX,$/;"	e	enum:htc_endpoint_id
ENDPOINT_MAX	ath9k/htc_hst.h	/^	ENDPOINT_MAX = 22$/;"	e	enum:htc_endpoint_id
ENDPOINT_UNUSED	ath6kl/htc.h	/^	ENDPOINT_UNUSED = -1,$/;"	e	enum:htc_endpoint_id
ENDPOINT_UNUSED	ath9k/htc_hst.h	/^	ENDPOINT_UNUSED = -1,$/;"	e	enum:htc_endpoint_id
END_WMIFLAG	ath6kl/wmi.h	/^	END_WMIFLAG$/;"	e	enum:wmi_sync_flag
EPPING_ALIGNMENT_PAD	ath6kl/common.h	59;"	d
EPSTAT	ath6kl/debug.c	802;"	d	file:
EPSTAT	ath6kl/debug.c	831;"	d	file:
ERROR_INT_STATUS_ADDRESS	ath6kl/target.h	66;"	d
ERROR_INT_STATUS_RX_UNDERFLOW	ath6kl/target.h	71;"	d
ERROR_INT_STATUS_RX_UNDERFLOW_S	ath6kl/target.h	70;"	d
ERROR_INT_STATUS_TX_OVERFLOW	ath6kl/target.h	74;"	d
ERROR_INT_STATUS_TX_OVERFLOW_S	ath6kl/target.h	73;"	d
ERROR_INT_STATUS_WAKEUP	ath6kl/target.h	68;"	d
ERROR_INT_STATUS_WAKEUP_S	ath6kl/target.h	67;"	d
ERROR_STATUS_ENABLE_ADDRESS	ath6kl/target.h	101;"	d
ERROR_STATUS_ENABLE_RX_UNDERFLOW	ath6kl/target.h	103;"	d
ERROR_STATUS_ENABLE_RX_UNDERFLOW_S	ath6kl/target.h	102;"	d
ERROR_STATUS_ENABLE_TX_OVERFLOW	ath6kl/target.h	106;"	d
ERROR_STATUS_ENABLE_TX_OVERFLOW_S	ath6kl/target.h	105;"	d
ETSI1_WORLD	regd_common.h	/^	ETSI1_WORLD = 0x37,$/;"	e	enum:EnumRd
ETSI2_WORLD	regd_common.h	/^	ETSI2_WORLD = 0x35,$/;"	e	enum:EnumRd
ETSI3_ETSIA	regd_common.h	/^	ETSI3_ETSIA = 0x32,$/;"	e	enum:EnumRd
ETSI3_WORLD	regd_common.h	/^	ETSI3_WORLD = 0x36,$/;"	e	enum:EnumRd
ETSI4_ETSIC	regd_common.h	/^	ETSI4_ETSIC = 0x38,$/;"	e	enum:EnumRd
ETSI4_WORLD	regd_common.h	/^	ETSI4_WORLD = 0x30,$/;"	e	enum:EnumRd
ETSI5_WORLD	regd_common.h	/^	ETSI5_WORLD = 0x39,$/;"	e	enum:EnumRd
ETSI6_WORLD	regd_common.h	/^	ETSI6_WORLD = 0x34,$/;"	e	enum:EnumRd
ETSI_PATTERN	ath9k/dfs_pattern_detector.c	51;"	d	file:
ETSI_RESERVED	regd_common.h	/^	ETSI_RESERVED = 0x33,$/;"	e	enum:EnumRd
EU1_WORLD	regd_common.h	/^	EU1_WORLD = 0x68,$/;"	e	enum:EnumRd
EXT_ADDITIVE	ath9k/ar9003_eeprom.c	30;"	d	file:
EXT_ADDITIVE	ath9k/eeprom.h	74;"	d
EXT_CH_RADAR_FOUND	ath9k/dfs.c	130;"	d	file:
EXT_CH_RADAR_FOUND	ath9k/dfs.c	49;"	d	file:
EnumRd	regd_common.h	/^enum EnumRd {$/;"	g
FBIN2FREQ	ath9k/eeprom.h	99;"	d
FCC1_FCCA	regd_common.h	/^	FCC1_FCCA = 0x10,$/;"	e	enum:EnumRd
FCC1_WORLD	regd_common.h	/^	FCC1_WORLD = 0x11,$/;"	e	enum:EnumRd
FCC2_ETSIC	regd_common.h	/^	FCC2_ETSIC = 0x22,$/;"	e	enum:EnumRd
FCC2_FCCA	regd_common.h	/^	FCC2_FCCA = 0x20,$/;"	e	enum:EnumRd
FCC2_WORLD	regd_common.h	/^	FCC2_WORLD = 0x21,$/;"	e	enum:EnumRd
FCC3_FCCA	regd_common.h	/^	FCC3_FCCA = 0x3A,$/;"	e	enum:EnumRd
FCC3_WORLD	regd_common.h	/^	FCC3_WORLD = 0x3B,$/;"	e	enum:EnumRd
FCC4_FCCA	regd_common.h	/^	FCC4_FCCA = 0x12,$/;"	e	enum:EnumRd
FCC5_FCCA	regd_common.h	/^	FCC5_FCCA = 0x13,$/;"	e	enum:EnumRd
FCC6_FCCA	regd_common.h	/^	FCC6_FCCA = 0x14,$/;"	e	enum:EnumRd
FCC6_WORLD	regd_common.h	/^	FCC6_WORLD = 0x23,$/;"	e	enum:EnumRd
FIRMWARE_AR7010_1_1	ath9k/hif_usb.c	/^MODULE_FIRMWARE(FIRMWARE_AR7010_1_1);$/;"	v
FIRMWARE_AR7010_1_1	ath9k/hif_usb.c	21;"	d	file:
FIRMWARE_AR9271	ath9k/hif_usb.c	/^MODULE_FIRMWARE(FIRMWARE_AR9271);$/;"	v
FIRMWARE_AR9271	ath9k/hif_usb.c	22;"	d	file:
FIRMWARE_DOWNLOAD	ath9k/hif_usb.h	29;"	d
FIRMWARE_DOWNLOAD_COMP	ath9k/hif_usb.h	30;"	d
FIRST_BOOT	ath6kl/core.h	/^	FIRST_BOOT,$/;"	e	enum:ath6kl_dev_state
FIRST_DESC_NDELIMS	ath9k/xmit.c	723;"	d	file:
FIX_MAGIC	carl9170/fwdesc.h	90;"	d
FRANCE_RES	regd_common.h	/^	FRANCE_RES = 0x31,$/;"	e	enum:EnumRd
FREQ2FBIN	ath9k/eeprom.h	98;"	d
FUDGE	ath5k/base.c	1971;"	d	file:
FUDGE	ath5k/base.c	2010;"	d	file:
FUDGE	ath9k/beacon.c	20;"	d	file:
FUDGE	ath9k/htc_drv_beacon.c	19;"	d	file:
GETCAP	ar5523/ar5523.c	369;"	d	file:
GET_VAL	carl9170/hw.h	814;"	d
GPIO_BASE_ADDRESS	ath6kl/target.h	126;"	d
GPIO_PIN10_ADDRESS	ath6kl/target.h	49;"	d
GPIO_PIN11_ADDRESS	ath6kl/target.h	50;"	d
GPIO_PIN12_ADDRESS	ath6kl/target.h	51;"	d
GPIO_PIN13_ADDRESS	ath6kl/target.h	52;"	d
GPIO_PIN9_ADDRESS	ath6kl/target.h	48;"	d
GROUP_USAGE	ath6kl/wmi.h	/^	GROUP_USAGE = 0x01,$/;"	e	enum:key_usage
HAL_FIRST_STEP_MAX	ath9k/ani.h	58;"	d
HAL_NOISE_IMMUNE_MAX	ath9k/ani.h	56;"	d
HAL_PROCESS_ANI	ath9k/ani.h	20;"	d
HAL_SPUR_IMMUNE_MAX	ath9k/ani.h	57;"	d
HIF_AMODE_MASK	ath6kl/hif.h	133;"	d
HIF_ASYNCHRONOUS	ath6kl/hif.h	109;"	d
HIF_BLOCK_BASIS	ath6kl/hif.h	123;"	d
HIF_BYTE_BASIS	ath6kl/hif.h	122;"	d
HIF_DIR_MASK	ath6kl/hif.h	95;"	d
HIF_DMA_BUFFER_SIZE	ath6kl/hif.h	30;"	d
HIF_DMODE_MASK	ath6kl/hif.h	124;"	d
HIF_EMODE_MASK	ath6kl/hif.h	110;"	d
HIF_FIXED_ADDRESS	ath6kl/hif.h	131;"	d
HIF_GMBOX_BASE_ADDR	ath6kl/hif.h	55;"	d
HIF_GMBOX_WIDTH	ath6kl/hif.h	56;"	d
HIF_H	ath6kl/hif.h	19;"	d
HIF_INCREMENTAL_ADDRESS	ath6kl/hif.h	132;"	d
HIF_MBOX0_BLOCK_SIZE	ath6kl/hif.h	28;"	d
HIF_MBOX0_EXT_BASE_ADDR	ath6kl/hif.h	51;"	d
HIF_MBOX0_EXT_WIDTH	ath6kl/hif.h	52;"	d
HIF_MBOX_BASE_ADDR	ath6kl/hif.h	45;"	d
HIF_MBOX_BLOCK_SIZE	ath6kl/hif.h	27;"	d
HIF_MBOX_END_ADDR	ath6kl/hif.h	48;"	d
HIF_MBOX_WIDTH	ath6kl/hif.h	46;"	d
HIF_OPS_H	ath6kl/hif-ops.h	19;"	d
HIF_RD_ASYNC_BLOCK_FIX	ath6kl/hif.h	163;"	d
HIF_RD_SYNC_BLOCK_FIX	ath6kl/hif.h	167;"	d
HIF_RD_SYNC_BYTE_FIX	ath6kl/hif.h	159;"	d
HIF_RD_SYNC_BYTE_INC	ath6kl/hif.h	155;"	d
HIF_READ	ath6kl/hif.h	93;"	d
HIF_SYNCHRONOUS	ath6kl/hif.h	108;"	d
HIF_USB_MAX_RXPIPES	ath9k/hif_usb.h	56;"	d
HIF_USB_MAX_TXPIPES	ath9k/hif_usb.h	57;"	d
HIF_USB_READY	ath9k/hif_usb.h	88;"	d
HIF_USB_START	ath9k/hif_usb.h	87;"	d
HIF_USB_TX_FLUSH	ath9k/hif_usb.h	70;"	d
HIF_USB_TX_STOP	ath9k/hif_usb.h	69;"	d
HIF_WRITE	ath6kl/hif.h	94;"	d
HIF_WR_ASYNC_BLOCK_INC	ath6kl/hif.h	139;"	d
HIF_WR_ASYNC_BYTE_INC	ath6kl/hif.h	135;"	d
HIF_WR_SYNC_BLOCK_INC	ath6kl/hif.h	151;"	d
HIF_WR_SYNC_BYTE_FIX	ath6kl/hif.h	143;"	d
HIF_WR_SYNC_BYTE_INC	ath6kl/hif.h	147;"	d
HI_ITEM	ath6kl/target.h	302;"	d
HI_OPTION_FW_BRIDGE_SHIFT	ath6kl/target.h	317;"	d
HI_OPTION_FW_MODE_AP	ath6kl/target.h	308;"	d
HI_OPTION_FW_MODE_BITS	ath6kl/target.h	326;"	d
HI_OPTION_FW_MODE_BSS_STA	ath6kl/target.h	307;"	d
HI_OPTION_FW_MODE_IBSS	ath6kl/target.h	306;"	d
HI_OPTION_FW_MODE_SHIFT	ath6kl/target.h	327;"	d
HI_OPTION_FW_SUBMODE_BITS	ath6kl/target.h	329;"	d
HI_OPTION_FW_SUBMODE_NONE	ath6kl/target.h	310;"	d
HI_OPTION_FW_SUBMODE_P2PCLIENT	ath6kl/target.h	312;"	d
HI_OPTION_FW_SUBMODE_P2PDEV	ath6kl/target.h	311;"	d
HI_OPTION_FW_SUBMODE_P2PGO	ath6kl/target.h	313;"	d
HI_OPTION_FW_SUBMODE_SHIFT	ath6kl/target.h	330;"	d
HI_OPTION_MAC_ADDR_METHOD_SHIFT	ath6kl/target.h	304;"	d
HI_OPTION_NUM_DEV_SHIFT	ath6kl/target.h	315;"	d
HOSTADDR	wil6210/wil6210.h	56;"	d
HOST_INT_STATUS_ADDRESS	ath6kl/target.h	54;"	d
HOST_INT_STATUS_COUNTER	ath6kl/target.h	62;"	d
HOST_INT_STATUS_COUNTER_S	ath6kl/target.h	61;"	d
HOST_INT_STATUS_CPU	ath6kl/target.h	59;"	d
HOST_INT_STATUS_CPU_S	ath6kl/target.h	58;"	d
HOST_INT_STATUS_ERROR	ath6kl/target.h	56;"	d
HOST_INT_STATUS_ERROR_S	ath6kl/target.h	55;"	d
HOST_MBOX	wil6210/wil6210.h	113;"	d
HOST_SLEEP_MODE_CMD_PROCESSED	ath6kl/core.h	/^	HOST_SLEEP_MODE_CMD_PROCESSED,$/;"	e	enum:ath6kl_vif_state
HOST_SW_INT	wil6210/wil6210.h	114;"	d
HT40_CHANNEL_CENTER_SHIFT	ath9k/hw.h	150;"	d
HTC_CONN_FLGS_DISABLE_CRED_FLOW_CTRL	ath6kl/htc.h	61;"	d
HTC_CONN_FLGS_REDUCE_CRED_DRIB	ath6kl/htc.h	58;"	d
HTC_CONN_FLGS_SET_RECV_ALLOC_MASK	ath6kl/htc.h	63;"	d
HTC_CONN_FLGS_SET_RECV_ALLOC_SHIFT	ath6kl/htc.h	62;"	d
HTC_CONN_FLGS_THRESH_LVL_HALF	ath6kl/htc.h	56;"	d
HTC_CONN_FLGS_THRESH_LVL_QUAT	ath6kl/htc.h	55;"	d
HTC_CONN_FLGS_THRESH_LVL_THREE_QUAT	ath6kl/htc.h	57;"	d
HTC_CONN_FLGS_THRESH_MASK	ath6kl/htc.h	59;"	d
HTC_CONTROL_BUFFER_SIZE	ath6kl/htc_pipe.c	22;"	d	file:
HTC_CONTROL_BUFFER_SIZE	ath9k/htc_hst.h	98;"	d
HTC_CREDIT_DIST_ACTIVITY_CHANGE	ath6kl/htc.h	/^	HTC_CREDIT_DIST_ACTIVITY_CHANGE = 1,$/;"	e	enum:htc_credit_dist_reason
HTC_CREDIT_DIST_SEEK_CREDITS	ath6kl/htc.h	/^	HTC_CREDIT_DIST_SEEK_CREDITS,$/;"	e	enum:htc_credit_dist_reason
HTC_CREDIT_DIST_SEND_COMPLETE	ath6kl/htc.h	/^	HTC_CREDIT_DIST_SEND_COMPLETE = 0,$/;"	e	enum:htc_credit_dist_reason
HTC_CTRL_RSVD_SVC	ath6kl/htc.h	89;"	d
HTC_CTRL_RSVD_SVC	ath9k/htc_hst.h	149;"	d
HTC_EP_ACTIVE	ath6kl/htc.h	114;"	d
HTC_FLAGS_NEED_CREDIT_UPDATE	ath6kl/htc.h	26;"	d
HTC_FLAGS_RECV_TRAILER	ath9k/htc_hst.h	57;"	d
HTC_FLAGS_SEND_BUNDLE	ath6kl/htc.h	27;"	d
HTC_FLAGS_TX_FIXUP_NETBUF	ath6kl/htc.h	28;"	d
HTC_FLGS_TX_BNDL_PAD_EN	ath6kl/htc.h	113;"	d
HTC_FLG_RX_BNDL_CNT	ath6kl/htc.h	34;"	d
HTC_FLG_RX_BNDL_CNT_S	ath6kl/htc.h	35;"	d
HTC_FLG_RX_TRAILER	ath6kl/htc.h	32;"	d
HTC_FLG_RX_UNUSED	ath6kl/htc.h	31;"	d
HTC_H	ath6kl/htc.h	19;"	d
HTC_H	ath9k/htc.h	18;"	d
HTC_HDR_LENGTH	ath6kl/htc.h	37;"	d
HTC_HOST_MAX_MSG_PER_BUNDLE	ath6kl/htc.h	123;"	d
HTC_HST_H	ath9k/htc_hst.h	18;"	d
HTC_LOOPBACK_RSVD_SVC	ath9k/htc_hst.h	150;"	d
HTC_MAILBOX	ath6kl/hif.h	65;"	d
HTC_MAILBOX_NUM_MAX	ath6kl/htc.h	110;"	d
HTC_MAX_CONTROL_MESSAGE_LENGTH	ath9k/htc_hst.h	97;"	d
HTC_MAX_CTRL_MSG_LEN	ath6kl/htc.h	48;"	d
HTC_MAX_PAYLOAD_LENGTH	ath6kl/htc.h	38;"	d
HTC_MAX_TX_STATUS	ath9k/wmi.h	49;"	d
HTC_MIN_HTC_MSGS_TO_BUNDLE	ath6kl/htc.h	124;"	d
HTC_MODE_11NA	ath9k/htc.h	/^	HTC_MODE_11NA		= 0,$/;"	e	enum:htc_phymode
HTC_MODE_11NG	ath9k/htc.h	/^	HTC_MODE_11NG		= 1$/;"	e	enum:htc_phymode
HTC_MSG_CONFIG_PIPE_ID	ath9k/htc_hst.h	/^	HTC_MSG_CONFIG_PIPE_ID,$/;"	e	enum:htc_msg_id
HTC_MSG_CONFIG_PIPE_RESPONSE_ID	ath9k/htc_hst.h	/^	HTC_MSG_CONFIG_PIPE_RESPONSE_ID,$/;"	e	enum:htc_msg_id
HTC_MSG_CONNECT_SERVICE_ID	ath9k/htc_hst.h	/^	HTC_MSG_CONNECT_SERVICE_ID,$/;"	e	enum:htc_msg_id
HTC_MSG_CONNECT_SERVICE_RESPONSE_ID	ath9k/htc_hst.h	/^	HTC_MSG_CONNECT_SERVICE_RESPONSE_ID,$/;"	e	enum:htc_msg_id
HTC_MSG_CONN_SVC_ID	ath6kl/htc.h	43;"	d
HTC_MSG_CONN_SVC_RESP_ID	ath6kl/htc.h	44;"	d
HTC_MSG_READY_ID	ath6kl/htc.h	42;"	d
HTC_MSG_READY_ID	ath9k/htc_hst.h	/^	HTC_MSG_READY_ID = 1,$/;"	e	enum:htc_msg_id
HTC_MSG_SETUP_COMPLETE_EX_ID	ath6kl/htc.h	46;"	d
HTC_MSG_SETUP_COMPLETE_ID	ath6kl/htc.h	45;"	d
HTC_MSG_SETUP_COMPLETE_ID	ath9k/htc_hst.h	/^	HTC_MSG_SETUP_COMPLETE_ID,$/;"	e	enum:htc_msg_id
HTC_M_AHDEMO	ath9k/htc.h	/^	HTC_M_AHDEMO	= 3,$/;"	e	enum:htc_opmode
HTC_M_HOSTAP	ath9k/htc.h	/^	HTC_M_HOSTAP	= 6,$/;"	e	enum:htc_opmode
HTC_M_IBSS	ath9k/htc.h	/^	HTC_M_IBSS	= 0,$/;"	e	enum:htc_opmode
HTC_M_MONITOR	ath9k/htc.h	/^	HTC_M_MONITOR	= 8,$/;"	e	enum:htc_opmode
HTC_M_STA	ath9k/htc.h	/^	HTC_M_STA	= 1,$/;"	e	enum:htc_opmode
HTC_M_WDS	ath9k/htc.h	/^	HTC_M_WDS	= 2$/;"	e	enum:htc_opmode
HTC_OPS_H	ath6kl/htc-ops.h	18;"	d
HTC_OP_CONFIG_PIPE_CREDITS	ath9k/htc_hst.h	102;"	d
HTC_OP_START_WAIT	ath9k/htc_hst.h	101;"	d
HTC_OP_STATE_SETUP_COMPLETE	ath6kl/htc.h	139;"	d
HTC_OP_STATE_STOPPING	ath6kl/htc.h	138;"	d
HTC_PACKET_CONTAINER_ALLOCATION	ath6kl/htc_pipe.c	21;"	d	file:
HTC_PROTOCOL_VERSION	ath6kl/wmi.h	32;"	d
HTC_RECORD_CREDITS	ath6kl/htc.h	78;"	d
HTC_RECORD_LOOKAHEAD	ath6kl/htc.h	79;"	d
HTC_RECORD_LOOKAHEAD_BUNDLE	ath6kl/htc.h	80;"	d
HTC_RECORD_NULL	ath6kl/htc.h	77;"	d
HTC_RECV_WAIT_BUFFERS	ath6kl/htc.h	137;"	d
HTC_RX_FLAGS_INDICATE_MORE_PKTS	ath6kl/htc.h	105;"	d
HTC_RX_FRAME_HEADER_SIZE	ath9k/htc.h	261;"	d
HTC_RX_PKT_IGNORE_LOOKAHEAD	ath6kl/htc.h	128;"	d
HTC_RX_PKT_NO_RECYCLE	ath6kl/htc.h	131;"	d
HTC_RX_PKT_PART_OF_BUNDLE	ath6kl/htc.h	130;"	d
HTC_RX_PKT_REFRESH_HDR	ath6kl/htc.h	129;"	d
HTC_SEND_FULL_DROP	ath6kl/htc.h	/^	HTC_SEND_FULL_DROP = 1,$/;"	e	enum:htc_send_full_action
HTC_SEND_FULL_KEEP	ath6kl/htc.h	/^	HTC_SEND_FULL_KEEP = 0,$/;"	e	enum:htc_send_full_action
HTC_SEND_QUEUE_DROP	ath6kl/htc.h	/^	HTC_SEND_QUEUE_DROP = 1,	\/* this packet should be dropped *\/$/;"	e	enum:htc_send_queue_result
HTC_SEND_QUEUE_OK	ath6kl/htc.h	/^	HTC_SEND_QUEUE_OK = 0,	\/* packet was queued *\/$/;"	e	enum:htc_send_queue_result
HTC_SERVICE_FAILED	ath6kl/htc.h	68;"	d
HTC_SERVICE_FAILED	ath9k/htc_hst.h	175;"	d
HTC_SERVICE_GROUP_LAST	ath6kl/htc.h	/^	HTC_SERVICE_GROUP_LAST = 255$/;"	e	enum:htc_service_grp_ids
HTC_SERVICE_GROUP_LAST	ath9k/htc_hst.h	/^	HTC_SERVICE_GROUP_LAST = 255$/;"	e	enum:htc_service_group_ids
HTC_SERVICE_META_DATA_MAX_LENGTH	ath6kl/htc.h	53;"	d
HTC_SERVICE_NOT_FOUND	ath6kl/htc.h	67;"	d
HTC_SERVICE_NOT_FOUND	ath9k/htc_hst.h	174;"	d
HTC_SERVICE_NO_MORE_EP	ath6kl/htc.h	74;"	d
HTC_SERVICE_NO_MORE_EP	ath9k/htc_hst.h	177;"	d
HTC_SERVICE_NO_RESOURCES	ath6kl/htc.h	71;"	d
HTC_SERVICE_NO_RESOURCES	ath9k/htc_hst.h	176;"	d
HTC_SERVICE_SUCCESS	ath6kl/htc.h	66;"	d
HTC_SERVICE_SUCCESS	ath9k/htc_hst.h	173;"	d
HTC_SERVICE_TX_PACKET_TAG	ath6kl/htc.h	101;"	d
HTC_SETUP_COMP_FLG_DISABLE_TX_CREDIT_FLOW	ath6kl/htc.h	83;"	d
HTC_SETUP_COMP_FLG_RX_BNDL_EN	ath6kl/htc.h	82;"	d
HTC_SKB_CB	ath9k/htc.h	/^static inline struct ath9k_htc_tx_ctl *HTC_SKB_CB(struct sk_buff *skb)$/;"	f
HTC_TARGET_CREDIT_INTR_MASK	ath6kl/htc.h	121;"	d
HTC_TARGET_DEBUG_INTR_MASK	ath6kl/htc.h	120;"	d
HTC_TARGET_RESPONSE_POLL_COUNT	ath6kl/htc.h	119;"	d
HTC_TARGET_RESPONSE_POLL_WAIT	ath6kl/htc.h	118;"	d
HTC_TARGET_RESPONSE_TIMEOUT	ath6kl/htc.h	117;"	d
HTC_TEST_GROUP	ath6kl/htc.h	/^	HTC_TEST_GROUP = 254,$/;"	e	enum:htc_service_grp_ids
HTC_TX_PACKET_TAG_ALL	ath6kl/htc.h	100;"	d
HTC_TX_PACKET_TAG_USER_DEFINED	ath6kl/htc.h	102;"	d
HTC_USB_H	ath9k/hif_usb.h	18;"	d
HTC_VERSION_2P0	ath6kl/htc.h	50;"	d
HTC_VERSION_2P1	ath6kl/htc.h	51;"	d
HT_LTF	ath9k/xmit.c	29;"	d	file:
HT_RC_2_STREAMS	ath9k/xmit.c	23;"	d	file:
HT_SIG	ath9k/xmit.c	27;"	d	file:
HT_STF	ath9k/xmit.c	28;"	d	file:
HT_TARGET_RATE_0_8_16	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_0_8_16,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_12	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_12,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_13	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_13,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_14	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_14,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_15	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_15,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_1_3_9_11_17_19	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_1_3_9_11_17_19,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_20	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_20,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_21	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_21,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_22	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_22,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_23	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_23$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_4	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_4,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_5	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_5,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_6	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_6,$/;"	e	enum:targetPowerHTRates
HT_TARGET_RATE_7	ath9k/ar9003_eeprom.h	/^	HT_TARGET_RATE_7,$/;"	e	enum:targetPowerHTRates
HW_H	ath9k/hw.h	18;"	d
IBSS_MERGE	ath6kl/wmi.h	/^	IBSS_MERGE = 0xe,$/;"	e	enum:wmi_disconnect_reason
ICC	wil6210/wil6210.h	/^	u32 ICC; \/* Cause Control, RW: 0 - W1C, 1 - COR *\/$/;"	m	struct:RGF_ICR
ICM	wil6210/wil6210.h	/^	u32 ICM; \/* Cause masked (ICR & ~IMV), W1C\/COR depending on ICC *\/$/;"	m	struct:RGF_ICR
ICR	wil6210/wil6210.h	/^	u32 ICR; \/* Cause, W1C\/COR depending on ICC *\/$/;"	m	struct:RGF_ICR
ICS	wil6210/wil6210.h	/^	u32 ICS; \/* Cause Set, WO *\/$/;"	m	struct:RGF_ICR
IEEE80211_2ADDR_LEN	ar5523/ar5523_hw.h	427;"	d
IEEE80211_MAX_MPDU_LEN	ath9k/ath9k.h	143;"	d
IEEE80211_MS_TO_TU	ath9k/ath9k.h	378;"	d
IEEE80211_MS_TO_TU	ath9k/htc.h	42;"	d
IEEE80211_SEQ_MAX	ath9k/ath9k.h	139;"	d
IEEE80211_SEQ_SEQ_SHIFT	ath9k/ath9k.h	138;"	d
IEEE80211_WEP_CRCLEN	ath9k/ath9k.h	142;"	d
IEEE80211_WEP_IVLEN	ath9k/ath9k.h	140;"	d
IEEE80211_WEP_KIDLEN	ath9k/ath9k.h	141;"	d
IEEE80211_WEP_NKID	key.c	36;"	d	file:
IGNORE_PS_FAIL_DURING_SCAN	ath6kl/wmi.h	/^	IGNORE_PS_FAIL_DURING_SCAN = 2,$/;"	e	enum:power_save_fail_event_policy
ILLEGAL_STATE	ath6kl/wmi.h	/^	ILLEGAL_STATE = 0x02,$/;"	e	enum:wmi_error_code
IMC	wil6210/wil6210.h	/^	u32 IMC; \/* Mask Clear, write 1 to clear *\/$/;"	m	struct:RGF_ICR
IMS	wil6210/wil6210.h	/^	u32 IMS; \/* Mask Set, write 1 to set *\/$/;"	m	struct:RGF_ICR
IMV	wil6210/wil6210.h	/^	u32 IMV; \/* Mask, RW+S\/C *\/$/;"	m	struct:RGF_ICR
INCR	ath9k/ath9k.h	49;"	d
INC_PROF	ath9k/mci.h	56;"	d
INC_VIF	ath9k/htc.h	200;"	d
INFRA_NETWORK	ath6kl/wmi.h	/^	INFRA_NETWORK = 0x01,$/;"	e	enum:network_type
INITVALS_9003_2P2_H	ath9k/ar9003_2p2_initvals.h	19;"	d
INITVALS_9330_1P1_H	ath9k/ar9330_1p1_initvals.h	19;"	d
INITVALS_9330_1P2_H	ath9k/ar9330_1p2_initvals.h	19;"	d
INITVALS_9340_H	ath9k/ar9340_initvals.h	19;"	d
INITVALS_9462_2P0_H	ath9k/ar9462_2p0_initvals.h	19;"	d
INITVALS_9485_H	ath9k/ar9485_initvals.h	19;"	d
INITVALS_955X_1P0_H	ath9k/ar955x_1p0_initvals.h	19;"	d
INITVALS_9565_1P0_H	ath9k/ar9565_1p0_initvals.h	19;"	d
INITVALS_9580_1P0_H	ath9k/ar9580_1p0_initvals.h	19;"	d
INIT_AIFS	ath9k/mac.h	59;"	d
INIT_BCON_CNTRL_REG	ath9k/hw.h	175;"	d
INIT_CAL	ath9k/calib.h	51;"	d
INIT_CONFIG_STATUS	ath9k/hw.h	173;"	d
INIT_CWMAX	ath9k/mac.h	62;"	d
INIT_CWMIN	ath9k/mac.h	60;"	d
INIT_CWMIN_11B	ath9k/mac.h	61;"	d
INIT_INI_ARRAY	ath9k/calib.h	42;"	d
INIT_LG_RETRY	ath9k/mac.h	64;"	d
INIT_LOG_COUNT	ath9k/calib.h	78;"	d
INIT_RSSI_THR	ath9k/hw.h	174;"	d
INIT_SH_RETRY	ath9k/mac.h	63;"	d
INIT_SLG_RETRY	ath9k/mac.h	66;"	d
INIT_SSH_RETRY	ath9k/mac.h	65;"	d
INI_RA	ath9k/calib.h	48;"	d
INSERT_CAL	ath9k/calib.h	56;"	d
INTERNAL_ERROR	ath6kl/wmi.h	/^	INTERNAL_ERROR = 0x03,$/;"	e	enum:wmi_error_code
INT_STATUS_ENABLE_ADDRESS	ath6kl/target.h	82;"	d
INT_STATUS_ENABLE_COUNTER	ath6kl/target.h	92;"	d
INT_STATUS_ENABLE_COUNTER_S	ath6kl/target.h	91;"	d
INT_STATUS_ENABLE_CPU	ath6kl/target.h	87;"	d
INT_STATUS_ENABLE_CPU_S	ath6kl/target.h	86;"	d
INT_STATUS_ENABLE_ERROR	ath6kl/target.h	84;"	d
INT_STATUS_ENABLE_ERROR_S	ath6kl/target.h	83;"	d
INT_STATUS_ENABLE_INT	ath6kl/target.h	90;"	d
INT_STATUS_ENABLE_INT_S	ath6kl/target.h	89;"	d
INT_STATUS_ENABLE_MBOX_DATA	ath6kl/target.h	95;"	d
INT_STATUS_ENABLE_MBOX_DATA_S	ath6kl/target.h	94;"	d
INVALID_PARAM	ath6kl/wmi.h	/^	INVALID_PARAM = 0x01,$/;"	e	enum:wmi_error_code
INVALID_PROFILE	ath6kl/wmi.h	/^	INVALID_PROFILE = 0x0a,$/;"	e	enum:wmi_disconnect_reason
IP_ETHERTYPE	ath6kl/wmi.h	37;"	d
IQ_MISMATCH_CAL	ath9k/ar9002_calib.c	/^	IQ_MISMATCH_CAL = BIT(2),$/;"	e	enum:ar9002_cal_types	file:
IQ_MISMATCH_CAL	ath9k/ar9003_calib.c	/^	IQ_MISMATCH_CAL = BIT(0),$/;"	e	enum:ar9003_cal_types	file:
ISR_MISC_FW_ERROR	wil6210/wil6210.h	121;"	d
ISR_MISC_FW_READY	wil6210/wil6210.h	119;"	d
ISR_MISC_MBOX_EVT	wil6210/wil6210.h	120;"	d
IS_ACCEPTING_CMD	carl9170/carl9170.h	497;"	d
IS_AR7010_DEVICE	ath9k/hif_usb.h	23;"	d
IS_CCK_RATE	ath9k/ath9k.h	169;"	d
IS_CHAN_2GHZ	ath9k/hw.h	439;"	d
IS_CHAN_5GHZ	ath9k/hw.h	438;"	d
IS_CHAN_A_FAST_CLOCK	ath9k/hw.h	442;"	d
IS_CHAN_B	ath9k/hw.h	447;"	d
IS_CHAN_G	ath9k/hw.h	433;"	d
IS_CHAN_HALF_RATE	ath9k/hw.h	440;"	d
IS_CHAN_HT	ath9k/hw.h	454;"	d
IS_CHAN_HT20	ath9k/hw.h	448;"	d
IS_CHAN_HT40	ath9k/hw.h	450;"	d
IS_CHAN_OFDM	ath9k/hw.h	437;"	d
IS_CHAN_QUARTER_RATE	ath9k/hw.h	441;"	d
IS_HT_RATE	ath9k/xmit.c	50;"	d	file:
IS_INITIALIZED	carl9170/carl9170.h	496;"	d
IS_STARTED	carl9170/carl9170.h	498;"	d
KAL_ANTENNA_MODE	ath9k/hw.h	197;"	d
KAL_DELAY	ath9k/hw.h	199;"	d
KAL_DURATION_ID	ath9k/hw.h	194;"	d
KAL_FRAME_LEN	ath9k/hw.h	191;"	d
KAL_FRAME_SUB_TYPE	ath9k/hw.h	193;"	d
KAL_FRAME_TYPE	ath9k/hw.h	192;"	d
KAL_NUM_DATA_WORDS	ath9k/hw.h	195;"	d
KAL_NUM_DESC_WORDS	ath9k/hw.h	196;"	d
KAL_TIMEOUT	ath9k/hw.h	200;"	d
KAL_TO_DS	ath9k/hw.h	198;"	d
KEY_OP_INIT_RSC	ath6kl/wmi.h	774;"	d
KEY_OP_INIT_TSC	ath6kl/wmi.h	773;"	d
KEY_OP_INIT_VAL	ath6kl/wmi.h	777;"	d
KEY_OP_VALID_MASK	ath6kl/wmi.h	778;"	d
L2_802_3_OFFLOAD_CTRL_VLAN_TAG_INSERTION_LEN	wil6210/wmi.h	682;"	d
L2_802_3_OFFLOAD_CTRL_VLAN_TAG_INSERTION_MSK	wil6210/wmi.h	683;"	d
L2_802_3_OFFLOAD_CTRL_VLAN_TAG_INSERTION_POS	wil6210/wmi.h	681;"	d
L2_NWIFI_OFFLOAD_CTRL_REMOVE_PN_LEN	wil6210/wmi.h	690;"	d
L2_NWIFI_OFFLOAD_CTRL_REMOVE_PN_MSK	wil6210/wmi.h	691;"	d
L2_NWIFI_OFFLOAD_CTRL_REMOVE_PN_POS	wil6210/wmi.h	689;"	d
L2_NWIFI_OFFLOAD_CTRL_REMOVE_QOS_LEN	wil6210/wmi.h	687;"	d
L2_NWIFI_OFFLOAD_CTRL_REMOVE_QOS_MSK	wil6210/wmi.h	688;"	d
L2_NWIFI_OFFLOAD_CTRL_REMOVE_QOS_POS	wil6210/wmi.h	686;"	d
L3_L4_CTRL_IPV4_CHECKSUM_EN_LEN	wil6210/wmi.h	698;"	d
L3_L4_CTRL_IPV4_CHECKSUM_EN_MSK	wil6210/wmi.h	699;"	d
L3_L4_CTRL_IPV4_CHECKSUM_EN_POS	wil6210/wmi.h	697;"	d
L3_L4_CTRL_TCPIP_CHECKSUM_EN_LEN	wil6210/wmi.h	701;"	d
L3_L4_CTRL_TCPIP_CHECKSUM_EN_MSK	wil6210/wmi.h	702;"	d
L3_L4_CTRL_TCPIP_CHECKSUM_EN_POS	wil6210/wmi.h	700;"	d
LAST_BSS_FILTER	ath6kl/wmi.h	/^	LAST_BSS_FILTER,$/;"	e	enum:wmi_bss_filter
LAST_MAGIC	carl9170/fwdesc.h	95;"	d
LE16	ath9k/ar9003_eeprom.c	26;"	d	file:
LE32	ath9k/ar9003_eeprom.c	27;"	d	file:
LEAP_AUTH	ath6kl/wmi.h	/^	LEAP_AUTH = 0x04,$/;"	e	enum:dot11_auth_mode
LEGACY_TARGET_RATE_11L	ath9k/ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_11L,$/;"	e	enum:targetPowerCckRates
LEGACY_TARGET_RATE_11S	ath9k/ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_11S$/;"	e	enum:targetPowerCckRates
LEGACY_TARGET_RATE_1L_5L	ath9k/ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_1L_5L,$/;"	e	enum:targetPowerCckRates
LEGACY_TARGET_RATE_36	ath9k/ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_36,$/;"	e	enum:targetPowerLegacyRates
LEGACY_TARGET_RATE_48	ath9k/ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_48,$/;"	e	enum:targetPowerLegacyRates
LEGACY_TARGET_RATE_54	ath9k/ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_54$/;"	e	enum:targetPowerLegacyRates
LEGACY_TARGET_RATE_5S	ath9k/ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_5S,$/;"	e	enum:targetPowerCckRates
LEGACY_TARGET_RATE_6_24	ath9k/ar9003_eeprom.h	/^	LEGACY_TARGET_RATE_6_24,$/;"	e	enum:targetPowerLegacyRates
LNA_CTL_BUF_IN	ath9k/eeprom.h	211;"	d
LNA_CTL_BUF_MODE	ath9k/eeprom.h	208;"	d
LNA_CTL_FEM_BAND	ath9k/eeprom.h	212;"	d
LNA_CTL_FORCE_XPA	ath9k/eeprom.h	214;"	d
LNA_CTL_ISEL_HI	ath9k/eeprom.h	210;"	d
LNA_CTL_ISEL_LO	ath9k/eeprom.h	209;"	d
LNA_CTL_LOCAL_BIAS	ath9k/eeprom.h	213;"	d
LNA_CTL_USE_ANT1	ath9k/eeprom.h	215;"	d
LOCAL_SCRATCH_ADDRESS	ath6kl/target.h	122;"	d
LOST_LINK	ath6kl/wmi.h	/^	LOST_LINK = 0x02,$/;"	e	enum:wmi_disconnect_reason
LPO_CAL_ADDRESS	ath6kl/target.h	44;"	d
LPO_CAL_ENABLE	ath6kl/target.h	46;"	d
LPO_CAL_ENABLE_S	ath6kl/target.h	45;"	d
L_LTF	ath9k/xmit.c	25;"	d	file:
L_SIG	ath9k/xmit.c	26;"	d	file:
L_STF	ath9k/xmit.c	24;"	d	file:
MAC_CFG_DESC_TX_0_DURATION_PRESERVE_LEN	wil6210/txrx.h	95;"	d
MAC_CFG_DESC_TX_0_DURATION_PRESERVE_MSK	wil6210/txrx.h	96;"	d
MAC_CFG_DESC_TX_0_DURATION_PRESERVE_POS	wil6210/txrx.h	94;"	d
MAC_CFG_DESC_TX_0_INTERRUP_EN_LEN	wil6210/txrx.h	79;"	d
MAC_CFG_DESC_TX_0_INTERRUP_EN_MSK	wil6210/txrx.h	80;"	d
MAC_CFG_DESC_TX_0_INTERRUP_EN_POS	wil6210/txrx.h	78;"	d
MAC_CFG_DESC_TX_0_LIFETIME_EXPIRY_VALUE_LEN	wil6210/txrx.h	75;"	d
MAC_CFG_DESC_TX_0_LIFETIME_EXPIRY_VALUE_MSK	wil6210/txrx.h	76;"	d
MAC_CFG_DESC_TX_0_LIFETIME_EXPIRY_VALUE_POS	wil6210/txrx.h	74;"	d
MAC_CFG_DESC_TX_0_MCS_EN_LEN	wil6210/txrx.h	103;"	d
MAC_CFG_DESC_TX_0_MCS_EN_MSK	wil6210/txrx.h	104;"	d
MAC_CFG_DESC_TX_0_MCS_EN_POS	wil6210/txrx.h	102;"	d
MAC_CFG_DESC_TX_0_MCS_INDEX_LEN	wil6210/txrx.h	99;"	d
MAC_CFG_DESC_TX_0_MCS_INDEX_MSK	wil6210/txrx.h	100;"	d
MAC_CFG_DESC_TX_0_MCS_INDEX_POS	wil6210/txrx.h	98;"	d
MAC_CFG_DESC_TX_0_SN_PRESERVED_LEN	wil6210/txrx.h	107;"	d
MAC_CFG_DESC_TX_0_SN_PRESERVED_MSK	wil6210/txrx.h	108;"	d
MAC_CFG_DESC_TX_0_SN_PRESERVED_POS	wil6210/txrx.h	106;"	d
MAC_CFG_DESC_TX_0_STATUS_EN_LEN	wil6210/txrx.h	83;"	d
MAC_CFG_DESC_TX_0_STATUS_EN_MSK	wil6210/txrx.h	84;"	d
MAC_CFG_DESC_TX_0_STATUS_EN_POS	wil6210/txrx.h	82;"	d
MAC_CFG_DESC_TX_0_TIMESTAMP_INSERTION_LEN	wil6210/txrx.h	91;"	d
MAC_CFG_DESC_TX_0_TIMESTAMP_INSERTION_MSK	wil6210/txrx.h	92;"	d
MAC_CFG_DESC_TX_0_TIMESTAMP_INSERTION_POS	wil6210/txrx.h	90;"	d
MAC_CFG_DESC_TX_0_TXSS_OVERRIDE_LEN	wil6210/txrx.h	87;"	d
MAC_CFG_DESC_TX_0_TXSS_OVERRIDE_MSK	wil6210/txrx.h	88;"	d
MAC_CFG_DESC_TX_0_TXSS_OVERRIDE_POS	wil6210/txrx.h	86;"	d
MAC_CFG_DESC_TX_1_ACK_POLICY_EN_LEN	wil6210/txrx.h	120;"	d
MAC_CFG_DESC_TX_1_ACK_POLICY_EN_MSK	wil6210/txrx.h	121;"	d
MAC_CFG_DESC_TX_1_ACK_POLICY_EN_POS	wil6210/txrx.h	119;"	d
MAC_CFG_DESC_TX_1_ACK_POLICY_LEN	wil6210/txrx.h	132;"	d
MAC_CFG_DESC_TX_1_ACK_POLICY_MSK	wil6210/txrx.h	133;"	d
MAC_CFG_DESC_TX_1_ACK_POLICY_POS	wil6210/txrx.h	131;"	d
MAC_CFG_DESC_TX_1_DST_INDEX_EN_LEN	wil6210/txrx.h	128;"	d
MAC_CFG_DESC_TX_1_DST_INDEX_EN_MSK	wil6210/txrx.h	129;"	d
MAC_CFG_DESC_TX_1_DST_INDEX_EN_POS	wil6210/txrx.h	127;"	d
MAC_CFG_DESC_TX_1_DST_INDEX_LEN	wil6210/txrx.h	124;"	d
MAC_CFG_DESC_TX_1_DST_INDEX_MSK	wil6210/txrx.h	125;"	d
MAC_CFG_DESC_TX_1_DST_INDEX_POS	wil6210/txrx.h	123;"	d
MAC_CFG_DESC_TX_1_LIFETIME_EN_LEN	wil6210/txrx.h	136;"	d
MAC_CFG_DESC_TX_1_LIFETIME_EN_MSK	wil6210/txrx.h	137;"	d
MAC_CFG_DESC_TX_1_LIFETIME_EN_POS	wil6210/txrx.h	135;"	d
MAC_CFG_DESC_TX_1_MAX_RETRY_EN_LEN	wil6210/txrx.h	144;"	d
MAC_CFG_DESC_TX_1_MAX_RETRY_EN_MSK	wil6210/txrx.h	145;"	d
MAC_CFG_DESC_TX_1_MAX_RETRY_EN_POS	wil6210/txrx.h	143;"	d
MAC_CFG_DESC_TX_1_MAX_RETRY_LEN	wil6210/txrx.h	140;"	d
MAC_CFG_DESC_TX_1_MAX_RETRY_MSK	wil6210/txrx.h	141;"	d
MAC_CFG_DESC_TX_1_MAX_RETRY_POS	wil6210/txrx.h	139;"	d
MAC_CFG_DESC_TX_1_PKT_MODE_EN_LEN	wil6210/txrx.h	116;"	d
MAC_CFG_DESC_TX_1_PKT_MODE_EN_MSK	wil6210/txrx.h	117;"	d
MAC_CFG_DESC_TX_1_PKT_MODE_EN_POS	wil6210/txrx.h	115;"	d
MAC_CFG_DESC_TX_1_PKT_MODE_LEN	wil6210/txrx.h	112;"	d
MAC_CFG_DESC_TX_1_PKT_MODE_MSK	wil6210/txrx.h	113;"	d
MAC_CFG_DESC_TX_1_PKT_MODE_POS	wil6210/txrx.h	111;"	d
MAC_CFG_DESC_TX_2_L2_TRANSLATION_TYPE_LEN	wil6210/txrx.h	157;"	d
MAC_CFG_DESC_TX_2_L2_TRANSLATION_TYPE_MSK	wil6210/txrx.h	158;"	d
MAC_CFG_DESC_TX_2_L2_TRANSLATION_TYPE_POS	wil6210/txrx.h	156;"	d
MAC_CFG_DESC_TX_2_NUM_OF_DESCRIPTORS_LEN	wil6210/txrx.h	149;"	d
MAC_CFG_DESC_TX_2_NUM_OF_DESCRIPTORS_MSK	wil6210/txrx.h	150;"	d
MAC_CFG_DESC_TX_2_NUM_OF_DESCRIPTORS_POS	wil6210/txrx.h	148;"	d
MAC_CFG_DESC_TX_2_RESERVED_LEN	wil6210/txrx.h	153;"	d
MAC_CFG_DESC_TX_2_RESERVED_MSK	wil6210/txrx.h	154;"	d
MAC_CFG_DESC_TX_2_RESERVED_POS	wil6210/txrx.h	152;"	d
MAC_CFG_DESC_TX_2_SNAP_HDR_INSERTION_EN_LEN	wil6210/txrx.h	161;"	d
MAC_CFG_DESC_TX_2_SNAP_HDR_INSERTION_EN_MSK	wil6210/txrx.h	162;"	d
MAC_CFG_DESC_TX_2_SNAP_HDR_INSERTION_EN_POS	wil6210/txrx.h	160;"	d
MAC_CFG_DESC_TX_2_VLAN_REMOVAL_EN_LEN	wil6210/txrx.h	165;"	d
MAC_CFG_DESC_TX_2_VLAN_REMOVAL_EN_MSK	wil6210/txrx.h	166;"	d
MAC_CFG_DESC_TX_2_VLAN_REMOVAL_EN_POS	wil6210/txrx.h	164;"	d
MAC_CFG_DESC_TX_3_UCODE_CMD_LEN	wil6210/txrx.h	170;"	d
MAC_CFG_DESC_TX_3_UCODE_CMD_MSK	wil6210/txrx.h	171;"	d
MAC_CFG_DESC_TX_3_UCODE_CMD_POS	wil6210/txrx.h	169;"	d
MAC_H	ath9k/mac.h	18;"	d
MAC_IO_DYNAMIC_PARAMS_CMDID	wil6210/wmi.h	/^	MAC_IO_DYNAMIC_PARAMS_CMDID	= 0x081c,$/;"	e	enum:wmi_command_id
MAC_IO_STATIC_PARAMS_CMDID	wil6210/wmi.h	/^	MAC_IO_STATIC_PARAMS_CMDID	= 0x081b,$/;"	e	enum:wmi_command_id
MAC_MAX_FILTERS_PER_LIST	ath6kl/wmi.h	2073;"	d
MAILBOX_FOR_BLOCK_SIZE	ath6kl/hif.c	27;"	d	file:
MAJOR_VERSION_REQ	ath9k/hif_usb.h	20;"	d
MAKE_SERVICE_ID	ath6kl/htc.h	85;"	d
MAKE_SERVICE_ID	ath9k/htc_hst.h	145;"	d
MANUFACTURER_CODE	ath6kl/hif.h	42;"	d
MANUFACTURER_ID_AR6003_BASE	ath6kl/hif.h	38;"	d
MANUFACTURER_ID_AR6004_BASE	ath6kl/hif.h	39;"	d
MANUFACTURER_ID_ATH6KL_BASE_MASK	ath6kl/hif.h	41;"	d
MAP_ISR_S2_BB_WATCHDOG	ath9k/ar9003_mac.h	51;"	d
MAP_ISR_S2_CABEND	ath9k/ar9003_mac.h	47;"	d
MAP_ISR_S2_CST	ath9k/ar9003_mac.h	44;"	d
MAP_ISR_S2_DTIM	ath9k/ar9003_mac.h	49;"	d
MAP_ISR_S2_DTIMSYNC	ath9k/ar9003_mac.h	48;"	d
MAP_ISR_S2_GTT	ath9k/ar9003_mac.h	45;"	d
MAP_ISR_S2_TIM	ath9k/ar9003_mac.h	46;"	d
MAP_ISR_S2_TSFOOR	ath9k/ar9003_mac.h	50;"	d
MATCHED_SSID_FILTER	ath6kl/wmi.h	/^	MATCHED_SSID_FILTER,$/;"	e	enum:wmi_bss_filter
MATCH_SSID_FLAG	ath6kl/wmi.h	/^	MATCH_SSID_FLAG = 0x08,$/;"	e	enum:wmi_ssid_flag
MAX_ATH6KL	ath6kl/core.h	32;"	d
MAX_CAL_SAMPLES	ath9k/calib.h	77;"	d
MAX_CL_TAB_ENTRY	ath9k/hw.h	398;"	d
MAX_CMD_NUMBER	ath9k/wmi.h	127;"	d
MAX_COOKIE_NUM	ath6kl/core.h	58;"	d
MAX_DEFAULT_SEND_QUEUE_DEPTH	ath6kl/core.h	60;"	d
MAX_DEF_COOKIE_NUM	ath6kl/core.h	56;"	d
MAX_HI_COOKIE_NUM	ath6kl/core.h	57;"	d
MAX_IP_ADDRS	ath6kl/wmi.h	2084;"	d
MAX_IQCAL_MEASUREMENT	ath9k/hw.h	397;"	d
MAX_MAG_DELTA	ath9k/ar9003_calib.c	24;"	d	file:
MAX_MBOXITEM_SIZE	wil6210/wil6210.h	155;"	d
MAX_MEASUREMENT	ath9k/ar9003_calib.c	23;"	d	file:
MAX_MESSAGE_SIZE	ath6kl/htc_pipe.c	553;"	d	file:
MAX_MSDU_SUBFRAME_PAYLOAD_LEN	ath6kl/core.h	38;"	d
MAX_NODE_NUM	ath6kl/core.h	46;"	d
MAX_NUM_PATTERN	ath9k/hw.h	204;"	d
MAX_NUM_USER_PATTERN	ath9k/hw.h	205;"	d
MAX_OPT_DATA_LEN	ath6kl/wmi.h	1742;"	d
MAX_PACAL_SKIPCOUNT	ath9k/calib.h	103;"	d
MAX_PATTERN_MASK_SIZE	ath9k/hw.h	203;"	d
MAX_PATTERN_SIZE	ath9k/hw.h	202;"	d
MAX_PERF_POWER	ath6kl/wmi.h	/^	MAX_PERF_POWER,$/;"	e	enum:wmi_power_mode
MAX_PHS_DELTA	ath9k/ar9003_calib.c	25;"	d	file:
MAX_PKT_NUM_IN_TRANSFER	ath9k/hif_usb.h	43;"	d
MAX_PROBED_SSIDS	ath6kl/wmi.h	1007;"	d
MAX_PROBED_SSID_INDEX	wil6210/wmi.h	320;"	d
MAX_RATE_POWER	ath9k/hw.h	158;"	d
MAX_REG_IN_BUF_SIZE	ath9k/hif_usb.h	48;"	d
MAX_REG_IN_URB_NUM	ath9k/hif_usb.h	46;"	d
MAX_REG_OUT_URB_NUM	ath9k/hif_usb.h	45;"	d
MAX_ROAM_TBL_CAND	ath6kl/wmi.h	1905;"	d
MAX_RTT_TABLE_ENTRY	ath9k/hw.h	396;"	d
MAX_RX_BUF_SIZE	ath9k/hif_usb.h	42;"	d
MAX_RX_URB_NUM	ath9k/hif_usb.h	41;"	d
MAX_SCATTER_ENTRIES_PER_REQ	ath6kl/hif.h	35;"	d
MAX_SCATTER_REQUESTS	ath6kl/hif.h	34;"	d
MAX_SCATTER_REQ_TRANSFER_SIZE	ath6kl/hif.h	36;"	d
MAX_TX_AGGR_NUM	ath9k/hif_usb.h	39;"	d
MAX_TX_AMPDU_SUBFRAMES_7010	ath9k/htc.h	101;"	d
MAX_TX_AMPDU_SUBFRAMES_9271	ath9k/htc.h	100;"	d
MAX_TX_BUF_NUM	ath9k/hif_usb.h	37;"	d
MAX_TX_BUF_SIZE	ath9k/hif_usb.h	38;"	d
MAX_TX_FIFO_THRESHOLD	ath9k/mac.h	98;"	d
MAX_TX_URB_NUM	ath9k/hif_usb.h	36;"	d
MBOX_BASE_ADDRESS	ath6kl/target.h	127;"	d
MBOX_YIELD_LIMIT	ath6kl/core.h	254;"	d
MCAST_AID	ath6kl/wmi.h	2253;"	d
MCI_2G_FLAGS	ath9k/ar9003_mci.h	72;"	d
MCI_2G_FLAGS_CLEAR_MASK	ath9k/ar9003_mci.h	70;"	d
MCI_2G_FLAGS_SET_MASK	ath9k/ar9003_mci.h	71;"	d
MCI_5G_FLAGS	ath9k/ar9003_mci.h	76;"	d
MCI_5G_FLAGS_CLEAR_MASK	ath9k/ar9003_mci.h	74;"	d
MCI_5G_FLAGS_SET_MASK	ath9k/ar9003_mci.h	75;"	d
MCI_BT_AWAKE	ath9k/ar9003_mci.h	/^	MCI_BT_AWAKE,$/;"	e	enum:mci_bt_state
MCI_BT_CAL	ath9k/ar9003_mci.h	/^	MCI_BT_CAL$/;"	e	enum:mci_bt_state
MCI_BT_CAL_START	ath9k/ar9003_mci.h	/^	MCI_BT_CAL_START,$/;"	e	enum:mci_bt_state
MCI_BT_MCI_FLAGS_AR9462_MODE	ath9k/ar9003_mci.h	60;"	d
MCI_BT_MCI_FLAGS_COEX_GPM	ath9k/ar9003_mci.h	57;"	d
MCI_BT_MCI_FLAGS_CONT_MSG	ath9k/ar9003_mci.h	56;"	d
MCI_BT_MCI_FLAGS_CPU_INT_MSG	ath9k/ar9003_mci.h	58;"	d
MCI_BT_MCI_FLAGS_DEBUG	ath9k/ar9003_mci.h	54;"	d
MCI_BT_MCI_FLAGS_LNA_CTRL	ath9k/ar9003_mci.h	53;"	d
MCI_BT_MCI_FLAGS_MCI_MODE	ath9k/ar9003_mci.h	59;"	d
MCI_BT_MCI_FLAGS_OTHER	ath9k/ar9003_mci.h	61;"	d
MCI_BT_MCI_FLAGS_SCHED_MSG	ath9k/ar9003_mci.h	55;"	d
MCI_BT_MCI_FLAGS_UPDATE_CORR	ath9k/ar9003_mci.h	50;"	d
MCI_BT_MCI_FLAGS_UPDATE_HDR	ath9k/ar9003_mci.h	51;"	d
MCI_BT_MCI_FLAGS_UPDATE_PLD	ath9k/ar9003_mci.h	52;"	d
MCI_BT_SLEEP	ath9k/ar9003_mci.h	/^	MCI_BT_SLEEP,$/;"	e	enum:mci_bt_state
MCI_CONT_INFO	ath9k/ar9003_mci.h	/^	MCI_CONT_INFO    = 0x30,        \/* len = 4 *\/$/;"	e	enum:mci_message_header
MCI_CONT_NACK	ath9k/ar9003_mci.h	/^	MCI_CONT_NACK    = 0x20,        \/* len = 0 *\/$/;"	e	enum:mci_message_header
MCI_CONT_RST	ath9k/ar9003_mci.h	/^	MCI_CONT_RST     = 0x40,        \/* len = 0 *\/$/;"	e	enum:mci_message_header
MCI_CPU_INT	ath9k/ar9003_mci.h	/^	MCI_CPU_INT      = 0x60,        \/* len = 4 *\/$/;"	e	enum:mci_message_header
MCI_DEBUG_16	ath9k/ar9003_mci.h	/^	MCI_DEBUG_16     = 0xfe,        \/* len = 2 *\/$/;"	e	enum:mci_message_header
MCI_DEFAULT_BT_MCI_FLAGS	ath9k/ar9003_mci.h	63;"	d
MCI_FLAG_DISABLE_TIMESTAMP	ath9k/ar9003_mci.h	20;"	d
MCI_GPM	ath9k/ar9003_mci.h	/^	MCI_GPM          = 0x80,        \/* len = 16 *\/$/;"	e	enum:mci_message_header
MCI_GPM_BT_CAL_DONE	ath9k/ar9003_mci.h	/^	MCI_GPM_BT_CAL_DONE     = 2,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_BT_CAL_GRANT	ath9k/ar9003_mci.h	/^	MCI_GPM_BT_CAL_GRANT    = 1,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_BT_CAL_REQ	ath9k/ar9003_mci.h	/^	MCI_GPM_BT_CAL_REQ      = 0,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_BT_DEBUG	ath9k/ar9003_mci.h	/^	MCI_GPM_BT_DEBUG        = 0xff$/;"	e	enum:mci_gpm_subtype
MCI_GPM_CLR_CHANNEL_BIT	ath9k/mci.h	48;"	d
MCI_GPM_COEX_AGENT	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_AGENT      = 0x0c,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_COEX_BT_FLAGS_CLEAR	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_BT_FLAGS_CLEAR$/;"	e	enum:mci_gpm_coex_bt_update_flags_op
MCI_GPM_COEX_BT_FLAGS_READ	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_BT_FLAGS_READ,$/;"	e	enum:mci_gpm_coex_bt_update_flags_op
MCI_GPM_COEX_BT_FLAGS_SET	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_BT_FLAGS_SET,$/;"	e	enum:mci_gpm_coex_bt_update_flags_op
MCI_GPM_COEX_BT_GPM_HALT	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_BT_GPM_HALT$/;"	e	enum:mci_gpm_coex_halt_bt_gpm
MCI_GPM_COEX_BT_GPM_UNHALT	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_BT_GPM_UNHALT,$/;"	e	enum:mci_gpm_coex_halt_bt_gpm
MCI_GPM_COEX_BT_PROFILE_INFO	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_BT_PROFILE_INFO,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_BT_STATUS_UPDATE	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_BT_STATUS_UPDATE,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_BT_UPDATE_FLAGS	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_BT_UPDATE_FLAGS,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_B_BT_BITMAP	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_BT_BITMAP        = 6,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_BT_FLAGS_OP	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_BT_FLAGS_OP      = 10$/;"	e	enum:__anon19
MCI_GPM_COEX_B_CHANNEL_MAP	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_CHANNEL_MAP      = 6,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_GPM_OPCODE	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_GPM_OPCODE       = 5,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_GPM_TYPE	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_GPM_TYPE         = 4,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_HALT_STATE	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_HALT_STATE       = 6,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_MAJOR_VERSION	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_MAJOR_VERSION    = 6,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_MINOR_VERSION	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_MINOR_VERSION    = 7,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_PROFILE_A	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_A        = 15,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_PROFILE_LINKID	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_LINKID   = 7,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_PROFILE_RATE	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_RATE     = 10,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_PROFILE_ROLE	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_ROLE     = 9,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_PROFILE_STATE	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_STATE    = 8,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_PROFILE_TYPE	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_TYPE     = 6,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_PROFILE_VOTYPE	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_VOTYPE   = 11,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_PROFILE_W	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_PROFILE_W        = 14,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_STATUS_LINKID	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_STATUS_LINKID    = 7,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_STATUS_STATE	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_STATUS_STATE     = 8,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_STATUS_TYPE	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_STATUS_TYPE      = 6,$/;"	e	enum:__anon19
MCI_GPM_COEX_B_WLAN_BITMAP	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_B_WLAN_BITMAP      = 7,$/;"	e	enum:__anon19
MCI_GPM_COEX_HALT_BT_GPM	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_HALT_BT_GPM,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_H_PROFILE_T	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_H_PROFILE_T        = 12,$/;"	e	enum:__anon19
MCI_GPM_COEX_MAJOR_VERSION_DEFAULT	ath9k/ar9003_mci.h	24;"	d
MCI_GPM_COEX_MAJOR_VERSION_WLAN	ath9k/ar9003_mci.h	28;"	d
MCI_GPM_COEX_MINOR_VERSION_DEFAULT	ath9k/ar9003_mci.h	25;"	d
MCI_GPM_COEX_MINOR_VERSION_WLAN	ath9k/ar9003_mci.h	29;"	d
MCI_GPM_COEX_NOOP	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_NOOP,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_PROFILE_A2DP	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_A2DP,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_A2DPVO	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_A2DPVO,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_BNEP	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_BNEP,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_HID	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_HID,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_MAX	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_MAX$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_RFCOMM	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_RFCOMM,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_UNKNOWN	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_UNKNOWN,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_PROFILE_VOICE	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_PROFILE_VOICE,$/;"	e	enum:ath_mci_gpm_coex_profile_type
MCI_GPM_COEX_QUERY_BT_ALL_INFO	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_QUERY_BT_ALL_INFO      = BIT(0),$/;"	e	enum:mci_gpm_coex_query_type
MCI_GPM_COEX_QUERY_BT_DEBUG	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_QUERY_BT_DEBUG         = BIT(2),$/;"	e	enum:mci_gpm_coex_query_type
MCI_GPM_COEX_QUERY_BT_TOPOLOGY	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_QUERY_BT_TOPOLOGY      = BIT(1),$/;"	e	enum:mci_gpm_coex_query_type
MCI_GPM_COEX_STATUS_QUERY	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_STATUS_QUERY,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_VERSION_QUERY	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_VERSION_QUERY,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_VERSION_RESPONSE	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_VERSION_RESPONSE,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_WLAN_CHANNELS	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_WLAN_CHANNELS,$/;"	e	enum:mci_gpm_coex_opcode
MCI_GPM_COEX_W_BT_FLAGS	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_W_BT_FLAGS         = 6,$/;"	e	enum:__anon19
MCI_GPM_COEX_W_GPM_PAYLOAD	ath9k/ar9003_mci.h	/^	MCI_GPM_COEX_W_GPM_PAYLOAD      = 1,$/;"	e	enum:__anon19
MCI_GPM_INVALID	ath9k/ar9003_mci.h	222;"	d
MCI_GPM_IS_CAL_TYPE	ath9k/ar9003_mci.h	244;"	d
MCI_GPM_MORE	ath9k/ar9003_mci.h	221;"	d
MCI_GPM_NOMORE	ath9k/ar9003_mci.h	220;"	d
MCI_GPM_OPCODE	ath9k/ar9003_mci.h	232;"	d
MCI_GPM_RECYCLE	ath9k/ar9003_mci.h	224;"	d
MCI_GPM_RSVD_PATTERN	ath9k/ar9003_mci.h	/^	MCI_GPM_RSVD_PATTERN    = 0xfe,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_RSVD_PATTERN32	ath9k/ar9003_mci.h	/^	MCI_GPM_RSVD_PATTERN32  = 0xfefefefe,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_SET_CAL_TYPE	ath9k/ar9003_mci.h	235;"	d
MCI_GPM_SET_CHANNEL_BIT	ath9k/mci.h	40;"	d
MCI_GPM_SET_TYPE_OPCODE	ath9k/ar9003_mci.h	239;"	d
MCI_GPM_TYPE	ath9k/ar9003_mci.h	229;"	d
MCI_GPM_WLAN_CAL_DONE	ath9k/ar9003_mci.h	/^	MCI_GPM_WLAN_CAL_DONE   = 5,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_WLAN_CAL_GRANT	ath9k/ar9003_mci.h	/^	MCI_GPM_WLAN_CAL_GRANT  = 4,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_WLAN_CAL_REQ	ath9k/ar9003_mci.h	/^	MCI_GPM_WLAN_CAL_REQ    = 3,$/;"	e	enum:mci_gpm_subtype
MCI_GPM_WLAN_CAL_W_SEQUENCE	ath9k/ar9003_mci.h	/^	MCI_GPM_WLAN_CAL_W_SEQUENCE     = 2,$/;"	e	enum:__anon19
MCI_H	ath9k/mci.h	18;"	d
MCI_LNA_CTRL	ath9k/ar9003_mci.h	/^	MCI_LNA_CTRL     = 0x10,        \/* len = 0 *\/$/;"	e	enum:mci_message_header
MCI_LNA_INFO	ath9k/ar9003_mci.h	/^	MCI_LNA_INFO     = 0x90,        \/* len = 1 *\/$/;"	e	enum:mci_message_header
MCI_LNA_STATE	ath9k/ar9003_mci.h	/^	MCI_LNA_STATE    = 0x94,$/;"	e	enum:mci_message_header
MCI_LNA_TAKE	ath9k/ar9003_mci.h	/^	MCI_LNA_TAKE     = 0x98,$/;"	e	enum:mci_message_header
MCI_LNA_TRANS	ath9k/ar9003_mci.h	/^	MCI_LNA_TRANS    = 0x9c,$/;"	e	enum:mci_message_header
MCI_NUM_BT_CHANNELS	ath9k/ar9003_mci.h	48;"	d
MCI_RECOVERY_DUR_TSF	ath9k/ar9003_mci.h	21;"	d
MCI_REMOTE_RESET	ath9k/ar9003_mci.h	/^	MCI_REMOTE_RESET = 0xff         \/* len = 16 *\/$/;"	e	enum:mci_message_header
MCI_REQ_WAKE	ath9k/ar9003_mci.h	/^	MCI_REQ_WAKE     = 0xc0,        \/* len = 0 *\/$/;"	e	enum:mci_message_header
MCI_SCHD_INFO	ath9k/ar9003_mci.h	/^	MCI_SCHD_INFO    = 0x50,        \/* len = 16 *\/$/;"	e	enum:mci_message_header
MCI_STATE_DEBUG	ath9k/ar9003_mci.h	/^	MCI_STATE_DEBUG,$/;"	e	enum:mci_state_type
MCI_STATE_ENABLE	ath9k/ar9003_mci.h	/^	MCI_STATE_ENABLE,$/;"	e	enum:mci_state_type
MCI_STATE_LAST_SCHD_MSG_OFFSET	ath9k/ar9003_mci.h	/^	MCI_STATE_LAST_SCHD_MSG_OFFSET,$/;"	e	enum:mci_state_type
MCI_STATE_MAX	ath9k/ar9003_mci.h	/^	MCI_STATE_MAX$/;"	e	enum:mci_state_type
MCI_STATE_NEED_FLUSH_BT_INFO	ath9k/ar9003_mci.h	/^	MCI_STATE_NEED_FLUSH_BT_INFO,$/;"	e	enum:mci_state_type
MCI_STATE_NEED_FTP_STOMP	ath9k/ar9003_mci.h	/^	MCI_STATE_NEED_FTP_STOMP,$/;"	e	enum:mci_state_type
MCI_STATE_RECOVER_RX	ath9k/ar9003_mci.h	/^	MCI_STATE_RECOVER_RX,$/;"	e	enum:mci_state_type
MCI_STATE_REMOTE_SLEEP	ath9k/ar9003_mci.h	/^	MCI_STATE_REMOTE_SLEEP,$/;"	e	enum:mci_state_type
MCI_STATE_RESET_REQ_WAKE	ath9k/ar9003_mci.h	/^	MCI_STATE_RESET_REQ_WAKE,$/;"	e	enum:mci_state_type
MCI_STATE_SEND_STATUS_QUERY	ath9k/ar9003_mci.h	/^	MCI_STATE_SEND_STATUS_QUERY,$/;"	e	enum:mci_state_type
MCI_STATE_SEND_VERSION_QUERY	ath9k/ar9003_mci.h	/^	MCI_STATE_SEND_VERSION_QUERY,$/;"	e	enum:mci_state_type
MCI_STATE_SEND_WLAN_COEX_VERSION	ath9k/ar9003_mci.h	/^	MCI_STATE_SEND_WLAN_COEX_VERSION,$/;"	e	enum:mci_state_type
MCI_STATE_SET_BT_AWAKE	ath9k/ar9003_mci.h	/^	MCI_STATE_SET_BT_AWAKE,$/;"	e	enum:mci_state_type
MCI_SYS_SLEEPING	ath9k/ar9003_mci.h	/^	MCI_SYS_SLEEPING = 0xa0,        \/* len = 0 *\/$/;"	e	enum:mci_message_header
MCI_SYS_WAKING	ath9k/ar9003_mci.h	/^	MCI_SYS_WAKING   = 0x70,        \/* len = 0 *\/$/;"	e	enum:mci_message_header
MCI_TOGGLE_BT_MCI_FLAGS	ath9k/ar9003_mci.h	65;"	d
MCS_HT20	ath9k/xmit.c	/^	MCS_HT20,$/;"	e	enum:__anon21	file:
MCS_HT20_SGI	ath9k/xmit.c	/^	MCS_HT20_SGI,$/;"	e	enum:__anon21	file:
MCS_HT40	ath9k/xmit.c	/^	MCS_HT40,$/;"	e	enum:__anon21	file:
MCS_HT40_SGI	ath9k/xmit.c	/^	MCS_HT40_SGI,$/;"	e	enum:__anon21	file:
MDEFAULT	ath9k/ar9003_eeprom.c	3257;"	d	file:
MID_5G_SUB_BAND_START	ath9k/hw.h	166;"	d
MINOR_VERSION_REQ	ath9k/hif_usb.h	21;"	d
MIN_BEACON_TIMEOUT_VAL	ath9k/hw.h	170;"	d
MIN_CAL_SAMPLES	ath9k/calib.h	76;"	d
MIN_MSDU_SUBFRAME_PAYLOAD_LEN	ath6kl/core.h	39;"	d
MIN_PPB_THRESH	ath9k/dfs_pattern_detector.c	43;"	d	file:
MIN_SWBA_RESPONSE	ath9k/htc.h	385;"	d
MIN_TX_FIFO_THRESHOLD	ath9k/mac.h	91;"	d
MKK10_FCCA	regd_common.h	/^	MKK10_FCCA = 0xD0,$/;"	e	enum:EnumRd
MKK10_MKKA	regd_common.h	/^	MKK10_MKKA = 0xF7,$/;"	e	enum:EnumRd
MKK10_MKKA1	regd_common.h	/^	MKK10_MKKA1 = 0xD1,$/;"	e	enum:EnumRd
MKK10_MKKA2	regd_common.h	/^	MKK10_MKKA2 = 0xD3,$/;"	e	enum:EnumRd
MKK10_MKKC	regd_common.h	/^	MKK10_MKKC = 0xD2,$/;"	e	enum:EnumRd
MKK11_FCCA	regd_common.h	/^	MKK11_FCCA = 0xD5,$/;"	e	enum:EnumRd
MKK11_MKKA	regd_common.h	/^	MKK11_MKKA = 0xD4,$/;"	e	enum:EnumRd
MKK11_MKKA1	regd_common.h	/^	MKK11_MKKA1 = 0xD6,$/;"	e	enum:EnumRd
MKK11_MKKA2	regd_common.h	/^	MKK11_MKKA2 = 0xD8,$/;"	e	enum:EnumRd
MKK11_MKKC	regd_common.h	/^	MKK11_MKKC = 0xD7,$/;"	e	enum:EnumRd
MKK12_FCCA	regd_common.h	/^	MKK12_FCCA = 0xDA,$/;"	e	enum:EnumRd
MKK12_MKKA	regd_common.h	/^	MKK12_MKKA = 0xD9,$/;"	e	enum:EnumRd
MKK12_MKKA1	regd_common.h	/^	MKK12_MKKA1 = 0xDB,$/;"	e	enum:EnumRd
MKK12_MKKA2	regd_common.h	/^	MKK12_MKKA2 = 0xDD,$/;"	e	enum:EnumRd
MKK12_MKKC	regd_common.h	/^	MKK12_MKKC = 0xDC,$/;"	e	enum:EnumRd
MKK13_MKKB	regd_common.h	/^	MKK13_MKKB = 0xDE,$/;"	e	enum:EnumRd
MKK14_MKKA1	regd_common.h	/^	MKK14_MKKA1 = 0x92,$/;"	e	enum:EnumRd
MKK15_MKKA1	regd_common.h	/^	MKK15_MKKA1 = 0x93,$/;"	e	enum:EnumRd
MKK1_FCCA	regd_common.h	/^	MKK1_FCCA = 0x48,$/;"	e	enum:EnumRd
MKK1_MKKA	regd_common.h	/^	MKK1_MKKA = 0x40,$/;"	e	enum:EnumRd
MKK1_MKKA1	regd_common.h	/^	MKK1_MKKA1 = 0x4A,$/;"	e	enum:EnumRd
MKK1_MKKA2	regd_common.h	/^	MKK1_MKKA2 = 0x4B,$/;"	e	enum:EnumRd
MKK1_MKKB	regd_common.h	/^	MKK1_MKKB = 0x41,$/;"	e	enum:EnumRd
MKK1_MKKC	regd_common.h	/^	MKK1_MKKC = 0x4C,$/;"	e	enum:EnumRd
MKK2_MKKA	regd_common.h	/^	MKK2_MKKA = 0x43,$/;"	e	enum:EnumRd
MKK3_FCCA	regd_common.h	/^	MKK3_FCCA = 0xF2,$/;"	e	enum:EnumRd
MKK3_MKKA	regd_common.h	/^	MKK3_MKKA = 0xF0,$/;"	e	enum:EnumRd
MKK3_MKKA1	regd_common.h	/^	MKK3_MKKA1 = 0xF1,$/;"	e	enum:EnumRd
MKK3_MKKA2	regd_common.h	/^	MKK3_MKKA2 = 0x81,$/;"	e	enum:EnumRd
MKK3_MKKB	regd_common.h	/^	MKK3_MKKB = 0x80,$/;"	e	enum:EnumRd
MKK3_MKKC	regd_common.h	/^	MKK3_MKKC = 0x82,$/;"	e	enum:EnumRd
MKK4_FCCA	regd_common.h	/^	MKK4_FCCA = 0xF5,$/;"	e	enum:EnumRd
MKK4_MKKA	regd_common.h	/^	MKK4_MKKA = 0xF3,$/;"	e	enum:EnumRd
MKK4_MKKA1	regd_common.h	/^	MKK4_MKKA1 = 0xF4,$/;"	e	enum:EnumRd
MKK4_MKKA2	regd_common.h	/^	MKK4_MKKA2 = 0x84,$/;"	e	enum:EnumRd
MKK4_MKKB	regd_common.h	/^	MKK4_MKKB = 0x83,$/;"	e	enum:EnumRd
MKK4_MKKC	regd_common.h	/^	MKK4_MKKC = 0x85,$/;"	e	enum:EnumRd
MKK5_MKKA2	regd_common.h	/^	MKK5_MKKA2 = 0x87,$/;"	e	enum:EnumRd
MKK5_MKKB	regd_common.h	/^	MKK5_MKKB = 0x86,$/;"	e	enum:EnumRd
MKK5_MKKC	regd_common.h	/^	MKK5_MKKC = 0x88,$/;"	e	enum:EnumRd
MKK6_FCCA	regd_common.h	/^	MKK6_FCCA = 0xF9,$/;"	e	enum:EnumRd
MKK6_MKKA1	regd_common.h	/^	MKK6_MKKA1 = 0xF8,$/;"	e	enum:EnumRd
MKK6_MKKA2	regd_common.h	/^	MKK6_MKKA2 = 0x8A,$/;"	e	enum:EnumRd
MKK6_MKKB	regd_common.h	/^	MKK6_MKKB = 0x89,$/;"	e	enum:EnumRd
MKK6_MKKC	regd_common.h	/^	MKK6_MKKC = 0x8B,$/;"	e	enum:EnumRd
MKK7_FCCA	regd_common.h	/^	MKK7_FCCA = 0xFB,$/;"	e	enum:EnumRd
MKK7_MKKA1	regd_common.h	/^	MKK7_MKKA1 = 0xFA,$/;"	e	enum:EnumRd
MKK7_MKKA2	regd_common.h	/^	MKK7_MKKA2 = 0x8D,$/;"	e	enum:EnumRd
MKK7_MKKB	regd_common.h	/^	MKK7_MKKB = 0x8C,$/;"	e	enum:EnumRd
MKK7_MKKC	regd_common.h	/^	MKK7_MKKC = 0x8E,$/;"	e	enum:EnumRd
MKK8_MKKA2	regd_common.h	/^	MKK8_MKKA2 = 0x90,$/;"	e	enum:EnumRd
MKK8_MKKB	regd_common.h	/^	MKK8_MKKB = 0x8F,$/;"	e	enum:EnumRd
MKK8_MKKC	regd_common.h	/^	MKK8_MKKC = 0x91,$/;"	e	enum:EnumRd
MKK9_FCCA	regd_common.h	/^	MKK9_FCCA = 0xFC,$/;"	e	enum:EnumRd
MKK9_MKKA	regd_common.h	/^	MKK9_MKKA = 0xF6,$/;"	e	enum:EnumRd
MKK9_MKKA1	regd_common.h	/^	MKK9_MKKA1 = 0xFD,$/;"	e	enum:EnumRd
MKK9_MKKA2	regd_common.h	/^	MKK9_MKKA2 = 0xFF,$/;"	e	enum:EnumRd
MKK9_MKKC	regd_common.h	/^	MKK9_MKKC = 0xFE,$/;"	e	enum:EnumRd
MOD_VAL	carl9170/hw.h	811;"	d
MOTD_MAGIC	carl9170/fwdesc.h	89;"	d
MS	ath6kl/target.h	134;"	d
MS	ath9k/hw.h	106;"	d
MSTATE	ath9k/ar9003_eeprom.c	3258;"	d	file:
MS_REG_READ	ath9k/hw.c	2679;"	d	file:
MULTI_DOMAIN_MASK	regd.h	48;"	d
NETDEV_MCAST_ALL_OFF	ath6kl/core.h	/^	NETDEV_MCAST_ALL_OFF,$/;"	e	enum:ath6kl_vif_state
NETDEV_MCAST_ALL_ON	ath6kl/core.h	/^	NETDEV_MCAST_ALL_ON,$/;"	e	enum:ath6kl_vif_state
NETQ_STOPPED	ath6kl/core.h	/^	NETQ_STOPPED,$/;"	e	enum:ath6kl_vif_state
NONE_AUTH	ath6kl/wmi.h	/^	NONE_AUTH = 0x01,$/;"	e	enum:auth_mode
NONE_BSS_FILTER	ath6kl/wmi.h	/^	NONE_BSS_FILTER = 0x0,$/;"	e	enum:wmi_bss_filter
NONE_CRYPT	ath6kl/common.h	/^	NONE_CRYPT          = 0x01,$/;"	e	enum:crypto_type
NO_CTL	ath9k/eeprom.h	64;"	d
NO_CTL	regd.h	31;"	d
NO_CTL	regd.h	33;"	d
NO_DISCONN_EVT_IN_RECONN	ath6kl/wmi.h	/^	NO_DISCONN_EVT_IN_RECONN$/;"	e	enum:target_event_report_config
NO_ENUMRD	regd_common.h	/^	NO_ENUMRD = 0x00,$/;"	e	enum:EnumRd
NO_NETWORK_AVAIL	ath6kl/wmi.h	/^	NO_NETWORK_AVAIL = 0x01,$/;"	e	enum:wmi_disconnect_reason
NO_RESOURCES_AVAIL	ath6kl/wmi.h	/^	NO_RESOURCES_AVAIL = 0x07,$/;"	e	enum:wmi_disconnect_reason
NO_SYNC_WMIFLAG	ath6kl/wmi.h	/^	NO_SYNC_WMIFLAG = 0,$/;"	e	enum:wmi_sync_flag
NULL1_ETSIB	regd_common.h	/^	NULL1_ETSIB = 0x07,$/;"	e	enum:EnumRd
NULL1_ETSIC	regd_common.h	/^	NULL1_ETSIC = 0x08,$/;"	e	enum:EnumRd
NULL1_WORLD	regd_common.h	/^	NULL1_WORLD = 0x03,$/;"	e	enum:EnumRd
NUM_BIN	ath9k/ar9003_paprd.c	417;"	d	file:
NUM_CONTROL_BUFFERS	ath6kl/htc.h	133;"	d
NUM_CONTROL_RX_BUFFERS	ath6kl/htc.h	135;"	d
NUM_CONTROL_TX_BUFFERS	ath6kl/htc.h	134;"	d
NUM_NF_READINGS	ath9k/calib.h	27;"	d
NUM_OF_TIDS	ath6kl/core.h	240;"	d
NUM_PDADC	ath9k/eeprom_def.c	799;"	d	file:
NUM_PDADC	ath9k/eeprom_def.c	820;"	d	file:
NUM_PROF	ath9k/mci.h	106;"	d
NUM_STATUS_READS	ath9k/hw.c	1603;"	d	file:
NUM_SYMBOLS_PER_USEC	ath9k/xmit.c	34;"	d	file:
NUM_SYMBOLS_PER_USEC_HALFGI	ath9k/xmit.c	35;"	d	file:
N_LOOP	ath9k/ar9003_eeprom.c	2939;"	d	file:
N_LOOP	ath9k/ar9003_eeprom.c	2946;"	d	file:
OFDM_PLCP_BITS	ath9k/mac.h	46;"	d
OFDM_PLCP_BITS	ath9k/xmit.c	22;"	d	file:
OFDM_PLCP_BITS_HALF	ath9k/mac.h	51;"	d
OFDM_PLCP_BITS_QUARTER	ath9k/mac.h	56;"	d
OFDM_PREAMBLE_TIME	ath9k/mac.h	45;"	d
OFDM_PREAMBLE_TIME_HALF	ath9k/mac.h	50;"	d
OFDM_PREAMBLE_TIME_QUARTER	ath9k/mac.h	55;"	d
OFDM_SIFS_TIME	ath9k/mac.h	44;"	d
OFDM_SIFS_TIME_HALF	ath9k/mac.h	49;"	d
OFDM_SIFS_TIME_QUARTER	ath9k/mac.h	54;"	d
OFDM_SYMBOL_TIME	ath9k/mac.h	47;"	d
OFDM_SYMBOL_TIME_HALF	ath9k/mac.h	52;"	d
OFDM_SYMBOL_TIME_QUARTER	ath9k/mac.h	57;"	d
OK	ath9k/ath9k.h	/^		OK,		\/* no change needed *\/$/;"	e	enum:ath_beacon::__anon9
OLC_FOR_AR9280_20_LATER	ath9k/eeprom.h	103;"	d
OLC_FOR_AR9287_10_LATER	ath9k/eeprom.h	105;"	d
OPEN_AUTH	ath6kl/wmi.h	/^	OPEN_AUTH = 0x01,$/;"	e	enum:dot11_auth_mode
OPT_MSGTYPE	ath6kl/wmi.h	/^	OPT_MSGTYPE,$/;"	e	enum:wmi_msg_type
OP_ANI_RUNNING	ath9k/htc.h	425;"	d
OP_BT_PRIORITY_DETECTED	ath9k/htc.h	423;"	d
OP_BT_SCAN	ath9k/htc.h	424;"	d
OP_ENABLE_BEACON	ath9k/htc.h	422;"	d
OP_INVALID	ath9k/htc.h	420;"	d
OP_SCANNING	ath9k/htc.h	421;"	d
OP_TSF_RESET	ath9k/htc.h	426;"	d
OTUS_MAGIC	carl9170/fwdesc.h	88;"	d
P2P_FLAG_CAPABILITIES_REQ	ath6kl/wmi.h	2424;"	d
P2P_FLAG_HMODEL_REQ	ath6kl/wmi.h	2426;"	d
P2P_FLAG_MACADDR_REQ	ath6kl/wmi.h	2425;"	d
P2P_WILDCARD_SSID_LEN	ath6kl/core.h	276;"	d
PADBYTES	ath9k/xmit.c	795;"	d	file:
PADBYTES	ath9k/xmit.c	900;"	d	file:
PAIRWISE_USAGE	ath6kl/wmi.h	/^	PAIRWISE_USAGE = 0x00,$/;"	e	enum:key_usage
PAPRD_GAIN_TABLE_ENTRIES	ath9k/hw.h	182;"	d
PAPRD_IDEAL_AGC2_PWR_RANGE	ath9k/hw.h	184;"	d
PAPRD_TABLE_SZ	ath9k/hw.h	183;"	d
PAYLOAD_MAX	carl9170/carl9170.h	69;"	d
PCI_DEVICE_ID_3COM_2_3CRPAG175	ath5k/ath5k.h	51;"	d
PCI_DEVICE_ID_3COM_3CRDAG675	ath5k/ath5k.h	50;"	d
PCI_DEVICE_ID_ATHEROS_AR2413	ath5k/ath5k.h	69;"	d
PCI_DEVICE_ID_ATHEROS_AR5210	ath5k/ath5k.h	46;"	d
PCI_DEVICE_ID_ATHEROS_AR5210_AP	ath5k/ath5k.h	52;"	d
PCI_DEVICE_ID_ATHEROS_AR5210_DEFAULT	ath5k/ath5k.h	54;"	d
PCI_DEVICE_ID_ATHEROS_AR5211	ath5k/ath5k.h	48;"	d
PCI_DEVICE_ID_ATHEROS_AR5211_DEFAULT	ath5k/ath5k.h	56;"	d
PCI_DEVICE_ID_ATHEROS_AR5211_FPGA11B	ath5k/ath5k.h	59;"	d
PCI_DEVICE_ID_ATHEROS_AR5211_LEGACY	ath5k/ath5k.h	58;"	d
PCI_DEVICE_ID_ATHEROS_AR5212	ath5k/ath5k.h	49;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_0014	ath5k/ath5k.h	63;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_0015	ath5k/ath5k.h	64;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_0016	ath5k/ath5k.h	65;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_0017	ath5k/ath5k.h	66;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_0018	ath5k/ath5k.h	67;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_0019	ath5k/ath5k.h	68;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_DEFAULT	ath5k/ath5k.h	55;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_FPGA	ath5k/ath5k.h	57;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_IBM	ath5k/ath5k.h	53;"	d
PCI_DEVICE_ID_ATHEROS_AR5311	ath5k/ath5k.h	47;"	d
PCI_DEVICE_ID_ATHEROS_AR5312_REV2	ath5k/ath5k.h	60;"	d
PCI_DEVICE_ID_ATHEROS_AR5312_REV7	ath5k/ath5k.h	61;"	d
PCI_DEVICE_ID_ATHEROS_AR5312_REV8	ath5k/ath5k.h	62;"	d
PCI_DEVICE_ID_ATHEROS_AR5413	ath5k/ath5k.h	70;"	d
PCI_DEVICE_ID_ATHEROS_AR5416	ath5k/ath5k.h	72;"	d
PCI_DEVICE_ID_ATHEROS_AR5418	ath5k/ath5k.h	73;"	d
PCI_DEVICE_ID_ATHEROS_AR5424	ath5k/ath5k.h	71;"	d
PCT	ath9k/ar9003_phy.c	1655;"	d	file:
PDADCdelta	ath9k/hw.h	/^	int PDADCdelta;$/;"	m	struct:ath_hw
PEER_FIRST_NODE_JOIN_EVENT	ath6kl/wmi.h	2198;"	d
PEER_LAST_NODE_LEAVE_EVENT	ath6kl/wmi.h	2199;"	d
PEER_NODE_JOIN_EVENT	ath6kl/wmi.h	2196;"	d
PEER_NODE_LEAVE_EVENT	ath6kl/wmi.h	2197;"	d
PER_MAX_LOG_COUNT	ath9k/calib.h	80;"	d
PER_MIN_LOG_COUNT	ath9k/calib.h	79;"	d
PHY_AGC_CLR	ath9k/ar9002_phy.h	20;"	d
PHY_AGC_CLR	ath9k/ar9003_phy.h	838;"	d
PHY_ERR	ath9k/debug.c	838;"	d	file:
PHY_ERR	ath9k/debug.c	912;"	d	file:
PHY_ERR	ath9k/htc_drv_debug.c	275;"	d	file:
PHY_ERR	ath9k/htc_drv_debug.c	356;"	d	file:
PHY_H	ath9k/phy.h	18;"	d
PLL3	ath9k/reg.h	1262;"	d
PLL3_DO_MEAS_MASK	ath9k/reg.h	1263;"	d
PLL4	ath9k/reg.h	1264;"	d
PLL4_MEAS_DONE	ath9k/reg.h	1265;"	d
PMKID_DISABLE	ath6kl/wmi.h	/^	PMKID_DISABLE = 0,$/;"	e	enum:pmkid_enable_flg
PMKID_ENABLE	ath6kl/wmi.h	/^	PMKID_ENABLE = 1,$/;"	e	enum:pmkid_enable_flg
POWER_CORRECTION_FOR_THREE_CHAIN	ath9k/eeprom.h	83;"	d
POWER_CORRECTION_FOR_TWO_CHAIN	ath9k/eeprom.h	82;"	d
POWER_UP_TIME	ath9k/hw.h	163;"	d
POW_SM	ath9k/ar9003_eeprom.c	4288;"	d	file:
POW_SM	ath9k/ar9003_eeprom.c	4400;"	d	file:
PPB_THRESH	ath9k/dfs_pattern_detector.c	44;"	d	file:
PR	ath9k/debug.h	190;"	d
PRF2PRI	ath9k/dfs_pattern_detector.c	45;"	d	file:
PRI_CH_RADAR_FOUND	ath9k/dfs.c	129;"	d	file:
PRI_CH_RADAR_FOUND	ath9k/dfs.c	48;"	d	file:
PRI_TOLERANCE	ath9k/dfs_pattern_detector.c	28;"	d	file:
PROBED_SSID_FILTER	ath6kl/wmi.h	/^	PROBED_SSID_FILTER,$/;"	e	enum:wmi_bss_filter
PROBEREQ_FTYPE	ath6kl/wmi.h	/^	PROBEREQ_FTYPE,$/;"	e	enum:wmi_bi_ftype
PROBERESP_FTYPE	ath6kl/wmi.h	/^	PROBERESP_FTYPE,$/;"	e	enum:wmi_bi_ftype
PROFILE_FILTER	ath6kl/wmi.h	/^	PROFILE_FILTER,$/;"	e	enum:wmi_bss_filter
PROFILE_MISMATCH	ath6kl/wmi.h	/^	PROFILE_MISMATCH = 0x0c,$/;"	e	enum:wmi_disconnect_reason
PR_EEP	ath9k/htc_drv_debug.c	642;"	d	file:
PR_EEP	ath9k/htc_drv_debug.c	714;"	d	file:
PR_EEP	ath9k/htc_drv_debug.c	721;"	d	file:
PR_EEP	ath9k/htc_drv_debug.c	822;"	d	file:
PR_EEP	ath9k/htc_drv_debug.c	829;"	d	file:
PR_EEP	ath9k/htc_drv_debug.c	894;"	d	file:
PR_EEP	ath9k/hw.h	99;"	d
PR_IS	ath9k/debug.c	443;"	d	file:
PR_QNUM	ath9k/debug.h	188;"	d
PS_BEACON_SYNC	ath9k/ath9k.h	649;"	d
PS_OFF_BCN	carl9170/carl9170.h	/^	PS_OFF_BCN	= BIT(1),$/;"	e	enum:carl9170_ps_off_override_reasons
PS_OFF_VIF	carl9170/carl9170.h	/^	PS_OFF_VIF	= BIT(0),$/;"	e	enum:carl9170_ps_off_override_reasons
PS_WAIT_FOR_ANI	ath9k/ath9k.h	650;"	d
PS_WAIT_FOR_BEACON	ath9k/ath9k.h	645;"	d
PS_WAIT_FOR_CAB	ath9k/ath9k.h	646;"	d
PS_WAIT_FOR_PSPOLL_DATA	ath9k/ath9k.h	647;"	d
PS_WAIT_FOR_TX_ACK	ath9k/ath9k.h	648;"	d
PktDuration	ath9k/mac.h	/^	u32 PktDuration;$/;"	m	struct:ath9k_11n_rate_series
RATE	ath9k/htc_drv_init.c	102;"	d	file:
RATE	ath9k/init.c	136;"	d	file:
RATE	carl9170/main.c	59;"	d	file:
RATE	carl9170/main.c	79;"	d	file:
RATETAB_ENT	ath6kl/cfg80211.c	30;"	d	file:
RATE_11Mb	ath6kl/wmi.h	/^	RATE_11Mb = 3,$/;"	e	enum:wmi_bit_rate
RATE_12Mb	ath6kl/wmi.h	/^	RATE_12Mb = 6,$/;"	e	enum:wmi_bit_rate
RATE_18Mb	ath6kl/wmi.h	/^	RATE_18Mb = 7,$/;"	e	enum:wmi_bit_rate
RATE_1Mb	ath6kl/wmi.h	/^	RATE_1Mb = 0,$/;"	e	enum:wmi_bit_rate
RATE_24Mb	ath6kl/wmi.h	/^	RATE_24Mb = 8,$/;"	e	enum:wmi_bit_rate
RATE_2Mb	ath6kl/wmi.h	/^	RATE_2Mb = 1,$/;"	e	enum:wmi_bit_rate
RATE_36Mb	ath6kl/wmi.h	/^	RATE_36Mb = 9,$/;"	e	enum:wmi_bit_rate
RATE_48Mb	ath6kl/wmi.h	/^	RATE_48Mb = 10,$/;"	e	enum:wmi_bit_rate
RATE_54Mb	ath6kl/wmi.h	/^	RATE_54Mb = 11,$/;"	e	enum:wmi_bit_rate
RATE_5_5Mb	ath6kl/wmi.h	/^	RATE_5_5Mb = 2,$/;"	e	enum:wmi_bit_rate
RATE_6Mb	ath6kl/wmi.h	/^	RATE_6Mb = 4,$/;"	e	enum:wmi_bit_rate
RATE_9Mb	ath6kl/wmi.h	/^	RATE_9Mb = 5,$/;"	e	enum:wmi_bit_rate
RATE_AUTO	ath6kl/wmi.h	/^	RATE_AUTO = -1,$/;"	e	enum:wmi_bit_rate
RATE_INDEX_MSB	ath6kl/wmi.h	1800;"	d
RATE_INDEX_WITHOUT_SGI_MASK	ath6kl/wmi.h	1799;"	d
RATE_MCS_0_20	ath6kl/wmi.h	/^	RATE_MCS_0_20 = 12,$/;"	e	enum:wmi_bit_rate
RATE_MCS_0_40	ath6kl/wmi.h	/^	RATE_MCS_0_40 = 20,$/;"	e	enum:wmi_bit_rate
RATE_MCS_1_20	ath6kl/wmi.h	/^	RATE_MCS_1_20 = 13,$/;"	e	enum:wmi_bit_rate
RATE_MCS_1_40	ath6kl/wmi.h	/^	RATE_MCS_1_40 = 21,$/;"	e	enum:wmi_bit_rate
RATE_MCS_2_20	ath6kl/wmi.h	/^	RATE_MCS_2_20 = 14,$/;"	e	enum:wmi_bit_rate
RATE_MCS_2_40	ath6kl/wmi.h	/^	RATE_MCS_2_40 = 22,$/;"	e	enum:wmi_bit_rate
RATE_MCS_3_20	ath6kl/wmi.h	/^	RATE_MCS_3_20 = 15,$/;"	e	enum:wmi_bit_rate
RATE_MCS_3_40	ath6kl/wmi.h	/^	RATE_MCS_3_40 = 23,$/;"	e	enum:wmi_bit_rate
RATE_MCS_4_20	ath6kl/wmi.h	/^	RATE_MCS_4_20 = 16,$/;"	e	enum:wmi_bit_rate
RATE_MCS_4_40	ath6kl/wmi.h	/^	RATE_MCS_4_40 = 24,$/;"	e	enum:wmi_bit_rate
RATE_MCS_5_20	ath6kl/wmi.h	/^	RATE_MCS_5_20 = 17,$/;"	e	enum:wmi_bit_rate
RATE_MCS_5_40	ath6kl/wmi.h	/^	RATE_MCS_5_40 = 25,$/;"	e	enum:wmi_bit_rate
RATE_MCS_6_20	ath6kl/wmi.h	/^	RATE_MCS_6_20 = 18,$/;"	e	enum:wmi_bit_rate
RATE_MCS_6_40	ath6kl/wmi.h	/^	RATE_MCS_6_40 = 26,$/;"	e	enum:wmi_bit_rate
RATE_MCS_7_20	ath6kl/wmi.h	/^	RATE_MCS_7_20 = 19,$/;"	e	enum:wmi_bit_rate
RATE_MCS_7_40	ath6kl/wmi.h	/^	RATE_MCS_7_40 = 27,$/;"	e	enum:wmi_bit_rate
RATE_TABLE_SIZE	ath9k/rc.h	27;"	d
RB	carl9170/main.c	1558;"	d	file:
RB	carl9170/main.c	1592;"	d	file:
RB	carl9170/main.c	1891;"	d	file:
RB	carl9170/main.c	1917;"	d	file:
RC_ALL	ath9k/rc.h	65;"	d
RC_ALL_STREAM	ath9k/rc.h	44;"	d
RC_DS	ath9k/rc.h	32;"	d
RC_DS_OR_LATER	ath9k/rc.h	38;"	d
RC_H	ath9k/rc.h	20;"	d
RC_HT_20	ath9k/rc.h	34;"	d
RC_HT_2040	ath9k/rc.h	43;"	d
RC_HT_40	ath9k/rc.h	35;"	d
RC_HT_DT_20	ath9k/rc.h	55;"	d
RC_HT_DT_40	ath9k/rc.h	57;"	d
RC_HT_D_20	ath9k/rc.h	48;"	d
RC_HT_D_40	ath9k/rc.h	51;"	d
RC_HT_SDT_20	ath9k/rc.h	62;"	d
RC_HT_SDT_2040	ath9k/rc.h	60;"	d
RC_HT_SDT_40	ath9k/rc.h	63;"	d
RC_HT_SD_20	ath9k/rc.h	54;"	d
RC_HT_SD_2040	ath9k/rc.h	59;"	d
RC_HT_SD_40	ath9k/rc.h	56;"	d
RC_HT_S_20	ath9k/rc.h	47;"	d
RC_HT_S_40	ath9k/rc.h	50;"	d
RC_HT_T_20	ath9k/rc.h	49;"	d
RC_HT_T_40	ath9k/rc.h	52;"	d
RC_INVALID	ath9k/rc.h	29;"	d
RC_LEGACY	ath9k/rc.h	30;"	d
RC_L_SD	ath9k/rc.h	45;"	d
RC_L_SDT	ath9k/rc.h	46;"	d
RC_SS	ath9k/rc.h	31;"	d
RC_SS_OR_LEGACY	ath9k/rc.h	41;"	d
RC_STREAM_MASK	ath9k/rc.h	37;"	d
RC_TS	ath9k/rc.h	33;"	d
RC_TS_ONLY	ath9k/rc.h	40;"	d
RECOVERY_CLEANUP	ath6kl/core.h	/^	RECOVERY_CLEANUP,$/;"	e	enum:ath6kl_dev_state
REC_POWER	ath6kl/wmi.h	/^	REC_POWER = 0x01,$/;"	e	enum:wmi_power_mode
REDUCE_CHAIN_0	ath9k/phy.h	41;"	d
REDUCE_CHAIN_1	ath9k/phy.h	42;"	d
REGDUMP_LINE_SIZE	ath9k/debug.c	1343;"	d	file:
REGD_COMMON_H	regd_common.h	18;"	d
REGD_H	regd.h	18;"	d
REGISTER_DUMP_LEN_MAX	ath6kl/hif.c	69;"	d	file:
REGTYPE_STR_LEN	ath6kl/debug.c	152;"	d	file:
REGWRITE_BUFFER_FLUSH	ath9k/hw.h	93;"	d
REGWRITE_BUFFER_FLUSH	key.c	31;"	d	file:
REG_CLR_BIT	ath9k/hw.h	113;"	d
REG_DUMP_COUNT_AR6003	ath6kl/hif.c	68;"	d	file:
REG_EXT_FCC_DFS_HT40	ath9k/eeprom.h	/^	REG_EXT_FCC_DFS_HT40 = 2,$/;"	e	enum:reg_ext_bitmap
REG_EXT_FCC_MIDBAND	ath9k/eeprom.h	/^	REG_EXT_FCC_MIDBAND = 0,$/;"	e	enum:reg_ext_bitmap
REG_EXT_JAPAN_DFS_HT40	ath9k/eeprom.h	/^	REG_EXT_JAPAN_DFS_HT40 = 4$/;"	e	enum:reg_ext_bitmap
REG_EXT_JAPAN_MIDBAND	ath9k/eeprom.h	/^	REG_EXT_JAPAN_MIDBAND = 1,$/;"	e	enum:reg_ext_bitmap
REG_EXT_JAPAN_NONDFS_HT40	ath9k/eeprom.h	/^	REG_EXT_JAPAN_NONDFS_HT40 = 3,$/;"	e	enum:reg_ext_bitmap
REG_H	ath9k/reg.h	18;"	d
REG_OUTPUT_LEN_PER_LINE	ath6kl/debug.c	151;"	d	file:
REG_READ	ath9k/hw.h	78;"	d
REG_READ	hw.c	23;"	d	file:
REG_READ	key.c	25;"	d	file:
REG_READ_D	ath9k/debug.c	27;"	d	file:
REG_READ_FIELD	ath9k/hw.h	109;"	d
REG_READ_MULTI	ath9k/hw.h	81;"	d
REG_RMW	ath9k/hw.h	84;"	d
REG_RMW_FIELD	ath9k/hw.h	107;"	d
REG_SET_BIT	ath9k/hw.h	111;"	d
REG_STRUCT_INIT	ath5k/debug.c	84;"	d	file:
REG_WRITE	ath9k/hw.h	75;"	d
REG_WRITE	hw.c	24;"	d	file:
REG_WRITE	key.c	26;"	d	file:
REG_WRITE_ARRAY	ath9k/hw.h	123;"	d
REG_WRITE_D	ath9k/debug.c	25;"	d	file:
REPORT_BSSINFO_CTRL_FLAGS	ath6kl/wmi.h	/^	REPORT_BSSINFO_CTRL_FLAGS = 0x10,$/;"	e	enum:wmi_scan_ctrl_flags_bits
RESET_CONTROL_ADDRESS	ath6kl/target.h	28;"	d
RESET_CONTROL_COLD_RST	ath6kl/target.h	29;"	d
RESET_CONTROL_MBOX_RST	ath6kl/target.h	30;"	d
RESET_STAT_INC	ath9k/debug.h	30;"	d
RESET_STAT_INC	ath9k/debug.h	33;"	d
RESET_TYPE_BB_HANG	ath9k/debug.h	/^	RESET_TYPE_BB_HANG,$/;"	e	enum:ath_reset_type
RESET_TYPE_BB_WATCHDOG	ath9k/debug.h	/^	RESET_TYPE_BB_WATCHDOG,$/;"	e	enum:ath_reset_type
RESET_TYPE_BEACON_STUCK	ath9k/debug.h	/^	RESET_TYPE_BEACON_STUCK,$/;"	e	enum:ath_reset_type
RESET_TYPE_FATAL_INT	ath9k/debug.h	/^	RESET_TYPE_FATAL_INT,$/;"	e	enum:ath_reset_type
RESET_TYPE_MAC_HANG	ath9k/debug.h	/^	RESET_TYPE_MAC_HANG,$/;"	e	enum:ath_reset_type
RESET_TYPE_MCI	ath9k/debug.h	/^	RESET_TYPE_MCI,$/;"	e	enum:ath_reset_type
RESET_TYPE_PLL_HANG	ath9k/debug.h	/^	RESET_TYPE_PLL_HANG,$/;"	e	enum:ath_reset_type
RESET_TYPE_TX_ERROR	ath9k/debug.h	/^	RESET_TYPE_TX_ERROR,$/;"	e	enum:ath_reset_type
RESET_TYPE_TX_HANG	ath9k/debug.h	/^	RESET_TYPE_TX_HANG,$/;"	e	enum:ath_reset_type
RFSILENT_BB	ath9k/ar9002_phy.h	21;"	d
RFSILENT_BB	ath9k/ar9003_phy.h	839;"	d
RGF_DMA_EP_MISC_ICR	wil6210/wil6210.h	97;"	d
RGF_DMA_EP_RX_ICR	wil6210/wil6210.h	95;"	d
RGF_DMA_EP_TX_ICR	wil6210/wil6210.h	92;"	d
RGF_DMA_ITR_CNT_CRL	wil6210/wil6210.h	105;"	d
RGF_DMA_ITR_CNT_DATA	wil6210/wil6210.h	104;"	d
RGF_DMA_ITR_CNT_TRSH	wil6210/wil6210.h	103;"	d
RGF_DMA_PSEUDO_CAUSE	wil6210/wil6210.h	85;"	d
RGF_DMA_PSEUDO_CAUSE_MASK_FW	wil6210/wil6210.h	87;"	d
RGF_DMA_PSEUDO_CAUSE_MASK_SW	wil6210/wil6210.h	86;"	d
RGF_ICR	wil6210/wil6210.h	/^struct RGF_ICR {$/;"	s
RGF_USER_CLKS_CTL_SW_RST_MASK_0	wil6210/wil6210.h	77;"	d
RGF_USER_CLKS_CTL_SW_RST_VEC_0	wil6210/wil6210.h	80;"	d
RGF_USER_CLKS_CTL_SW_RST_VEC_1	wil6210/wil6210.h	81;"	d
RGF_USER_CLKS_CTL_SW_RST_VEC_2	wil6210/wil6210.h	82;"	d
RGF_USER_CLKS_CTL_SW_RST_VEC_3	wil6210/wil6210.h	83;"	d
RGF_USER_MAC_CPU_0	wil6210/wil6210.h	78;"	d
RGF_USER_USER_CPU_0	wil6210/wil6210.h	79;"	d
RGF_USER_USER_ICR	wil6210/wil6210.h	75;"	d
RGF_USER_USER_SCRATCH_PAD	wil6210/wil6210.h	74;"	d
RING_CTRL_OVERRIDE_HOST_THRSH_LEN	wil6210/wmi.h	715;"	d
RING_CTRL_OVERRIDE_HOST_THRSH_MSK	wil6210/wmi.h	716;"	d
RING_CTRL_OVERRIDE_HOST_THRSH_POS	wil6210/wmi.h	714;"	d
RING_CTRL_OVERRIDE_ITR_THRSH_LEN	wil6210/wmi.h	712;"	d
RING_CTRL_OVERRIDE_ITR_THRSH_MSK	wil6210/wmi.h	713;"	d
RING_CTRL_OVERRIDE_ITR_THRSH_POS	wil6210/wmi.h	711;"	d
RING_CTRL_OVERRIDE_PREFETCH_THRSH_LEN	wil6210/wmi.h	706;"	d
RING_CTRL_OVERRIDE_PREFETCH_THRSH_MSK	wil6210/wmi.h	707;"	d
RING_CTRL_OVERRIDE_PREFETCH_THRSH_POS	wil6210/wmi.h	705;"	d
RING_CTRL_OVERRIDE_WB_THRSH_LEN	wil6210/wmi.h	709;"	d
RING_CTRL_OVERRIDE_WB_THRSH_MSK	wil6210/wmi.h	710;"	d
RING_CTRL_OVERRIDE_WB_THRSH_POS	wil6210/wmi.h	708;"	d
ROAM_DATA_TIME	ath6kl/wmi.h	/^	ROAM_DATA_TIME = 1,$/;"	e	enum:roam_data_type
ROAM_SCAN_CTRL_FLAGS	ath6kl/wmi.h	/^	ROAM_SCAN_CTRL_FLAGS = 0x08,$/;"	e	enum:wmi_scan_ctrl_flags_bits
ROAM_TBL_PEND	ath6kl/core.h	/^	ROAM_TBL_PEND,$/;"	e	enum:ath6kl_dev_state
RSSI_LPF_THRESHOLD	ath9k/common.h	32;"	d
RSVD_SERVICE_GROUP	ath6kl/htc.h	/^	RSVD_SERVICE_GROUP = 0,$/;"	e	enum:htc_service_grp_ids
RSVD_SERVICE_GROUP	ath9k/htc_hst.h	/^	RSVD_SERVICE_GROUP = 0,$/;"	e	enum:htc_service_group_ids
RTC_BASE_ADDRESS	ath6kl/target.h	125;"	d
RTC_PLL_SETTLE_DELAY	ath9k/hw.h	148;"	d
RTT_ACCESS_TIMEOUT	ath9k/ar9003_rtt.c	23;"	d	file:
RTT_BAD_VALUE	ath9k/ar9003_rtt.c	24;"	d	file:
RTT_RESTORE_TIMEOUT	ath9k/ar9003_rtt.c	22;"	d	file:
RT_AR_DELTA	ath9k/eeprom_def.c	1211;"	d	file:
RW	carl9170/main.c	1557;"	d	file:
RW	carl9170/main.c	1591;"	d	file:
RW	carl9170/main.c	1890;"	d	file:
RW	carl9170/main.c	1916;"	d	file:
RXS_ERR	ath9k/debug.c	842;"	d	file:
RXS_ERR	ath9k/debug.c	911;"	d	file:
RX_BUF_LEN	wil6210/txrx.h	24;"	d
RX_DMA_D0_CMD_DMA_IT	wil6210/txrx.h	310;"	d
RX_DMA_STATUS_DU	wil6210/txrx.h	312;"	d
RX_DMA_STATUS_ERROR	wil6210/txrx.h	313;"	d
RX_DMA_STATUS_PHY_INFO	wil6210/txrx.h	314;"	d
RX_FILTER_PRESERVE	ath9k/htc_drv_txrx.c	860;"	d	file:
RX_FILTER_PRESERVE	ath9k/htc_drv_txrx.c	905;"	d	file:
RX_LOOKAHEAD_VALID_ADDRESS	ath6kl/target.h	80;"	d
RX_PHY_ERR_INC	ath9k/debug.c	917;"	d	file:
RX_PHY_ERR_INC	ath9k/debug.c	962;"	d	file:
RX_PHY_ERR_INC	ath9k/htc_drv_debug.c	248;"	d	file:
RX_PHY_ERR_INC	ath9k/htc_drv_debug.c	269;"	d	file:
RX_SAMP_DBG	ath9k/debug.c	918;"	d	file:
RX_SAMP_DBG	ath9k/debug.c	963;"	d	file:
RX_STAT_INC	ath9k/debug.h	200;"	d
RX_STAT_INC	ath9k/debug.h	336;"	d
RX_STAT_INC	ath9k/htc.h	320;"	d
RX_STAT_INC	ath9k/htc.h	361;"	d
RX_URB_COUNT	ath6kl/usb.c	26;"	d	file:
Rate	ath9k/mac.h	/^	u32 Rate;$/;"	m	struct:ath9k_11n_rate_series
RateFlags	ath9k/mac.h	/^	u32 RateFlags;$/;"	m	struct:ath9k_11n_rate_series
Rsvd	ath6kl/htc.h	/^	u8 Rsvd[3];$/;"	m	struct:htc_setup_comp_ext_msg
S	wil6210/main.c	180;"	d	file:
S	wil6210/main.c	208;"	d	file:
SAidx	carl9170/wlan.h	/^	u8 SAidx, DAidx;$/;"	m	struct:ar9170_rx_macstatus
SCAN_CONNECTED_CTRL_FLAGS	ath6kl/wmi.h	/^	SCAN_CONNECTED_CTRL_FLAGS = 0x02,$/;"	e	enum:wmi_scan_ctrl_flags_bits
SCHED_INTR	ath9k/main.c	427;"	d	file:
SCHED_INTR	ath9k/main.c	551;"	d	file:
SCHED_SCANNING	ath6kl/core.h	/^	SCHED_SCANNING,$/;"	e	enum:ath6kl_vif_state
SC_OP_ANI_RUN	ath9k/ath9k.h	/^	SC_OP_ANI_RUN,$/;"	e	enum:sc_op_flags
SC_OP_BEACONS	ath9k/ath9k.h	/^	SC_OP_BEACONS,$/;"	e	enum:sc_op_flags
SC_OP_HW_RESET	ath9k/ath9k.h	/^	SC_OP_HW_RESET,$/;"	e	enum:sc_op_flags
SC_OP_INVALID	ath9k/ath9k.h	/^	SC_OP_INVALID,$/;"	e	enum:sc_op_flags
SC_OP_PRIM_STA_VIF	ath9k/ath9k.h	/^	SC_OP_PRIM_STA_VIF,$/;"	e	enum:sc_op_flags
SDIO_IRQ_MODE_ASYNC_4BIT_IRQ	ath6kl/hif.h	62;"	d
SD_NO_CTL	ath9k/eeprom.h	63;"	d
SD_NO_CTL	regd.h	32;"	d
SEND_POWER_SAVE_FAIL_EVENT_ALWAYS	ath6kl/wmi.h	/^	SEND_POWER_SAVE_FAIL_EVENT_ALWAYS = 1,$/;"	e	enum:power_save_fail_event_policy
SEQ_DIFF	carl9170/carl9170.h	91;"	d
SEQ_NEXT	carl9170/carl9170.h	95;"	d
SEQ_PREV	carl9170/carl9170.h	93;"	d
SER_REG_MODE_AUTO	ath9k/hw.h	/^	SER_REG_MODE_AUTO = 2,$/;"	e	enum:ser_reg_mode
SER_REG_MODE_OFF	ath9k/hw.h	/^	SER_REG_MODE_OFF = 0,$/;"	e	enum:ser_reg_mode
SER_REG_MODE_ON	ath9k/hw.h	/^	SER_REG_MODE_ON = 1,$/;"	e	enum:ser_reg_mode
SET_CONSTVAL	carl9170/hw.h	808;"	d
SET_VAL	carl9170/hw.h	805;"	d
SHARED_AUTH	ath6kl/wmi.h	/^	SHARED_AUTH = 0x02,$/;"	e	enum:dot11_auth_mode
SHIFT	carl9170/phy.c	1089;"	d	file:
SHIFT	carl9170/phy.c	1101;"	d	file:
SHPCHECK	ath9k/htc_drv_init.c	99;"	d	file:
SHPCHECK	ath9k/init.c	133;"	d	file:
SIGNAL_QUALITY_METRICS_ALL	ath6kl/common.h	/^	SIGNAL_QUALITY_METRICS_ALL,$/;"	e	enum:__anon22
SIGNAL_QUALITY_METRICS_NUM_MAX	ath6kl/common.h	36;"	d
SIGNAL_QUALITY_METRICS_RSSI	ath6kl/common.h	/^	SIGNAL_QUALITY_METRICS_RSSI,$/;"	e	enum:__anon22
SIGNAL_QUALITY_METRICS_SNR	ath6kl/common.h	/^	SIGNAL_QUALITY_METRICS_SNR = 0,$/;"	e	enum:__anon22
SIG_QUALITY_LOWER_THRESH_LVLS	ath6kl/wmi.h	47;"	d
SIG_QUALITY_THRESH_LVLS	ath6kl/wmi.h	45;"	d
SIG_QUALITY_UPPER_THRESH_LVLS	ath6kl/wmi.h	46;"	d
SIMPLE_SHOW	ath5k/sysfs.c	36;"	d	file:
SIMPLE_SHOW_STORE	ath5k/sysfs.c	9;"	d	file:
SIZE_EEPROM_4K	ath9k/eeprom_4k.c	181;"	d	file:
SIZE_EEPROM_4K	ath9k/eeprom_4k.c	31;"	d	file:
SIZE_EEPROM_AR9287	ath9k/eeprom_9287.c	21;"	d	file:
SIZE_EEPROM_DEF	ath9k/eeprom_def.c	129;"	d	file:
SIZE_EEPROM_DEF	ath9k/eeprom_def.c	90;"	d	file:
SKB_CB_ATHBUF	ath9k/recv.c	22;"	d	file:
SKIP_SCAN	ath6kl/core.h	/^	SKIP_SCAN,$/;"	e	enum:ath6kl_dev_state
SLEEP_SLOP	ath9k/hw.h	171;"	d
SM	ath6kl/target.h	133;"	d
SM	ath9k/hw.h	105;"	d
SME_CONNECTED	ath6kl/core.h	/^	SME_CONNECTED$/;"	e	enum:sme_state
SME_CONNECTING	ath6kl/core.h	/^	SME_CONNECTING,$/;"	e	enum:sme_state
SME_DISCONNECTED	ath6kl/core.h	/^	SME_DISCONNECTED,$/;"	e	enum:sme_state
SM_PDGAIN_B	ath9k/eeprom_def.c	827;"	d	file:
SM_PDGAIN_B	ath9k/eeprom_def.c	979;"	d	file:
SM_PD_GAIN	ath9k/eeprom_def.c	826;"	d	file:
SM_PD_GAIN	ath9k/eeprom_def.c	978;"	d	file:
SPECIFIC_SSID_FLAG	ath6kl/wmi.h	/^	SPECIFIC_SSID_FLAG = 0x01,$/;"	e	enum:wmi_ssid_flag
SPECTRAL_BACKGROUND	ath9k/ath9k.h	/^	SPECTRAL_BACKGROUND,$/;"	e	enum:spectral_mode
SPECTRAL_CHANSCAN	ath9k/ath9k.h	/^	SPECTRAL_CHANSCAN,$/;"	e	enum:spectral_mode
SPECTRAL_DISABLED	ath9k/ath9k.h	/^	SPECTRAL_DISABLED = 0,$/;"	e	enum:spectral_mode
SPECTRAL_HT20_40_NUM_BINS	ath9k/ath9k.h	813;"	d
SPECTRAL_HT20_40_TOTAL_DATA_LEN	ath9k/ath9k.h	825;"	d
SPECTRAL_HT20_NUM_BINS	ath9k/ath9k.h	784;"	d
SPECTRAL_HT20_TOTAL_DATA_LEN	ath9k/ath9k.h	795;"	d
SPECTRAL_MANUAL	ath9k/ath9k.h	/^	SPECTRAL_MANUAL,$/;"	e	enum:spectral_mode
SPECTRAL_SCAN_BITMASK	ath9k/ath9k.h	764;"	d
SPUR_DISABLE	ath9k/hw.h	299;"	d
SPUR_ENABLE_EEPROM	ath9k/hw.h	301;"	d
SPUR_ENABLE_IOCTL	ath9k/hw.h	300;"	d
SPUR_RSSI_THRESH	ath9k/hw.h	164;"	d
SQSUM_DVC_MASK	ath9k/reg.h	1266;"	d
SSID_IE_LEN_INDEX	ath6kl/wmi.h	42;"	d
STATIC_INI_ARRAY	ath9k/calib.h	36;"	d
STATS_UPDATE_PEND	ath6kl/core.h	/^	STATS_UPDATE_PEND,$/;"	e	enum:ath6kl_vif_state
STAT_MAC_REG	carl9170/debug.h	53;"	d
STAT_PTA_REG	carl9170/debug.h	56;"	d
STAT_USB_REG	carl9170/debug.h	59;"	d
STA_PS_APSD_EOSP	ath6kl/core.h	226;"	d
STA_PS_APSD_TRIGGER	ath6kl/core.h	225;"	d
STA_PS_AWAKE	ath6kl/core.h	222;"	d
STA_PS_POLLED	ath6kl/core.h	224;"	d
STA_PS_SLEEP	ath6kl/core.h	223;"	d
STORAGE_DEVICE	ath9k/reg.h	/^	STORAGE_DEVICE = 3,$/;"	e	enum:ath_usb_dev
ST_ALL	ar5523/ar5523_hw.h	/^	ST_ALL,$/;"	e	enum:__anon64
ST_BAND	ar5523/ar5523_hw.h	/^	ST_BAND,$/;"	e	enum:__anon64
ST_CACHED_DEF_ANT	ar5523/ar5523_hw.h	/^	ST_CACHED_DEF_ANT,$/;"	e	enum:__anon64
ST_COUNT_OTHER_RX_ANT	ar5523/ar5523_hw.h	/^	ST_COUNT_OTHER_RX_ANT,$/;"	e	enum:__anon64
ST_FREQ	ar5523/ar5523_hw.h	/^	ST_FREQ,$/;"	e	enum:__anon64
ST_LAST_RSSI	ar5523/ar5523_hw.h	/^	ST_LAST_RSSI,$/;"	e	enum:__anon64
ST_MAC_ADDR	ar5523/ar5523_hw.h	/^	ST_MAC_ADDR,$/;"	e	enum:__anon64
ST_NONE	ar5523/ar5523_hw.h	/^	ST_NONE,                    \/* Sentinal to indicate "no status" *\/$/;"	e	enum:__anon64
ST_PS_FRAMES_DROPPED	ar5523/ar5523_hw.h	/^	ST_PS_FRAMES_DROPPED,$/;"	e	enum:__anon64
ST_RX_GENERATION_NUM	ar5523/ar5523_hw.h	/^	ST_RX_GENERATION_NUM,$/;"	e	enum:__anon64
ST_SERIAL_NUMBER	ar5523/ar5523_hw.h	/^	ST_SERIAL_NUMBER,$/;"	e	enum:__anon64
ST_SERVICE_TYPE	ar5523/ar5523_hw.h	/^	ST_SERVICE_TYPE,$/;"	e	enum:__anon64
ST_TX_QUEUE_DEPTH	ar5523/ar5523_hw.h	/^	ST_TX_QUEUE_DEPTH,$/;"	e	enum:__anon64
ST_USE_FAST_DIVERSITY	ar5523/ar5523_hw.h	/^	ST_USE_FAST_DIVERSITY,$/;"	e	enum:__anon64
ST_WDC_TRANSPORT_CHUNK_SIZE	ar5523/ar5523_hw.h	/^	ST_WDC_TRANSPORT_CHUNK_SIZE,$/;"	e	enum:__anon64
ST_WLAN_MODE	ar5523/ar5523_hw.h	/^	ST_WLAN_MODE,$/;"	e	enum:__anon64
SUBTYPE_BT	ath6kl/wmi.h	/^	SUBTYPE_BT,$/;"	e	enum:network_subtype
SUBTYPE_NONE	ath6kl/wmi.h	/^	SUBTYPE_NONE,$/;"	e	enum:network_subtype
SUBTYPE_P2PCLIENT	ath6kl/wmi.h	/^	SUBTYPE_P2PCLIENT,$/;"	e	enum:network_subtype
SUBTYPE_P2PDEV	ath6kl/wmi.h	/^	SUBTYPE_P2PDEV,$/;"	e	enum:network_subtype
SUBTYPE_P2PGO	ath6kl/wmi.h	/^	SUBTYPE_P2PGO,$/;"	e	enum:network_subtype
SUB_NUM_CTL_MODES_AT_2G_40	ath9k/ar9003_eeprom.c	36;"	d	file:
SUB_NUM_CTL_MODES_AT_2G_40	ath9k/eeprom.h	80;"	d
SUB_NUM_CTL_MODES_AT_5G_40	ath9k/ar9003_eeprom.c	35;"	d	file:
SUB_NUM_CTL_MODES_AT_5G_40	ath9k/eeprom.h	79;"	d
SUPP	carl9170/fw.c	252;"	d	file:
SUPPORTED	carl9170/fw.c	376;"	d	file:
SUPPORTED_FIF_FLAGS	ath5k/mac80211-ops.c	371;"	d	file:
SUPPORTED_FILTERS	ath9k/htc_drv_main.c	1248;"	d	file:
SUPPORTED_FILTERS	ath9k/main.c	1287;"	d	file:
SW_INT_MBOX	wil6210/wil6210.h	116;"	d
SYMBOL_TIME	ath9k/xmit.c	30;"	d	file:
SYMBOL_TIME_HALFGI	ath9k/xmit.c	31;"	d	file:
SYNC_AFTER_WMIFLAG	ath6kl/wmi.h	/^	SYNC_AFTER_WMIFLAG,$/;"	e	enum:wmi_sync_flag
SYNC_BEFORE_WMIFLAG	ath6kl/wmi.h	/^	SYNC_BEFORE_WMIFLAG,$/;"	e	enum:wmi_sync_flag
SYNC_BOTH_WMIFLAG	ath6kl/wmi.h	/^	SYNC_BOTH_WMIFLAG,$/;"	e	enum:wmi_sync_flag
SYNC_MSGTYPE	ath6kl/wmi.h	/^	SYNC_MSGTYPE,$/;"	e	enum:wmi_msg_type
SYSTEM_SLEEP_ADDRESS	ath6kl/target.h	40;"	d
SYSTEM_SLEEP_DISABLE	ath6kl/target.h	42;"	d
SYSTEM_SLEEP_DISABLE_S	ath6kl/target.h	41;"	d
T	ath9k/mci.h	/^	u16 T;		\/* Voice: Tvoice, HID: Tsniff,        in slots *\/$/;"	m	struct:ath_mci_profile_info
TALLY_SUM_UP	carl9170/debug.c	488;"	d	file:
TARGET_DEVICE_AWAKE	ar5523/ar5523_hw.h	/^	TARGET_DEVICE_AWAKE,$/;"	e	enum:__anon65
TARGET_DEVICE_PWRDN	ar5523/ar5523_hw.h	/^	TARGET_DEVICE_PWRDN,$/;"	e	enum:__anon65
TARGET_DEVICE_PWRSAVE	ar5523/ar5523_hw.h	/^	TARGET_DEVICE_PWRSAVE,$/;"	e	enum:__anon65
TARGET_DEVICE_RESUME	ar5523/ar5523_hw.h	/^	TARGET_DEVICE_RESUME,$/;"	e	enum:__anon65
TARGET_DEVICE_SLEEP	ar5523/ar5523_hw.h	/^	TARGET_DEVICE_SLEEP,$/;"	e	enum:__anon65
TARGET_DEVICE_SUSPEND	ar5523/ar5523_hw.h	/^	TARGET_DEVICE_SUSPEND,$/;"	e	enum:__anon65
TARGET_H	ath6kl/target.h	19;"	d
TARGET_TYPE_AR6003	ath6kl/bmi.h	137;"	d
TARGET_TYPE_AR6004	ath6kl/bmi.h	138;"	d
TARGET_VERSION_SENTINAL	ath6kl/bmi.h	136;"	d
TARG_VTOP	ath6kl/target.h	336;"	d
TESTMODE	ath6kl/core.h	/^	TESTMODE,$/;"	e	enum:ath6kl_dev_state
TID_CHECK	carl9170/rx.c	599;"	d	file:
TID_CHECK	carl9170/rx.c	621;"	d	file:
TID_TO_WME_AC	ath9k/ath9k.h	124;"	d
TID_TO_WME_AC	carl9170/carl9170.h	85;"	d
TID_WINDOW_SZ	ath6kl/core.h	246;"	d
TIME_SYMBOLS	ath9k/xmit.c	32;"	d	file:
TIME_SYMBOLS_HALFGI	ath9k/xmit.c	33;"	d	file:
TKIP_CRYPT	ath6kl/common.h	/^	TKIP_CRYPT          = 0x04,$/;"	e	enum:crypto_type
TRACE_EVENT	ath5k/trace.h	8;"	d
TRACE_EVENT	ath5k/trace.h	9;"	d
TRACE_EVENT	ath6kl/trace.h	25;"	d
TRACE_EVENT	ath6kl/trace.h	26;"	d
TRACE_INCLUDE_FILE	ath5k/trace.h	101;"	d
TRACE_INCLUDE_FILE	ath5k/trace.h	102;"	d
TRACE_INCLUDE_FILE	ath6kl/trace.h	328;"	d
TRACE_INCLUDE_FILE	ath6kl/trace.h	329;"	d
TRACE_INCLUDE_PATH	ath5k/trace.h	100;"	d
TRACE_INCLUDE_PATH	ath5k/trace.h	99;"	d
TRACE_INCLUDE_PATH	ath6kl/trace.h	326;"	d
TRACE_INCLUDE_PATH	ath6kl/trace.h	327;"	d
TRACE_SYSTEM	ath5k/trace.h	17;"	d
TRACE_SYSTEM	ath5k/trace.h	18;"	d
TRACE_SYSTEM	ath6kl/trace.h	35;"	d
TRACE_SYSTEM	ath6kl/trace.h	36;"	d
TRAFFIC_TYPE_APERIODIC	ath6kl/wmi.h	/^	TRAFFIC_TYPE_APERIODIC = 0,$/;"	e	enum:traffic_type
TRAFFIC_TYPE_PERIODIC	ath6kl/wmi.h	/^	TRAFFIC_TYPE_PERIODIC = 1,$/;"	e	enum:traffic_type
TSF_TO_TU	ath5k/ath5k.h	750;"	d
TSF_TO_TU	ath9k/ath9k.h	60;"	d
TSF_TO_TU	ath9k/htc.h	43;"	d
TU_TO_USEC	ath9k/hw.h	177;"	d
TXQ_FLAG_BACKOFF_DISABLE	ath9k/mac.h	/^	TXQ_FLAG_BACKOFF_DISABLE = 0x0010,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_COMPRESSION_ENABLE	ath9k/mac.h	/^	TXQ_FLAG_COMPRESSION_ENABLE = 0x0020,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_FRAG_BURST_BACKOFF_ENABLE	ath9k/mac.h	/^	TXQ_FLAG_FRAG_BURST_BACKOFF_ENABLE = 0x0080,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_RDYTIME_EXP_POLICY_ENABLE	ath9k/mac.h	/^	TXQ_FLAG_RDYTIME_EXP_POLICY_ENABLE = 0x0040,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_TXDESCINT_ENABLE	ath9k/mac.h	/^	TXQ_FLAG_TXDESCINT_ENABLE = 0x0002,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_TXEOLINT_ENABLE	ath9k/mac.h	/^	TXQ_FLAG_TXEOLINT_ENABLE = 0x0004,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_TXINT_ENABLE	ath9k/mac.h	/^	TXQ_FLAG_TXINT_ENABLE = 0x0001,$/;"	e	enum:ath9k_tx_queue_flags
TXQ_FLAG_TXURNINT_ENABLE	ath9k/mac.h	/^	TXQ_FLAG_TXURNINT_ENABLE = 0x0008,$/;"	e	enum:ath9k_tx_queue_flags
TXSQ_MAGIC	carl9170/fwdesc.h	93;"	d
TXSTATS	ath9k/debug.h	189;"	d
TX_BUF_LEN	wil6210/txrx.h	25;"	d
TX_CL_CAL	ath9k/hw.h	/^	TX_CL_CAL         =	BIT(2),$/;"	e	enum:ath_cal_list
TX_COMPLETE_STATUS_NOLINK	ath6kl/wmi.h	2212;"	d
TX_COMPLETE_STATUS_OTHER	ath6kl/wmi.h	2214;"	d
TX_COMPLETE_STATUS_RETRIES	ath6kl/wmi.h	2211;"	d
TX_COMPLETE_STATUS_SUCCESS	ath6kl/wmi.h	2210;"	d
TX_COMPLETE_STATUS_TIMEOUT	ath6kl/wmi.h	2213;"	d
TX_DMA_STATUS_DU	wil6210/txrx.h	215;"	d
TX_IQ_CAL	ath9k/hw.h	/^	TX_IQ_CAL         =	BIT(0),$/;"	e	enum:ath_cal_list
TX_IQ_ON_AGC_CAL	ath9k/hw.h	/^	TX_IQ_ON_AGC_CAL  =	BIT(1),$/;"	e	enum:ath_cal_list
TX_QSTAT_INC	ath9k/htc.h	323;"	d
TX_QSTAT_INC	ath9k/htc.h	364;"	d
TX_RESUME_BUNDLE_THRESHOLD	ath6kl/htc_mbox.c	37;"	d	file:
TX_SAMP_DBG	ath9k/debug.c	741;"	d	file:
TX_SAMP_DBG	ath9k/debug.c	804;"	d	file:
TX_STAT_INC	ath9k/debug.h	29;"	d
TX_STAT_INC	ath9k/debug.h	32;"	d
TX_STAT_INC	ath9k/htc.h	319;"	d
TX_STAT_INC	ath9k/htc.h	360;"	d
TX_URB_COUNT	ath6kl/usb.c	25;"	d	file:
TX_USAGE	ath6kl/wmi.h	/^	TX_USAGE = 0x02,$/;"	e	enum:key_usage
Tries	ath9k/mac.h	/^	u32 Tries;$/;"	m	struct:ath9k_11n_rate_series
UATH_CFLAGS_DEBUG	ar5523/ar5523_hw.h	126;"	d
UATH_CFLAGS_FINAL	ar5523/ar5523_hw.h	124;"	d
UATH_CFLAGS_RXMSG	ar5523/ar5523_hw.h	125;"	d
UATH_CHAN_2GHZ	ar5523/ar5523_hw.h	208;"	d
UATH_CHAN_5GHZ	ar5523/ar5523_hw.h	209;"	d
UATH_CHAN_CCK	ar5523/ar5523_hw.h	206;"	d
UATH_CHAN_OFDM	ar5523/ar5523_hw.h	207;"	d
UATH_CHAN_TURBO	ar5523/ar5523_hw.h	205;"	d
UATH_FILTER_OP_CLEAR	ar5523/ar5523_hw.h	304;"	d
UATH_FILTER_OP_INIT	ar5523/ar5523_hw.h	302;"	d
UATH_FILTER_OP_RESTORE	ar5523/ar5523_hw.h	306;"	d
UATH_FILTER_OP_SET	ar5523/ar5523_hw.h	303;"	d
UATH_FILTER_OP_TEMP	ar5523/ar5523_hw.h	305;"	d
UATH_FILTER_RX_BCAST	ar5523/ar5523_hw.h	293;"	d
UATH_FILTER_RX_BEACON	ar5523/ar5523_hw.h	295;"	d
UATH_FILTER_RX_CONTROL	ar5523/ar5523_hw.h	294;"	d
UATH_FILTER_RX_MCAST	ar5523/ar5523_hw.h	292;"	d
UATH_FILTER_RX_PHY_ERR	ar5523/ar5523_hw.h	297;"	d
UATH_FILTER_RX_PHY_RADAR	ar5523/ar5523_hw.h	298;"	d
UATH_FILTER_RX_PROBE_REQ	ar5523/ar5523_hw.h	300;"	d
UATH_FILTER_RX_PROM	ar5523/ar5523_hw.h	296;"	d
UATH_FILTER_RX_UCAST	ar5523/ar5523_hw.h	291;"	d
UATH_FILTER_RX_XR_POOL	ar5523/ar5523_hw.h	299;"	d
UATH_ID_INVALID	ar5523/ar5523_hw.h	171;"	d
UATH_LED_ACTIVITY	ar5523/ar5523_hw.h	256;"	d
UATH_LED_LINK	ar5523/ar5523_hw.h	255;"	d
UATH_LED_OFF	ar5523/ar5523_hw.h	258;"	d
UATH_LED_ON	ar5523/ar5523_hw.h	259;"	d
UATH_STATUS_CRC_ERR	ar5523/ar5523_hw.h	141;"	d
UATH_STATUS_DECOMP_ERR	ar5523/ar5523_hw.h	145;"	d
UATH_STATUS_DECRYPT_CRC_ERR	ar5523/ar5523_hw.h	143;"	d
UATH_STATUS_DECRYPT_MIC_ERR	ar5523/ar5523_hw.h	144;"	d
UATH_STATUS_ERR	ar5523/ar5523_hw.h	147;"	d
UATH_STATUS_KEY_ERR	ar5523/ar5523_hw.h	146;"	d
UATH_STATUS_OK	ar5523/ar5523_hw.h	139;"	d
UATH_STATUS_PHY_ERR	ar5523/ar5523_hw.h	142;"	d
UATH_STATUS_STOP_IN_PROGRESS	ar5523/ar5523_hw.h	140;"	d
UATH_TXQID_FF	ar5523/ar5523_hw.h	169;"	d
UATH_TXQID_MASK	ar5523/ar5523_hw.h	167;"	d
UATH_TXQID_MINRATE	ar5523/ar5523_hw.h	168;"	d
UATH_TX_NOTIFY	ar5523/ar5523_hw.h	173;"	d
UPDATE	ath9k/ath9k.h	/^		UPDATE,		\/* update pending *\/$/;"	e	enum:ath_beacon::__anon9
UPDATE_COUNTER	carl9170/debug.c	474;"	d	file:
UPLINK_TRAFFIC	ath6kl/wmi.h	/^	UPLINK_TRAFFIC = 0,$/;"	e	enum:dir_type
UPPER_5G_SUB_BAND_START	ath9k/hw.h	165;"	d
USB_REG_IN_PIPE	ath9k/hif_usb.h	53;"	d
USB_REG_OUT_PIPE	ath9k/hif_usb.h	54;"	d
USB_WLAN_RX_PIPE	ath9k/hif_usb.h	52;"	d
USB_WLAN_TX_PIPE	ath9k/hif_usb.h	51;"	d
USER_SAVEDKEYS_STAT_INIT	ath6kl/core.h	41;"	d
USER_SAVEDKEYS_STAT_RUN	ath6kl/core.h	42;"	d
VRING_CFG_MAC_CTRL_AGGR_EN_LEN	wil6210/wmi.h	571;"	d
VRING_CFG_MAC_CTRL_AGGR_EN_MSK	wil6210/wmi.h	572;"	d
VRING_CFG_MAC_CTRL_AGGR_EN_POS	wil6210/wmi.h	570;"	d
VRING_CFG_MAC_CTRL_LIFETIME_EN_LEN	wil6210/wmi.h	568;"	d
VRING_CFG_MAC_CTRL_LIFETIME_EN_MSK	wil6210/wmi.h	569;"	d
VRING_CFG_MAC_CTRL_LIFETIME_EN_POS	wil6210/wmi.h	567;"	d
VRING_CFG_TO_RESOLUTION_VALUE_LEN	wil6210/wmi.h	576;"	d
VRING_CFG_TO_RESOLUTION_VALUE_MSK	wil6210/wmi.h	577;"	d
VRING_CFG_TO_RESOLUTION_VALUE_POS	wil6210/wmi.h	575;"	d
W	ath9k/mci.h	/^	u8 W;		\/* Voice: Wvoice, HID: Sniff timeout, in slots *\/$/;"	m	struct:ath_mci_profile_info
W	wil6210/main.c	178;"	d	file:
W	wil6210/main.c	207;"	d	file:
WAPI_CRYPT	ath6kl/common.h	/^	WAPI_CRYPT          = 0x10,$/;"	e	enum:crypto_type
WARegVal	ath9k/hw.h	/^	u32 WARegVal;$/;"	m	struct:ath_hw
WDCMSG_BEACON_INIT	ar5523/ar5523_hw.h	71;"	d
WDCMSG_BIND	ar5523/ar5523_hw.h	44;"	d
WDCMSG_BMISS	ar5523/ar5523_hw.h	61;"	d
WDCMSG_BMISS_ACK	ar5523/ar5523_hw.h	66;"	d
WDCMSG_CREATE_CONNECTION	ar5523/ar5523_hw.h	54;"	d
WDCMSG_DATA_AVAIL	ar5523/ar5523_hw.h	64;"	d
WDCMSG_DELETE_CONNECT	ar5523/ar5523_hw.h	56;"	d
WDCMSG_DEVICE_AVAIL	ar5523/ar5523_hw.h	62;"	d
WDCMSG_DISABLE	ar5523/ar5523_hw.h	95;"	d
WDCMSG_FLUSH	ar5523/ar5523_hw.h	58;"	d
WDCMSG_GET_CHANNEL_DATA	ar5523/ar5523_hw.h	85;"	d
WDCMSG_GET_CUR_RSSI	ar5523/ar5523_hw.h	86;"	d
WDCMSG_GET_TSF	ar5523/ar5523_hw.h	80;"	d
WDCMSG_HOST_AVAILABLE	ar5523/ar5523_hw.h	43;"	d
WDCMSG_MIB_CONTROL	ar5523/ar5523_hw.h	84;"	d
WDCMSG_PER_CALIBRATION	ar5523/ar5523_hw.h	93;"	d
WDCMSG_PHY_DISABLE	ar5523/ar5523_hw.h	96;"	d
WDCMSG_RELEASE_TX_QUEUE	ar5523/ar5523_hw.h	100;"	d
WDCMSG_RESET	ar5523/ar5523_hw.h	94;"	d
WDCMSG_RESET_KEY_CACHE	ar5523/ar5523_hw.h	72;"	d
WDCMSG_RESET_KEY_CACHE_ENTRY	ar5523/ar5523_hw.h	73;"	d
WDCMSG_RESET_TSF	ar5523/ar5523_hw.h	81;"	d
WDCMSG_RX_FILTER	ar5523/ar5523_hw.h	92;"	d
WDCMSG_SEND	ar5523/ar5523_hw.h	57;"	d
WDCMSG_SEND_COMPLETE	ar5523/ar5523_hw.h	63;"	d
WDCMSG_SETUP_BEACON_DESC	ar5523/ar5523_hw.h	70;"	d
WDCMSG_SETUP_PSPOLL_DESC	ar5523/ar5523_hw.h	90;"	d
WDCMSG_SETUP_TX_QUEUE	ar5523/ar5523_hw.h	99;"	d
WDCMSG_SET_ADHOC_MODE	ar5523/ar5523_hw.h	82;"	d
WDCMSG_SET_ANTENNA_SWITCH	ar5523/ar5523_hw.h	87;"	d
WDCMSG_SET_BASIC_RATE	ar5523/ar5523_hw.h	83;"	d
WDCMSG_SET_DECOMP_MASK	ar5523/ar5523_hw.h	75;"	d
WDCMSG_SET_DEFAULT_KEY	ar5523/ar5523_hw.h	101;"	d
WDCMSG_SET_KEY_CACHE_ENTRY	ar5523/ar5523_hw.h	74;"	d
WDCMSG_SET_LED_BLINK	ar5523/ar5523_hw.h	68;"	d
WDCMSG_SET_LED_STATE	ar5523/ar5523_hw.h	77;"	d
WDCMSG_SET_LED_STEADY	ar5523/ar5523_hw.h	67;"	d
WDCMSG_SET_POWER_MODE	ar5523/ar5523_hw.h	89;"	d
WDCMSG_SET_PWR_MODE	ar5523/ar5523_hw.h	65;"	d
WDCMSG_SET_REGULATORY_DOMAIN	ar5523/ar5523_hw.h	76;"	d
WDCMSG_SET_RX_MULTICAST_FILTER	ar5523/ar5523_hw.h	91;"	d
WDCMSG_SET_STA_BEACON_TIMERS	ar5523/ar5523_hw.h	79;"	d
WDCMSG_SET_TX_POWER_LIMIT	ar5523/ar5523_hw.h	97;"	d
WDCMSG_SET_TX_QUEUE_PARAMS	ar5523/ar5523_hw.h	98;"	d
WDCMSG_STATS_UPDATE	ar5523/ar5523_hw.h	60;"	d
WDCMSG_TARGET_DISABLE	ar5523/ar5523_hw.h	53;"	d
WDCMSG_TARGET_ENABLE	ar5523/ar5523_hw.h	52;"	d
WDCMSG_TARGET_GET_CAPABILITY	ar5523/ar5523_hw.h	46;"	d
WDCMSG_TARGET_GET_STATS	ar5523/ar5523_hw.h	49;"	d
WDCMSG_TARGET_GET_STATUS	ar5523/ar5523_hw.h	48;"	d
WDCMSG_TARGET_RESET	ar5523/ar5523_hw.h	45;"	d
WDCMSG_TARGET_SET_CONFIG	ar5523/ar5523_hw.h	47;"	d
WDCMSG_TARGET_START	ar5523/ar5523_hw.h	50;"	d
WDCMSG_TARGET_STOP	ar5523/ar5523_hw.h	51;"	d
WDCMSG_UPDATE_CONNECT_ATTR	ar5523/ar5523_hw.h	55;"	d
WDCMSG_USE_SHORT_SLOT_TIME	ar5523/ar5523_hw.h	88;"	d
WDCMSG_WRITE_ASSOCID	ar5523/ar5523_hw.h	78;"	d
WEP_CRYPT	ath6kl/common.h	/^	WEP_CRYPT           = 0x02,$/;"	e	enum:crypto_type
WIDTH_LOWER	ath9k/dfs_pattern_detector.c	48;"	d	file:
WIDTH_TOLERANCE	ath9k/dfs_pattern_detector.c	47;"	d	file:
WIDTH_UPPER	ath9k/dfs_pattern_detector.c	49;"	d	file:
WIL6210_FW_HOST_OFF	wil6210/wil6210.h	54;"	d
WIL6210_IMC_MISC	wil6210/interrupt.c	41;"	d	file:
WIL6210_IMC_RX	wil6210/interrupt.c	38;"	d	file:
WIL6210_IMC_TX	wil6210/interrupt.c	39;"	d	file:
WIL6210_IRQ_DISABLE	wil6210/interrupt.c	37;"	d	file:
WIL6210_IRQ_PSEUDO_MASK	wil6210/interrupt.c	45;"	d	file:
WIL6210_MAX_TX_RINGS	wil6210/wil6210.h	39;"	d
WIL6210_MEM_SIZE	wil6210/wil6210.h	35;"	d
WIL6210_RTAP_SIZE	wil6210/txrx.h	27;"	d
WIL6210_RX_RING_SIZE	wil6210/wil6210.h	37;"	d
WIL6210_TXRX_H	wil6210/txrx.h	18;"	d
WIL6210_TX_RING_SIZE	wil6210/wil6210.h	38;"	d
WIL_GET_BITS	wil6210/wil6210.h	/^static inline u32 WIL_GET_BITS(u32 x, int b0, int b1)$/;"	f
WIL_ICR_ICC_VALUE	wil6210/interrupt.c	51;"	d	file:
WIL_ICR_ICC_VALUE	wil6210/interrupt.c	58;"	d	file:
WIL_MBOX_HDR_TYPE_WMI	wil6210/wil6210.h	152;"	d
WIL_NAME	wil6210/wil6210.h	24;"	d
WINDOW_DATA_ADDRESS	ath6kl/target.h	116;"	d
WINDOW_READ_ADDR_ADDRESS	ath6kl/target.h	118;"	d
WINDOW_WRITE_ADDR_ADDRESS	ath6kl/target.h	117;"	d
WLAN_CONFIG_DISCONNECT_TIMEOUT	ath6kl/init.c	194;"	d	file:
WLAN_CONFIG_KEEP_ALIVE_INTERVAL	ath6kl/init.c	185;"	d	file:
WLAN_ENABLED	ath6kl/core.h	/^	WLAN_ENABLED,$/;"	e	enum:ath6kl_vif_state
WLAN_MODE_11a	ar5523/ar5523_hw.h	/^	WLAN_MODE_11a,$/;"	e	enum:__anon61
WLAN_MODE_11a_TURBO	ar5523/ar5523_hw.h	/^	WLAN_MODE_11a_TURBO,$/;"	e	enum:__anon61
WLAN_MODE_11a_TURBO_PRIME	ar5523/ar5523_hw.h	/^	WLAN_MODE_11a_TURBO_PRIME,$/;"	e	enum:__anon61
WLAN_MODE_11a_XR	ar5523/ar5523_hw.h	/^	WLAN_MODE_11a_XR,$/;"	e	enum:__anon61
WLAN_MODE_11b	ar5523/ar5523_hw.h	/^	WLAN_MODE_11b,$/;"	e	enum:__anon61
WLAN_MODE_11g	ar5523/ar5523_hw.h	/^	WLAN_MODE_11g,$/;"	e	enum:__anon61
WLAN_MODE_11g_TURBO	ar5523/ar5523_hw.h	/^	WLAN_MODE_11g_TURBO,$/;"	e	enum:__anon61
WLAN_MODE_11g_TURBO_PRIME	ar5523/ar5523_hw.h	/^	WLAN_MODE_11g_TURBO_PRIME,$/;"	e	enum:__anon61
WLAN_MODE_11g_XR	ar5523/ar5523_hw.h	/^	WLAN_MODE_11g_XR,$/;"	e	enum:__anon61
WLAN_MODE_NONE	ar5523/ar5523_hw.h	/^	WLAN_MODE_NONE = 0,$/;"	e	enum:__anon61
WLAN_POWER_STATE_CUT_PWR	ath6kl/core.h	/^	WLAN_POWER_STATE_CUT_PWR,$/;"	e	enum:wlan_low_pwr_state
WLAN_POWER_STATE_DEEP_SLEEP	ath6kl/core.h	/^	WLAN_POWER_STATE_DEEP_SLEEP,$/;"	e	enum:wlan_low_pwr_state
WLAN_POWER_STATE_ON	ath6kl/core.h	/^	WLAN_POWER_STATE_ON,$/;"	e	enum:wlan_low_pwr_state
WLAN_POWER_STATE_WOW	ath6kl/core.h	/^	WLAN_POWER_STATE_WOW$/;"	e	enum:wlan_low_pwr_state
WLAN_RC_40_FLAG	ath9k/htc.h	142;"	d
WLAN_RC_40_FLAG	ath9k/rc.h	130;"	d
WLAN_RC_CAP_MODE	ath9k/rc.h	114;"	d
WLAN_RC_CAP_STREAM	ath9k/rc.h	117;"	d
WLAN_RC_DS_FLAG	ath9k/htc.h	141;"	d
WLAN_RC_DS_FLAG	ath9k/rc.h	128;"	d
WLAN_RC_HT_FLAG	ath9k/htc.h	144;"	d
WLAN_RC_HT_FLAG	ath9k/rc.h	132;"	d
WLAN_RC_PHY_20	ath9k/rc.h	93;"	d
WLAN_RC_PHY_40	ath9k/rc.h	99;"	d
WLAN_RC_PHY_CCK	ath9k/rc.h	/^	WLAN_RC_PHY_CCK,$/;"	e	enum:__anon17
WLAN_RC_PHY_DS	ath9k/rc.h	85;"	d
WLAN_RC_PHY_HT	ath9k/rc.h	112;"	d
WLAN_RC_PHY_HT_20_DS	ath9k/rc.h	/^	WLAN_RC_PHY_HT_20_DS,$/;"	e	enum:__anon17
WLAN_RC_PHY_HT_20_DS_HGI	ath9k/rc.h	/^	WLAN_RC_PHY_HT_20_DS_HGI,$/;"	e	enum:__anon17
WLAN_RC_PHY_HT_20_SS	ath9k/rc.h	/^	WLAN_RC_PHY_HT_20_SS,$/;"	e	enum:__anon17
WLAN_RC_PHY_HT_20_SS_HGI	ath9k/rc.h	/^	WLAN_RC_PHY_HT_20_SS_HGI,$/;"	e	enum:__anon17
WLAN_RC_PHY_HT_20_TS	ath9k/rc.h	/^	WLAN_RC_PHY_HT_20_TS,$/;"	e	enum:__anon17
WLAN_RC_PHY_HT_20_TS_HGI	ath9k/rc.h	/^	WLAN_RC_PHY_HT_20_TS_HGI,$/;"	e	enum:__anon17
WLAN_RC_PHY_HT_40_DS	ath9k/rc.h	/^	WLAN_RC_PHY_HT_40_DS,$/;"	e	enum:__anon17
WLAN_RC_PHY_HT_40_DS_HGI	ath9k/rc.h	/^	WLAN_RC_PHY_HT_40_DS_HGI,$/;"	e	enum:__anon17
WLAN_RC_PHY_HT_40_SS	ath9k/rc.h	/^	WLAN_RC_PHY_HT_40_SS,$/;"	e	enum:__anon17
WLAN_RC_PHY_HT_40_SS_HGI	ath9k/rc.h	/^	WLAN_RC_PHY_HT_40_SS_HGI,$/;"	e	enum:__anon17
WLAN_RC_PHY_HT_40_TS	ath9k/rc.h	/^	WLAN_RC_PHY_HT_40_TS,$/;"	e	enum:__anon17
WLAN_RC_PHY_HT_40_TS_HGI	ath9k/rc.h	/^	WLAN_RC_PHY_HT_40_TS_HGI,$/;"	e	enum:__anon17
WLAN_RC_PHY_HT_VALID	ath9k/rc.h	124;"	d
WLAN_RC_PHY_MAX	ath9k/rc.h	/^	WLAN_RC_PHY_MAX$/;"	e	enum:__anon17
WLAN_RC_PHY_OFDM	ath9k/rc.h	/^	WLAN_RC_PHY_OFDM,$/;"	e	enum:__anon17
WLAN_RC_PHY_SGI	ath9k/rc.h	105;"	d
WLAN_RC_PHY_TS	ath9k/rc.h	89;"	d
WLAN_RC_SGI_FLAG	ath9k/htc.h	143;"	d
WLAN_RC_SGI_FLAG	ath9k/rc.h	131;"	d
WLAN_RC_TS_FLAG	ath9k/rc.h	129;"	d
WME_BA_BMP_SIZE	ath9k/common.h	26;"	d
WME_BA_BMP_SIZE	carl9170/carl9170.h	82;"	d
WME_MAX_BA	ath9k/common.h	27;"	d
WMIX_DBGLOG_CFG_MODULE_CMDID	ath6kl/wmi.h	/^	WMIX_DBGLOG_CFG_MODULE_CMDID,$/;"	e	enum:wmix_command_id
WMIX_DBGLOG_EVENTID	ath6kl/wmi.h	/^	WMIX_DBGLOG_EVENTID,$/;"	e	enum:wmix_event_id
WMIX_DSETCLOSE_EVENTID	ath6kl/wmi.h	/^	WMIX_DSETCLOSE_EVENTID,$/;"	e	enum:wmix_event_id
WMIX_DSETDATAREQ_EVENTID	ath6kl/wmi.h	/^	WMIX_DSETDATAREQ_EVENTID,$/;"	e	enum:wmix_event_id
WMIX_DSETDATA_REPLY_CMDID	ath6kl/wmi.h	/^	WMIX_DSETDATA_REPLY_CMDID,$/;"	e	enum:wmix_command_id
WMIX_DSETOPENREQ_EVENTID	ath6kl/wmi.h	/^	WMIX_DSETOPENREQ_EVENTID = 0x3001,$/;"	e	enum:wmix_event_id
WMIX_DSETOPEN_REPLY_CMDID	ath6kl/wmi.h	/^	WMIX_DSETOPEN_REPLY_CMDID = 0x2001,$/;"	e	enum:wmix_command_id
WMIX_GPIO_ACK_EVENTID	ath6kl/wmi.h	/^	WMIX_GPIO_ACK_EVENTID,$/;"	e	enum:wmix_event_id
WMIX_GPIO_DATA_EVENTID	ath6kl/wmi.h	/^	WMIX_GPIO_DATA_EVENTID,$/;"	e	enum:wmix_event_id
WMIX_GPIO_INPUT_GET_CMDID	ath6kl/wmi.h	/^	WMIX_GPIO_INPUT_GET_CMDID,$/;"	e	enum:wmix_command_id
WMIX_GPIO_INTR_ACK_CMDID	ath6kl/wmi.h	/^	WMIX_GPIO_INTR_ACK_CMDID,$/;"	e	enum:wmix_command_id
WMIX_GPIO_INTR_EVENTID	ath6kl/wmi.h	/^	WMIX_GPIO_INTR_EVENTID,$/;"	e	enum:wmix_event_id
WMIX_GPIO_OUTPUT_SET_CMDID	ath6kl/wmi.h	/^	WMIX_GPIO_OUTPUT_SET_CMDID,$/;"	e	enum:wmix_command_id
WMIX_GPIO_REGISTER_GET_CMDID	ath6kl/wmi.h	/^	WMIX_GPIO_REGISTER_GET_CMDID,$/;"	e	enum:wmix_command_id
WMIX_GPIO_REGISTER_SET_CMDID	ath6kl/wmi.h	/^	WMIX_GPIO_REGISTER_SET_CMDID,$/;"	e	enum:wmix_command_id
WMIX_HB_CHALLENGE_RESP_CMDID	ath6kl/wmi.h	/^	WMIX_HB_CHALLENGE_RESP_CMDID,$/;"	e	enum:wmix_command_id
WMIX_HB_CHALLENGE_RESP_EVENTID	ath6kl/wmi.h	/^	WMIX_HB_CHALLENGE_RESP_EVENTID,$/;"	e	enum:wmix_event_id
WMIX_PROF_ADDR_SET_CMDID	ath6kl/wmi.h	/^	WMIX_PROF_ADDR_SET_CMDID,$/;"	e	enum:wmix_command_id
WMIX_PROF_CFG_CMDID	ath6kl/wmi.h	/^	WMIX_PROF_CFG_CMDID,	\/* 0x200a *\/$/;"	e	enum:wmix_command_id
WMIX_PROF_COUNT_EVENTID	ath6kl/wmi.h	/^	WMIX_PROF_COUNT_EVENTID,$/;"	e	enum:wmix_event_id
WMIX_PROF_COUNT_GET_CMDID	ath6kl/wmi.h	/^	WMIX_PROF_COUNT_GET_CMDID,$/;"	e	enum:wmix_command_id
WMIX_PROF_START_CMDID	ath6kl/wmi.h	/^	WMIX_PROF_START_CMDID,$/;"	e	enum:wmix_command_id
WMIX_PROF_STOP_CMDID	ath6kl/wmi.h	/^	WMIX_PROF_STOP_CMDID,$/;"	e	enum:wmix_command_id
WMI_11AD_CAPABILITY	wil6210/wmi.h	/^	WMI_11AD_CAPABILITY		= 7,$/;"	e	enum:wmi_phy_capability
WMI_11AGN_CAP	ath6kl/wmi.h	/^	WMI_11AGN_CAP = 0x06,$/;"	e	enum:wmi_phy_cap
WMI_11AG_CAP	ath6kl/wmi.h	/^	WMI_11AG_CAP = 0x03,$/;"	e	enum:wmi_phy_cap
WMI_11AG_CAPABILITY	wil6210/wmi.h	/^	WMI_11AG_CAPABILITY		= 3,$/;"	e	enum:wmi_phy_capability
WMI_11AG_MODE	ath6kl/wmi.h	/^	WMI_11AG_MODE = 0x3,$/;"	e	enum:wmi_phy_mode
WMI_11AN_CAP	ath6kl/wmi.h	/^	WMI_11AN_CAP = 0x04,$/;"	e	enum:wmi_phy_cap
WMI_11A_CAP	ath6kl/wmi.h	/^	WMI_11A_CAP = 0x01,$/;"	e	enum:wmi_phy_cap
WMI_11A_CAPABILITY	wil6210/wmi.h	/^	WMI_11A_CAPABILITY		= 1,$/;"	e	enum:wmi_phy_capability
WMI_11A_MODE	ath6kl/wmi.h	/^	WMI_11A_MODE = 0x1,$/;"	e	enum:wmi_phy_mode
WMI_11B_MODE	ath6kl/wmi.h	/^	WMI_11B_MODE = 0x4,$/;"	e	enum:wmi_phy_mode
WMI_11GN_CAP	ath6kl/wmi.h	/^	WMI_11GN_CAP = 0x05,$/;"	e	enum:wmi_phy_cap
WMI_11GONLY_MODE	ath6kl/wmi.h	/^	WMI_11GONLY_MODE = 0x5,$/;"	e	enum:wmi_phy_mode
WMI_11G_CAP	ath6kl/wmi.h	/^	WMI_11G_CAP = 0x02,$/;"	e	enum:wmi_phy_cap
WMI_11G_CAPABILITY	wil6210/wmi.h	/^	WMI_11G_CAPABILITY		= 2,$/;"	e	enum:wmi_phy_capability
WMI_11G_HT20	ath6kl/wmi.h	/^	WMI_11G_HT20	= 0x6,$/;"	e	enum:wmi_phy_mode
WMI_11G_MODE	ath6kl/wmi.h	/^	WMI_11G_MODE = 0x2,$/;"	e	enum:wmi_phy_mode
WMI_11NAG_CAPABILITY	wil6210/wmi.h	/^	WMI_11NAG_CAPABILITY		= 6,$/;"	e	enum:wmi_phy_capability
WMI_11NA_CAPABILITY	wil6210/wmi.h	/^	WMI_11NA_CAPABILITY		= 4,$/;"	e	enum:wmi_phy_capability
WMI_11NG_CAPABILITY	wil6210/wmi.h	/^	WMI_11NG_CAPABILITY		= 5,$/;"	e	enum:wmi_phy_capability
WMI_11N_CAPABILITY_OFFSET	wil6210/wmi.h	/^	WMI_11N_CAPABILITY_OFFSET = WMI_11NA_CAPABILITY - WMI_11A_CAPABILITY,$/;"	e	enum:wmi_phy_capability
WMI_ABORT_SCAN_CMDID	ath6kl/wmi.h	/^	WMI_ABORT_SCAN_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ABORT_SCAN_CMDID	wil6210/wmi.h	/^	WMI_ABORT_SCAN_CMDID		= 0xf007,$/;"	e	enum:wmi_command_id
WMI_ABORT_TXQ_CMDID	ath9k/wmi.h	/^	WMI_ABORT_TXQ_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ABORT_TX_DMA_CMDID	ath9k/wmi.h	/^	WMI_ABORT_TX_DMA_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ACCESS_MEMORY_CMDID	ath9k/wmi.h	/^	WMI_ACCESS_MEMORY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ACL_DATA_EVENTID	ath6kl/wmi.h	/^	WMI_ACL_DATA_EVENTID,$/;"	e	enum:wmi_event_id
WMI_ACS_CTRL_CMDID	ath6kl/wmi.h	/^	WMI_ACS_CTRL_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ACS_EVENTID	ath6kl/wmi.h	/^	WMI_ACS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_ADDBA_REQ_CMDID	ath6kl/wmi.h	/^	WMI_ADDBA_REQ_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ADDBA_REQ_EVENTID	ath6kl/wmi.h	/^	WMI_ADDBA_REQ_EVENTID,		\/*0x1020 *\/$/;"	e	enum:wmi_event_id
WMI_ADDBA_RESP_EVENTID	ath6kl/wmi.h	/^	WMI_ADDBA_RESP_EVENTID,$/;"	e	enum:wmi_event_id
WMI_ADDBA_RESP_SENT_EVENTID	wil6210/wmi.h	/^	WMI_ADDBA_RESP_SENT_EVENTID		= 0x1825,$/;"	e	enum:wmi_event_id
WMI_ADD_BAD_AP_CMDID	ath6kl/wmi.h	/^	WMI_ADD_BAD_AP_CMDID,		\/* 30 *\/$/;"	e	enum:wmi_cmd_id
WMI_ADD_CIPHER_KEY_CMDID	ath6kl/wmi.h	/^	WMI_ADD_CIPHER_KEY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ADD_CIPHER_KEY_CMDID	wil6210/wmi.h	/^	WMI_ADD_CIPHER_KEY_CMDID	= 0x0016,$/;"	e	enum:wmi_command_id
WMI_ADD_DEBUG_TX_PCKT_CMDID	wil6210/wmi.h	/^	WMI_ADD_DEBUG_TX_PCKT_CMDID	= 0x0808,$/;"	e	enum:wmi_command_id
WMI_ADD_KRK_CMDID	ath6kl/wmi.h	/^	WMI_ADD_KRK_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ADD_PORT_CMDID	ath6kl/wmi.h	/^	WMI_ADD_PORT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ADD_WOW_EXT_PATTERN_CMDID	ath6kl/wmi.h	/^	WMI_ADD_WOW_EXT_PATTERN_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ADD_WOW_PATTERN_CMDID	ath6kl/wmi.h	/^	WMI_ADD_WOW_PATTERN_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ALLOW_AGGR_CMDID	ath6kl/wmi.h	/^	WMI_ALLOW_AGGR_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_APLIST_EVENTID	ath6kl/wmi.h	/^	WMI_APLIST_EVENTID,$/;"	e	enum:wmi_event_id
WMI_AP_ACL_MAC_LIST_CMDID	ath6kl/wmi.h	/^	WMI_AP_ACL_MAC_LIST_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_ACL_POLICY_CMDID	ath6kl/wmi.h	/^	WMI_AP_ACL_POLICY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_APSD_BUFFERED_TRAFFIC_CMDID	ath6kl/wmi.h	/^	WMI_AP_APSD_BUFFERED_TRAFFIC_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_APSD_NO_DELIVERY_FRAMES	ath6kl/wmi.h	/^	WMI_AP_APSD_NO_DELIVERY_FRAMES =  0x1,$/;"	e	enum:wmi_ap_apsd_buffered_traffic_flags
WMI_AP_CONFIG_COMMIT_CMDID	ath6kl/wmi.h	/^	WMI_AP_CONFIG_COMMIT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_CONN_INACT_CMDID	ath6kl/wmi.h	/^	WMI_AP_CONN_INACT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_DEAUTH	ath6kl/wmi.h	2266;"	d
WMI_AP_DISASSOC	ath6kl/wmi.h	2265;"	d
WMI_AP_HIDDEN_SSID_CMDID	ath6kl/wmi.h	/^	WMI_AP_HIDDEN_SSID_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_JOIN_BSS_CMDID	ath6kl/wmi.h	/^	WMI_AP_JOIN_BSS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_MLME_ASSOC	ath6kl/wmi.h	2264;"	d
WMI_AP_MLME_AUTHORIZE	ath6kl/wmi.h	2267;"	d
WMI_AP_MLME_UNAUTHORIZE	ath6kl/wmi.h	2268;"	d
WMI_AP_MODE_STAT_CMDID	ath6kl/wmi.h	/^	WMI_AP_MODE_STAT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_PROT_SCAN_TIME_CMDID	ath6kl/wmi.h	/^	WMI_AP_PROT_SCAN_TIME_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_REASON_ACL	ath6kl/wmi.h	/^	WMI_AP_REASON_ACL		= 105,$/;"	e	enum:ap_disconnect_reason
WMI_AP_REASON_COMM_TIMEOUT	ath6kl/wmi.h	/^	WMI_AP_REASON_COMM_TIMEOUT	= 103,$/;"	e	enum:ap_disconnect_reason
WMI_AP_REASON_DFS_CHANNEL	ath6kl/wmi.h	/^	WMI_AP_REASON_DFS_CHANNEL	= 107,$/;"	e	enum:ap_disconnect_reason
WMI_AP_REASON_FROM_HOST	ath6kl/wmi.h	/^	WMI_AP_REASON_FROM_HOST		= 102,$/;"	e	enum:ap_disconnect_reason
WMI_AP_REASON_MAX_STA	ath6kl/wmi.h	/^	WMI_AP_REASON_MAX_STA		= 104,$/;"	e	enum:ap_disconnect_reason
WMI_AP_REASON_STA_LEFT	ath6kl/wmi.h	/^	WMI_AP_REASON_STA_LEFT		= 101,$/;"	e	enum:ap_disconnect_reason
WMI_AP_REASON_STA_ROAM	ath6kl/wmi.h	/^	WMI_AP_REASON_STA_ROAM		= 106,$/;"	e	enum:ap_disconnect_reason
WMI_AP_SET_11BG_RATESET_CMDID	ath6kl/wmi.h	/^	WMI_AP_SET_11BG_RATESET_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_SET_APSD_CMDID	ath6kl/wmi.h	/^	WMI_AP_SET_APSD_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_SET_COUNTRY_CMDID	ath6kl/wmi.h	/^	WMI_AP_SET_COUNTRY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_SET_DTIM_CMDID	ath6kl/wmi.h	/^	WMI_AP_SET_DTIM_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_SET_MLME_CMDID	ath6kl/wmi.h	/^	WMI_AP_SET_MLME_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_SET_NUM_STA_CMDID	ath6kl/wmi.h	/^	WMI_AP_SET_NUM_STA_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AP_SET_PVB_CMDID	ath6kl/wmi.h	/^	WMI_AP_SET_PVB_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ASSOC_REQ_EVENTID	ath6kl/wmi.h	/^	WMI_ASSOC_REQ_EVENTID,$/;"	e	enum:wmi_event_id
WMI_ASSOC_REQ_EVENTID	wil6210/wmi.h	/^	WMI_ASSOC_REQ_EVENTID			= 0x9001,$/;"	e	enum:wmi_event_id
WMI_ATH_INIT_CMDID	ath9k/wmi.h	/^	WMI_ATH_INIT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_AUTH11_LEAP	wil6210/wmi.h	/^	WMI_AUTH11_LEAP			= 0x04,$/;"	e	enum:wmi_dot11_auth_mode
WMI_AUTH11_OPEN	wil6210/wmi.h	/^	WMI_AUTH11_OPEN			= 0x01,$/;"	e	enum:wmi_dot11_auth_mode
WMI_AUTH11_SHARED	wil6210/wmi.h	/^	WMI_AUTH11_SHARED		= 0x02,$/;"	e	enum:wmi_dot11_auth_mode
WMI_AUTH11_WSC	wil6210/wmi.h	/^	WMI_AUTH11_WSC			= 0x08,$/;"	e	enum:wmi_dot11_auth_mode
WMI_AUTH_NONE	wil6210/wmi.h	/^	WMI_AUTH_NONE			= 0x01,$/;"	e	enum:wmi_auth_mode
WMI_AUTH_WPA	wil6210/wmi.h	/^	WMI_AUTH_WPA			= 0x02,$/;"	e	enum:wmi_auth_mode
WMI_AUTH_WPA2	wil6210/wmi.h	/^	WMI_AUTH_WPA2			= 0x04,$/;"	e	enum:wmi_auth_mode
WMI_AUTH_WPA2_CCKM	wil6210/wmi.h	/^	WMI_AUTH_WPA2_CCKM		= 0x40,$/;"	e	enum:wmi_auth_mode
WMI_AUTH_WPA2_PSK	wil6210/wmi.h	/^	WMI_AUTH_WPA2_PSK		= 0x10,$/;"	e	enum:wmi_auth_mode
WMI_AUTH_WPA_CCKM	wil6210/wmi.h	/^	WMI_AUTH_WPA_CCKM		= 0x20,$/;"	e	enum:wmi_auth_mode
WMI_AUTH_WPA_PSK	wil6210/wmi.h	/^	WMI_AUTH_WPA_PSK		= 0x08,$/;"	e	enum:wmi_auth_mode
WMI_BA_AGREED	wil6210/wmi.h	/^	WMI_BA_AGREED			= 0,$/;"	e	enum:wmi_vring_ba_status
WMI_BA_NON_AGREED	wil6210/wmi.h	/^	WMI_BA_NON_AGREED		= 1,$/;"	e	enum:wmi_vring_ba_status
WMI_BA_STATUS_EVENTID	wil6210/wmi.h	/^	WMI_BA_STATUS_EVENTID			= 0x1823,$/;"	e	enum:wmi_event_id
WMI_BCON_CTRL_CMDID	wil6210/wmi.h	/^	WMI_BCON_CTRL_CMDID		= 0x000f,$/;"	e	enum:wmi_command_id
WMI_BEACON_SVC	ath9k/htc_hst.h	153;"	d
WMI_BEAFORMING_MGMT_DONE_EVENTID	wil6210/wmi.h	/^	WMI_BEAFORMING_MGMT_DONE_EVENTID	= 0x1836,$/;"	e	enum:wmi_event_id
WMI_BEAMFORMING_MGMT_CMDID	wil6210/wmi.h	/^	WMI_BEAMFORMING_MGMT_CMDID	= 0x0836,$/;"	e	enum:wmi_command_id
WMI_BEGIN_SCAN_CMDID	ath6kl/wmi.h	/^	WMI_BEGIN_SCAN_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_BF_CTRL_CMDID	wil6210/wmi.h	/^	WMI_BF_CTRL_CMDID		= 0x0862,$/;"	e	enum:wmi_command_id
WMI_BF_CTRL_DONE_EVENTID	wil6210/wmi.h	/^	WMI_BF_CTRL_DONE_EVENTID		= 0x1862,$/;"	e	enum:wmi_event_id
WMI_BF_RXSS_MGMT_CMDID	wil6210/wmi.h	/^	WMI_BF_RXSS_MGMT_CMDID		= 0x0839,$/;"	e	enum:wmi_command_id
WMI_BF_RXSS_MGMT_DONE_EVENTID	wil6210/wmi.h	/^	WMI_BF_RXSS_MGMT_DONE_EVENTID		= 0x1839,$/;"	e	enum:wmi_event_id
WMI_BF_SM_MGMT_CMDID	wil6210/wmi.h	/^	WMI_BF_SM_MGMT_CMDID		= 0x0838,$/;"	e	enum:wmi_command_id
WMI_BF_SM_MGMT_DONE_EVENTID	wil6210/wmi.h	/^	WMI_BF_SM_MGMT_DONE_EVENTID		= 0x1838,$/;"	e	enum:wmi_event_id
WMI_BF_TXSS_MGMT_CMDID	wil6210/wmi.h	/^	WMI_BF_TXSS_MGMT_CMDID		= 0x0837,$/;"	e	enum:wmi_command_id
WMI_BF_TXSS_MGMT_DONE_EVENTID	wil6210/wmi.h	/^	WMI_BF_TXSS_MGMT_DONE_EVENTID		= 0x1837,$/;"	e	enum:wmi_event_id
WMI_BITRATE_MASK_CMDID	ath9k/wmi.h	/^	WMI_BITRATE_MASK_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_BMISS_EVENTID	ath9k/wmi.h	/^	WMI_BMISS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_BSSINFO_EVENTID	ath6kl/wmi.h	/^	WMI_BSSINFO_EVENTID,$/;"	e	enum:wmi_event_id
WMI_CAB_SVC	ath9k/htc_hst.h	154;"	d
WMI_CAC_EVENTID	ath6kl/wmi.h	/^	WMI_CAC_EVENTID,$/;"	e	enum:wmi_event_id
WMI_CANCEL_REMAIN_ON_CHNL_CMDID	ath6kl/wmi.h	/^	WMI_CANCEL_REMAIN_ON_CHNL_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_CANCEL_REMAIN_ON_CHNL_EVENTID	ath6kl/wmi.h	/^	WMI_CANCEL_REMAIN_ON_CHNL_EVENTID,$/;"	e	enum:wmi_event_id
WMI_CCX_RM_STATUS_EVENTID	ath6kl/wmi.h	/^	WMI_CCX_RM_STATUS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_CFG_RX_CHAIN_CMDID	wil6210/wmi.h	/^	WMI_CFG_RX_CHAIN_CMDID		= 0x0820,$/;"	e	enum:wmi_command_id
WMI_CFG_RX_CHAIN_DONE_EVENTID	wil6210/wmi.h	/^	WMI_CFG_RX_CHAIN_DONE_EVENTID		= 0x1820,$/;"	e	enum:wmi_event_id
WMI_CFG_RX_CHAIN_SUCCESS	wil6210/wmi.h	/^	WMI_CFG_RX_CHAIN_SUCCESS	= 1,$/;"	e	enum:wmi_cfg_rx_chain_done_event_status
WMI_CHANNEL_CHANGE_EVENTID	ath6kl/wmi.h	/^	WMI_CHANNEL_CHANGE_EVENTID,$/;"	e	enum:wmi_event_id
WMI_CLR_RSSI_SNR_CMDID	ath6kl/wmi.h	/^	WMI_CLR_RSSI_SNR_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_CMD	ath9k/wmi.h	177;"	d
WMI_CMDERROR_EVENTID	ath6kl/wmi.h	/^	WMI_CMDERROR_EVENTID,$/;"	e	enum:wmi_event_id
WMI_CMD_BUF	ath9k/wmi.h	184;"	d
WMI_CMD_HDR_IF_ID_MASK	ath6kl/wmi.h	326;"	d
WMI_CONFIG_MAC_CMDID	wil6210/wmi.h	/^	WMI_CONFIG_MAC_CMDID		= 0x0805,$/;"	e	enum:wmi_command_id
WMI_CONFIG_PHY_DEBUG_CMDID	wil6210/wmi.h	/^	WMI_CONFIG_PHY_DEBUG_CMDID	= 0x0806,$/;"	e	enum:wmi_command_id
WMI_CONFIG_TX_MAC_RULES_CMDID	ath6kl/wmi.h	/^	WMI_CONFIG_TX_MAC_RULES_CMDID,	\/* F040 *\/$/;"	e	enum:wmi_cmd_id
WMI_CONNECT_ASSOC_POLICY_USER	wil6210/wmi.h	/^	WMI_CONNECT_ASSOC_POLICY_USER		= 0x0001,$/;"	e	enum:wmi_connect_ctrl_flag_bits
WMI_CONNECT_CMDID	ath6kl/wmi.h	/^	WMI_CONNECT_CMDID = 0x0001,$/;"	e	enum:wmi_cmd_id
WMI_CONNECT_CMDID	wil6210/wmi.h	/^	WMI_CONNECT_CMDID		= 0x0001,$/;"	e	enum:wmi_command_id
WMI_CONNECT_CSA_FOLLOW_BSS	wil6210/wmi.h	/^	WMI_CONNECT_CSA_FOLLOW_BSS		= 0x0020,$/;"	e	enum:wmi_connect_ctrl_flag_bits
WMI_CONNECT_DO_NOT_DEAUTH	wil6210/wmi.h	/^	WMI_CONNECT_DO_NOT_DEAUTH		= 0x0080,$/;"	e	enum:wmi_connect_ctrl_flag_bits
WMI_CONNECT_DO_WPA_OFFLOAD	wil6210/wmi.h	/^	WMI_CONNECT_DO_WPA_OFFLOAD		= 0x0040,$/;"	e	enum:wmi_connect_ctrl_flag_bits
WMI_CONNECT_EVENTID	ath6kl/wmi.h	/^	WMI_CONNECT_EVENTID,$/;"	e	enum:wmi_event_id
WMI_CONNECT_EVENTID	wil6210/wmi.h	/^	WMI_CONNECT_EVENTID			= 0x1002,$/;"	e	enum:wmi_event_id
WMI_CONNECT_IGNORE_AAC_BEACON	wil6210/wmi.h	/^	WMI_CONNECT_IGNORE_AAC_BEACON		= 0x0010,$/;"	e	enum:wmi_connect_ctrl_flag_bits
WMI_CONNECT_IGNORE_WPA_GROUP_CIPHER	wil6210/wmi.h	/^	WMI_CONNECT_IGNORE_WPA_GROUP_CIPHER	= 0x0004,$/;"	e	enum:wmi_connect_ctrl_flag_bits
WMI_CONNECT_PROFILE_MATCH_DONE	wil6210/wmi.h	/^	WMI_CONNECT_PROFILE_MATCH_DONE		= 0x0008,$/;"	e	enum:wmi_connect_ctrl_flag_bits
WMI_CONNECT_SEND_REASSOC	wil6210/wmi.h	/^	WMI_CONNECT_SEND_REASSOC		= 0x0002,$/;"	e	enum:wmi_connect_ctrl_flag_bits
WMI_CONTROL_MSG_MAX_LEN	ath6kl/wmi.h	34;"	d
WMI_CONTROL_SVC	ath6kl/htc.h	90;"	d
WMI_CONTROL_SVC	ath9k/htc_hst.h	152;"	d
WMI_CORR_MEASURE_CMDID	wil6210/wmi.h	/^	WMI_CORR_MEASURE_CMDID		= 0x080b,$/;"	e	enum:wmi_command_id
WMI_CORR_MEASURE_EVENTID	wil6210/wmi.h	/^	WMI_CORR_MEASURE_EVENTID		= 0x180b,$/;"	e	enum:wmi_event_id
WMI_CREATE_PSTREAM_CMDID	ath6kl/wmi.h	/^	WMI_CREATE_PSTREAM_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_CRYPT_AES	wil6210/wmi.h	/^	WMI_CRYPT_AES			= 0x08,$/;"	e	enum:wmi_crypto_type
WMI_CRYPT_AES_GCMP	wil6210/wmi.h	/^	WMI_CRYPT_AES_GCMP		= 0x20,$/;"	e	enum:wmi_crypto_type
WMI_CRYPT_NONE	wil6210/wmi.h	/^	WMI_CRYPT_NONE			= 0x01,$/;"	e	enum:wmi_crypto_type
WMI_CRYPT_TKIP	wil6210/wmi.h	/^	WMI_CRYPT_TKIP			= 0x04,$/;"	e	enum:wmi_crypto_type
WMI_CRYPT_WEP	wil6210/wmi.h	/^	WMI_CRYPT_WEP			= 0x02,$/;"	e	enum:wmi_crypto_type
WMI_CTRL_EP_FULL	ath6kl/core.h	/^	WMI_CTRL_EP_FULL,$/;"	e	enum:ath6kl_dev_state
WMI_DATA_BE_SVC	ath6kl/htc.h	91;"	d
WMI_DATA_BE_SVC	ath9k/htc_hst.h	159;"	d
WMI_DATA_BK_SVC	ath6kl/htc.h	92;"	d
WMI_DATA_BK_SVC	ath9k/htc_hst.h	160;"	d
WMI_DATA_HDR_AMSDU_MASK	ath6kl/wmi.h	181;"	d
WMI_DATA_HDR_AMSDU_SHIFT	ath6kl/wmi.h	182;"	d
WMI_DATA_HDR_DATA_TYPE_802_11	ath6kl/wmi.h	/^	WMI_DATA_HDR_DATA_TYPE_802_11,$/;"	e	enum:wmi_data_hdr_data_type
WMI_DATA_HDR_DATA_TYPE_802_3	ath6kl/wmi.h	/^	WMI_DATA_HDR_DATA_TYPE_802_3 = 0,$/;"	e	enum:wmi_data_hdr_data_type
WMI_DATA_HDR_DATA_TYPE_ACL	ath6kl/wmi.h	/^	WMI_DATA_HDR_DATA_TYPE_ACL,$/;"	e	enum:wmi_data_hdr_data_type
WMI_DATA_HDR_DATA_TYPE_MASK	ath6kl/wmi.h	174;"	d
WMI_DATA_HDR_DATA_TYPE_SHIFT	ath6kl/wmi.h	175;"	d
WMI_DATA_HDR_EOSP	ath6kl/wmi.h	194;"	d
WMI_DATA_HDR_FLAGS_EOSP	ath6kl/wmi.h	/^	WMI_DATA_HDR_FLAGS_EOSP = 0x2,$/;"	e	enum:wmi_data_hdr_flags
WMI_DATA_HDR_FLAGS_MORE	ath6kl/wmi.h	/^	WMI_DATA_HDR_FLAGS_MORE = 0x1,$/;"	e	enum:wmi_data_hdr_flags
WMI_DATA_HDR_FLAGS_UAPSD	ath6kl/wmi.h	/^	WMI_DATA_HDR_FLAGS_UAPSD = 0x4,$/;"	e	enum:wmi_data_hdr_flags
WMI_DATA_HDR_IF_IDX_MASK	ath6kl/wmi.h	191;"	d
WMI_DATA_HDR_META_MASK	ath6kl/wmi.h	184;"	d
WMI_DATA_HDR_META_SHIFT	ath6kl/wmi.h	185;"	d
WMI_DATA_HDR_MORE	ath6kl/wmi.h	157;"	d
WMI_DATA_HDR_MSG_TYPE_MASK	ath6kl/wmi.h	146;"	d
WMI_DATA_HDR_MSG_TYPE_SHIFT	ath6kl/wmi.h	147;"	d
WMI_DATA_HDR_PAD_BEFORE_DATA_MASK	ath6kl/wmi.h	187;"	d
WMI_DATA_HDR_PAD_BEFORE_DATA_SHIFT	ath6kl/wmi.h	188;"	d
WMI_DATA_HDR_PS_MASK	ath6kl/wmi.h	154;"	d
WMI_DATA_HDR_PS_SHIFT	ath6kl/wmi.h	155;"	d
WMI_DATA_HDR_SEQNO_MASK	ath6kl/wmi.h	178;"	d
WMI_DATA_HDR_SEQNO_SHIFT	ath6kl/wmi.h	179;"	d
WMI_DATA_HDR_TRIG	ath6kl/wmi.h	193;"	d
WMI_DATA_HDR_UP_MASK	ath6kl/wmi.h	148;"	d
WMI_DATA_HDR_UP_SHIFT	ath6kl/wmi.h	149;"	d
WMI_DATA_PORT_OPEN_EVENTID	wil6210/wmi.h	/^	WMI_DATA_PORT_OPEN_EVENTID		= 0x1860,$/;"	e	enum:wmi_event_id
WMI_DATA_VI_SVC	ath6kl/htc.h	93;"	d
WMI_DATA_VI_SVC	ath9k/htc_hst.h	158;"	d
WMI_DATA_VO_SVC	ath6kl/htc.h	94;"	d
WMI_DATA_VO_SVC	ath9k/htc_hst.h	157;"	d
WMI_DC_CALIB_CMDID	wil6210/wmi.h	/^	WMI_DC_CALIB_CMDID		= 0x080f,$/;"	e	enum:wmi_command_id
WMI_DC_CALIB_DONE_EVENTID	wil6210/wmi.h	/^	WMI_DC_CALIB_DONE_EVENTID		= 0x180f,$/;"	e	enum:wmi_event_id
WMI_DECAP_TYPE_802_3	wil6210/wmi.h	/^	WMI_DECAP_TYPE_802_3			= 0,$/;"	e	enum:wmi_cfg_rx_chain_cmd_decap_trans_type
WMI_DECAP_TYPE_NATIVE_WIFI	wil6210/wmi.h	/^	WMI_DECAP_TYPE_NATIVE_WIFI		= 1,$/;"	e	enum:wmi_cfg_rx_chain_cmd_decap_trans_type
WMI_DEEP_ECHO_CMDID	wil6210/wmi.h	/^	WMI_DEEP_ECHO_CMDID		= 0x0804,$/;"	e	enum:wmi_command_id
WMI_DEFAULT_BSS_FLAGS	ath6kl/wmi.h	/^	WMI_DEFAULT_BSS_FLAGS = 0x00,$/;"	e	enum:wmi_bss_flags
WMI_DEFAULT_ROAM_MODE	ath6kl/wmi.h	/^	WMI_DEFAULT_ROAM_MODE = 1, \/* RSSI based roam *\/$/;"	e	enum:wmi_roam_mode
WMI_DELBA_EVENTID	ath9k/wmi.h	/^	WMI_DELBA_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DELBA_EVENTID	wil6210/wmi.h	/^	WMI_DELBA_EVENTID			= 0x1826,$/;"	e	enum:wmi_event_id
WMI_DELBA_REQ_CMDID	ath6kl/wmi.h	/^	WMI_DELBA_REQ_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DELBA_REQ_EVENTID	ath6kl/wmi.h	/^	WMI_DELBA_REQ_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DELETE_BAD_AP_CMDID	ath6kl/wmi.h	/^	WMI_DELETE_BAD_AP_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DELETE_CIPHER_KEY_CMDID	ath6kl/wmi.h	/^	WMI_DELETE_CIPHER_KEY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DELETE_CIPHER_KEY_CMDID	wil6210/wmi.h	/^	WMI_DELETE_CIPHER_KEY_CMDID	= 0x0017,$/;"	e	enum:wmi_command_id
WMI_DELETE_KRK_CMDID	ath6kl/wmi.h	/^	WMI_DELETE_KRK_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DELETE_PSTREAM_CMDID	ath6kl/wmi.h	/^	WMI_DELETE_PSTREAM_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DEL_MCAST_FILTER_CMDID	ath6kl/wmi.h	/^	WMI_DEL_MCAST_FILTER_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DEL_PORT_CMDID	ath6kl/wmi.h	/^	WMI_DEL_PORT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DEL_WOW_PATTERN_CMDID	ath6kl/wmi.h	/^	WMI_DEL_WOW_PATTERN_CMDID,	\/* 70 *\/$/;"	e	enum:wmi_cmd_id
WMI_DFS_HOST_ATTACH_EVENTID	ath6kl/wmi.h	/^	WMI_DFS_HOST_ATTACH_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DFS_HOST_INIT_EVENTID	ath6kl/wmi.h	/^	WMI_DFS_HOST_INIT_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DFS_PHYERR_EVENTID	ath6kl/wmi.h	/^	WMI_DFS_PHYERR_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DFS_RADAR_DETECTED_CMDID	ath6kl/wmi.h	/^	WMI_DFS_RADAR_DETECTED_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DFS_RESET_ARQ_EVENTID	ath6kl/wmi.h	/^	WMI_DFS_RESET_ARQ_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DFS_RESET_AR_EVENTID	ath6kl/wmi.h	/^	WMI_DFS_RESET_AR_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DFS_RESET_DELAYLINES_EVENTID	ath6kl/wmi.h	/^	WMI_DFS_RESET_DELAYLINES_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DFS_RESET_RADARQ_EVENTID	ath6kl/wmi.h	/^	WMI_DFS_RESET_RADARQ_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DFS_SET_BANGRADAR_EVENTID	ath6kl/wmi.h	/^	WMI_DFS_SET_BANGRADAR_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DFS_SET_DEBUGLEVEL_EVENTID	ath6kl/wmi.h	/^	WMI_DFS_SET_DEBUGLEVEL_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DFS_SET_DUR_MULTIPLIER_EVENTID	ath6kl/wmi.h	/^	WMI_DFS_SET_DUR_MULTIPLIER_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DISABLE_11B_RATES_CMDID	ath6kl/wmi.h	/^	WMI_DISABLE_11B_RATES_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DISABLE_INTR_CMDID	ath9k/wmi.h	/^	WMI_DISABLE_INTR_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DISCONNECT_CMDID	ath6kl/wmi.h	/^	WMI_DISCONNECT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DISCONNECT_CMDID	wil6210/wmi.h	/^	WMI_DISCONNECT_CMDID		= 0x0003,$/;"	e	enum:wmi_command_id
WMI_DISCONNECT_EVENTID	ath6kl/wmi.h	/^	WMI_DISCONNECT_EVENTID,$/;"	e	enum:wmi_event_id
WMI_DISCONNECT_EVENTID	wil6210/wmi.h	/^	WMI_DISCONNECT_EVENTID			= 0x1003,$/;"	e	enum:wmi_event_id
WMI_DISCONNECT_STA_CMDID	wil6210/wmi.h	/^	WMI_DISCONNECT_STA_CMDID	= 0x0004,$/;"	e	enum:wmi_command_id
WMI_DISCOVERY_MODE_NON_OFFLOAD	wil6210/wmi.h	/^	WMI_DISCOVERY_MODE_NON_OFFLOAD	= 0,$/;"	e	enum:wmi_discovery_mode
WMI_DISCOVERY_MODE_OFFLOAD	wil6210/wmi.h	/^	WMI_DISCOVERY_MODE_OFFLOAD	= 1,$/;"	e	enum:wmi_discovery_mode
WMI_DISCOVERY_STARTED_EVENTID	wil6210/wmi.h	/^	WMI_DISCOVERY_STARTED_EVENTID		= 0x1916,$/;"	e	enum:wmi_event_id
WMI_DISCOVERY_START_CMDID	wil6210/wmi.h	/^	WMI_DISCOVERY_START_CMDID	= 0x0916,$/;"	e	enum:wmi_command_id
WMI_DISCOVERY_STOPPED_EVENTID	wil6210/wmi.h	/^	WMI_DISCOVERY_STOPPED_EVENTID		= 0x1917,$/;"	e	enum:wmi_event_id
WMI_DISCOVERY_STOP_CMDID	wil6210/wmi.h	/^	WMI_DISCOVERY_STOP_CMDID	= 0x0917,$/;"	e	enum:wmi_command_id
WMI_DIS_REASON_ASSOC_FAILED	wil6210/wmi.h	/^	WMI_DIS_REASON_ASSOC_FAILED		= 6,$/;"	e	enum:wmi_disconnect_reason
WMI_DIS_REASON_AUTH_FAILED	wil6210/wmi.h	/^	WMI_DIS_REASON_AUTH_FAILED		= 5,$/;"	e	enum:wmi_disconnect_reason
WMI_DIS_REASON_BSS_DISCONNECTED	wil6210/wmi.h	/^	WMI_DIS_REASON_BSS_DISCONNECTED		= 4,$/;"	e	enum:wmi_disconnect_reason
WMI_DIS_REASON_CONNECTION_EVICTED	wil6210/wmi.h	/^	WMI_DIS_REASON_CONNECTION_EVICTED	= 13,$/;"	e	enum:wmi_disconnect_reason
WMI_DIS_REASON_CSERV_DISCONNECT	wil6210/wmi.h	/^	WMI_DIS_REASON_CSERV_DISCONNECT		= 8,$/;"	e	enum:wmi_disconnect_reason
WMI_DIS_REASON_DISCONNECT_CMD	wil6210/wmi.h	/^	WMI_DIS_REASON_DISCONNECT_CMD		= 3,$/;"	e	enum:wmi_disconnect_reason
WMI_DIS_REASON_DOT11H_CHANNEL_SWITCH	wil6210/wmi.h	/^	WMI_DIS_REASON_DOT11H_CHANNEL_SWITCH	= 11,$/;"	e	enum:wmi_disconnect_reason
WMI_DIS_REASON_IBSS_MERGE	wil6210/wmi.h	/^	WMI_DIS_REASON_IBSS_MERGE		= 14,$/;"	e	enum:wmi_disconnect_reason
WMI_DIS_REASON_INVALID_PROFILE	wil6210/wmi.h	/^	WMI_DIS_REASON_INVALID_PROFILE		= 10,$/;"	e	enum:wmi_disconnect_reason
WMI_DIS_REASON_LOST_LINK	wil6210/wmi.h	/^	WMI_DIS_REASON_LOST_LINK		= 2, \/* bmiss *\/$/;"	e	enum:wmi_disconnect_reason
WMI_DIS_REASON_NO_NETWORK_AVAIL	wil6210/wmi.h	/^	WMI_DIS_REASON_NO_NETWORK_AVAIL		= 1,$/;"	e	enum:wmi_disconnect_reason
WMI_DIS_REASON_NO_RESOURCES_AVAIL	wil6210/wmi.h	/^	WMI_DIS_REASON_NO_RESOURCES_AVAIL	= 7,$/;"	e	enum:wmi_disconnect_reason
WMI_DIS_REASON_PROFILE_MISMATCH	wil6210/wmi.h	/^	WMI_DIS_REASON_PROFILE_MISMATCH		= 12,$/;"	e	enum:wmi_disconnect_reason
WMI_DRAIN_TXQ_ALL_CMDID	ath9k/wmi.h	/^	WMI_DRAIN_TXQ_ALL_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DRAIN_TXQ_CMDID	ath9k/wmi.h	/^	WMI_DRAIN_TXQ_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_DTIMEXPIRY_EVENTID	ath6kl/wmi.h	/^	WMI_DTIMEXPIRY_EVENTID,$/;"	e	enum:wmi_event_id
WMI_EAPOL_RX_EVENTID	wil6210/wmi.h	/^	WMI_EAPOL_RX_EVENTID			= 0x9002,$/;"	e	enum:wmi_event_id
WMI_EAPOL_TX_CMDID	wil6210/wmi.h	/^	WMI_EAPOL_TX_CMDID		= 0xf04c,$/;"	e	enum:wmi_command_id
WMI_ECHO_CMDID	ath9k/wmi.h	/^	WMI_ECHO_CMDID = 0x0001,$/;"	e	enum:wmi_cmd_id
WMI_ECHO_CMDID	wil6210/wmi.h	/^	WMI_ECHO_CMDID			= 0x0803,$/;"	e	enum:wmi_command_id
WMI_ECHO_RSP_EVENTID	wil6210/wmi.h	/^	WMI_ECHO_RSP_EVENTID			= 0x1803,$/;"	e	enum:wmi_event_id
WMI_ENABLED	ath6kl/core.h	/^	WMI_ENABLED,$/;"	e	enum:ath6kl_dev_state
WMI_ENABLE_INTR_CMDID	ath9k/wmi.h	/^	WMI_ENABLE_INTR_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ENABLE_RM_CMDID	ath6kl/wmi.h	/^	WMI_ENABLE_RM_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ENABLE_SCHED_SCAN_CMDID	ath6kl/wmi.h	/^	WMI_ENABLE_SCHED_SCAN_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ENABLE_WAC_CMDID	ath6kl/wmi.h	/^	WMI_ENABLE_WAC_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_ERROR_REPORT_EVENTID	ath6kl/wmi.h	/^	WMI_ERROR_REPORT_EVENTID,$/;"	e	enum:wmi_event_id
WMI_EXIT_FAST_MEM_ACC_MODE_EVENTID	wil6210/wmi.h	/^	WMI_EXIT_FAST_MEM_ACC_MODE_EVENTID	= 0x0200,$/;"	e	enum:wmi_event_id
WMI_EXTENSION_CMDID	ath6kl/wmi.h	/^	WMI_EXTENSION_CMDID,	\/* Non-wireless extensions *\/$/;"	e	enum:wmi_cmd_id
WMI_EXTENSION_EVENTID	ath6kl/wmi.h	/^	WMI_EXTENSION_EVENTID,$/;"	e	enum:wmi_event_id
WMI_FAST_MEM_ACC_MODE_CMDID	wil6210/wmi.h	/^	WMI_FAST_MEM_ACC_MODE_CMDID	= 0x0300,$/;"	e	enum:wmi_command_id
WMI_FATAL_EVENTID	ath9k/wmi.h	/^	WMI_FATAL_EVENTID,$/;"	e	enum:wmi_event_id
WMI_FLASH_READ_CMDID	wil6210/wmi.h	/^	WMI_FLASH_READ_CMDID		= 0x0902,$/;"	e	enum:wmi_command_id
WMI_FLASH_READ_DONE_EVENTID	wil6210/wmi.h	/^	WMI_FLASH_READ_DONE_EVENTID		= 0x1902,$/;"	e	enum:wmi_event_id
WMI_FLASH_WRITE_CMDID	wil6210/wmi.h	/^	WMI_FLASH_WRITE_CMDID		= 0x0903,$/;"	e	enum:wmi_command_id
WMI_FLASH_WRITE_DONE_EVENTID	wil6210/wmi.h	/^	WMI_FLASH_WRITE_DONE_EVENTID		= 0x1903,$/;"	e	enum:wmi_event_id
WMI_FLUSH_RECV_CMDID	ath9k/wmi.h	/^	WMI_FLUSH_RECV_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_FOLLOW_BARKER_IN_ERP	ath6kl/wmi.h	/^	WMI_FOLLOW_BARKER_IN_ERP,$/;"	e	enum:wmi_preamble_policy
WMI_FORCE_ROAM	ath6kl/wmi.h	/^	WMI_FORCE_ROAM = 1,$/;"	e	enum:wmi_roam_ctrl
WMI_FORCE_TARGET_ASSERT_CMDID	ath6kl/wmi.h	/^	WMI_FORCE_TARGET_ASSERT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_FRAME_ASSOC_REQ	ath6kl/wmi.h	/^	WMI_FRAME_ASSOC_REQ,$/;"	e	enum:wmi_mgmt_frame_type
WMI_FRAME_ASSOC_REQ	wil6210/wmi.h	/^	WMI_FRAME_ASSOC_REQ	= 3,$/;"	e	enum:wmi_mgmt_frame_type
WMI_FRAME_ASSOC_RESP	ath6kl/wmi.h	/^	WMI_FRAME_ASSOC_RESP,$/;"	e	enum:wmi_mgmt_frame_type
WMI_FRAME_ASSOC_RESP	wil6210/wmi.h	/^	WMI_FRAME_ASSOC_RESP	= 4,$/;"	e	enum:wmi_mgmt_frame_type
WMI_FRAME_BEACON	ath6kl/wmi.h	/^	WMI_FRAME_BEACON = 0,$/;"	e	enum:wmi_mgmt_frame_type
WMI_FRAME_BEACON	wil6210/wmi.h	/^	WMI_FRAME_BEACON	= 0,$/;"	e	enum:wmi_mgmt_frame_type
WMI_FRAME_PROBE_REQ	ath6kl/wmi.h	/^	WMI_FRAME_PROBE_REQ,$/;"	e	enum:wmi_mgmt_frame_type
WMI_FRAME_PROBE_REQ	wil6210/wmi.h	/^	WMI_FRAME_PROBE_REQ	= 1,$/;"	e	enum:wmi_mgmt_frame_type
WMI_FRAME_PROBE_RESP	ath6kl/wmi.h	/^	WMI_FRAME_PROBE_RESP,$/;"	e	enum:wmi_mgmt_frame_type
WMI_FRAME_PROBE_RESP	wil6210/wmi.h	/^	WMI_FRAME_PROBE_RESP	= 2,$/;"	e	enum:wmi_mgmt_frame_type
WMI_FS_TUNE_CMDID	wil6210/wmi.h	/^	WMI_FS_TUNE_CMDID		= 0x080a,$/;"	e	enum:wmi_command_id
WMI_FS_TUNE_DONE_EVENTID	wil6210/wmi.h	/^	WMI_FS_TUNE_DONE_EVENTID		= 0x180a,$/;"	e	enum:wmi_event_id
WMI_FW_READY_EVENTID	wil6210/wmi.h	/^	WMI_FW_READY_EVENTID			= 0x1801,$/;"	e	enum:wmi_event_id
WMI_FW_STATUS_FAILURE	wil6210/wmi.h	/^	WMI_FW_STATUS_FAILURE,$/;"	e	enum:wmi_fw_status
WMI_FW_STATUS_SUCCESS	wil6210/wmi.h	/^	WMI_FW_STATUS_SUCCESS,$/;"	e	enum:wmi_fw_status
WMI_FW_VER_CMDID	wil6210/wmi.h	/^	WMI_FW_VER_CMDID		= 0xf04e,$/;"	e	enum:wmi_command_id
WMI_FW_VER_EVENTID	wil6210/wmi.h	/^	WMI_FW_VER_EVENTID			= 0x9004,$/;"	e	enum:wmi_event_id
WMI_GET_APPIE_CMDID	ath6kl/wmi.h	/^	WMI_GET_APPIE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_BITRATE_CMDID	ath6kl/wmi.h	/^	WMI_GET_BITRATE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_BTCOEX_CONFIG_CMDID	ath6kl/wmi.h	/^	WMI_GET_BTCOEX_CONFIG_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_BTCOEX_STATS_CMDID	ath6kl/wmi.h	/^	WMI_GET_BTCOEX_STATS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_CHANNEL_LIST_CMDID	ath6kl/wmi.h	/^	WMI_GET_CHANNEL_LIST_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_FIXRATES_CMDID	ath6kl/wmi.h	/^	WMI_GET_FIXRATES_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_FW_VERSION	ath9k/wmi.h	/^	WMI_GET_FW_VERSION,$/;"	e	enum:wmi_cmd_id
WMI_GET_KEEPALIVE_CMDID	ath6kl/wmi.h	/^	WMI_GET_KEEPALIVE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_NOA_CMDID	ath6kl/wmi.h	/^	WMI_GET_NOA_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_OPPPS_CMDID	ath6kl/wmi.h	/^	WMI_GET_OPPPS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_P2P_INFO_CMDID	ath6kl/wmi.h	/^	WMI_GET_P2P_INFO_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_PCP_CHANNEL_CMDID	wil6210/wmi.h	/^	WMI_GET_PCP_CHANNEL_CMDID	= 0x082a,$/;"	e	enum:wmi_command_id
WMI_GET_PCP_CHANNEL_EVENTID	wil6210/wmi.h	/^	WMI_GET_PCP_CHANNEL_EVENTID		= 0x182a,$/;"	e	enum:wmi_event_id
WMI_GET_PCP_FACTOR_CMDID	wil6210/wmi.h	/^	WMI_GET_PCP_FACTOR_CMDID	= 0x091b,$/;"	e	enum:wmi_command_id
WMI_GET_PMKID_LIST_CMDID	ath6kl/wmi.h	/^	WMI_GET_PMKID_LIST_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_PMKID_LIST_EVENTID	ath6kl/wmi.h	/^	WMI_GET_PMKID_LIST_EVENTID,$/;"	e	enum:wmi_event_id
WMI_GET_PMK_CMDID	ath6kl/wmi.h	/^	WMI_GET_PMK_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_PMK_CMDID	wil6210/wmi.h	/^	WMI_GET_PMK_CMDID		= 0xf048,$/;"	e	enum:wmi_command_id
WMI_GET_PMK_EVENTID	ath6kl/wmi.h	/^	WMI_GET_PMK_EVENTID,$/;"	e	enum:wmi_event_id
WMI_GET_RFKILL_MODE_CMDID	ath6kl/wmi.h	/^	WMI_GET_RFKILL_MODE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_ROAM_DATA_CMDID	ath6kl/wmi.h	/^	WMI_GET_ROAM_DATA_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_ROAM_TBL_CMDID	ath6kl/wmi.h	/^	WMI_GET_ROAM_TBL_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_RSN_CAP_CMDID	ath6kl/wmi.h	/^	WMI_GET_RSN_CAP_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_RSN_CAP_EVENTID	ath6kl/wmi.h	/^	WMI_GET_RSN_CAP_EVENTID,$/;"	e	enum:wmi_event_id
WMI_GET_SSID_CMDID	wil6210/wmi.h	/^	WMI_GET_SSID_CMDID		= 0x0828,$/;"	e	enum:wmi_command_id
WMI_GET_SSID_EVENTID	wil6210/wmi.h	/^	WMI_GET_SSID_EVENTID			= 0x1828,$/;"	e	enum:wmi_event_id
WMI_GET_STATISTICS_CMDID	ath6kl/wmi.h	/^	WMI_GET_STATISTICS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_STATUS_CMDID	wil6210/wmi.h	/^	WMI_GET_STATUS_CMDID		= 0x0864,$/;"	e	enum:wmi_command_id
WMI_GET_STATUS_DONE_EVENTID	wil6210/wmi.h	/^	WMI_GET_STATUS_DONE_EVENTID		= 0x1864,$/;"	e	enum:wmi_event_id
WMI_GET_TX_PWR_CMDID	ath6kl/wmi.h	/^	WMI_GET_TX_PWR_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_WOW_LIST_CMDID	ath6kl/wmi.h	/^	WMI_GET_WOW_LIST_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GET_WOW_LIST_EVENTID	ath6kl/wmi.h	/^	WMI_GET_WOW_LIST_EVENTID,$/;"	e	enum:wmi_event_id
WMI_GET_WPS_STATUS_CMDID	ath6kl/wmi.h	/^	WMI_GET_WPS_STATUS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GREENTX_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_GREENTX_PARAMS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GTK_OFFLOAD_OP_CMDID	ath6kl/wmi.h	/^	WMI_GTK_OFFLOAD_OP_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_GTK_OFFLOAD_STATUS_EVENTID	ath6kl/wmi.h	/^	WMI_GTK_OFFLOAD_STATUS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_H	ath6kl/wmi.h	26;"	d
WMI_H	ath9k/wmi.h	18;"	d
WMI_HCI_CMD_CMDID	ath6kl/wmi.h	/^	WMI_HCI_CMD_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_HCI_EVENT_EVENTID	ath6kl/wmi.h	/^	WMI_HCI_EVENT_EVENTID,$/;"	e	enum:wmi_event_id
WMI_HICCUP_CMDID	wil6210/wmi.h	/^	WMI_HICCUP_CMDID		= 0x0901,$/;"	e	enum:wmi_command_id
WMI_HOST_BIAS_ROAM_MODE	ath6kl/wmi.h	/^	WMI_HOST_BIAS_ROAM_MODE = 2, \/* Host bias based roam *\/$/;"	e	enum:wmi_roam_mode
WMI_IE_FULL	ath6kl/wmi.h	/^	WMI_IE_FULL	= 0xFF,  \/* indicats full IE *\/$/;"	e	enum:wmi_ie_field_type
WMI_IGNORE_BARKER_IN_ERP	ath6kl/wmi.h	/^	WMI_IGNORE_BARKER_IN_ERP = 0,$/;"	e	enum:wmi_preamble_policy
WMI_IMPLICIT_PSTREAM	ath6kl/wmi.h	39;"	d
WMI_IMPLICIT_PSTREAM_INACTIVITY_INT	ath6kl/wmi.h	54;"	d
WMI_INT_STATS_CMDID	ath9k/wmi.h	/^	WMI_INT_STATS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_IQ_RX_CALIB_CMDID	wil6210/wmi.h	/^	WMI_IQ_RX_CALIB_CMDID		= 0x0812,$/;"	e	enum:wmi_command_id
WMI_IQ_RX_CALIB_DONE_EVENTID	wil6210/wmi.h	/^	WMI_IQ_RX_CALIB_DONE_EVENTID		= 0x1812,$/;"	e	enum:wmi_event_id
WMI_IQ_TX_CALIB_CMDID	wil6210/wmi.h	/^	WMI_IQ_TX_CALIB_CMDID		= 0x0811,$/;"	e	enum:wmi_command_id
WMI_IQ_TX_CALIB_DONE_EVENTID	wil6210/wmi.h	/^	WMI_IQ_TX_CALIB_DONE_EVENTID		= 0x1811,$/;"	e	enum:wmi_event_id
WMI_KEY_USE_GROUP	wil6210/wmi.h	/^	WMI_KEY_USE_GROUP	= 1,$/;"	e	enum:wmi_key_usage
WMI_KEY_USE_PAIRWISE	wil6210/wmi.h	/^	WMI_KEY_USE_PAIRWISE	= 0,$/;"	e	enum:wmi_key_usage
WMI_KEY_USE_TX	wil6210/wmi.h	/^	WMI_KEY_USE_TX		= 2,  \/* default Tx Key - Static WEP only *\/$/;"	e	enum:wmi_key_usage
WMI_KRK_LEN	ath6kl/wmi.h	805;"	d
WMI_LISTEN_STARTED_EVENTID	wil6210/wmi.h	/^	WMI_LISTEN_STARTED_EVENTID		= 0x1914,$/;"	e	enum:wmi_event_id
WMI_LOCK_BSS_MODE	ath6kl/wmi.h	/^	WMI_LOCK_BSS_MODE = 3, \/* Lock to the current BSS *\/$/;"	e	enum:wmi_roam_mode
WMI_LONG_SCAN	ath6kl/wmi.h	/^	WMI_LONG_SCAN = 0,$/;"	e	enum:wmi_scan_type
WMI_LONG_SCAN	wil6210/wmi.h	/^	WMI_LONG_SCAN		= 0,$/;"	e	enum:wmi_scan_type
WMI_LO_LEAKAGE_CALIB_CMDID	wil6210/wmi.h	/^	WMI_LO_LEAKAGE_CALIB_CMDID	= 0x0816,$/;"	e	enum:wmi_command_id
WMI_LO_LEAKAGE_CALIB_DONE_EVENTID	wil6210/wmi.h	/^	WMI_LO_LEAKAGE_CALIB_DONE_EVENTID	= 0x1816,$/;"	e	enum:wmi_event_id
WMI_LPL_FORCE_ENABLE_CMDID	ath6kl/wmi.h	/^	WMI_LPL_FORCE_ENABLE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_LPL_GET_HWSTATE_CMDID	ath6kl/wmi.h	/^	WMI_LPL_GET_HWSTATE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_LPL_GET_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_LPL_GET_PARAMS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_LPL_GET_POLICY_CMDID	ath6kl/wmi.h	/^	WMI_LPL_GET_POLICY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_LPL_SET_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_LPL_SET_PARAMS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_LPL_SET_POLICY_CMDID	ath6kl/wmi.h	/^	WMI_LPL_SET_POLICY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_LQ_THRESHOLD_EVENTID	ath6kl/wmi.h	/^	WMI_LQ_THRESHOLD_EVENTID,$/;"	e	enum:wmi_event_id
WMI_LQ_THRESHOLD_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_LQ_THRESHOLD_PARAMS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_MAC_ADDR_REQ_CMDID	wil6210/wmi.h	/^	WMI_MAC_ADDR_REQ_CMDID		= 0xf04d,$/;"	e	enum:wmi_command_id
WMI_MAC_ADDR_RESP_EVENTID	wil6210/wmi.h	/^	WMI_MAC_ADDR_RESP_EVENTID		= 0x9003,$/;"	e	enum:wmi_event_id
WMI_MAC_LEN	wil6210/wmi.h	32;"	d
WMI_MAINTAIN_PAUSE_CMDID	wil6210/wmi.h	/^	WMI_MAINTAIN_PAUSE_CMDID	= 0x0850,$/;"	e	enum:wmi_command_id
WMI_MAINTAIN_RESUME_CMDID	wil6210/wmi.h	/^	WMI_MAINTAIN_RESUME_CMDID	= 0x0851,$/;"	e	enum:wmi_command_id
WMI_MARLON_R_ACTIVATE_CMDID	wil6210/wmi.h	/^	WMI_MARLON_R_ACTIVATE_CMDID	= 0x0817,$/;"	e	enum:wmi_command_id
WMI_MARLON_R_ACTIVATE_DONE_EVENTID	wil6210/wmi.h	/^	WMI_MARLON_R_ACTIVATE_DONE_EVENTID	= 0x1817,$/;"	e	enum:wmi_event_id
WMI_MARLON_R_READ_CMDID	wil6210/wmi.h	/^	WMI_MARLON_R_READ_CMDID		= 0x0818,$/;"	e	enum:wmi_command_id
WMI_MARLON_R_READ_DONE_EVENTID	wil6210/wmi.h	/^	WMI_MARLON_R_READ_DONE_EVENTID		= 0x1818,$/;"	e	enum:wmi_event_id
WMI_MARLON_R_TXRX_SEL_CMDID	wil6210/wmi.h	/^	WMI_MARLON_R_TXRX_SEL_CMDID	= 0x081a,$/;"	e	enum:wmi_command_id
WMI_MARLON_R_TXRX_SEL_DONE_EVENTID	wil6210/wmi.h	/^	WMI_MARLON_R_TXRX_SEL_DONE_EVENTID	= 0x181a,$/;"	e	enum:wmi_event_id
WMI_MARLON_R_WRITE_CMDID	wil6210/wmi.h	/^	WMI_MARLON_R_WRITE_CMDID	= 0x0819,$/;"	e	enum:wmi_command_id
WMI_MARLON_R_WRITE_DONE_EVENTID	wil6210/wmi.h	/^	WMI_MARLON_R_WRITE_DONE_EVENTID		= 0x1819,$/;"	e	enum:wmi_event_id
WMI_MAX_AMSDU_RX_DATA_FRAME_LENGTH	ath6kl/common.h	54;"	d
WMI_MAX_CHANNELS	ath6kl/wmi.h	1228;"	d
WMI_MAX_IE_LEN	wil6210/wmi.h	339;"	d
WMI_MAX_KEY_INDEX	ath6kl/wmi.h	695;"	d
WMI_MAX_KEY_INDEX	wil6210/wmi.h	237;"	d
WMI_MAX_KEY_LEN	ath6kl/wmi.h	697;"	d
WMI_MAX_KEY_LEN	wil6210/wmi.h	238;"	d
WMI_MAX_SERVICES	ath6kl/htc.h	95;"	d
WMI_MAX_SSID_LEN	wil6210/wmi.h	194;"	d
WMI_MAX_THINSTREAM	ath6kl/wmi.h	40;"	d
WMI_MAX_TX_DATA_FRAME_LENGTH	ath6kl/common.h	48;"	d
WMI_MAX_TX_META_SZ	ath6kl/wmi.h	275;"	d
WMI_MCAST_FILTER_CMDID	ath6kl/wmi.h	/^	WMI_MCAST_FILTER_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_MEM_READ_CMDID	wil6210/wmi.h	/^	WMI_MEM_READ_CMDID		= 0x0800,$/;"	e	enum:wmi_command_id
WMI_MEM_WR_CMDID	wil6210/wmi.h	/^	WMI_MEM_WR_CMDID		= 0x0801,$/;"	e	enum:wmi_command_id
WMI_META_V2_FLAG_CSUM_OFFLOAD	ath6kl/wmi.h	280;"	d
WMI_META_VERSION_1	ath6kl/wmi.h	276;"	d
WMI_META_VERSION_2	ath6kl/wmi.h	277;"	d
WMI_MGMT_SVC	ath9k/htc_hst.h	156;"	d
WMI_MIN_KEY_INDEX	wil6210/wmi.h	236;"	d
WMI_MLME_PUSH_CMDID	wil6210/wmi.h	/^	WMI_MLME_PUSH_CMDID		= 0x0835,$/;"	e	enum:wmi_command_id
WMI_NEIGHBOR_REPORT_EVENTID	ath6kl/wmi.h	/^	WMI_NEIGHBOR_REPORT_EVENTID,$/;"	e	enum:wmi_event_id
WMI_NETTYPE_ADHOC	wil6210/wmi.h	/^	WMI_NETTYPE_ADHOC		= 0x02,$/;"	e	enum:wmi_network_type
WMI_NETTYPE_ADHOC_CREATOR	wil6210/wmi.h	/^	WMI_NETTYPE_ADHOC_CREATOR	= 0x04,$/;"	e	enum:wmi_network_type
WMI_NETTYPE_AP	wil6210/wmi.h	/^	WMI_NETTYPE_AP			= 0x10,$/;"	e	enum:wmi_network_type
WMI_NETTYPE_INFRA	wil6210/wmi.h	/^	WMI_NETTYPE_INFRA		= 0x01,$/;"	e	enum:wmi_network_type
WMI_NETTYPE_P2P	wil6210/wmi.h	/^	WMI_NETTYPE_P2P			= 0x20,$/;"	e	enum:wmi_network_type
WMI_NETTYPE_WBE	wil6210/wmi.h	/^	WMI_NETTYPE_WBE			= 0x40, \/* PCIE over 60g *\/$/;"	e	enum:wmi_network_type
WMI_NETWORK_LIST_OFFLOAD_EVENTID	ath6kl/wmi.h	/^	WMI_NETWORK_LIST_OFFLOAD_EVENTID,$/;"	e	enum:wmi_event_id
WMI_NOA_INFO_EVENTID	ath6kl/wmi.h	/^	WMI_NOA_INFO_EVENTID,$/;"	e	enum:wmi_event_id
WMI_NODE_CREATE_CMDID	ath9k/wmi.h	/^	WMI_NODE_CREATE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_NODE_REMOVE_CMDID	ath9k/wmi.h	/^	WMI_NODE_REMOVE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_NODE_UPDATE_CMDID	ath9k/wmi.h	/^	WMI_NODE_UPDATE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_NOTIFY_REQ_CMDID	wil6210/wmi.h	/^	WMI_NOTIFY_REQ_CMDID		= 0x0863,$/;"	e	enum:wmi_command_id
WMI_NOTIFY_REQ_DONE_EVENTID	wil6210/wmi.h	/^	WMI_NOTIFY_REQ_DONE_EVENTID		= 0x1863,$/;"	e	enum:wmi_event_id
WMI_NUM_MGMT_FRAME	ath6kl/wmi.h	/^	WMI_NUM_MGMT_FRAME$/;"	e	enum:wmi_mgmt_frame_type
WMI_NUM_MGMT_FRAME	wil6210/wmi.h	/^	WMI_NUM_MGMT_FRAME,$/;"	e	enum:wmi_mgmt_frame_type
WMI_NWIFI_RX_TRANS_MODE_NO	wil6210/wmi.h	/^	WMI_NWIFI_RX_TRANS_MODE_NO		= 0,$/;"	e	enum:wmi_cfg_rx_chain_cmd_nwifi_ds_trans_type
WMI_NWIFI_RX_TRANS_MODE_PBSS2AP	wil6210/wmi.h	/^	WMI_NWIFI_RX_TRANS_MODE_PBSS2AP		= 1,$/;"	e	enum:wmi_cfg_rx_chain_cmd_nwifi_ds_trans_type
WMI_NWIFI_RX_TRANS_MODE_PBSS2STA	wil6210/wmi.h	/^	WMI_NWIFI_RX_TRANS_MODE_PBSS2STA	= 2,$/;"	e	enum:wmi_cfg_rx_chain_cmd_nwifi_ds_trans_type
WMI_NWIFI_TX_TRANS_MODE_AP2PBSS	wil6210/wmi.h	/^	WMI_NWIFI_TX_TRANS_MODE_AP2PBSS		= 1,$/;"	e	enum:wmi_vring_cfg_nwifi_ds_trans_type
WMI_NWIFI_TX_TRANS_MODE_NO	wil6210/wmi.h	/^	WMI_NWIFI_TX_TRANS_MODE_NO		= 0,$/;"	e	enum:wmi_vring_cfg_nwifi_ds_trans_type
WMI_NWIFI_TX_TRANS_MODE_STA2PBSS	wil6210/wmi.h	/^	WMI_NWIFI_TX_TRANS_MODE_STA2PBSS	= 2,$/;"	e	enum:wmi_vring_cfg_nwifi_ds_trans_type
WMI_OPPPS_INFO_EVENTID	ath6kl/wmi.h	/^	WMI_OPPPS_INFO_EVENTID,$/;"	e	enum:wmi_event_id
WMI_OPT_RX_FRAME_EVENTID	ath6kl/wmi.h	/^	WMI_OPT_RX_FRAME_EVENTID,$/;"	e	enum:wmi_event_id
WMI_OPT_TX_FRAME_CMDID	ath6kl/wmi.h	/^	WMI_OPT_TX_FRAME_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_P2P_CANCEL_CMDID	ath6kl/wmi.h	/^	WMI_P2P_CANCEL_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_P2P_CAPABILITIES_EVENTID	ath6kl/wmi.h	/^	WMI_P2P_CAPABILITIES_EVENTID,$/;"	e	enum:wmi_event_id
WMI_P2P_CFG_CMDID	wil6210/wmi.h	/^	WMI_P2P_CFG_CMDID		= 0x0910,$/;"	e	enum:wmi_command_id
WMI_P2P_FIND_CMDID	ath6kl/wmi.h	/^	WMI_P2P_FIND_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_P2P_GO_NEG_REQ_EVENTID	ath6kl/wmi.h	/^	WMI_P2P_GO_NEG_REQ_EVENTID,$/;"	e	enum:wmi_event_id
WMI_P2P_GO_NEG_REQ_RSP_CMDID	ath6kl/wmi.h	/^	WMI_P2P_GO_NEG_REQ_RSP_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_P2P_GO_NEG_RESULT_EVENTID	ath6kl/wmi.h	/^	WMI_P2P_GO_NEG_RESULT_EVENTID,$/;"	e	enum:wmi_event_id
WMI_P2P_GO_NEG_START_CMDID	ath6kl/wmi.h	/^	WMI_P2P_GO_NEG_START_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_P2P_GRP_FORMATION_DONE_CMDID	ath6kl/wmi.h	/^	WMI_P2P_GRP_FORMATION_DONE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_P2P_GRP_INIT_CMDID	ath6kl/wmi.h	/^	WMI_P2P_GRP_INIT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_P2P_INFO_EVENTID	ath6kl/wmi.h	/^	WMI_P2P_INFO_EVENTID,$/;"	e	enum:wmi_event_id
WMI_P2P_INVITE_CMDID	ath6kl/wmi.h	/^	WMI_P2P_INVITE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_P2P_INVITE_RCVD_RESULT_EVENTID	ath6kl/wmi.h	/^	WMI_P2P_INVITE_RCVD_RESULT_EVENTID,$/;"	e	enum:wmi_event_id
WMI_P2P_INVITE_REQ_EVENTID	ath6kl/wmi.h	/^	WMI_P2P_INVITE_REQ_EVENTID,$/;"	e	enum:wmi_event_id
WMI_P2P_INVITE_REQ_RSP_CMDID	ath6kl/wmi.h	/^	WMI_P2P_INVITE_REQ_RSP_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_P2P_INVITE_SENT_RESULT_EVENTID	ath6kl/wmi.h	/^	WMI_P2P_INVITE_SENT_RESULT_EVENTID,$/;"	e	enum:wmi_event_id
WMI_P2P_LISTEN_CMDID	ath6kl/wmi.h	/^	WMI_P2P_LISTEN_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_P2P_PROV_DISC_REQ_CMDID	ath6kl/wmi.h	/^	WMI_P2P_PROV_DISC_REQ_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_P2P_PROV_DISC_REQ_EVENTID	ath6kl/wmi.h	/^	WMI_P2P_PROV_DISC_REQ_EVENTID,$/;"	e	enum:wmi_event_id
WMI_P2P_PROV_DISC_RESP_EVENTID	ath6kl/wmi.h	/^	WMI_P2P_PROV_DISC_RESP_EVENTID,$/;"	e	enum:wmi_event_id
WMI_P2P_SDPD_RX_EVENTID	ath6kl/wmi.h	/^	WMI_P2P_SDPD_RX_EVENTID,$/;"	e	enum:wmi_event_id
WMI_P2P_SDPD_TX_CMDID	ath6kl/wmi.h	/^	WMI_P2P_SDPD_TX_CMDID, \/* F05C *\/$/;"	e	enum:wmi_cmd_id
WMI_P2P_SET_CMDID	ath6kl/wmi.h	/^	WMI_P2P_SET_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_P2P_SET_CONFIG_CMDID	ath6kl/wmi.h	/^	WMI_P2P_SET_CONFIG_CMDID,	\/* F038 *\/$/;"	e	enum:wmi_cmd_id
WMI_P2P_START_SDPD_EVENTID	ath6kl/wmi.h	/^	WMI_P2P_START_SDPD_EVENTID,$/;"	e	enum:wmi_event_id
WMI_P2P_STOP_FIND_CMDID	ath6kl/wmi.h	/^	WMI_P2P_STOP_FIND_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_P2P_STOP_SDPD_CMDID	ath6kl/wmi.h	/^	WMI_P2P_STOP_SDPD_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_PASSPHRASE_LEN	wil6210/wmi.h	239;"	d
WMI_PBC_SCAN	wil6210/wmi.h	/^	WMI_PBC_SCAN		= 2,$/;"	e	enum:wmi_scan_type
WMI_PCP_FACTOR_EVENTID	wil6210/wmi.h	/^	WMI_PCP_FACTOR_EVENTID			= 0x191a,$/;"	e	enum:wmi_event_id
WMI_PCP_STARTED_EVENTID	wil6210/wmi.h	/^	WMI_PCP_STARTED_EVENTID			= 0x1918,$/;"	e	enum:wmi_event_id
WMI_PCP_START_CMDID	wil6210/wmi.h	/^	WMI_PCP_START_CMDID		= 0x0918,$/;"	e	enum:wmi_command_id
WMI_PCP_STOPPED_EVENTID	wil6210/wmi.h	/^	WMI_PCP_STOPPED_EVENTID			= 0x1919,$/;"	e	enum:wmi_event_id
WMI_PCP_STOP_CMDID	wil6210/wmi.h	/^	WMI_PCP_STOP_CMDID		= 0x0919,$/;"	e	enum:wmi_command_id
WMI_PEER_NODE_EVENTID	ath6kl/wmi.h	/^	WMI_PEER_NODE_EVENTID,$/;"	e	enum:wmi_event_id
WMI_PHY_GET_STATISTICS_CMDID	wil6210/wmi.h	/^	WMI_PHY_GET_STATISTICS_CMDID	= 0x0809,$/;"	e	enum:wmi_command_id
WMI_PKTLOG_DISABLE_CMDID	ath6kl/wmi.h	/^	WMI_PKTLOG_DISABLE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_PKTLOG_ENABLE_CMDID	ath6kl/wmi.h	/^	WMI_PKTLOG_ENABLE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_PMKID_LEN	ath6kl/wmi.h	814;"	d
WMI_PMKID_VALID_BSS	ath6kl/wmi.h	/^	WMI_PMKID_VALID_BSS = 0x02,$/;"	e	enum:wmi_bss_flags
WMI_PMK_LEN	wil6210/wmi.h	240;"	d
WMI_PORT_ALLOCATED_EVENTID	wil6210/wmi.h	/^	WMI_PORT_ALLOCATED_EVENTID		= 0x1911,$/;"	e	enum:wmi_event_id
WMI_PORT_ALLOCATE_CMDID	wil6210/wmi.h	/^	WMI_PORT_ALLOCATE_CMDID		= 0x0911,$/;"	e	enum:wmi_command_id
WMI_PORT_AP	wil6210/wmi.h	/^	WMI_PORT_AP		= 2,$/;"	e	enum:wmi_port_role
WMI_PORT_DELETED_EVENTID	wil6210/wmi.h	/^	WMI_PORT_DELETED_EVENTID		= 0x1912,$/;"	e	enum:wmi_event_id
WMI_PORT_DELETE_CMDID	wil6210/wmi.h	/^	WMI_PORT_DELETE_CMDID		= 0x0912,$/;"	e	enum:wmi_command_id
WMI_PORT_P2P_CLIENT	wil6210/wmi.h	/^	WMI_PORT_P2P_CLIENT	= 4,$/;"	e	enum:wmi_port_role
WMI_PORT_P2P_DEV	wil6210/wmi.h	/^	WMI_PORT_P2P_DEV	= 3,$/;"	e	enum:wmi_port_role
WMI_PORT_P2P_GO	wil6210/wmi.h	/^	WMI_PORT_P2P_GO		= 5,$/;"	e	enum:wmi_port_role
WMI_PORT_PCP	wil6210/wmi.h	/^	WMI_PORT_PCP		= 1,$/;"	e	enum:wmi_port_role
WMI_PORT_STA	wil6210/wmi.h	/^	WMI_PORT_STA		= 0,$/;"	e	enum:wmi_port_role
WMI_PORT_STATUS_EVENTID	ath6kl/wmi.h	/^	WMI_PORT_STATUS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_POWER_MGMT_CFG_CMDID	wil6210/wmi.h	/^	WMI_POWER_MGMT_CFG_CMDID	= 0x0913,$/;"	e	enum:wmi_command_id
WMI_POWER_SOURCE_BATTERY	wil6210/wmi.h	/^	WMI_POWER_SOURCE_BATTERY	= 0,$/;"	e	enum:wmi_power_source_type
WMI_POWER_SOURCE_OTHER	wil6210/wmi.h	/^	WMI_POWER_SOURCE_OTHER		= 1,$/;"	e	enum:wmi_power_source_type
WMI_PREAUTH_CAPABLE_BSS	ath6kl/wmi.h	/^	WMI_PREAUTH_CAPABLE_BSS = 0x01,$/;"	e	enum:wmi_bss_flags
WMI_PROBE_REQ_REPORT_CMDID	ath6kl/wmi.h	/^	WMI_PROBE_REQ_REPORT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_PROTOCOL_VERSION	ath6kl/wmi.h	33;"	d
WMI_PROX_RANGE_NUM	wil6210/wmi.h	33;"	d
WMI_PSPOLL_EVENTID	ath6kl/wmi.h	/^	WMI_PSPOLL_EVENTID,$/;"	e	enum:wmi_event_id
WMI_PSTREAM_TIMEOUT_EVENTID	ath6kl/wmi.h	/^	WMI_PSTREAM_TIMEOUT_EVENTID,$/;"	e	enum:wmi_event_id
WMI_PXMT_RANGE_CFG_CMDID	wil6210/wmi.h	/^	WMI_PXMT_RANGE_CFG_CMDID	= 0x0042,$/;"	e	enum:wmi_command_id
WMI_PXMT_SNR2_RANGE_CFG_CMDID	wil6210/wmi.h	/^	WMI_PXMT_SNR2_RANGE_CFG_CMDID	= 0x0043,$/;"	e	enum:wmi_command_id
WMI_RATES_MODE_11A	ath6kl/wmi.h	/^	WMI_RATES_MODE_11A = 0,$/;"	e	enum:wmi_mode_phy
WMI_RATES_MODE_11A_HT20	ath6kl/wmi.h	/^	WMI_RATES_MODE_11A_HT20,$/;"	e	enum:wmi_mode_phy
WMI_RATES_MODE_11A_HT40	ath6kl/wmi.h	/^	WMI_RATES_MODE_11A_HT40,$/;"	e	enum:wmi_mode_phy
WMI_RATES_MODE_11B	ath6kl/wmi.h	/^	WMI_RATES_MODE_11B,$/;"	e	enum:wmi_mode_phy
WMI_RATES_MODE_11G	ath6kl/wmi.h	/^	WMI_RATES_MODE_11G,$/;"	e	enum:wmi_mode_phy
WMI_RATES_MODE_11GONLY	ath6kl/wmi.h	/^	WMI_RATES_MODE_11GONLY,$/;"	e	enum:wmi_mode_phy
WMI_RATES_MODE_11G_HT20	ath6kl/wmi.h	/^	WMI_RATES_MODE_11G_HT20,$/;"	e	enum:wmi_mode_phy
WMI_RATES_MODE_11G_HT40	ath6kl/wmi.h	/^	WMI_RATES_MODE_11G_HT40,$/;"	e	enum:wmi_mode_phy
WMI_RATES_MODE_MAX	ath6kl/wmi.h	/^	WMI_RATES_MODE_MAX$/;"	e	enum:wmi_mode_phy
WMI_RCP_ADDBA_REQ_EVENTID	wil6210/wmi.h	/^	WMI_RCP_ADDBA_REQ_EVENTID		= 0x1824,$/;"	e	enum:wmi_event_id
WMI_RCP_ADDBA_RESP_CMDID	wil6210/wmi.h	/^	WMI_RCP_ADDBA_RESP_CMDID	= 0x0825,$/;"	e	enum:wmi_command_id
WMI_RCP_DELBA_CMDID	wil6210/wmi.h	/^	WMI_RCP_DELBA_CMDID		= 0x0826,$/;"	e	enum:wmi_command_id
WMI_RC_RATE_UPDATE_CMDID	ath9k/wmi.h	/^	WMI_RC_RATE_UPDATE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RC_STATE_CHANGE_CMDID	ath9k/wmi.h	/^	WMI_RC_STATE_CHANGE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RD_MEM_RSP_EVENTID	wil6210/wmi.h	/^	WMI_RD_MEM_RSP_EVENTID			= 0x1800,$/;"	e	enum:wmi_event_id
WMI_READY	ath6kl/core.h	/^	WMI_READY,$/;"	e	enum:ath6kl_dev_state
WMI_READY_EVENTID	ath6kl/wmi.h	/^	WMI_READY_EVENTID = 0x1001,$/;"	e	enum:wmi_event_id
WMI_READY_EVENTID	wil6210/wmi.h	/^	WMI_READY_EVENTID			= 0x1001,$/;"	e	enum:wmi_event_id
WMI_READ_MAC_RXQ_CMDID	wil6210/wmi.h	/^	WMI_READ_MAC_RXQ_CMDID		= 0x0830,$/;"	e	enum:wmi_command_id
WMI_READ_MAC_RXQ_EVENTID	wil6210/wmi.h	/^	WMI_READ_MAC_RXQ_EVENTID		= 0x1830,$/;"	e	enum:wmi_event_id
WMI_READ_MAC_TXQ_CMDID	wil6210/wmi.h	/^	WMI_READ_MAC_TXQ_CMDID		= 0x0831,$/;"	e	enum:wmi_command_id
WMI_READ_MAC_TXQ_EVENTID	wil6210/wmi.h	/^	WMI_READ_MAC_TXQ_EVENTID		= 0x1831,$/;"	e	enum:wmi_event_id
WMI_READ_RSSI_CMDID	wil6210/wmi.h	/^	WMI_READ_RSSI_CMDID		= 0x080c,$/;"	e	enum:wmi_command_id
WMI_READ_RSSI_EVENTID	wil6210/wmi.h	/^	WMI_READ_RSSI_EVENTID			= 0x180c,$/;"	e	enum:wmi_event_id
WMI_RECONNECT_CMDID	ath6kl/wmi.h	/^	WMI_RECONNECT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_REGDOMAIN_EVENTID	ath6kl/wmi.h	/^	WMI_REGDOMAIN_EVENTID,$/;"	e	enum:wmi_event_id
WMI_REG_READ_CMDID	ath9k/wmi.h	/^	WMI_REG_READ_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_REG_WRITE_CMDID	ath9k/wmi.h	/^	WMI_REG_WRITE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_REMAIN_ON_CHNL_CMDID	ath6kl/wmi.h	/^	WMI_REMAIN_ON_CHNL_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_REMAIN_ON_CHNL_EVENTID	ath6kl/wmi.h	/^	WMI_REMAIN_ON_CHNL_EVENTID,$/;"	e	enum:wmi_event_id
WMI_REPORT_BTCOEX_CONFIG_EVENTID	ath6kl/wmi.h	/^	WMI_REPORT_BTCOEX_CONFIG_EVENTID,$/;"	e	enum:wmi_event_id
WMI_REPORT_BTCOEX_STATS_EVENTID	ath6kl/wmi.h	/^	WMI_REPORT_BTCOEX_STATS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_REPORT_ROAM_DATA_EVENTID	ath6kl/wmi.h	/^	WMI_REPORT_ROAM_DATA_EVENTID,$/;"	e	enum:wmi_event_id
WMI_REPORT_ROAM_TBL_EVENTID	ath6kl/wmi.h	/^	WMI_REPORT_ROAM_TBL_EVENTID,$/;"	e	enum:wmi_event_id
WMI_REPORT_SLEEP_STATE_EVENTID	ath6kl/wmi.h	/^	WMI_REPORT_SLEEP_STATE_EVENTID,$/;"	e	enum:wmi_event_id
WMI_REPORT_SLEEP_STATUS_IS_AWAKE	ath6kl/wmi.h	/^	WMI_REPORT_SLEEP_STATUS_IS_AWAKE$/;"	e	enum:wmi_report_sleep_status
WMI_REPORT_SLEEP_STATUS_IS_DEEP_SLEEP	ath6kl/wmi.h	/^	WMI_REPORT_SLEEP_STATUS_IS_DEEP_SLEEP = 0,$/;"	e	enum:wmi_report_sleep_status
WMI_REPORT_STATISTICS_EVENTID	ath6kl/wmi.h	/^	WMI_REPORT_STATISTICS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_REPORT_STATISTICS_EVENTID	wil6210/wmi.h	/^	WMI_REPORT_STATISTICS_EVENTID		= 0x100b,$/;"	e	enum:wmi_event_id
WMI_REPORT_WMM_PARAMS_EVENTID	ath6kl/wmi.h	/^	WMI_REPORT_WMM_PARAMS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_RFKILL_GET_MODE_CMD_EVENTID	ath6kl/wmi.h	/^	WMI_RFKILL_GET_MODE_CMD_EVENTID,$/;"	e	enum:wmi_event_id
WMI_RFKILL_STATE_CHANGE_EVENTID	ath6kl/wmi.h	/^	WMI_RFKILL_STATE_CHANGE_EVENTID,$/;"	e	enum:wmi_event_id
WMI_RF_DISABLED_HW	wil6210/wmi.h	/^	WMI_RF_DISABLED_HW		= 1,$/;"	e	enum:wmi_rf_status
WMI_RF_DISABLED_HW_SW	wil6210/wmi.h	/^	WMI_RF_DISABLED_HW_SW		= 3,$/;"	e	enum:wmi_rf_status
WMI_RF_DISABLED_SW	wil6210/wmi.h	/^	WMI_RF_DISABLED_SW		= 2,$/;"	e	enum:wmi_rf_status
WMI_RF_ENABLED	wil6210/wmi.h	/^	WMI_RF_ENABLED			= 0,$/;"	e	enum:wmi_rf_status
WMI_RF_MGMT_CMDID	wil6210/wmi.h	/^	WMI_RF_MGMT_CMDID		= 0x0853,$/;"	e	enum:wmi_command_id
WMI_RF_MGMT_GET_STATUS	wil6210/wmi.h	/^	WMI_RF_MGMT_GET_STATUS	= 2,$/;"	e	enum:wmi_rf_mgmt_type
WMI_RF_MGMT_STATUS_EVENTID	wil6210/wmi.h	/^	WMI_RF_MGMT_STATUS_EVENTID		= 0x1853,$/;"	e	enum:wmi_event_id
WMI_RF_MGMT_W_DISABLE	wil6210/wmi.h	/^	WMI_RF_MGMT_W_DISABLE	= 0,$/;"	e	enum:wmi_rf_mgmt_type
WMI_RF_MGMT_W_ENABLE	wil6210/wmi.h	/^	WMI_RF_MGMT_W_ENABLE	= 1,$/;"	e	enum:wmi_rf_mgmt_type
WMI_RF_RX_TEST_CMDID	wil6210/wmi.h	/^	WMI_RF_RX_TEST_CMDID		= 0x081e,$/;"	e	enum:wmi_command_id
WMI_RF_RX_TEST_DONE_EVENTID	wil6210/wmi.h	/^	WMI_RF_RX_TEST_DONE_EVENTID		= 0x181e,$/;"	e	enum:wmi_event_id
WMI_RSN_IE_CAPB	ath6kl/wmi.h	/^	WMI_RSN_IE_CAPB	= 0x1,$/;"	e	enum:wmi_ie_field_type
WMI_RSSI_THRESHOLD1_ABOVE	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD1_ABOVE = 0,$/;"	e	enum:wmi_rssi_threshold_val
WMI_RSSI_THRESHOLD1_BELOW	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD1_BELOW,$/;"	e	enum:wmi_rssi_threshold_val
WMI_RSSI_THRESHOLD2_ABOVE	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD2_ABOVE,$/;"	e	enum:wmi_rssi_threshold_val
WMI_RSSI_THRESHOLD2_BELOW	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD2_BELOW,$/;"	e	enum:wmi_rssi_threshold_val
WMI_RSSI_THRESHOLD3_ABOVE	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD3_ABOVE,$/;"	e	enum:wmi_rssi_threshold_val
WMI_RSSI_THRESHOLD3_BELOW	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD3_BELOW,$/;"	e	enum:wmi_rssi_threshold_val
WMI_RSSI_THRESHOLD4_ABOVE	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD4_ABOVE,$/;"	e	enum:wmi_rssi_threshold_val
WMI_RSSI_THRESHOLD4_BELOW	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD4_BELOW,$/;"	e	enum:wmi_rssi_threshold_val
WMI_RSSI_THRESHOLD5_ABOVE	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD5_ABOVE,$/;"	e	enum:wmi_rssi_threshold_val
WMI_RSSI_THRESHOLD5_BELOW	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD5_BELOW,$/;"	e	enum:wmi_rssi_threshold_val
WMI_RSSI_THRESHOLD6_ABOVE	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD6_ABOVE,$/;"	e	enum:wmi_rssi_threshold_val
WMI_RSSI_THRESHOLD6_BELOW	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD6_BELOW$/;"	e	enum:wmi_rssi_threshold_val
WMI_RSSI_THRESHOLD_EVENTID	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD_EVENTID,$/;"	e	enum:wmi_event_id
WMI_RSSI_THRESHOLD_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_RSSI_THRESHOLD_PARAMS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RS_MGMT_CMDID	wil6210/wmi.h	/^	WMI_RS_MGMT_CMDID		= 0x0852,$/;"	e	enum:wmi_command_id
WMI_RS_MGMT_DONE_EVENTID	wil6210/wmi.h	/^	WMI_RS_MGMT_DONE_EVENTID		= 0x1852,$/;"	e	enum:wmi_event_id
WMI_RTT_CAPREQ_CMDID	ath6kl/wmi.h	/^	WMI_RTT_CAPREQ_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RTT_MEASREQ_CMDID	ath6kl/wmi.h	/^	WMI_RTT_MEASREQ_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RTT_STATUSREQ_CMDID	ath6kl/wmi.h	/^	WMI_RTT_STATUSREQ_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RX_ACTION_EVENTID	ath6kl/wmi.h	/^	WMI_RX_ACTION_EVENTID,$/;"	e	enum:wmi_event_id
WMI_RX_CHAIN_ADD	wil6210/wmi.h	/^	WMI_RX_CHAIN_ADD			= 0,$/;"	e	enum:wmi_cfg_rx_chain_cmd_action
WMI_RX_CHAIN_DEL	wil6210/wmi.h	/^	WMI_RX_CHAIN_DEL			= 1,$/;"	e	enum:wmi_cfg_rx_chain_cmd_action
WMI_RX_FILTER_COALESCE_FILTER_OP_CMDID	ath6kl/wmi.h	/^	WMI_RX_FILTER_COALESCE_FILTER_OP_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RX_FILTER_SET_FRAME_TEST_LIST_CMDID	ath6kl/wmi.h	/^	WMI_RX_FILTER_SET_FRAME_TEST_LIST_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RX_FRAME_FILTER_CMDID	ath6kl/wmi.h	/^	WMI_RX_FRAME_FILTER_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RX_FRAME_FORMAT_CMDID	ath6kl/wmi.h	/^	WMI_RX_FRAME_FORMAT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RX_HW_REORDER	wil6210/wmi.h	/^	WMI_RX_HW_REORDER = 0,$/;"	e	enum:wmi_cfg_rx_chain_cmd_reorder_type
WMI_RX_MGMT_PACKET_EVENTID	wil6210/wmi.h	/^	WMI_RX_MGMT_PACKET_EVENTID		= 0x1840,$/;"	e	enum:wmi_event_id
WMI_RX_PROBE_REQ_EVENTID	ath6kl/wmi.h	/^	WMI_RX_PROBE_REQ_EVENTID,$/;"	e	enum:wmi_event_id
WMI_RX_STATS_CMDID	ath9k/wmi.h	/^	WMI_RX_STATS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_RX_SW_REORDER	wil6210/wmi.h	/^	WMI_RX_SW_REORDER = 1,$/;"	e	enum:wmi_cfg_rx_chain_cmd_reorder_type
WMI_SCAN_COMPLETE_EVENTID	ath6kl/wmi.h	/^	WMI_SCAN_COMPLETE_EVENTID,	\/* 0x100a *\/$/;"	e	enum:wmi_event_id
WMI_SCAN_COMPLETE_EVENTID	wil6210/wmi.h	/^	WMI_SCAN_COMPLETE_EVENTID		= 0x100a,$/;"	e	enum:wmi_event_id
WMI_SCAN_STATUS_SUCCESS	ath6kl/wmi.h	/^	WMI_SCAN_STATUS_SUCCESS = 0,$/;"	e	enum:wmi_scan_status
WMI_SCH_PRIO_HIGH	wil6210/wmi.h	/^	WMI_SCH_PRIO_HIGH			= 1,$/;"	e	enum:wmi_vring_cfg_schd_params_priority
WMI_SCH_PRIO_REGULAR	wil6210/wmi.h	/^	WMI_SCH_PRIO_REGULAR			= 0,$/;"	e	enum:wmi_vring_cfg_schd_params_priority
WMI_SEARCH_STARTED_EVENTID	wil6210/wmi.h	/^	WMI_SEARCH_STARTED_EVENTID		= 0x1915,$/;"	e	enum:wmi_event_id
WMI_SECURITY_UNIT_TEST_CMDID	wil6210/wmi.h	/^	WMI_SECURITY_UNIT_TEST_CMDID	= 0x0904,$/;"	e	enum:wmi_command_id
WMI_SEND_ACTION_CMDID	ath6kl/wmi.h	/^	WMI_SEND_ACTION_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SEND_ASSOC_RES_CMDID	ath6kl/wmi.h	/^	WMI_SEND_ASSOC_RES_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SEND_ASSOC_RES_CMDID	wil6210/wmi.h	/^	WMI_SEND_ASSOC_RES_CMDID	= 0xf04a,$/;"	e	enum:wmi_command_id
WMI_SEND_MGMT_CMDID	ath6kl/wmi.h	/^	WMI_SEND_MGMT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SEND_PROBE_RESPONSE_CMDID	ath6kl/wmi.h	/^	WMI_SEND_PROBE_RESPONSE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SEND_TONE_CMDID	wil6210/wmi.h	/^	WMI_SEND_TONE_CMDID		= 0x0810,$/;"	e	enum:wmi_command_id
WMI_SERVICE_GROUP	ath6kl/htc.h	/^	WMI_SERVICE_GROUP = 1,$/;"	e	enum:htc_service_grp_ids
WMI_SERVICE_GROUP	ath9k/htc_hst.h	/^	WMI_SERVICE_GROUP = 1,$/;"	e	enum:htc_service_group_ids
WMI_SET_ACCESS_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_SET_ACCESS_PARAMS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_AKMP_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_SET_AKMP_PARAMS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_APPIE_CMDID	ath6kl/wmi.h	/^	WMI_SET_APPIE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_APPIE_CMDID	wil6210/wmi.h	/^	WMI_SET_APPIE_CMDID		= 0x003f,$/;"	e	enum:wmi_command_id
WMI_SET_AP_PS_CMDID	ath6kl/wmi.h	/^	WMI_SET_AP_PS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_ARP_NS_OFFLOAD_CMDID	ath6kl/wmi.h	/^	WMI_SET_ARP_NS_OFFLOAD_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_ASSOC_INFO_CMDID	ath6kl/wmi.h	/^	WMI_SET_ASSOC_INFO_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_ASSOC_REQ_RELAY_CMDID	ath6kl/wmi.h	/^	WMI_SET_ASSOC_REQ_RELAY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_ASSOC_REQ_RELAY_CMDID	wil6210/wmi.h	/^	WMI_SET_ASSOC_REQ_RELAY_CMDID	= 0xf04b,$/;"	e	enum:wmi_command_id
WMI_SET_AUTH_MODE_CMDID	ath6kl/wmi.h	/^	WMI_SET_AUTH_MODE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BEACON_INT_CMDID	ath6kl/wmi.h	/^	WMI_SET_BEACON_INT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BITRATE_CMDID	ath6kl/wmi.h	/^	WMI_SET_BITRATE_CMDID = 0xF000,$/;"	e	enum:wmi_cmd_id
WMI_SET_BLACK_LIST	ath6kl/wmi.h	/^	WMI_SET_BLACK_LIST,$/;"	e	enum:wmi_cmd_id
WMI_SET_BMISS_TIME_CMDID	ath6kl/wmi.h	/^	WMI_SET_BMISS_TIME_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BSS_FILTER_CMDID	ath6kl/wmi.h	/^	WMI_SET_BSS_FILTER_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BSS_FILTER_CMDID	wil6210/wmi.h	/^	WMI_SET_BSS_FILTER_CMDID	= 0x0009,$/;"	e	enum:wmi_command_id
WMI_SET_BTCOEX_A2DP_CONFIG_CMDID	ath6kl/wmi.h	/^	WMI_SET_BTCOEX_A2DP_CONFIG_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BTCOEX_ACLCOEX_CONFIG_CMDID	ath6kl/wmi.h	/^	WMI_SET_BTCOEX_ACLCOEX_CONFIG_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BTCOEX_BTINQUIRY_PAGE_CONFIG_CMDID	ath6kl/wmi.h	/^	WMI_SET_BTCOEX_BTINQUIRY_PAGE_CONFIG_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BTCOEX_BT_OPERATING_STATUS_CMDID	ath6kl/wmi.h	/^	WMI_SET_BTCOEX_BT_OPERATING_STATUS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BTCOEX_COLOCATED_BT_DEV_CMDID	ath6kl/wmi.h	/^	WMI_SET_BTCOEX_COLOCATED_BT_DEV_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BTCOEX_DEBUG_CMDID	ath6kl/wmi.h	/^	WMI_SET_BTCOEX_DEBUG_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BTCOEX_FE_ANT_CMDID	ath6kl/wmi.h	/^	WMI_SET_BTCOEX_FE_ANT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BTCOEX_SCO_CONFIG_CMDID	ath6kl/wmi.h	/^	WMI_SET_BTCOEX_SCO_CONFIG_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BT_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_SET_BT_PARAMS_CMDID,	\/* 60 *\/$/;"	e	enum:wmi_cmd_id
WMI_SET_BT_STATUS_CMDID	ath6kl/wmi.h	/^	WMI_SET_BT_STATUS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BT_WLAN_CONN_PRECEDENCE_CMDID	ath6kl/wmi.h	/^	WMI_SET_BT_WLAN_CONN_PRECEDENCE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_BUNDLE_PARAM_CMDID	ath6kl/wmi.h	/^	WMI_SET_BUNDLE_PARAM_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_CHANNEL_CMDID	ath6kl/wmi.h	/^	WMI_SET_CHANNEL_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_CHANNEL_EVENTID	ath6kl/wmi.h	/^	WMI_SET_CHANNEL_EVENTID,$/;"	e	enum:wmi_event_id
WMI_SET_CHANNEL_EVENTID	wil6210/wmi.h	/^	WMI_SET_CHANNEL_EVENTID			= 0x9000,$/;"	e	enum:wmi_event_id
WMI_SET_CHANNEL_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_SET_CHANNEL_PARAMS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_DFS_ENABLE_CMDID	ath6kl/wmi.h	/^	WMI_SET_DFS_ENABLE_CMDID,	\/* F034 *\/$/;"	e	enum:wmi_cmd_id
WMI_SET_DFS_MAXPULSEDUR_CMDID	ath6kl/wmi.h	/^	WMI_SET_DFS_MAXPULSEDUR_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_DFS_MINRSSITHRESH_CMDID	ath6kl/wmi.h	/^	WMI_SET_DFS_MINRSSITHRESH_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_DISC_TIMEOUT_CMDID	ath6kl/wmi.h	/^	WMI_SET_DISC_TIMEOUT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_DIV_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_SET_DIV_PARAMS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_EXCESS_TX_RETRY_THRES_CMDID	ath6kl/wmi.h	/^	WMI_SET_EXCESS_TX_RETRY_THRES_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_FIXRATES_CMDID	ath6kl/wmi.h	/^	WMI_SET_FIXRATES_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_FRAMERATES_CMDID	ath6kl/wmi.h	/^	WMI_SET_FRAMERATES_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_HOST_BIAS	ath6kl/wmi.h	/^	WMI_SET_HOST_BIAS,$/;"	e	enum:wmi_roam_ctrl
WMI_SET_HOST_SLEEP_MODE_CMDID	ath6kl/wmi.h	/^	WMI_SET_HOST_SLEEP_MODE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_HOST_SLEEP_MODE_CMD_PROCESSED_EVENTID	ath6kl/wmi.h	/^	WMI_SET_HOST_SLEEP_MODE_CMD_PROCESSED_EVENTID = 0x1047,$/;"	e	enum:wmi_event_id
WMI_SET_HT_CAP_CMDID	ath6kl/wmi.h	/^	WMI_SET_HT_CAP_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_HT_OP_CMDID	ath6kl/wmi.h	/^	WMI_SET_HT_OP_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_IBSS_PM_CAPS_CMDID	ath6kl/wmi.h	/^	WMI_SET_IBSS_PM_CAPS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_IE_CMDID	ath6kl/wmi.h	/^	WMI_SET_IE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_IGTK_CMDID	ath6kl/wmi.h	/^	WMI_SET_IGTK_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_IP_CMDID	ath6kl/wmi.h	/^	WMI_SET_IP_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_KEEPALIVE_CMDID	ath6kl/wmi.h	/^	WMI_SET_KEEPALIVE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_KEEP_ALIVE_EXT	ath6kl/wmi.h	/^	WMI_SET_KEEP_ALIVE_EXT,$/;"	e	enum:wmi_cmd_id
WMI_SET_LISTEN_INT_CMDID	ath6kl/wmi.h	/^	WMI_SET_LISTEN_INT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_LISTEN_INT_CMDID	wil6210/wmi.h	/^	WMI_SET_LISTEN_INT_CMDID	= 0x000b,$/;"	e	enum:wmi_command_id
WMI_SET_LPREAMBLE_CMDID	ath6kl/wmi.h	/^	WMI_SET_LPREAMBLE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_LRSSI_SCAN_PARAMS	ath6kl/wmi.h	/^	WMI_SET_LRSSI_SCAN_PARAMS,$/;"	e	enum:wmi_roam_ctrl
WMI_SET_MAC_ADDRESS_CMDID	ath6kl/wmi.h	/^	WMI_SET_MAC_ADDRESS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_MAC_ADDRESS_CMDID	wil6210/wmi.h	/^	WMI_SET_MAC_ADDRESS_CMDID	= 0xf003,$/;"	e	enum:wmi_command_id
WMI_SET_MAX_OFFHOME_DURATION_CMDID	ath6kl/wmi.h	/^	WMI_SET_MAX_OFFHOME_DURATION_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_MAX_SP_LEN_CMDID	ath6kl/wmi.h	/^	WMI_SET_MAX_SP_LEN_CMDID,	\/* 40 *\/$/;"	e	enum:wmi_cmd_id
WMI_SET_MCASTRATE	ath6kl/wmi.h	/^	WMI_SET_MCASTRATE,$/;"	e	enum:wmi_cmd_id
WMI_SET_MCAST_FILTER_CMDID	ath6kl/wmi.h	/^	WMI_SET_MCAST_FILTER_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_MODE_CMDID	ath9k/wmi.h	/^	WMI_SET_MODE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_NETWORK_LIST_OFFLOAD_CMDID	ath6kl/wmi.h	/^	WMI_SET_NETWORK_LIST_OFFLOAD_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_NOA_CMDID	ath6kl/wmi.h	/^	WMI_SET_NOA_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_OPPPS_CMDID	ath6kl/wmi.h	/^	WMI_SET_OPPPS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_OPT_MODE_CMDID	ath6kl/wmi.h	/^	WMI_SET_OPT_MODE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_SET_PARAMS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_PARAMS_REPLY_EVENTID	ath6kl/wmi.h	/^	WMI_SET_PARAMS_REPLY_EVENTID,$/;"	e	enum:wmi_event_id
WMI_SET_PASSPHRASE_CMDID	ath6kl/wmi.h	/^	WMI_SET_PASSPHRASE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_PASSPHRASE_CMDID	wil6210/wmi.h	/^	WMI_SET_PASSPHRASE_CMDID	= 0xf049,$/;"	e	enum:wmi_command_id
WMI_SET_PCP_CHANNEL_CMDID	wil6210/wmi.h	/^	WMI_SET_PCP_CHANNEL_CMDID	= 0x0829,$/;"	e	enum:wmi_command_id
WMI_SET_PMKID_CMDID	ath6kl/wmi.h	/^	WMI_SET_PMKID_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_PMKID_LIST_CMDID	ath6kl/wmi.h	/^	WMI_SET_PMKID_LIST_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_PMK_CMDID	ath6kl/wmi.h	/^	WMI_SET_PMK_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_PMK_CMDID	wil6210/wmi.h	/^	WMI_SET_PMK_CMDID		= 0xf028,$/;"	e	enum:wmi_command_id
WMI_SET_POWERSAVE_TIMERS_POLICY_CMDID	ath6kl/wmi.h	/^	WMI_SET_POWERSAVE_TIMERS_POLICY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_POWER_MODE_CMDID	ath6kl/wmi.h	/^	WMI_SET_POWER_MODE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_POWER_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_SET_POWER_PARAMS_CMDID,	\/* 20 *\/$/;"	e	enum:wmi_cmd_id
WMI_SET_PROBED_SSID_CMDID	ath6kl/wmi.h	/^	WMI_SET_PROBED_SSID_CMDID,	\/* 10 *\/$/;"	e	enum:wmi_cmd_id
WMI_SET_PROBED_SSID_CMDID	wil6210/wmi.h	/^	WMI_SET_PROBED_SSID_CMDID	= 0x000a,$/;"	e	enum:wmi_command_id
WMI_SET_PROBED_SSID_EX_CMDID	ath6kl/wmi.h	/^	WMI_SET_PROBED_SSID_EX_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_PROMISCUOUS_MODE_CMDID	ath6kl/wmi.h	/^	WMI_SET_PROMISCUOUS_MODE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_PROMISCUOUS_MODE_CMDID	wil6210/wmi.h	/^	WMI_SET_PROMISCUOUS_MODE_CMDID	= 0xf041,$/;"	e	enum:wmi_command_id
WMI_SET_QOS_SUPP_CMDID	ath6kl/wmi.h	/^	WMI_SET_QOS_SUPP_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_RATECTRL_PARM_CMDID	ath6kl/wmi.h	/^	WMI_SET_RATECTRL_PARM_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_RATE_POLICY_CMDID	ath6kl/wmi.h	/^	WMI_SET_RATE_POLICY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_REASSOC_MODE_CMDID	ath6kl/wmi.h	/^	WMI_SET_REASSOC_MODE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_RECOVERY_TEST_PARAMETER_CMDID	ath6kl/wmi.h	/^	WMI_SET_RECOVERY_TEST_PARAMETER_CMDID, \/*0xf094*\/$/;"	e	enum:wmi_cmd_id
WMI_SET_REGDOMAIN_CMDID	ath6kl/wmi.h	/^	WMI_SET_REGDOMAIN_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_REQ_DEV_ATTR_CMDID	ath6kl/wmi.h	/^	WMI_SET_REQ_DEV_ATTR_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_RETRY_LIMITS_CMDID	ath6kl/wmi.h	/^	WMI_SET_RETRY_LIMITS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_RFKILL_MODE_CMDID	ath6kl/wmi.h	/^	WMI_SET_RFKILL_MODE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_ROAM_CTRL_CMDID	ath6kl/wmi.h	/^	WMI_SET_ROAM_CTRL_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_ROAM_MODE	ath6kl/wmi.h	/^	WMI_SET_ROAM_MODE,$/;"	e	enum:wmi_roam_ctrl
WMI_SET_RSN_CAP_CMDID	ath6kl/wmi.h	/^	WMI_SET_RSN_CAP_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_RSSI_FILTER_CMDID	ath6kl/wmi.h	/^	WMI_SET_RSSI_FILTER_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_RTS_CMDID	ath6kl/wmi.h	/^	WMI_SET_RTS_CMDID,		\/* 50 *\/$/;"	e	enum:wmi_cmd_id
WMI_SET_SCAN_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_SET_SCAN_PARAMS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_SECTORS_CMDID	wil6210/wmi.h	/^	WMI_SET_SECTORS_CMDID		= 0x0849,$/;"	e	enum:wmi_command_id
WMI_SET_SSID_CMDID	wil6210/wmi.h	/^	WMI_SET_SSID_CMDID		= 0x0827,$/;"	e	enum:wmi_command_id
WMI_SET_TARGET_EVENT_REPORT_CMDID	ath6kl/wmi.h	/^	WMI_SET_TARGET_EVENT_REPORT_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_TBD_TIME_CMDID	ath6kl/wmi.h	/^	WMI_SET_TBD_TIME_CMDID, \/*added for wmiconfig command for TBD *\/$/;"	e	enum:wmi_cmd_id
WMI_SET_THIN_MODE_CMDID	ath6kl/wmi.h	/^	WMI_SET_THIN_MODE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_TKIP_COUNTERMEASURES_CMDID	ath6kl/wmi.h	/^	WMI_SET_TKIP_COUNTERMEASURES_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_TXE_NOTIFY_CMDID	ath6kl/wmi.h	/^	WMI_SET_TXE_NOTIFY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_TX_PWR_CMDID	ath6kl/wmi.h	/^	WMI_SET_TX_PWR_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_TX_SELECT_RATES_CMDID	ath6kl/wmi.h	/^	WMI_SET_TX_SELECT_RATES_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_TX_SGI_PARAM_CMDID	ath6kl/wmi.h	/^	WMI_SET_TX_SGI_PARAM_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_UCODE_IDLE_CMDID	wil6210/wmi.h	/^	WMI_SET_UCODE_IDLE_CMDID	= 0x0813,$/;"	e	enum:wmi_command_id
WMI_SET_VOICE_PKT_SIZE_CMDID	ath6kl/wmi.h	/^	WMI_SET_VOICE_PKT_SIZE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_WHALPARAM_CMDID	ath6kl/wmi.h	/^	WMI_SET_WHALPARAM_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_WMM_CMDID	ath6kl/wmi.h	/^	WMI_SET_WMM_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_WMM_TXOP_CMDID	ath6kl/wmi.h	/^	WMI_SET_WMM_TXOP_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_WORK_MODE_CMDID	wil6210/wmi.h	/^	WMI_SET_WORK_MODE_CMDID		= 0x0815,$/;"	e	enum:wmi_command_id
WMI_SET_WORK_MODE_DONE_EVENTID	wil6210/wmi.h	/^	WMI_SET_WORK_MODE_DONE_EVENTID		= 0x1815,$/;"	e	enum:wmi_event_id
WMI_SET_WOW_MODE_CMDID	ath6kl/wmi.h	/^	WMI_SET_WOW_MODE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_WSC_STATUS_CMDID	ath6kl/wmi.h	/^	WMI_SET_WSC_STATUS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SET_WSC_STATUS_CMDID	wil6210/wmi.h	/^	WMI_SET_WSC_STATUS_CMDID	= 0x0041,$/;"	e	enum:wmi_command_id
WMI_SHORT_SCAN	ath6kl/wmi.h	/^	WMI_SHORT_SCAN = 1,$/;"	e	enum:wmi_scan_type
WMI_SHORT_SCAN	wil6210/wmi.h	/^	WMI_SHORT_SCAN		= 1,$/;"	e	enum:wmi_scan_type
WMI_SILENT_RSSI_CALIB_CMDID	wil6210/wmi.h	/^	WMI_SILENT_RSSI_CALIB_CMDID	= 0x081d,$/;"	e	enum:wmi_command_id
WMI_SILENT_RSSI_CALIB_DONE_EVENTID	wil6210/wmi.h	/^	WMI_SILENT_RSSI_CALIB_DONE_EVENTID	= 0x181d,$/;"	e	enum:wmi_event_id
WMI_SMPS_CONFIG_CMDID	ath6kl/wmi.h	/^	WMI_SMPS_CONFIG_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SMPS_ENABLE_CMDID	ath6kl/wmi.h	/^	WMI_SMPS_ENABLE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SNIFFER_BOTH_PHYS	wil6210/wmi.h	/^	WMI_SNIFFER_BOTH_PHYS			= 2,$/;"	e	enum:wmi_sniffer_cfg_phy_support
WMI_SNIFFER_CP	wil6210/wmi.h	/^	WMI_SNIFFER_CP				= 0,$/;"	e	enum:wmi_sniffer_cfg_phy_support
WMI_SNIFFER_DP	wil6210/wmi.h	/^	WMI_SNIFFER_DP				= 1,$/;"	e	enum:wmi_sniffer_cfg_phy_support
WMI_SNIFFER_OFF	wil6210/wmi.h	/^	WMI_SNIFFER_OFF				= 0,$/;"	e	enum:wmi_sniffer_cfg_mode
WMI_SNIFFER_ON	wil6210/wmi.h	/^	WMI_SNIFFER_ON				= 1,$/;"	e	enum:wmi_sniffer_cfg_mode
WMI_SNIFFER_PHY_INFO_DISABLED	wil6210/wmi.h	/^	WMI_SNIFFER_PHY_INFO_DISABLED		= 0,$/;"	e	enum:wmi_sniffer_cfg_phy_info_mode
WMI_SNIFFER_PHY_INFO_ENABLED	wil6210/wmi.h	/^	WMI_SNIFFER_PHY_INFO_ENABLED		= 1,$/;"	e	enum:wmi_sniffer_cfg_phy_info_mode
WMI_SNR_THRESHOLD1_ABOVE	ath6kl/wmi.h	/^	WMI_SNR_THRESHOLD1_ABOVE = 1,$/;"	e	enum:wmi_snr_threshold_val
WMI_SNR_THRESHOLD1_BELOW	ath6kl/wmi.h	/^	WMI_SNR_THRESHOLD1_BELOW,$/;"	e	enum:wmi_snr_threshold_val
WMI_SNR_THRESHOLD2_ABOVE	ath6kl/wmi.h	/^	WMI_SNR_THRESHOLD2_ABOVE,$/;"	e	enum:wmi_snr_threshold_val
WMI_SNR_THRESHOLD2_BELOW	ath6kl/wmi.h	/^	WMI_SNR_THRESHOLD2_BELOW,$/;"	e	enum:wmi_snr_threshold_val
WMI_SNR_THRESHOLD3_ABOVE	ath6kl/wmi.h	/^	WMI_SNR_THRESHOLD3_ABOVE,$/;"	e	enum:wmi_snr_threshold_val
WMI_SNR_THRESHOLD3_BELOW	ath6kl/wmi.h	/^	WMI_SNR_THRESHOLD3_BELOW,$/;"	e	enum:wmi_snr_threshold_val
WMI_SNR_THRESHOLD4_ABOVE	ath6kl/wmi.h	/^	WMI_SNR_THRESHOLD4_ABOVE,$/;"	e	enum:wmi_snr_threshold_val
WMI_SNR_THRESHOLD4_BELOW	ath6kl/wmi.h	/^	WMI_SNR_THRESHOLD4_BELOW$/;"	e	enum:wmi_snr_threshold_val
WMI_SNR_THRESHOLD_EVENTID	ath6kl/wmi.h	/^	WMI_SNR_THRESHOLD_EVENTID,$/;"	e	enum:wmi_event_id
WMI_SNR_THRESHOLD_PARAMS_CMDID	ath6kl/wmi.h	/^	WMI_SNR_THRESHOLD_PARAMS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_SSID_FLAG_ANY	wil6210/wmi.h	/^	WMI_SSID_FLAG_ANY	= 2,	\/* probes for any ssid *\/$/;"	e	enum:wmi_ssid_flag
WMI_SSID_FLAG_DISABLE	wil6210/wmi.h	/^	WMI_SSID_FLAG_DISABLE	= 0,	\/* disables entry *\/$/;"	e	enum:wmi_ssid_flag
WMI_SSID_FLAG_SPECIFIC	wil6210/wmi.h	/^	WMI_SSID_FLAG_SPECIFIC	= 1,	\/* probes specified ssid *\/$/;"	e	enum:wmi_ssid_flag
WMI_START_LISTEN_CMDID	wil6210/wmi.h	/^	WMI_START_LISTEN_CMDID		= 0x0914,$/;"	e	enum:wmi_command_id
WMI_START_RECV_CMDID	ath9k/wmi.h	/^	WMI_START_RECV_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_START_SCAN_CMDID	ath6kl/wmi.h	/^	WMI_START_SCAN_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_START_SCAN_CMDID	wil6210/wmi.h	/^	WMI_START_SCAN_CMDID		= 0x0007,$/;"	e	enum:wmi_command_id
WMI_START_SEARCH_CMDID	wil6210/wmi.h	/^	WMI_START_SEARCH_CMDID		= 0x0915,$/;"	e	enum:wmi_command_id
WMI_STA_BMISS_ENHANCE_CMDID	ath6kl/wmi.h	/^	WMI_STA_BMISS_ENHANCE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_STOP_RECV_CMDID	ath9k/wmi.h	/^	WMI_STOP_RECV_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_STOP_TX_DMA_CMDID	ath9k/wmi.h	/^	WMI_STOP_TX_DMA_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_STORERECALL_CONFIGURE_CMDID	ath6kl/wmi.h	/^	WMI_STORERECALL_CONFIGURE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_STORERECALL_HOST_READY_CMDID	ath6kl/wmi.h	/^	WMI_STORERECALL_HOST_READY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_STORERECALL_RECALL_CMDID	ath6kl/wmi.h	/^	WMI_STORERECALL_RECALL_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_STORERECALL_STORE_EVENTID	ath6kl/wmi.h	/^	WMI_STORERECALL_STORE_EVENTID,$/;"	e	enum:wmi_event_id
WMI_SWBA_EVENTID	ath9k/wmi.h	/^	WMI_SWBA_EVENTID,$/;"	e	enum:wmi_event_id
WMI_SW_TX_COMPLETE_EVENTID	wil6210/wmi.h	/^	WMI_SW_TX_COMPLETE_EVENTID		= 0x182b,$/;"	e	enum:wmi_event_id
WMI_SW_TX_REQ_CMDID	wil6210/wmi.h	/^	WMI_SW_TX_REQ_CMDID		= 0x082b,$/;"	e	enum:wmi_command_id
WMI_SYNCHRONIZE_CMDID	ath6kl/wmi.h	/^	WMI_SYNCHRONIZE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_TARGET_ERROR_REPORT_BITMASK_CMDID	ath6kl/wmi.h	/^	WMI_TARGET_ERROR_REPORT_BITMASK_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_TARGET_IC_UPDATE_CMDID	ath9k/wmi.h	/^	WMI_TARGET_IC_UPDATE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_TEMP_SENSE_CMDID	wil6210/wmi.h	/^	WMI_TEMP_SENSE_CMDID		= 0x080e,$/;"	e	enum:wmi_command_id
WMI_TEMP_SENSE_DONE_EVENTID	wil6210/wmi.h	/^	WMI_TEMP_SENSE_DONE_EVENTID		= 0x180e,$/;"	e	enum:wmi_event_id
WMI_TEST_CMDID	ath6kl/wmi.h	/^	WMI_TEST_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_TEST_EVENTID	ath6kl/wmi.h	/^	WMI_TEST_EVENTID,$/;"	e	enum:wmi_event_id
WMI_TGT_DETACH_CMDID	ath9k/wmi.h	/^	WMI_TGT_DETACH_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_TGT_RDY_EVENTID	ath9k/wmi.h	/^	WMI_TGT_RDY_EVENTID = 0x1001,$/;"	e	enum:wmi_event_id
WMI_THIN_RESERVED_END	ath6kl/wmi.h	/^	WMI_THIN_RESERVED_END = 0x8fff,$/;"	e	enum:wmi_cmd_id
WMI_THIN_RESERVED_END_EVENTID	ath6kl/wmi.h	/^	WMI_THIN_RESERVED_END_EVENTID = 0x8fff,$/;"	e	enum:wmi_event_id
WMI_THIN_RESERVED_START	ath6kl/wmi.h	/^	WMI_THIN_RESERVED_START = 0x8000,$/;"	e	enum:wmi_cmd_id
WMI_THIN_RESERVED_START_EVENTID	ath6kl/wmi.h	/^	WMI_THIN_RESERVED_START_EVENTID = 0x8000,$/;"	e	enum:wmi_event_id
WMI_TIMEOUT	ath6kl/core.h	252;"	d
WMI_TKIP_MICERR_EVENTID	ath6kl/wmi.h	/^	WMI_TKIP_MICERR_EVENTID,$/;"	e	enum:wmi_event_id
WMI_TXE_NOTIFY_EVENTID	ath6kl/wmi.h	/^	WMI_TXE_NOTIFY_EVENTID,$/;"	e	enum:wmi_event_id
WMI_TXOP_DISABLED	ath6kl/wmi.h	/^	WMI_TXOP_DISABLED = 0,$/;"	e	enum:wmi_txop_cfg
WMI_TXOP_ENABLED	ath6kl/wmi.h	/^	WMI_TXOP_ENABLED$/;"	e	enum:wmi_txop_cfg
WMI_TXSTATUS_EVENTID	ath9k/wmi.h	/^	WMI_TXSTATUS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_TXTO_EVENTID	ath9k/wmi.h	/^	WMI_TXTO_EVENTID,$/;"	e	enum:wmi_event_id
WMI_TX_AGGR_ENABLE_CMDID	ath9k/wmi.h	/^	WMI_TX_AGGR_ENABLE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_TX_COMPLETE_EVENTID	ath6kl/wmi.h	/^	WMI_TX_COMPLETE_EVENTID,$/;"	e	enum:wmi_event_id
WMI_TX_RETRY_ERR_EVENTID	ath6kl/wmi.h	/^	WMI_TX_RETRY_ERR_EVENTID,	\/* 0x1014 *\/$/;"	e	enum:wmi_event_id
WMI_TX_STATS_CMDID	ath9k/wmi.h	/^	WMI_TX_STATS_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_TX_STATUS_EVENTID	ath6kl/wmi.h	/^	WMI_TX_STATUS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_TX_SW_STATUS_FAILED_NO_RESOURCES	wil6210/wmi.h	/^	WMI_TX_SW_STATUS_FAILED_NO_RESOURCES	= 1,$/;"	e	enum:wmi_sw_tx_status
WMI_TX_SW_STATUS_FAILED_TX	wil6210/wmi.h	/^	WMI_TX_SW_STATUS_FAILED_TX		= 2,$/;"	e	enum:wmi_sw_tx_status
WMI_TX_SW_STATUS_SUCCESS	wil6210/wmi.h	/^	WMI_TX_SW_STATUS_SUCCESS		= 0,$/;"	e	enum:wmi_sw_tx_status
WMI_UAPSD_SVC	ath9k/htc_hst.h	155;"	d
WMI_UNIT_TEST_CMDID	wil6210/wmi.h	/^	WMI_UNIT_TEST_CMDID		= 0x0900,$/;"	e	enum:wmi_command_id
WMI_UNIT_TEST_EVENTID	wil6210/wmi.h	/^	WMI_UNIT_TEST_EVENTID			= 0x1900,$/;"	e	enum:wmi_event_id
WMI_UNUSED1	ath6kl/wmi.h	/^	WMI_UNUSED1,$/;"	e	enum:wmi_cmd_id
WMI_UNUSED2	ath6kl/wmi.h	/^	WMI_UNUSED2,$/;"	e	enum:wmi_cmd_id
WMI_VAP_CREATE_CMDID	ath9k/wmi.h	/^	WMI_VAP_CREATE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_VAP_REMOVE_CMDID	ath9k/wmi.h	/^	WMI_VAP_REMOVE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_VOICE_DETECTION_ENABLE_CMDID	ath6kl/wmi.h	/^	WMI_VOICE_DETECTION_ENABLE_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_VOICE_USER_PRIORITY	ath6kl/wmi.h	109;"	d
WMI_VRING_BA_DIS_CMDID	wil6210/wmi.h	/^	WMI_VRING_BA_DIS_CMDID		= 0x0824,$/;"	e	enum:wmi_command_id
WMI_VRING_BA_EN_CMDID	wil6210/wmi.h	/^	WMI_VRING_BA_EN_CMDID		= 0x0823,$/;"	e	enum:wmi_command_id
WMI_VRING_CFG_CMDID	wil6210/wmi.h	/^	WMI_VRING_CFG_CMDID		= 0x0821,$/;"	e	enum:wmi_command_id
WMI_VRING_CFG_DONE_EVENTID	wil6210/wmi.h	/^	WMI_VRING_CFG_DONE_EVENTID		= 0x1821,$/;"	e	enum:wmi_event_id
WMI_VRING_CMD_ADD	wil6210/wmi.h	/^	WMI_VRING_CMD_ADD			= 0,$/;"	e	enum:wmi_vring_cfg_cmd_action
WMI_VRING_CMD_DELETE	wil6210/wmi.h	/^	WMI_VRING_CMD_DELETE			= 2,$/;"	e	enum:wmi_vring_cfg_cmd_action
WMI_VRING_CMD_MODIFY	wil6210/wmi.h	/^	WMI_VRING_CMD_MODIFY			= 1,$/;"	e	enum:wmi_vring_cfg_cmd_action
WMI_VRING_DS_ADDR4	wil6210/wmi.h	/^	WMI_VRING_DS_ADDR4			= 3,$/;"	e	enum:wmi_vring_cfg_ds_cfg
WMI_VRING_DS_AP	wil6210/wmi.h	/^	WMI_VRING_DS_AP				= 2,$/;"	e	enum:wmi_vring_cfg_ds_cfg
WMI_VRING_DS_PBSS	wil6210/wmi.h	/^	WMI_VRING_DS_PBSS			= 0,$/;"	e	enum:wmi_vring_cfg_ds_cfg
WMI_VRING_DS_STATION	wil6210/wmi.h	/^	WMI_VRING_DS_STATION			= 1,$/;"	e	enum:wmi_vring_cfg_ds_cfg
WMI_VRING_ENC_TYPE_802_3	wil6210/wmi.h	/^	WMI_VRING_ENC_TYPE_802_3		= 0,$/;"	e	enum:wmi_vring_cfg_encap_trans_type
WMI_VRING_ENC_TYPE_NATIVE_WIFI	wil6210/wmi.h	/^	WMI_VRING_ENC_TYPE_NATIVE_WIFI		= 1,$/;"	e	enum:wmi_vring_cfg_encap_trans_type
WMI_WAC_CTRL_REQ_CMDID	ath6kl/wmi.h	/^	WMI_WAC_CTRL_REQ_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_WAC_CTRL_REQ_REPLY_EVENTID	ath6kl/wmi.h	/^	WMI_WAC_CTRL_REQ_REPLY_EVENTID,$/;"	e	enum:wmi_event_id
WMI_WAC_REJECT_WPS_EVENTID	ath6kl/wmi.h	/^	WMI_WAC_REJECT_WPS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_WAC_REPORT_BSS_EVENTID	ath6kl/wmi.h	/^	WMI_WAC_REPORT_BSS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_WAC_SCAN_DONE_EVENTID	ath6kl/wmi.h	/^	WMI_WAC_SCAN_DONE_EVENTID,$/;"	e	enum:wmi_event_id
WMI_WAC_SCAN_REPLY_CMDID	ath6kl/wmi.h	/^	WMI_WAC_SCAN_REPLY_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_WAC_START_WPS_EVENTID	ath6kl/wmi.h	/^	WMI_WAC_START_WPS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_WBE_LINKDOWN_EVENTID	wil6210/wmi.h	/^	WMI_WBE_LINKDOWN_EVENTID		= 0x1861,$/;"	e	enum:wmi_event_id
WMI_WBE_REASON_BAD_PHY_LINK	wil6210/wmi.h	/^	WMI_WBE_REASON_BAD_PHY_LINK	= 2,$/;"	e	enum:wmi_wbe_link_down_event_reason
WMI_WBE_REASON_RX_DISASSOC	wil6210/wmi.h	/^	WMI_WBE_REASON_RX_DISASSOC	= 1,$/;"	e	enum:wmi_wbe_link_down_event_reason
WMI_WBE_REASON_USER_REQUEST	wil6210/wmi.h	/^	WMI_WBE_REASON_USER_REQUEST	= 0,$/;"	e	enum:wmi_wbe_link_down_event_reason
WMI_WLAN_VERSION_EVENTID	ath6kl/wmi.h	/^	WMI_WLAN_VERSION_EVENTID,$/;"	e	enum:wmi_event_id
WMI_WOW_EXT_WAKE_EVENTID	ath6kl/wmi.h	/^	WMI_WOW_EXT_WAKE_EVENTID,$/;"	e	enum:wmi_event_id
WMI_WPS_GET_STATUS_EVENTID	ath6kl/wmi.h	/^	WMI_WPS_GET_STATUS_EVENTID,$/;"	e	enum:wmi_event_id
WMI_WPS_PROFILE_EVENTID	ath6kl/wmi.h	/^	WMI_WPS_PROFILE_EVENTID,$/;"	e	enum:wmi_event_id
WMI_WPS_SET_CONFIG_CMDID	ath6kl/wmi.h	/^	WMI_WPS_SET_CONFIG_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_WPS_START_CMDID	ath6kl/wmi.h	/^	WMI_WPS_START_CMDID,$/;"	e	enum:wmi_cmd_id
WMI_WRITE_MAC_RXQ_CMDID	wil6210/wmi.h	/^	WMI_WRITE_MAC_RXQ_CMDID		= 0x0832,$/;"	e	enum:wmi_command_id
WMI_WRITE_MAC_RXQ_EVENTID	wil6210/wmi.h	/^	WMI_WRITE_MAC_RXQ_EVENTID		= 0x1832,$/;"	e	enum:wmi_event_id
WMI_WRITE_MAC_TXQ_CMDID	wil6210/wmi.h	/^	WMI_WRITE_MAC_TXQ_CMDID		= 0x0833,$/;"	e	enum:wmi_command_id
WMI_WRITE_MAC_TXQ_EVENTID	wil6210/wmi.h	/^	WMI_WRITE_MAC_TXQ_EVENTID		= 0x1833,$/;"	e	enum:wmi_event_id
WMI_WRITE_MAC_XQ_FIELD_CMDID	wil6210/wmi.h	/^	WMI_WRITE_MAC_XQ_FIELD_CMDID	= 0x0834,$/;"	e	enum:wmi_command_id
WMI_WRITE_MAC_XQ_FIELD_EVENTID	wil6210/wmi.h	/^	WMI_WRITE_MAC_XQ_FIELD_EVENTID		= 0x1834,$/;"	e	enum:wmi_event_id
WMM_AC_BE	ath6kl/wmi.h	104;"	d
WMM_AC_BK	ath6kl/wmi.h	105;"	d
WMM_AC_VI	ath6kl/wmi.h	106;"	d
WMM_AC_VO	ath6kl/wmi.h	107;"	d
WMM_ENABLED	ath6kl/core.h	/^	WMM_ENABLED,$/;"	e	enum:ath6kl_vif_state
WMM_NUM_AC	ath6kl/htc.h	97;"	d
WMM_NUM_AC	ath6kl/wmi.h	103;"	d
WMM_OUI_TYPE	ath6kl/wmi.h	720;"	d
WMM_PARAM_OUI_SUBTYPE	ath6kl/wmi.h	719;"	d
WMM_TSPEC_IE_LEN	ath6kl/wmi.h	1934;"	d
WOL_MAGIC	carl9170/fwdesc.h	94;"	d
WOR01_WORLD	regd_common.h	/^	WOR01_WORLD = 0x66,$/;"	e	enum:EnumRd
WOR02_WORLD	regd_common.h	/^	WOR02_WORLD = 0x67,$/;"	e	enum:EnumRd
WOR0_WORLD	regd_common.h	/^	WOR0_WORLD = 0x60,$/;"	e	enum:EnumRd
WOR1_WORLD	regd_common.h	/^	WOR1_WORLD = 0x61,$/;"	e	enum:EnumRd
WOR2_WORLD	regd_common.h	/^	WOR2_WORLD = 0x62,$/;"	e	enum:EnumRd
WOR3_WORLD	regd_common.h	/^	WOR3_WORLD = 0x63,$/;"	e	enum:EnumRd
WOR4_WORLD	regd_common.h	/^	WOR4_WORLD = 0x64,$/;"	e	enum:EnumRd
WOR5_ETSIC	regd_common.h	/^	WOR5_ETSIC = 0x65,$/;"	e	enum:EnumRd
WOR9_WORLD	regd_common.h	/^	WOR9_WORLD = 0x69,$/;"	e	enum:EnumRd
WORA_WORLD	regd_common.h	/^	WORA_WORLD = 0x6A,$/;"	e	enum:EnumRd
WORB_WORLD	regd_common.h	/^	WORB_WORLD = 0x6B,$/;"	e	enum:EnumRd
WORC_WORLD	regd_common.h	/^	WORC_WORLD = 0x6C,$/;"	e	enum:EnumRd
WORLD	regd_common.h	/^	WORLD = 0x0199,$/;"	e	enum:EnumRd
WORLDWIDE_ROAMING_FLAG	regd.h	46;"	d
WORLD_SKU_MASK	regd.h	50;"	d
WORLD_SKU_PREFIX	regd.h	51;"	d
WOW_FILTER_OPTION_8021X_4WAYHS	ath6kl/wmi.h	/^	WOW_FILTER_OPTION_8021X_4WAYHS	= BIT(8),$/;"	e	enum:ath6kl_wow_filters
WOW_FILTER_OPTION_EAP_REQ	ath6kl/wmi.h	/^	WOW_FILTER_OPTION_EAP_REQ	= BIT(3),$/;"	e	enum:ath6kl_wow_filters
WOW_FILTER_OPTION_GTK_ERROR	ath6kl/wmi.h	/^	WOW_FILTER_OPTION_GTK_ERROR	= BIT(11),$/;"	e	enum:ath6kl_wow_filters
WOW_FILTER_OPTION_MAGIC_PACKET	ath6kl/wmi.h	/^	WOW_FILTER_OPTION_MAGIC_PACKET  = BIT(2),$/;"	e	enum:ath6kl_wow_filters
WOW_FILTER_OPTION_NLO_DISCVRY	ath6kl/wmi.h	/^	WOW_FILTER_OPTION_NLO_DISCVRY	= BIT(9),$/;"	e	enum:ath6kl_wow_filters
WOW_FILTER_OPTION_NWK_DISASSOC	ath6kl/wmi.h	/^	WOW_FILTER_OPTION_NWK_DISASSOC	= BIT(10),$/;"	e	enum:ath6kl_wow_filters
WOW_FILTER_OPTION_OFFLOAD_ARP	ath6kl/wmi.h	/^	WOW_FILTER_OPTION_OFFLOAD_ARP	= BIT(5),$/;"	e	enum:ath6kl_wow_filters
WOW_FILTER_OPTION_OFFLOAD_GTK	ath6kl/wmi.h	/^	WOW_FILTER_OPTION_OFFLOAD_GTK	= BIT(7),$/;"	e	enum:ath6kl_wow_filters
WOW_FILTER_OPTION_OFFLOAD_NS	ath6kl/wmi.h	/^	WOW_FILTER_OPTION_OFFLOAD_NS	= BIT(6),$/;"	e	enum:ath6kl_wow_filters
WOW_FILTER_OPTION_PATTERNS	ath6kl/wmi.h	/^	WOW_FILTER_OPTION_PATTERNS	= BIT(4),$/;"	e	enum:ath6kl_wow_filters
WOW_FILTER_OPTION_TEST_MODE	ath6kl/wmi.h	/^	WOW_FILTER_OPTION_TEST_MODE	= BIT(15),$/;"	e	enum:ath6kl_wow_filters
WOW_FILTER_SSID	ath6kl/wmi.h	/^	WOW_FILTER_SSID			= BIT(1),$/;"	e	enum:ath6kl_wow_filters
WOW_HOST_REQ_DELAY	ath6kl/core.h	632;"	d
WOW_LIST_ID	ath6kl/core.h	631;"	d
WOW_MAX_FILTERS_PER_LIST	ath6kl/wmi.h	2070;"	d
WOW_PATTERN_SIZE	ath6kl/wmi.h	2071;"	d
WPA2_AUTH	ath6kl/wmi.h	/^	WPA2_AUTH = 0x04,$/;"	e	enum:auth_mode
WPA2_AUTH_CCKM	ath6kl/wmi.h	/^	WPA2_AUTH_CCKM = 0x40,$/;"	e	enum:auth_mode
WPA2_PSK_AUTH	ath6kl/wmi.h	/^	WPA2_PSK_AUTH = 0x10,$/;"	e	enum:auth_mode
WPA_AUTH	ath6kl/wmi.h	/^	WPA_AUTH = 0x02,$/;"	e	enum:auth_mode
WPA_AUTH_CCKM	ath6kl/wmi.h	/^	WPA_AUTH_CCKM = 0x20,$/;"	e	enum:auth_mode
WPA_OUI_TYPE	ath6kl/wmi.h	718;"	d
WPA_PSK_AUTH	ath6kl/wmi.h	/^	WPA_PSK_AUTH = 0x08,$/;"	e	enum:auth_mode
WSC_OUT_TYPE	ath6kl/wmi.h	721;"	d
WSC_REG_ACTIVE	ath6kl/wmi.h	2067;"	d
WSC_REG_INACTIVE	ath6kl/wmi.h	2068;"	d
XPA_LVL_FREQ	ath9k/eeprom_def.c	702;"	d	file:
XPA_LVL_FREQ	ath9k/eeprom_def.c	750;"	d	file:
_2ghz	carl9170/phy.c	/^	u32 reg, _5ghz, _2ghz;$/;"	m	struct:carl9170_rf_initvals	file:
_2ghz_20	carl9170/phy.c	/^	u32 reg, _5ghz_20, _5ghz_40, _2ghz_40, _2ghz_20;$/;"	m	struct:carl9170_phy_init	file:
_2ghz_40	carl9170/phy.c	/^	u32 reg, _5ghz_20, _5ghz_40, _2ghz_40, _2ghz_20;$/;"	m	struct:carl9170_phy_init	file:
_5ghz	carl9170/phy.c	/^	u32 reg, _5ghz, _2ghz;$/;"	m	struct:carl9170_rf_initvals	file:
_5ghz_20	carl9170/phy.c	/^	u32 reg, _5ghz_20, _5ghz_40, _2ghz_40, _2ghz_20;$/;"	m	struct:carl9170_phy_init	file:
_5ghz_40	carl9170/phy.c	/^	u32 reg, _5ghz_20, _5ghz_40, _2ghz_40, _2ghz_20;$/;"	m	struct:carl9170_phy_init	file:
_ATH5K_DEBUG_H	ath5k/debug.h	62;"	d
_ATH5K_H	ath5k/ath5k.h	19;"	d
_ATH6KL_TRACE_H	ath6kl/trace.h	21;"	d
_Compress4	ath9k/ar9003_eeprom.h	/^	_Compress4,$/;"	e	enum:CompressAlgorithm
_Compress5	ath9k/ar9003_eeprom.h	/^	_Compress5,$/;"	e	enum:CompressAlgorithm
_Compress6	ath9k/ar9003_eeprom.h	/^	_Compress6,$/;"	e	enum:CompressAlgorithm
_Compress7	ath9k/ar9003_eeprom.h	/^	_Compress7,$/;"	e	enum:CompressAlgorithm
_CompressBlock	ath9k/ar9003_eeprom.h	/^	_CompressBlock,$/;"	e	enum:CompressAlgorithm
_CompressLzma	ath9k/ar9003_eeprom.h	/^	_CompressLzma,$/;"	e	enum:CompressAlgorithm
_CompressNone	ath9k/ar9003_eeprom.h	/^	_CompressNone = 0,$/;"	e	enum:CompressAlgorithm
_CompressPairs	ath9k/ar9003_eeprom.h	/^	_CompressPairs,$/;"	e	enum:CompressAlgorithm
_DEV_ATH5K_BASE_H	ath5k/base.h	42;"	d
_TX_FLAGS	ath5k/desc.c	174;"	d	file:
_TX_FLAGS	ath5k/desc.c	193;"	d	file:
_TX_FLAGS	ath5k/desc.c	318;"	d	file:
_TX_FLAGS	ath5k/desc.c	330;"	d	file:
_TX_FLAGS_5211	ath5k/desc.c	179;"	d	file:
_TX_FLAGS_5211	ath5k/desc.c	194;"	d	file:
_XTX_TRIES	ath5k/desc.c	408;"	d	file:
_XTX_TRIES	ath5k/desc.c	422;"	d	file:
__AR9170_NUM_TXQ	carl9170/wlan.h	/^	__AR9170_NUM_TXQ,$/;"	e	enum:ar9170_txq
__AR9170_NUM_TX_QUEUES	carl9170/hw.h	/^	__AR9170_NUM_TX_QUEUES = 5$/;"	e	enum:ar9170_tx_queues
__AR9170_USB_NUM_EP	carl9170/hw.h	/^	__AR9170_USB_NUM_EP,$/;"	e	enum:ar9170_usb_ep
__AR9170_USB_NUM_MAX_EP	carl9170/hw.h	/^	__AR9170_USB_NUM_MAX_EP		= 10$/;"	e	enum:ar9170_usb_ep
__AR9170_USB_NUM_MAX_FIFO	carl9170/hw.h	/^	__AR9170_USB_NUM_MAX_FIFO	= 10$/;"	e	enum:ar9170_usb_fifo
__ATH6KL_TM_ATTR_AFTER_LAST	ath6kl/testmode.c	/^	__ATH6KL_TM_ATTR_AFTER_LAST,$/;"	e	enum:ath6kl_tm_attr	file:
__ATH6KL_TM_ATTR_INVALID	ath6kl/testmode.c	/^	__ATH6KL_TM_ATTR_INVALID	= 0,$/;"	e	enum:ath6kl_tm_attr	file:
__CARL9170FW_FEATURE_NUM	carl9170/fwdesc.h	/^	__CARL9170FW_FEATURE_NUM$/;"	e	enum:carl9170fw_feature_list
__CARL9170_ERP_NUM	carl9170/carl9170.h	/^	__CARL9170_ERP_NUM,$/;"	e	enum:carl9170_erp_modes
__CARL9170_H	carl9170/carl9170.h	40;"	d
__CARL9170_NUM_BW	carl9170/phy.c	/^	__CARL9170_NUM_BW,$/;"	e	enum:carl9170_bw	file:
__CARL9170_RR_LAST	carl9170/carl9170.h	/^	__CARL9170_RR_LAST,$/;"	e	enum:carl9170_restart_reasons
__CARL9170_SHARED_EEPROM_H	carl9170/eeprom.h	39;"	d
__CARL9170_SHARED_FWCMD_H	carl9170/fwcmd.h	40;"	d
__CARL9170_SHARED_FWDESC_H	carl9170/fwdesc.h	23;"	d
__CARL9170_SHARED_HW_H	carl9170/hw.h	40;"	d
__CARL9170_SHARED_PHY_H	carl9170/phy.h	22;"	d
__CARL9170_SHARED_VERSION_H	carl9170/version.h	2;"	d
__CARL9170_SHARED_WLAN_H	carl9170/wlan.h	40;"	d
__CMD_H	carl9170/cmd.h	40;"	d
__DEBUGFS_DECLARE_FILE	carl9170/debug.c	167;"	d	file:
__DEBUGFS_DECLARE_RW_FILE	carl9170/debug.c	200;"	d	file:
__DEBUG_H	carl9170/debug.h	39;"	d
__RESET_TYPE_MAX	ath9k/debug.h	/^	__RESET_TYPE_MAX$/;"	e	enum:ath_reset_type
__TRACE_ATH5K_H	ath5k/trace.h	2;"	d
__WIL6210_H__	wil6210/wil6210.h	18;"	d
__WILOCITY_WMI_H__	wil6210/wmi.h	28;"	d
__ath6kl_cfg80211_resume	ath6kl/cfg80211.c	/^static int __ath6kl_cfg80211_resume(struct wiphy *wiphy)$/;"	f	file:
__ath6kl_cfg80211_sscan_stop	ath6kl/cfg80211.c	/^static bool __ath6kl_cfg80211_sscan_stop(struct ath6kl_vif *vif)$/;"	f	file:
__ath6kl_cfg80211_suspend	ath6kl/cfg80211.c	/^static int __ath6kl_cfg80211_suspend(struct wiphy *wiphy,$/;"	f	file:
__ath6kl_init_hw_start	ath6kl/init.c	/^static int __ath6kl_init_hw_start(struct ath6kl *ar)$/;"	f	file:
__ath6kl_init_hw_stop	ath6kl/init.c	/^static int __ath6kl_init_hw_stop(struct ath6kl *ar)$/;"	f	file:
__ath6kl_sdio_write_async	ath6kl/sdio.c	/^static void __ath6kl_sdio_write_async(struct ath6kl_sdio *ar_sdio,$/;"	f	file:
__ath6kl_wmi_send_mgmt_cmd	ath6kl/wmi.c	/^static int __ath6kl_wmi_send_mgmt_cmd(struct wmi *wmi, u8 if_idx, u32 id,$/;"	f	file:
__ath9k_htc_check_tx_aggr	ath9k/htc_drv_txrx.c	/^static inline bool __ath9k_htc_check_tx_aggr(struct ath9k_htc_priv *priv,$/;"	f	file:
__ath9k_htc_remove_monitor_interface	ath9k/htc_drv_main.c	/^static void __ath9k_htc_remove_monitor_interface(struct ath9k_htc_priv *priv)$/;"	f	file:
__ath9k_hw_4k_fill_eeprom	ath9k/eeprom_4k.c	/^static bool __ath9k_hw_4k_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
__ath9k_hw_ar9287_fill_eeprom	ath9k/eeprom_9287.c	/^static bool __ath9k_hw_ar9287_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
__ath9k_hw_def_fill_eeprom	ath9k/eeprom_def.c	/^static bool __ath9k_hw_def_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
__ath9k_hw_init	ath9k/hw.c	/^static int __ath9k_hw_init(struct ath_hw *ah)$/;"	f	file:
__ath9k_hw_usb_4k_fill_eeprom	ath9k/eeprom_4k.c	/^static bool __ath9k_hw_usb_4k_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
__ath9k_hw_usb_ar9287_fill_eeprom	ath9k/eeprom_9287.c	/^static bool __ath9k_hw_usb_ar9287_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
__ath9k_hw_usb_def_fill_eeprom	ath9k/eeprom_def.c	/^static bool __ath9k_hw_usb_def_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
__ath9k_reg_rmw	ath9k/init.c	/^static unsigned int __ath9k_reg_rmw(struct ath_softc *sc, u32 reg_offset,$/;"	f	file:
__ath_cancel_work	ath9k/main.c	/^static void __ath_cancel_work(struct ath_softc *sc)$/;"	f	file:
__ath_regd_init	regd.c	/^static int __ath_regd_init(struct ath_regulatory *reg)$/;"	f	file:
__carl9170_exec_cmd	carl9170/usb.c	/^int __carl9170_exec_cmd(struct ar9170 *ar, struct carl9170_cmd *cmd,$/;"	f
__carl9170_get_queue	carl9170/tx.c	/^static inline unsigned int __carl9170_get_queue(struct ar9170 *ar,$/;"	f	file:
__carl9170_get_tx_sta	carl9170/tx.c	/^static struct ieee80211_sta *__carl9170_get_tx_sta(struct ar9170 *ar,$/;"	f	file:
__carl9170_ratetable	carl9170/main.c	/^struct ieee80211_rate __carl9170_ratetable[] = {$/;"	v	typeref:struct:ieee80211_rate
__carl9170_rx	carl9170/rx.c	/^static void __carl9170_rx(struct ar9170 *ar, u8 *buf, unsigned int len)$/;"	f	file:
__carl9170_set_state	carl9170/carl9170.h	/^static inline void __carl9170_set_state(struct ar9170 *ar,$/;"	f
__carl9170_tx_process_status	carl9170/tx.c	/^static void __carl9170_tx_process_status(struct ar9170 *ar,$/;"	f	file:
__hif_usb_tx	ath9k/hif_usb.c	/^static int __hif_usb_tx(struct hif_device_usb *hif_dev)$/;"	f	file:
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_chunk
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_cmd_connection_attr
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_cmd_create_connection
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_cmd_host_available
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_cmd_ledblink
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_cmd_ledstate
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_cmd_ledsteady
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_cmd_rates
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_cmd_reset
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_cmd_rx_filter
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_cmd_set_associd
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_cmd_txq_attr
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_cmd_txq_setup
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_fwblock
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_rx_desc
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_tx_desc
__packed	ar5523/ar5523_hw.h	/^} __packed;$/;"	v	typeref:struct:ar5523_write_mac
__packed	ath6kl/bmi.h	/^} __packed;$/;"	v	typeref:struct:ath6kl_bmi_target_info
__packed	ath6kl/common.h	/^} __packed;$/;"	v	typeref:struct:ath6kl_llc_snap_hdr
__packed	ath6kl/hif.h	/^} __packed;$/;"	v	typeref:struct:ath6kl_irq_enable_reg
__packed	ath6kl/hif.h	/^} __packed;$/;"	v	typeref:struct:ath6kl_irq_proc_registers
__packed	ath6kl/htc.h	/^} __packed;$/;"	v	typeref:struct:htc_bundle_lkahd_rpt
__packed	ath6kl/htc.h	/^} __packed;$/;"	v	typeref:struct:htc_conn_service_msg
__packed	ath6kl/htc.h	/^} __packed;$/;"	v	typeref:struct:htc_conn_service_resp
__packed	ath6kl/htc.h	/^} __packed;$/;"	v	typeref:struct:htc_credit_report
__packed	ath6kl/htc.h	/^} __packed;$/;"	v	typeref:struct:htc_frame_hdr
__packed	ath6kl/htc.h	/^} __packed;$/;"	v	typeref:struct:htc_lookahead_report
__packed	ath6kl/htc.h	/^} __packed;$/;"	v	typeref:struct:htc_ready_ext_msg
__packed	ath6kl/htc.h	/^} __packed;$/;"	v	typeref:struct:htc_ready_msg
__packed	ath6kl/htc.h	/^} __packed;$/;"	v	typeref:struct:htc_record_hdr
__packed	ath6kl/htc.h	/^} __packed;$/;"	v	typeref:struct:htc_setup_comp_ext_msg
__packed	ath6kl/htc.h	/^} __packed;$/;"	v	typeref:struct:htc_setup_comp_msg
__packed	ath6kl/target.h	/^} __packed;$/;"	v	typeref:struct:ath6kl_dbglog_buf
__packed	ath6kl/target.h	/^} __packed;$/;"	v	typeref:struct:ath6kl_dbglog_hdr
__packed	ath6kl/target.h	/^} __packed;$/;"	v	typeref:struct:host_interest
__packed	ath6kl/usb.c	/^} __packed;$/;"	v	typeref:struct:ath6kl_usb_ctrl_diag_cmd_read
__packed	ath6kl/usb.c	/^} __packed;$/;"	v	typeref:struct:ath6kl_usb_ctrl_diag_cmd_write
__packed	ath6kl/usb.c	/^} __packed;$/;"	v	typeref:struct:ath6kl_usb_ctrl_diag_resp_read
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:arp_stats
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:ath6kl_wmix_dbglog_cfg_module_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:bss_bias
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:bss_bias_info
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:cserv_stats
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:host_app_area
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:low_rssi_scan_params
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:pm_stats
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:roam_ctrl_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:rx_stats
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:set_beacon_int_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:set_dtim_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:tkip_ccmp_stats
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:tx_complete_msg_v1
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:tx_stats
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wlan_net_stats
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wlan_wow_stats
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_add_cipher_key_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_add_krk_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_add_wow_pattern_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_addba_req_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_addba_resp_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_ap_apsd_buffered_traffic_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_ap_hidden_ssid_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_ap_info_v1
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_ap_mode_stat
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_ap_set_apsd_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_ap_set_mlme_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_ap_set_pvb_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_aplist_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_begin_scan_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_bit_rate_reply
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_bss_filter_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_bss_info_hdr2
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_bss_roam_info
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_cac_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_cancel_remain_on_chnl_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_channel_list_reply
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_cmd_error_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_cmd_hdr
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_connect_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_connect_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_create_pstream_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_data_hdr
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_del_wow_pattern_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_delba_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_delete_cipher_key_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_delete_pstream_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_disable_11b_rates_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_disc_timeout_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_disconnect_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_enable_sched_scan_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_fix_rates_reply
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_get_keepalive_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_get_p2p_info
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_listen_int_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_mcast_filter_add_del_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_mcast_filter_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_neighbor_info
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_neighbor_report_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_opt_rx_info_hdr
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_p2p_capabilities
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_p2p_capabilities_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_p2p_hmodel
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_p2p_info_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_p2p_macaddr
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_p2p_probe_response_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_p2p_rx_probe_req_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_peer_node_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_per_sta_stat
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_pmkid
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_pmkid_list_reply
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_power_mode_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_power_params_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_probe_req_report_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_probed_ssid_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_pspoll_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_pstream_timeout_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_ready_event_2
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_reconnect_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_remain_on_chnl_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_remain_on_chnl_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rssi_threshold_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rssi_threshold_params_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rx_action_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rx_frame_format_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rx_meta_v1
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rx_meta_v2
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_scan_complete_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_scan_params_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_send_action_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_send_mgmt_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_appie_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_appie_extended_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_host_sleep_mode_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_htcap_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_ie_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_inact_period_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_ip_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_keepalive_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_lpreamble_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_regdomain_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_rssi_filter_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_rts_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_tx_pwr_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_tx_select_rates32_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_tx_select_rates64_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_wmm_txop_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_wow_mode_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_setpmkid_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_snr_threshold_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_snr_threshold_params_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_sta_bmiss_enhance_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_start_scan_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_sync_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_target_roam_tbl
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_target_roam_time
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_target_stats
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_tkip_micerr_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_tx_complete_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_tx_meta_v1
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_tx_meta_v2
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_tx_pwr_reply
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_tx_status_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_txe_notify_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_txe_notify_event
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmix_cmd_hdr
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmix_hb_challenge_resp_cmd
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:struct:wow_filter
__packed	ath6kl/wmi.h	/^} __packed;$/;"	v	typeref:union:wmi_ap_info
__packed	ath9k/ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9300_BaseExtension_1
__packed	ath9k/ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9300_BaseExtension_2
__packed	ath9k/ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9300_base_eep_hdr
__packed	ath9k/ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9300_cal_data_per_freq_op_loop
__packed	ath9k/ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9300_eeprom
__packed	ath9k/ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9300_modal_eep_header
__packed	ath9k/ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_ctl_data_2g
__packed	ath9k/ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_ctl_data_5g
__packed	ath9k/ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_tgt_pow_ht
__packed	ath9k/ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_tgt_pow_legacy
__packed	ath9k/ar9003_eeprom.h	/^} __packed;$/;"	v	typeref:struct:eepFlags
__packed	ath9k/ath9k.h	/^} __packed;$/;"	v	typeref:struct:ath_ht20_40_fft_packet
__packed	ath9k/ath9k.h	/^} __packed;$/;"	v	typeref:struct:ath_ht20_40_mag_info
__packed	ath9k/ath9k.h	/^} __packed;$/;"	v	typeref:struct:ath_ht20_fft_packet
__packed	ath9k/ath9k.h	/^} __packed;$/;"	v	typeref:struct:ath_ht20_mag_info
__packed	ath9k/ath9k.h	/^} __packed;$/;"	v	typeref:struct:ath_radar_info
__packed	ath9k/ath9k.h	/^} __packed;$/;"	v	typeref:struct:fft_sample_ht20
__packed	ath9k/ath9k.h	/^} __packed;$/;"	v	typeref:struct:fft_sample_tlv
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar5416_eeprom_4k
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar5416_eeprom_def
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9287_eeprom
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:base_eep_ar9287_header
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:base_eep_header
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:base_eep_header_4k
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:calDataPerFreqOpLoop
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_ctl_data
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_ctl_data_4k
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_ctl_data_ar9287
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_ctl_edges
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_data_op_loop_ar9287
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_data_per_freq
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_data_per_freq_4k
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_data_per_freq_ar9287
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_target_power_ht
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:cal_target_power_leg
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:modal_eep_4k_header
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:modal_eep_ar9287_header
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:modal_eep_header
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:struct:spur_chan
__packed	ath9k/eeprom.h	/^} __packed;$/;"	v	typeref:union:cal_data_per_freq_ar9287_u
__packed	ath9k/htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_cap_target
__packed	ath9k/htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_rate
__packed	ath9k/htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_aggr
__packed	ath9k/htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_int_stats
__packed	ath9k/htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_rate_mask
__packed	ath9k/htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_rx_stats
__packed	ath9k/htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_sta
__packed	ath9k/htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_tx_stats
__packed	ath9k/htc.h	/^} __packed;$/;"	v	typeref:struct:ath9k_htc_target_vif
__packed	ath9k/htc.h	/^} __packed;$/;"	v	typeref:struct:tx_beacon_header
__packed	ath9k/htc.h	/^} __packed;$/;"	v	typeref:struct:tx_frame_hdr
__packed	ath9k/htc.h	/^} __packed;$/;"	v	typeref:struct:tx_mgmt_hdr
__packed	ath9k/htc_hst.h	/^} __packed;$/;"	v	typeref:struct:htc_comp_msg
__packed	ath9k/htc_hst.h	/^} __packed;$/;"	v	typeref:struct:htc_config_pipe_msg
__packed	ath9k/htc_hst.h	/^} __packed;$/;"	v	typeref:struct:htc_conn_svc_msg
__packed	ath9k/htc_hst.h	/^} __packed;$/;"	v	typeref:struct:htc_conn_svc_rspmsg
__packed	ath9k/htc_hst.h	/^} __packed;$/;"	v	typeref:struct:htc_frame_hdr
__packed	ath9k/htc_hst.h	/^} __packed;$/;"	v	typeref:struct:htc_ready_msg
__packed	ath9k/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_cmd_hdr
__packed	ath9k/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_event_txrate
__packed	ath9k/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_event_txstatus
__packed	ath9k/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_fw_version
__packed	carl9170/eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_calctl_data
__packed	carl9170/eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_calctl_edges
__packed	carl9170/eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_calibration_data_per_freq
__packed	carl9170/eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_calibration_target_power_ht
__packed	carl9170/eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_calibration_target_power_legacy
__packed	carl9170/eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_eeprom
__packed	carl9170/eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_eeprom_modal
__packed	carl9170/fwcmd.h	/^		} __packed;$/;"	m	union:carl9170_cmd_head::__anon35	typeref:struct:carl9170_cmd_head::__anon35::__anon36
__packed	carl9170/fwcmd.h	/^	} __packed;$/;"	m	struct:carl9170_cmd	typeref:union:carl9170_cmd::__anon37
__packed	carl9170/fwcmd.h	/^	} __packed;$/;"	m	struct:carl9170_cmd_head	typeref:union:carl9170_cmd_head::__anon35
__packed	carl9170/fwcmd.h	/^	} __packed;$/;"	m	struct:carl9170_rsp	typeref:union:carl9170_rsp::__anon39
__packed	carl9170/fwcmd.h	/^	} __packed;$/;"	m	struct:carl9170_tsf_rsp	typeref:union:carl9170_tsf_rsp::__anon38
__packed	carl9170/fwcmd.h	/^	} regs[0] __packed;$/;"	m	struct:carl9170_write_reg	typeref:struct:carl9170_write_reg::__anon34
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:_carl9170_tx_status
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_bcn_ctrl_cmd
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_cmd_head
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_gpio
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_psm
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_reg_list
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_rf_init
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_rf_init_result
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_rx_filter_cmd
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_tally_rsp
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_tsf_rsp
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_tx_status
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_u32_list
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_wol_cmd
__packed	carl9170/fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_write_reg
__packed	carl9170/fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_chk_desc
__packed	carl9170/fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_dbg_desc
__packed	carl9170/fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_desc_head
__packed	carl9170/fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_fix_desc
__packed	carl9170/fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_fix_entry
__packed	carl9170/fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_last_desc
__packed	carl9170/fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_motd_desc
__packed	carl9170/fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_otus_desc
__packed	carl9170/fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_txsq_desc
__packed	carl9170/fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_wol_desc
__packed	carl9170/wlan.h	/^		} __packed;$/;"	m	union:ar9170_rx_phystatus::__anon45	typeref:struct:ar9170_rx_phystatus::__anon45::__anon46
__packed	carl9170/wlan.h	/^		} __packed;$/;"	m	union:ar9170_tx_hw_mac_control::__anon40	typeref:struct:ar9170_tx_hw_mac_control::__anon40::__anon41
__packed	carl9170/wlan.h	/^		} __packed;$/;"	m	union:ar9170_tx_hw_phy_control::__anon42	typeref:struct:ar9170_tx_hw_phy_control::__anon42::__anon43
__packed	carl9170/wlan.h	/^	} __packed;$/;"	m	struct:ar9170_rx_frame	typeref:union:ar9170_rx_frame::__anon47
__packed	carl9170/wlan.h	/^	} __packed;$/;"	m	struct:ar9170_rx_phystatus	typeref:union:ar9170_rx_phystatus::__anon45
__packed	carl9170/wlan.h	/^	} __packed;$/;"	m	struct:ar9170_tx_hw_mac_control	typeref:union:ar9170_tx_hw_mac_control::__anon40
__packed	carl9170/wlan.h	/^	} __packed;$/;"	m	struct:ar9170_tx_hw_phy_control	typeref:union:ar9170_tx_hw_phy_control::__anon42
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:_ar9170_tx_hwdesc
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:_carl9170_tx_superdesc
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_rx_frame
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_rx_frame_head
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_rx_frame_middle
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_rx_frame_single
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_rx_frame_tail
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_rx_head
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_rx_macstatus
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_rx_phystatus
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_tx_frame
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_tx_hw_mac_control
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_tx_hw_phy_control
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_tx_hwdesc
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_tx_rate_info
__packed	carl9170/wlan.h	/^} __packed;$/;"	v	typeref:struct:carl9170_tx_superdesc
__packed	wil6210/txrx.h	/^} __packed;$/;"	v	typeref:struct:vring_rx_desc
__packed	wil6210/txrx.h	/^} __packed;$/;"	v	typeref:struct:vring_rx_dma
__packed	wil6210/txrx.h	/^} __packed;$/;"	v	typeref:struct:vring_rx_mac
__packed	wil6210/txrx.h	/^} __packed;$/;"	v	typeref:struct:vring_tx_desc
__packed	wil6210/txrx.h	/^} __packed;$/;"	v	typeref:struct:vring_tx_dma
__packed	wil6210/txrx.h	/^} __packed;$/;"	v	typeref:struct:vring_tx_mac
__packed	wil6210/txrx.h	/^} __packed;$/;"	v	typeref:union:vring_desc
__packed	wil6210/wil6210.h	/^} __packed;$/;"	v	typeref:struct:RGF_ICR
__packed	wil6210/wil6210.h	/^} __packed;$/;"	v	typeref:struct:wil6210_mbox_ctl
__packed	wil6210/wil6210.h	/^} __packed;$/;"	v	typeref:struct:wil6210_mbox_hdr
__packed	wil6210/wil6210.h	/^} __packed;$/;"	v	typeref:struct:wil6210_mbox_hdr_wmi
__packed	wil6210/wil6210.h	/^} __packed;$/;"	v	typeref:struct:wil6210_mbox_ring
__packed	wil6210/wil6210.h	/^} __packed;$/;"	v	typeref:struct:wil6210_mbox_ring_desc
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_add_cipher_key_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_bcon_ctrl_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_cfg_rx_chain_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_cfg_rx_chain_done_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_connect_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_connect_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_corr_measure_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_corr_measure_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_data_port_open_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_delba_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_delete_cipher_key_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_delete_port_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_disconnect_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_disconnect_sta_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_eapol_rx_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_eapol_tx_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_echo_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_echo_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_fw_ver_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_get_pcp_channel_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_get_ssid_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_get_status_done_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_listen_started_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_mac_addr_resp_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_notify_req_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_notify_req_done_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_p2p_cfg_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_pcp_factor_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_pcp_start_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_pcp_started_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_port_allocate_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_port_allocated_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_port_deleted_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_power_mgmt_cfg_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_probed_ssid_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_pxmt_range_cfg_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_pxmt_snr2_range_cfg_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rcp_addba_req_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rcp_addba_req_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rcp_addba_resp_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rcp_addba_resp_sent_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rcp_delba_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_read_rssi_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_ready_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_reconnect_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rf_mgmt_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rf_mgmt_status_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rf_rx_test_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rx_mgmt_info
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_rx_mgmt_packet_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_scan_complete_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_search_started_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_appie_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_mac_address_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_passphrase_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_pcp_channel_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_pmk_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_set_ssid_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_sniffer_cfg
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_start_scan_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_sw_ring_cfg
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_sw_tx_complete_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_sw_tx_req_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_temp_sense_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_temp_sense_done_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_vring_ba_dis_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_vring_ba_en_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_vring_ba_status_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_vring_cfg
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_vring_cfg_cmd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_vring_cfg_done_event
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_vring_cfg_schd
__packed	wil6210/wmi.h	/^} __packed;$/;"	v	typeref:struct:wmi_wbe_link_down_event
__wil_down	wil6210/main.c	/^static int __wil_down(struct wil6210_priv *wil)$/;"	f	file:
__wil_up	wil6210/main.c	/^static int __wil_up(struct wil6210_priv *wil)$/;"	f	file:
__wmi_event_txstatus	ath9k/wmi.h	/^struct __wmi_event_txstatus {$/;"	s
__wmi_send	wil6210/wmi.c	/^static int __wmi_send(struct wil6210_priv *wil, u16 cmdid, void *buf, u16 len)$/;"	f	file:
_ar9170_tx_hwdesc	carl9170/wlan.h	/^struct _ar9170_tx_hwdesc {$/;"	s
_ath5k_printk	ath5k/base.c	/^void _ath5k_printk(const struct ath5k_hw *ah, const char *level,$/;"	f
_ath_dbg	ath.h	/^void _ath_dbg(struct ath_common *common, enum ATH_DEBUG dbg_mask,$/;"	f
_carl9170_tx_status	carl9170/fwcmd.h	/^struct _carl9170_tx_status {$/;"	s
_carl9170_tx_superdesc	carl9170/wlan.h	/^struct _carl9170_tx_superdesc {$/;"	s
_carl9170_tx_superframe	carl9170/wlan.h	/^struct _carl9170_tx_superframe {$/;"	s
_pad	ath6kl/usb.c	/^	__le32 _pad[1];$/;"	m	struct:ath6kl_usb_ctrl_diag_cmd_write	file:
_tx_status	carl9170/fwcmd.h	/^		struct _carl9170_tx_status	_tx_status[0];$/;"	m	union:carl9170_rsp::__anon39	typeref:struct:carl9170_rsp::__anon39::_carl9170_tx_status
_wil6210_disconnect	wil6210/main.c	/^static void _wil6210_disconnect(struct wil6210_priv *wil, void *bssid)$/;"	f	file:
a2_athchan	ath5k/ath5k.h	/^	u16	a2_athchan;$/;"	m	struct:ath5k_athchan_2ghz
a2_flags	ath5k/ath5k.h	/^	u32	a2_flags;$/;"	m	struct:ath5k_athchan_2ghz
a_aggr	ath9k/debug.h	/^	u32 a_aggr;$/;"	m	struct:ath_tx_stats
a_completed	ath9k/debug.h	/^	u32 a_completed;$/;"	m	struct:ath_tx_stats
a_cpu_to_sle16	ath6kl/wmi.h	/^static inline a_sle16 a_cpu_to_sle16(s16 val)$/;"	f
a_cpu_to_sle32	ath6kl/wmi.h	/^static inline a_sle32 a_cpu_to_sle32(s32 val)$/;"	f
a_queued_hw	ath9k/debug.h	/^	u32 a_queued_hw;$/;"	m	struct:ath_tx_stats
a_queued_sw	ath9k/debug.h	/^	u32 a_queued_sw;$/;"	m	struct:ath_tx_stats
a_retries	ath9k/debug.h	/^	u32 a_retries;$/;"	m	struct:ath_tx_stats
a_sle16	ath6kl/wmi.h	/^typedef __s16 __bitwise a_sle16;$/;"	t
a_sle16_to_cpu	ath6kl/wmi.h	/^static inline s16 a_sle16_to_cpu(a_sle16 val)$/;"	f
a_sle32	ath6kl/wmi.h	/^typedef __s32 __bitwise a_sle32;$/;"	t
a_sle32_to_cpu	ath6kl/wmi.h	/^static inline s32 a_sle32_to_cpu(a_sle32 val)$/;"	f
a_xretries	ath9k/debug.h	/^	u32 a_xretries;$/;"	m	struct:ath_tx_stats
abi_ver	ath6kl/core.h	/^	u32 abi_ver;$/;"	m	struct:ath6kl_version
abi_version	ath6kl/wmi.h	/^	__le32 abi_version;$/;"	m	struct:wmi_ready_event_2
abi_version	wil6210/wmi.h	/^	__le32 abi_version;$/;"	m	struct:wmi_ready_event
ac	ath6kl/wmi.h	/^	u8 ac;$/;"	m	struct:wmi_cac_event
ac	ath9k/ath9k.h	/^	struct ath_atx_ac *ac;$/;"	m	struct:ath_atx_tid	typeref:struct:ath_atx_tid::ath_atx_ac
ac	ath9k/ath9k.h	/^	struct ath_atx_ac ac[IEEE80211_NUM_ACS];$/;"	m	struct:ath_node	typeref:struct:ath_node::ath_atx_ac
ac2ep_map	ath6kl/core.h	/^	enum htc_endpoint_id ac2ep_map[WMM_NUM_AC];$/;"	m	struct:ath6kl	typeref:enum:ath6kl::htc_endpoint_id
ac_stream_active	ath6kl/core.h	/^	bool ac_stream_active[WMM_NUM_AC];$/;"	m	struct:ath6kl
ac_stream_pri_map	ath6kl/core.h	/^	u8 ac_stream_pri_map[WMM_NUM_AC];$/;"	m	struct:ath6kl
ac_tx_count	ath6kl/htc.h	/^	u32 ac_tx_count[WMM_NUM_AC];$/;"	m	struct:htc_target
ack_6mb	ath9k/hw.h	/^	int ack_6mb;$/;"	m	struct:ath9k_ops_config
ack_fail	ath5k/ath5k.h	/^	unsigned int ack_fail;$/;"	m	struct:ath5k_statistics
ack_failures	ath6kl/wmi.h	/^	u8 ack_failures;$/;"	m	struct:tx_complete_msg_v1
ack_rates_high	ath5k/pcu.c	/^static const unsigned int ack_rates_high[] =$/;"	v	file:
ack_status	ath6kl/wmi.h	/^	u8 ack_status;$/;"	m	struct:wmi_tx_status_event
ackrcv_bad	ath9k/ani.h	/^	u32 ackrcv_bad;$/;"	m	struct:ath9k_mib_stats
act_len	ath6kl/htc.h	/^	u32 act_len;$/;"	m	struct:htc_packet
act_len	ath6kl/htc.h	/^	u8 act_len;$/;"	m	struct:htc_service_connect_resp
action	ath6kl/wmi.h	/^	__le32 action;$/;"	m	struct:wmi_ap_mode_stat
action	wil6210/wmi.h	/^	__le32 action;$/;"	m	struct:wmi_cfg_rx_chain_cmd
action	wil6210/wmi.h	/^	__le32 action;$/;"	m	struct:wmi_vring_cfg_cmd
active	ath9k/ath9k.h	/^	bool active;$/;"	m	struct:ath_atx_tid
active	carl9170/carl9170.h	/^		u64 active;	\/* usec *\/$/;"	m	struct:ar9170::__anon49
active	carl9170/carl9170.h	/^	bool active;$/;"	m	struct:carl9170_vif_info
active	carl9170/fwcmd.h	/^	__le32 active;$/;"	m	struct:carl9170_tally_rsp
active_mac	ath5k/base.h	/^	u8		active_mac[ETH_ALEN]; \/* first active MAC *\/$/;"	m	struct:ath5k_vif_iter_data
activity_changed	ath6kl/htc.h	/^	void (*activity_changed)(struct htc_target *target,$/;"	m	struct:ath6kl_htc_ops
adcDesiredSize	ath9k/ar9003_eeprom.h	/^	int8_t adcDesiredSize;$/;"	m	struct:ar9300_modal_eep_header
adcDesiredSize	ath9k/eeprom.h	/^	int8_t adcDesiredSize;$/;"	m	struct:modal_eep_ar9287_header
adcDesiredSize	ath9k/eeprom.h	/^	u8 adcDesiredSize;$/;"	m	struct:modal_eep_4k_header
adcDesiredSize	ath9k/eeprom.h	/^	u8 adcDesiredSize;$/;"	m	struct:modal_eep_header
adcDesiredSize	carl9170/eeprom.h	/^	s8	adcDesiredSize;$/;"	m	struct:ar9170_eeprom_modal
adc_dc_cal_multi_sample	ath9k/ar9002_calib.c	/^static const struct ath9k_percal_data adc_dc_cal_multi_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
adc_dc_cal_single_sample	ath9k/ar9002_calib.c	/^static const struct ath9k_percal_data adc_dc_cal_single_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
adc_gain_cal_multi_sample	ath9k/ar9002_calib.c	/^static const struct ath9k_percal_data adc_gain_cal_multi_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
adc_gain_cal_single_sample	ath9k/ar9002_calib.c	/^static const struct ath9k_percal_data adc_gain_cal_single_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
adcdc_caldata	ath9k/hw.h	/^	struct ath9k_cal_list adcdc_caldata;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_cal_list
adcgain_caldata	ath9k/hw.h	/^	struct ath9k_cal_list adcgain_caldata;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_cal_list
add_pulse	ath9k/dfs_pattern_detector.h	/^	bool (*add_pulse)(struct dfs_pattern_detector *dpd,$/;"	m	struct:dfs_pattern_detector
add_pulse	ath9k/dfs_pri_detector.h	/^	     (*add_pulse)(struct pri_detector *de, struct pulse_event *e);$/;"	m	struct:pri_detector	typeref:struct:pri_detector::add_pulse
add_rxbuf_multiple	ath6kl/htc.h	/^	int (*add_rxbuf_multiple)(struct htc_target *target,$/;"	m	struct:ath6kl_htc_ops
additional_swba_backoff	ath9k/hw.h	/^	int additional_swba_backoff;$/;"	m	struct:ath9k_ops_config
addr	ath5k/debug.c	/^	int addr;$/;"	m	struct:reg	file:
addr	ath6kl/hif.h	/^	u32 addr;$/;"	m	struct:hif_scatter_req
addr	carl9170/fwcmd.h	/^		__le32		addr;$/;"	m	struct:carl9170_write_reg::__anon34
addr	wil6210/wil6210.h	/^	__le32 addr;$/;"	m	struct:wil6210_mbox_ring_desc
addr_high	wil6210/txrx.h	/^	u16 addr_high;$/;"	m	struct:vring_rx_dma
addr_high	wil6210/txrx.h	/^	u16 addr_high;$/;"	m	struct:vring_tx_dma
addr_low	wil6210/txrx.h	/^	u32 addr_low;$/;"	m	struct:vring_rx_dma
addr_low	wil6210/txrx.h	/^	u32 addr_low;$/;"	m	struct:vring_tx_dma
address	ath6kl/hif.h	/^	u32 address;$/;"	m	struct:bus_request
address	ath6kl/usb.c	/^	__le32 address;$/;"	m	struct:ath6kl_usb_ctrl_diag_cmd_read	file:
address	ath6kl/usb.c	/^	__le32 address;$/;"	m	struct:ath6kl_usb_ctrl_diag_cmd_write	file:
address	carl9170/carl9170.h	/^		unsigned int address;$/;"	m	struct:ar9170::__anon48
address	carl9170/fwdesc.h	/^	__le32 address;$/;"	m	struct:carl9170fw_fix_entry
agg	carl9170/carl9170.h	/^	struct carl9170_sta_tid __rcu *agg[IEEE80211_NUM_TIDS];$/;"	m	struct:carl9170_sta_info	typeref:struct:carl9170_sta_info::__rcu
agg_max_wsize	wil6210/wmi.h	/^	u8 agg_max_wsize;$/;"	m	struct:wmi_vring_ba_en_cmd
agg_max_wsize	wil6210/wmi.h	/^	u8 agg_max_wsize;$/;"	m	struct:wmi_vring_cfg
agg_wsize	wil6210/wmi.h	/^	u8 agg_wsize;$/;"	m	struct:wmi_vring_ba_status_event
aggr	ath6kl/core.h	/^	bool aggr;$/;"	m	struct:rxtid
aggr	ath9k/mac.h	/^	enum aggr_type aggr;$/;"	m	struct:ath_tx_info	typeref:enum:ath_tx_info::aggr_type
aggr_cntxt	ath6kl/core.h	/^	struct aggr_info *aggr_cntxt;$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::aggr_info
aggr_conn	ath6kl/core.h	/^	struct aggr_info_conn *aggr_conn;$/;"	m	struct:aggr_info	typeref:struct:aggr_info::aggr_info_conn
aggr_conn	ath6kl/core.h	/^	struct aggr_info_conn *aggr_conn;$/;"	m	struct:ath6kl_sta	typeref:struct:ath6kl_sta::aggr_info_conn
aggr_conn_init	ath6kl/txrx.c	/^void aggr_conn_init(struct ath6kl_vif *vif, struct aggr_info *aggr_info,$/;"	f
aggr_delete_tid_state	ath6kl/txrx.c	/^static void aggr_delete_tid_state(struct aggr_info_conn *aggr_conn, u8 tid)$/;"	f	file:
aggr_deque_frms	ath6kl/txrx.c	/^static void aggr_deque_frms(struct aggr_info_conn *agg_conn, u8 tid,$/;"	f	file:
aggr_enable	ath9k/htc.h	/^	u8 aggr_enable;$/;"	m	struct:ath9k_htc_target_aggr
aggr_get_free_skb	ath6kl/txrx.c	/^static struct sk_buff *aggr_get_free_skb(struct aggr_info *p_aggr)$/;"	f	file:
aggr_info	ath6kl/core.h	/^	struct aggr_info *aggr_info;$/;"	m	struct:aggr_info_conn	typeref:struct:aggr_info_conn::aggr_info
aggr_info	ath6kl/core.h	/^struct aggr_info {$/;"	s
aggr_info_conn	ath6kl/core.h	/^struct aggr_info_conn {$/;"	s
aggr_init	ath6kl/txrx.c	/^struct aggr_info *aggr_init(struct ath6kl_vif *vif)$/;"	f
aggr_len	ath9k/mac.h	/^	u16 aggr_len;$/;"	m	struct:ath_tx_info
aggr_limit	ath9k/mci.h	/^	u16 aggr_limit;$/;"	m	struct:ath_mci_profile
aggr_module_destroy	ath6kl/txrx.c	/^void aggr_module_destroy(struct aggr_info *aggr_info)$/;"	f
aggr_process_recv_frm	ath6kl/txrx.c	/^static bool aggr_process_recv_frm(struct aggr_info_conn *agg_conn, u8 tid,$/;"	f	file:
aggr_recv_addba_req_evt	ath6kl/txrx.c	/^void aggr_recv_addba_req_evt(struct ath6kl_vif *vif, u8 tid_mux, u16 seq_no,$/;"	f
aggr_recv_delba_req_evt	ath6kl/txrx.c	/^void aggr_recv_delba_req_evt(struct ath6kl_vif *vif, u8 tid_mux)$/;"	f
aggr_reset_state	ath6kl/txrx.c	/^void aggr_reset_state(struct aggr_info_conn *aggr_conn)$/;"	f
aggr_slice_amsdu	ath6kl/txrx.c	/^static void aggr_slice_amsdu(struct aggr_info *p_aggr,$/;"	f	file:
aggr_sz	ath6kl/core.h	/^	u8 aggr_sz;$/;"	m	struct:aggr_info_conn
aggr_timeout	ath6kl/txrx.c	/^static void aggr_timeout(unsigned long arg)$/;"	f	file:
aggr_type	ath9k/mac.h	/^enum aggr_type {$/;"	g
ah	ath.h	/^	void *ah;$/;"	m	struct:ath_common
ah	ath5k/ath5k.h	/^	struct ath5k_hw *ah;			\/* driver state *\/$/;"	m	struct:ath5k_led	typeref:struct:ath5k_led::ath5k_hw
ah	ath9k/dfs_pattern_detector.h	/^	struct ath_hw *ah;$/;"	m	struct:dfs_pattern_detector	typeref:struct:dfs_pattern_detector::ath_hw
ah	ath9k/htc.h	/^	struct ath_hw *ah;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ath_hw
ah	ath9k/init.c	/^	struct ath_hw *ah;$/;"	m	struct:ath9k_eeprom_ctx	typeref:struct:ath9k_eeprom_ctx::ath_hw	file:
ah_ack_bitrate_high	ath5k/ath5k.h	/^	bool			ah_ack_bitrate_high;$/;"	m	struct:ath5k_hw
ah_ant_ctl	ath5k/ath5k.h	/^	u32			ah_ant_ctl[AR5K_EEPROM_N_MODES][AR5K_ANT_MAX];$/;"	m	struct:ath5k_hw
ah_ant_mode	ath5k/ath5k.h	/^	u8			ah_ant_mode;$/;"	m	struct:ath5k_hw
ah_beacon_rssi_avg	ath5k/ath5k.h	/^	struct ewma		ah_beacon_rssi_avg;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ewma
ah_bwmode	ath5k/ath5k.h	/^	u8			ah_bwmode;$/;"	m	struct:ath5k_hw
ah_cal_mask	ath5k/ath5k.h	/^	u8			ah_cal_mask;$/;"	m	struct:ath5k_hw
ah_cal_next_ani	ath5k/ath5k.h	/^	unsigned long		ah_cal_next_ani;$/;"	m	struct:ath5k_hw
ah_cal_next_full	ath5k/ath5k.h	/^	unsigned long		ah_cal_next_full;$/;"	m	struct:ath5k_hw
ah_cal_next_short	ath5k/ath5k.h	/^	unsigned long		ah_cal_next_short;$/;"	m	struct:ath5k_hw
ah_capabilities	ath5k/ath5k.h	/^	struct ath5k_capabilities ah_capabilities;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_capabilities
ah_coverage_class	ath5k/ath5k.h	/^	u8			ah_coverage_class;$/;"	m	struct:ath5k_hw
ah_current_channel	ath5k/ath5k.h	/^	struct ieee80211_channel *ah_current_channel;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_channel
ah_def_ant	ath5k/ath5k.h	/^	u8			ah_def_ant;$/;"	m	struct:ath5k_hw
ah_ee_version	ath5k/ath5k.h	1361;"	d
ah_flags	ath9k/hw.h	/^	u32 ah_flags;$/;"	m	struct:ath_hw
ah_gain	ath5k/ath5k.h	/^	struct ath5k_gain	ah_gain;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_gain
ah_imr	ath5k/ath5k.h	/^	enum ath5k_int		ah_imr;$/;"	m	struct:ath5k_hw	typeref:enum:ath5k_hw::ath5k_int
ah_iq_cal_needed	ath5k/ath5k.h	/^	bool			ah_iq_cal_needed;$/;"	m	struct:ath5k_hw
ah_mac_srev	ath5k/ath5k.h	/^	u32			ah_mac_srev;$/;"	m	struct:ath5k_hw
ah_mac_version	ath5k/ath5k.h	/^	u16			ah_mac_version;$/;"	m	struct:ath5k_hw
ah_mibStats	ath9k/ani.h	139;"	d
ah_modes	ath5k/ath5k.h	1360;"	d
ah_nfcal_hist	ath5k/ath5k.h	/^	struct ath5k_nfcal_hist ah_nfcal_hist;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_nfcal_hist
ah_noise_floor	ath5k/ath5k.h	/^	s32			ah_noise_floor;$/;"	m	struct:ath5k_hw
ah_offset	ath5k/ath5k.h	/^	u8			ah_offset[AR5K_MAX_RF_BANKS];$/;"	m	struct:ath5k_hw
ah_phy_revision	ath5k/ath5k.h	/^	u16			ah_phy_revision;$/;"	m	struct:ath5k_hw
ah_proc_rx_desc	ath5k/ath5k.h	/^	int (*ah_proc_rx_desc)(struct ath5k_hw *, struct ath5k_desc *,$/;"	m	struct:ath5k_hw
ah_proc_tx_desc	ath5k/ath5k.h	/^	int (*ah_proc_tx_desc)(struct ath5k_hw *, struct ath5k_desc *,$/;"	m	struct:ath5k_hw
ah_radio	ath5k/ath5k.h	/^	enum ath5k_radio	ah_radio;$/;"	m	struct:ath5k_hw	typeref:enum:ath5k_hw::ath5k_radio
ah_radio_2ghz_revision	ath5k/ath5k.h	/^	u16			ah_radio_2ghz_revision;$/;"	m	struct:ath5k_hw
ah_radio_5ghz_revision	ath5k/ath5k.h	/^	u16			ah_radio_5ghz_revision;$/;"	m	struct:ath5k_hw
ah_retry_long	ath5k/ath5k.h	/^	u8			ah_retry_long;$/;"	m	struct:ath5k_hw
ah_retry_short	ath5k/ath5k.h	/^	u8			ah_retry_short;$/;"	m	struct:ath5k_hw
ah_rf_banks	ath5k/ath5k.h	/^	u32			*ah_rf_banks;$/;"	m	struct:ath5k_hw
ah_rf_banks_size	ath5k/ath5k.h	/^	size_t			ah_rf_banks_size;$/;"	m	struct:ath5k_hw
ah_rf_regs_count	ath5k/ath5k.h	/^	size_t			ah_rf_regs_count;$/;"	m	struct:ath5k_hw
ah_setup_tx_desc	ath5k/ath5k.h	/^	int (*ah_setup_tx_desc)(struct ath5k_hw *, struct ath5k_desc *,$/;"	m	struct:ath5k_hw
ah_short_slot	ath5k/ath5k.h	/^	bool			ah_short_slot;$/;"	m	struct:ath5k_hw
ah_single_chip	ath5k/ath5k.h	/^	bool			ah_single_chip;$/;"	m	struct:ath5k_hw
ah_tx_ant	ath5k/ath5k.h	/^	u8			ah_tx_ant;$/;"	m	struct:ath5k_hw
ah_txpower	ath5k/ath5k.h	/^	} ah_txpower;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::__anon57
ah_txq	ath5k/ath5k.h	/^	struct ath5k_txq_info	ah_txq[AR5K_NUM_TX_QUEUES];$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_txq_info
ah_txq_imr_cbrorn	ath5k/ath5k.h	/^	u32			ah_txq_imr_cbrorn;$/;"	m	struct:ath5k_hw
ah_txq_imr_cbrurn	ath5k/ath5k.h	/^	u32			ah_txq_imr_cbrurn;$/;"	m	struct:ath5k_hw
ah_txq_imr_nofrm	ath5k/ath5k.h	/^	u32			ah_txq_imr_nofrm;$/;"	m	struct:ath5k_hw
ah_txq_imr_qtrig	ath5k/ath5k.h	/^	u32			ah_txq_imr_qtrig;$/;"	m	struct:ath5k_hw
ah_txq_imr_txdesc	ath5k/ath5k.h	/^	u32			ah_txq_imr_txdesc;$/;"	m	struct:ath5k_hw
ah_txq_imr_txeol	ath5k/ath5k.h	/^	u32			ah_txq_imr_txeol;$/;"	m	struct:ath5k_hw
ah_txq_imr_txerr	ath5k/ath5k.h	/^	u32			ah_txq_imr_txerr;$/;"	m	struct:ath5k_hw
ah_txq_imr_txok	ath5k/ath5k.h	/^	u32			ah_txq_imr_txok;$/;"	m	struct:ath5k_hw
ah_txq_imr_txurn	ath5k/ath5k.h	/^	u32			ah_txq_imr_txurn;$/;"	m	struct:ath5k_hw
ah_txq_isr_qcborn	ath5k/ath5k.h	/^	u32			ah_txq_isr_qcborn;$/;"	m	struct:ath5k_hw
ah_txq_isr_qcburn	ath5k/ath5k.h	/^	u32			ah_txq_isr_qcburn;$/;"	m	struct:ath5k_hw
ah_txq_isr_qtrig	ath5k/ath5k.h	/^	u32			ah_txq_isr_qtrig;$/;"	m	struct:ath5k_hw
ah_txq_isr_txok_all	ath5k/ath5k.h	/^	u32			ah_txq_isr_txok_all;$/;"	m	struct:ath5k_hw
ah_txq_isr_txurn	ath5k/ath5k.h	/^	u32			ah_txq_isr_txurn;$/;"	m	struct:ath5k_hw
ah_txq_status	ath5k/ath5k.h	/^	u32			ah_txq_status;$/;"	m	struct:ath5k_hw
ah_use_32khz_clock	ath5k/ath5k.h	/^	u32			ah_use_32khz_clock;$/;"	m	struct:ath5k_hw
ah_version	ath5k/ath5k.h	/^	enum ath5k_version	ah_version;$/;"	m	struct:ath5k_hw	typeref:enum:ath5k_hw::ath5k_version
aid	ath6kl/core.h	/^	u8 aid;$/;"	m	struct:ath6kl_sta
aid	ath6kl/wmi.h	/^			u8 aid;$/;"	m	struct:wmi_connect_event::__anon29::__anon31
aid	ath6kl/wmi.h	/^	__le16 aid;$/;"	m	struct:wmi_ap_apsd_buffered_traffic_cmd
aid	ath6kl/wmi.h	/^	__le16 aid;$/;"	m	struct:wmi_ap_set_pvb_cmd
aid	ath6kl/wmi.h	/^	__le16 aid;$/;"	m	struct:wmi_pspoll_event
aid	ath6kl/wmi.h	/^	__le32 aid;$/;"	m	struct:wmi_per_sta_stat
aifs	ar5523/ar5523_hw.h	/^	__be32	aifs;$/;"	m	struct:ar5523_cmd_txq_attr
allCountries	regd_common.h	/^static struct country_code_to_enum_rd allCountries[] = {$/;"	v	typeref:struct:country_code_to_enum_rd
all_bins	ath9k/ath9k.h	/^	u8 all_bins[3];$/;"	m	struct:ath_ht20_mag_info
alloc_htc_packet_container	ath6kl/htc_pipe.c	/^static struct htc_packet *alloc_htc_packet_container(struct htc_target *target)$/;"	f	file:
allow_txrx_time	ath6kl/wmi.h	/^	__le32 allow_txrx_time;$/;"	m	struct:wmi_target_roam_time
alpha2	ath.h	/^	char alpha2[2];$/;"	m	struct:ath_regulatory
alt_gaintb	ath9k/hw.h	/^	u8 alt_gaintb;$/;"	m	struct:ath_hw_antcomb_conf
alt_good	ath9k/ath9k.h	/^	bool alt_good;$/;"	m	struct:ath_ant_comb
alt_lna_conf	ath9k/hw.h	/^	u8 alt_lna_conf;$/;"	m	struct:ath_hw_antcomb_conf
alt_recv_cnt	ath9k/ath9k.h	/^	int alt_recv_cnt;$/;"	m	struct:ath_ant_comb
alt_total_rssi	ath9k/ath9k.h	/^	int alt_total_rssi;$/;"	m	struct:ath_ant_comb
ampdu	carl9170/wlan.h	/^			u8 ampdu:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon40::__anon41
ampdu	carl9170/wlan.h	/^	u8 ampdu:1;$/;"	m	struct:ar9170_tx_rate_info
ampdu_ack_len	carl9170/carl9170.h	/^	u8 ampdu_ack_len;$/;"	m	struct:carl9170_ba_stats
ampdu_commit_density	carl9170/wlan.h	/^	u8 ampdu_commit_density:1;$/;"	m	struct:carl9170_tx_superdesc
ampdu_commit_factor	carl9170/wlan.h	/^	u8 ampdu_commit_factor:1;$/;"	m	struct:carl9170_tx_superdesc
ampdu_density	carl9170/wlan.h	/^	u8 ampdu_density:3;$/;"	m	struct:carl9170_tx_superdesc
ampdu_factor	ath6kl/core.h	/^	u8 ampdu_factor;$/;"	m	struct:ath6kl_htcap
ampdu_factor	carl9170/wlan.h	/^	u8 ampdu_factor:2;$/;"	m	struct:carl9170_tx_superdesc
ampdu_len	carl9170/carl9170.h	/^	u8 ampdu_len;$/;"	m	struct:carl9170_ba_stats
ampdu_limit	ath9k/htc.h	/^	__be32 ampdu_limit;$/;"	m	struct:ath9k_htc_cap_target
ampdu_max_len	carl9170/carl9170.h	/^	unsigned int ampdu_max_len;$/;"	m	struct:carl9170_sta_info
ampdu_ref	ath9k/ath9k.h	/^	u32 ampdu_ref;$/;"	m	struct:ath_rx
ampdu_ref	carl9170/carl9170.h	/^	u32 ampdu_ref;$/;"	m	struct:ar9170
ampdu_settings	carl9170/wlan.h	/^	u8 ampdu_settings;$/;"	m	struct:_carl9170_tx_superdesc
ampdu_subframes	ath9k/htc.h	/^	u8 ampdu_subframes;$/;"	m	struct:ath9k_htc_cap_target
ampdu_unused_bit	carl9170/wlan.h	/^	u8 ampdu_unused_bit:1;$/;"	m	struct:carl9170_tx_superdesc
ampdu_work	carl9170/carl9170.h	/^	struct work_struct ampdu_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::work_struct
amsdu_rx_buffer_queue	ath6kl/core.h	/^	struct list_head amsdu_rx_buffer_queue;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::list_head
amsdu_sz	ath6kl/wmi.h	/^	__le16 amsdu_sz;$/;"	m	struct:wmi_addba_resp_event
an	ath9k/ath9k.h	/^	struct ath_node *an;$/;"	m	struct:ath_atx_tid	typeref:struct:ath_atx_tid::ath_node
an	ath9k/ath9k.h	/^	struct ath_node *an;$/;"	m	struct:ath_tx_control	typeref:struct:ath_tx_control::ath_node
analog2GhzRev	ath9k/hw.h	/^	u16 analog2GhzRev;$/;"	m	struct:ath9k_hw_version
analog5GhzRev	ath9k/hw.h	/^	u16 analog5GhzRev;$/;"	m	struct:ath9k_hw_version
analogBank6Data	ath9k/hw.h	/^	u32 *analogBank6Data;$/;"	m	struct:ath_hw
analog_shiftreg	ath9k/hw.h	/^	u8 analog_shiftreg;$/;"	m	struct:ath9k_ops_config
ani	ath.h	/^	struct ath_ani ani;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_ani
ani	ath9k/hw.h	/^	struct ar5416AniState ani;$/;"	m	struct:ath9k_channel	typeref:struct:ath9k_channel::ar5416AniState
ani_cache_ini_regs	ath9k/hw.h	/^	void (*ani_cache_ini_regs)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
ani_cck_level_entry	ath9k/ani.c	/^struct ani_cck_level_entry {$/;"	s	file:
ani_control	ath9k/hw.h	/^	bool (*ani_control)(struct ath_hw *ah, enum ath9k_ani_cmd cmd,$/;"	m	struct:ath_hw_private_ops
ani_function	ath9k/hw.h	/^	enum ath9k_ani_cmd ani_function;$/;"	m	struct:ath_hw	typeref:enum:ath_hw::ath9k_ani_cmd
ani_mode	ath5k/ani.h	/^	enum ath5k_ani_mode	ani_mode;$/;"	m	struct:ath5k_ani_state	typeref:enum:ath5k_ani_state::ath5k_ani_mode
ani_ofdm_level_entry	ath9k/ani.c	/^struct ani_ofdm_level_entry {$/;"	s	file:
ani_poll_interval	ath9k/hw.h	/^	u16 ani_poll_interval; \/* ANI poll interval in ms *\/$/;"	m	struct:ath9k_ops_config
ani_skip_count	ath9k/hw.h	/^	u32 ani_skip_count;$/;"	m	struct:ath_hw
ani_state	ath5k/ath5k.h	/^	struct ath5k_ani_state	ani_state;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_ani_state
ani_tasklet	ath5k/ath5k.h	/^	struct tasklet_struct	ani_tasklet;	\/* ANI calibration *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::tasklet_struct
ani_work	ath9k/htc.h	/^	struct delayed_work ani_work;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::delayed_work
aniperiod	ath9k/hw.h	/^	u32 aniperiod;$/;"	m	struct:ath_hw
antCtrlChain	ath9k/ar9003_eeprom.h	/^	__le16 antCtrlChain[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_modal_eep_header
antCtrlChain	ath9k/eeprom.h	/^	u32 antCtrlChain[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
antCtrlChain	ath9k/eeprom.h	/^	u32 antCtrlChain[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
antCtrlChain	ath9k/eeprom.h	/^	u32 antCtrlChain[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
antCtrlChain	carl9170/eeprom.h	/^	__le32	antCtrlChain[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
antCtrlCommon	ath9k/ar9003_eeprom.h	/^	__le32 antCtrlCommon;$/;"	m	struct:ar9300_modal_eep_header
antCtrlCommon	ath9k/eeprom.h	/^	u32 antCtrlCommon;$/;"	m	struct:modal_eep_4k_header
antCtrlCommon	ath9k/eeprom.h	/^	u32 antCtrlCommon;$/;"	m	struct:modal_eep_ar9287_header
antCtrlCommon	ath9k/eeprom.h	/^	u32 antCtrlCommon;$/;"	m	struct:modal_eep_header
antCtrlCommon	carl9170/eeprom.h	/^	__le32	antCtrlCommon;$/;"	m	struct:ar9170_eeprom_modal
antCtrlCommon2	ath9k/ar9003_eeprom.h	/^	__le32 antCtrlCommon2;$/;"	m	struct:ar9300_modal_eep_header
ant_comb	ath9k/ath9k.h	/^	struct ath_ant_comb ant_comb;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_ant_comb
ant_div_control	ath9k/ar9003_eeprom.h	/^	u8 ant_div_control;$/;"	m	struct:ar9300_BaseExtension_1
ant_rx	ath9k/ath9k.h	/^	u8 ant_tx, ant_rx;$/;"	m	struct:ath_softc
ant_tx	ath9k/ath9k.h	/^	u8 ant_tx, ant_rx;$/;"	m	struct:ath_softc
antctrl_shared_chain_lnadiv	ath9k/hw.h	/^	void (*antctrl_shared_chain_lnadiv)(struct ath_hw *hw, bool enable);$/;"	m	struct:ath_hw_ops
antdiv_comb_conf_get	ath9k/hw.h	/^	void (*antdiv_comb_conf_get)(struct ath_hw *ah,$/;"	m	struct:ath_hw_ops
antdiv_comb_conf_set	ath9k/hw.h	/^	void (*antdiv_comb_conf_set)(struct ath_hw *ah,$/;"	m	struct:ath_hw_ops
antdiv_ctl1	ath9k/eeprom.h	/^	u8 antdiv_ctl1:4, ob_4:4;$/;"	m	struct:modal_eep_4k_header
antdiv_ctl1	ath9k/eeprom.h	/^	u8 ob_4:4, antdiv_ctl1:4;$/;"	m	struct:modal_eep_4k_header
antdiv_ctl2	ath9k/eeprom.h	/^	u8 antdiv_ctl2:4, db1_4:4;$/;"	m	struct:modal_eep_4k_header
antdiv_ctl2	ath9k/eeprom.h	/^	u8 db1_4:4, antdiv_ctl2:4;$/;"	m	struct:modal_eep_4k_header
antenna	ar5523/ar5523_hw.h	/^	__be32	antenna;$/;"	m	struct:ar5523_rx_desc
antenna	ath9k/debug.h	/^		u8 antenna;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon8
antennaGain	ath9k/ar9003_eeprom.h	/^	int8_t antennaGain;$/;"	m	struct:ar9300_modal_eep_header
antennaGainCh	ath9k/eeprom.h	/^	int8_t antennaGainCh[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
antennaGainCh	ath9k/eeprom.h	/^	u8 antennaGainCh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
antennaGainCh	ath9k/eeprom.h	/^	u8 antennaGainCh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
antennaGainCh	carl9170/eeprom.h	/^	s8	antennaGainCh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
antenna_diversity	ath.h	/^	bool antenna_diversity;$/;"	m	struct:ath_common
antenna_rx	ath5k/ath5k.h	/^	unsigned int antenna_rx[5];	\/* frames count per antenna RX *\/$/;"	m	struct:ath5k_statistics
antenna_tx	ath5k/ath5k.h	/^	unsigned int antenna_tx[5];	\/* frames count per antenna TX *\/$/;"	m	struct:ath5k_statistics
any_assoc	ath5k/base.h	/^	bool		any_assoc;$/;"	m	struct:ath5k_vif_iter_data
ap_bss	ath6kl/wmi.h	/^		} ap_bss;$/;"	m	union:wmi_connect_event::__anon29	typeref:struct:wmi_connect_event::__anon29::__anon32
ap_country_code	ath6kl/core.h	/^	u8 ap_country_code[3];$/;"	m	struct:ath6kl
ap_disconnect_reason	ath6kl/wmi.h	/^enum ap_disconnect_reason {$/;"	g
ap_info_v1	ath6kl/wmi.h	/^	struct wmi_ap_info_v1 ap_info_v1;$/;"	m	union:wmi_ap_info	typeref:struct:wmi_ap_info::wmi_ap_info_v1
ap_list	ath6kl/wmi.h	/^	union wmi_ap_info ap_list[1];$/;"	m	struct:wmi_aplist_event	typeref:union:wmi_aplist_event::wmi_ap_info
ap_list_ver	ath6kl/wmi.h	/^	u8 ap_list_ver;$/;"	m	struct:wmi_aplist_event
ap_mode_bkey	ath6kl/core.h	/^	struct ath6kl_req_key ap_mode_bkey;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::ath6kl_req_key
ap_sta	ath6kl/wmi.h	/^		} ap_sta;$/;"	m	union:wmi_connect_event::__anon29	typeref:struct:wmi_connect_event::__anon29::__anon31
ap_stats	ath6kl/core.h	/^	struct wmi_ap_mode_stat ap_stats;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::wmi_ap_mode_stat
apb_timeout	ath9k/debug.h	/^	u32 apb_timeout;$/;"	m	struct:ath_interrupt_stats
api_ver	carl9170/fwdesc.h	/^	u8 api_ver;$/;"	m	struct:carl9170fw_otus_desc
api_version	carl9170/carl9170.h	/^		unsigned int api_version;$/;"	m	struct:ar9170::__anon48
aplist_ver	ath6kl/wmi.h	/^enum aplist_ver {$/;"	g
app_load_addr	ath6kl/core.h	/^		u32 app_load_addr;$/;"	m	struct:ath6kl::ath6kl_hw
app_start_override_addr	ath6kl/core.h	/^		u32 app_start_override_addr;$/;"	m	struct:ath6kl::ath6kl_hw
apsd_info	ath6kl/core.h	/^	u8 apsd_info;$/;"	m	struct:ath6kl_sta
apsd_info	ath6kl/wmi.h	/^			u8 apsd_info;$/;"	m	struct:wmi_connect_event::__anon29::__anon31
apsdq	ath6kl/core.h	/^	struct sk_buff_head apsdq;$/;"	m	struct:ath6kl_sta	typeref:struct:ath6kl_sta::sk_buff_head
ar	ar5523/ar5523.h	/^	struct ar5523		*ar;$/;"	m	struct:ar5523_rx_data	typeref:struct:ar5523_rx_data::ar5523
ar	ar5523/ar5523.h	/^	struct ar5523		*ar;$/;"	m	struct:ar5523_tx_cmd	typeref:struct:ar5523_tx_cmd::ar5523
ar	ar5523/ar5523.h	/^	struct ar5523		*ar;$/;"	m	struct:ar5523_tx_data	typeref:struct:ar5523_tx_data::ar5523
ar	ath6kl/core.h	/^	struct ath6kl *ar;$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::ath6kl
ar	ath6kl/hif.h	/^	struct ath6kl *ar;$/;"	m	struct:ath6kl_device	typeref:struct:ath6kl_device::ath6kl
ar	ath6kl/sdio.c	/^	struct ath6kl *ar;$/;"	m	struct:ath6kl_sdio	typeref:struct:ath6kl_sdio::ath6kl	file:
ar	ath6kl/usb.c	/^	struct ath6kl *ar;$/;"	m	struct:ath6kl_urb_context	typeref:struct:ath6kl_urb_context::ath6kl	file:
ar	ath6kl/usb.c	/^	struct ath6kl *ar;$/;"	m	struct:ath6kl_usb	typeref:struct:ath6kl_usb::ath6kl	file:
ar	carl9170/carl9170.h	/^	struct ar9170 *ar;$/;"	m	struct:carl9170_led	typeref:struct:carl9170_led::ar9170
ar	carl9170/carl9170.h	/^	struct ar9170 *ar;$/;"	m	struct:carl9170_tx_info	typeref:struct:carl9170_tx_info::ar9170
ar5008_hw_ani_cache_ini_regs	ath9k/ar5008_phy.c	/^static void ar5008_hw_ani_cache_ini_regs(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_ani_control_new	ath9k/ar5008_phy.c	/^static bool ar5008_hw_ani_control_new(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_attach_phy_ops	ath9k/ar5008_phy.c	/^int ar5008_hw_attach_phy_ops(struct ath_hw *ah)$/;"	f
ar5008_hw_compute_pll_control	ath9k/ar5008_phy.c	/^static u32 ar5008_hw_compute_pll_control(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_do_getnf	ath9k/ar5008_phy.c	/^static void ar5008_hw_do_getnf(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_force_bias	ath9k/ar5008_phy.c	/^static void ar5008_hw_force_bias(struct ath_hw *ah, u16 synth_freq)$/;"	f	file:
ar5008_hw_init_bb	ath9k/ar5008_phy.c	/^static void ar5008_hw_init_bb(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_init_chain_masks	ath9k/ar5008_phy.c	/^static void ar5008_hw_init_chain_masks(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_mark_phy_inactive	ath9k/ar5008_phy.c	/^static void ar5008_hw_mark_phy_inactive(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_override_ini	ath9k/ar5008_phy.c	/^static void ar5008_hw_override_ini(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_phy_modify_rx_buffer	ath9k/ar5008_phy.c	/^static void ar5008_hw_phy_modify_rx_buffer(u32 *rfBuf, u32 reg32,$/;"	f	file:
ar5008_hw_process_ini	ath9k/ar5008_phy.c	/^static int ar5008_hw_process_ini(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_rf_alloc_ext_banks	ath9k/ar5008_phy.c	/^static int ar5008_hw_rf_alloc_ext_banks(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_rfbus_done	ath9k/ar5008_phy.c	/^static void ar5008_hw_rfbus_done(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_rfbus_req	ath9k/ar5008_phy.c	/^static bool ar5008_hw_rfbus_req(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_set_channel	ath9k/ar5008_phy.c	/^static int ar5008_hw_set_channel(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar5008_hw_set_channel_regs	ath9k/ar5008_phy.c	/^static void ar5008_hw_set_channel_regs(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_set_delta_slope	ath9k/ar5008_phy.c	/^static void ar5008_hw_set_delta_slope(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_set_nf_limits	ath9k/ar5008_phy.c	/^static void ar5008_hw_set_nf_limits(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_set_radar_conf	ath9k/ar5008_phy.c	/^static void ar5008_hw_set_radar_conf(struct ath_hw *ah)$/;"	f	file:
ar5008_hw_set_radar_params	ath9k/ar5008_phy.c	/^static void ar5008_hw_set_radar_params(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_set_rf_regs	ath9k/ar5008_phy.c	/^static bool ar5008_hw_set_rf_regs(struct ath_hw *ah,$/;"	f	file:
ar5008_hw_set_rfmode	ath9k/ar5008_phy.c	/^static void ar5008_hw_set_rfmode(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar5008_hw_spur_mitigate	ath9k/ar5008_phy.c	/^static void ar5008_hw_spur_mitigate(struct ath_hw *ah,$/;"	f	file:
ar5008_restore_chainmask	ath9k/ar5008_phy.c	/^static void ar5008_restore_chainmask(struct ath_hw *ah)$/;"	f	file:
ar5008_write_bank6	ath9k/ar5008_phy.c	/^static void ar5008_write_bank6(struct ath_hw *ah, unsigned int *writecnt)$/;"	f	file:
ar5210_ini	ath5k/initvals.c	/^static const struct ath5k_ini ar5210_ini[] = {$/;"	v	typeref:struct:ath5k_ini	file:
ar5211_ini	ath5k/initvals.c	/^static const struct ath5k_ini ar5211_ini[] = {$/;"	v	typeref:struct:ath5k_ini	file:
ar5211_ini_mode	ath5k/initvals.c	/^static const struct ath5k_ini_mode ar5211_ini_mode[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
ar5212_ini_common_start	ath5k/initvals.c	/^static const struct ath5k_ini ar5212_ini_common_start[] = {$/;"	v	typeref:struct:ath5k_ini	file:
ar5212_ini_mode_start	ath5k/initvals.c	/^static const struct ath5k_ini_mode ar5212_ini_mode_start[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
ar5416Addac	ath9k/ar5008_initvals.h	/^static const u32 ar5416Addac[][2] = {$/;"	v
ar5416Addac_9100	ath9k/ar9001_initvals.h	/^static const u32 ar5416Addac_9100[][2] = {$/;"	v
ar5416Addac_9160	ath9k/ar9001_initvals.h	/^static const u32 ar5416Addac_9160[][2] = {$/;"	v
ar5416Addac_9160_1_1	ath9k/ar9001_initvals.h	/^static const u32 ar5416Addac_9160_1_1[][2] = {$/;"	v
ar5416AniState	ath9k/ani.h	/^struct ar5416AniState {$/;"	s
ar5416BB_RfGain	ath9k/ar5008_initvals.h	/^static const u32 ar5416BB_RfGain[][3] = {$/;"	v
ar5416Bank0	ath9k/ar5008_initvals.h	/^static const u32 ar5416Bank0[][2] = {$/;"	v
ar5416Bank1	ath9k/ar5008_initvals.h	/^static const u32 ar5416Bank1[][2] = {$/;"	v
ar5416Bank2	ath9k/ar5008_initvals.h	/^static const u32 ar5416Bank2[][2] = {$/;"	v
ar5416Bank3	ath9k/ar5008_initvals.h	/^static const u32 ar5416Bank3[][3] = {$/;"	v
ar5416Bank6	ath9k/ar5008_initvals.h	/^static const u32 ar5416Bank6[][3] = {$/;"	v
ar5416Bank6TPC	ath9k/ar5008_initvals.h	/^static const u32 ar5416Bank6TPC[][3] = {$/;"	v
ar5416Bank6TPC_9100	ath9k/ar9001_initvals.h	/^static const u32 ar5416Bank6TPC_9100[][3] = {$/;"	v
ar5416Bank6_9100	ath9k/ar9001_initvals.h	/^static const u32 ar5416Bank6_9100[][3] = {$/;"	v
ar5416Bank7	ath9k/ar5008_initvals.h	/^static const u32 ar5416Bank7[][2] = {$/;"	v
ar5416Common	ath9k/ar5008_initvals.h	/^static const u32 ar5416Common[][2] = {$/;"	v
ar5416Common_9100	ath9k/ar9001_initvals.h	/^static const u32 ar5416Common_9100[][2] = {$/;"	v
ar5416Common_9160	ath9k/ar9001_initvals.h	/^static const u32 ar5416Common_9160[][2] = {$/;"	v
ar5416IniArray	ath9k/calib.h	/^struct ar5416IniArray {$/;"	s
ar5416Modes	ath9k/ar5008_initvals.h	/^static const u32 ar5416Modes[][5] = {$/;"	v
ar5416Modes_9100	ath9k/ar9001_initvals.h	/^static const u32 ar5416Modes_9100[][5] = {$/;"	v
ar5416Modes_9160	ath9k/ar9001_initvals.h	/^static const u32 ar5416Modes_9160[][5] = {$/;"	v
ar5416Stats	ath9k/ani.h	/^struct ar5416Stats {$/;"	s
ar5416_11a_ratetable	ath9k/rc.c	/^static const struct ath_rate_table ar5416_11a_ratetable = {$/;"	v	typeref:struct:ath_rate_table	file:
ar5416_11g_ratetable	ath9k/rc.c	/^static const struct ath_rate_table ar5416_11g_ratetable = {$/;"	v	typeref:struct:ath_rate_table	file:
ar5416_11na_ratetable	ath9k/rc.c	/^static const struct ath_rate_table ar5416_11na_ratetable = {$/;"	v	typeref:struct:ath_rate_table	file:
ar5416_11ng_ratetable	ath9k/rc.c	/^static const struct ath_rate_table ar5416_11ng_ratetable = {$/;"	v	typeref:struct:ath_rate_table	file:
ar5416_desc	ath9k/mac.h	/^struct ar5416_desc {$/;"	s
ar5416_eeprom_4k	ath9k/eeprom.h	/^struct ar5416_eeprom_4k {$/;"	s
ar5416_eeprom_def	ath9k/eeprom.h	/^struct ar5416_eeprom_def {$/;"	s
ar5416_get_ntxchains	ath9k/eeprom.h	707;"	d
ar5416_phy_init	carl9170/phy.c	/^static struct carl9170_phy_init ar5416_phy_init[] = {$/;"	v	typeref:struct:carl9170_phy_init	file:
ar5416_rates	ath9k/eeprom.h	/^enum ar5416_rates {$/;"	g
ar5523	ar5523/ar5523.h	/^struct ar5523 {$/;"	s
ar5523_add_interface	ar5523/ar5523.c	/^static int ar5523_add_interface(struct ieee80211_hw *hw,$/;"	f	file:
ar5523_alloc_rx_bufs	ar5523/ar5523.c	/^static int ar5523_alloc_rx_bufs(struct ar5523 *ar)$/;"	f	file:
ar5523_alloc_rx_cmd	ar5523/ar5523.c	/^static int ar5523_alloc_rx_cmd(struct ar5523 *ar)$/;"	f	file:
ar5523_alloc_tx_cmd	ar5523/ar5523.c	/^static int ar5523_alloc_tx_cmd(struct ar5523 *ar)$/;"	f	file:
ar5523_bss_info_changed	ar5523/ar5523.c	/^static void ar5523_bss_info_changed(struct ieee80211_hw *hw,$/;"	f	file:
ar5523_cancel_rx_bufs	ar5523/ar5523.c	/^static void ar5523_cancel_rx_bufs(struct ar5523 *ar)$/;"	f	file:
ar5523_cancel_rx_cmd	ar5523/ar5523.c	/^static void ar5523_cancel_rx_cmd(struct ar5523 *ar)$/;"	f	file:
ar5523_channels	ar5523/ar5523.c	/^static const struct ieee80211_channel ar5523_channels[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
ar5523_chunk	ar5523/ar5523_hw.h	/^struct ar5523_chunk {$/;"	s
ar5523_cmd	ar5523/ar5523.c	/^static int ar5523_cmd(struct ar5523 *ar, u32 code, const void *idata,$/;"	f	file:
ar5523_cmd_connection_attr	ar5523/ar5523_hw.h	/^struct ar5523_cmd_connection_attr {$/;"	s
ar5523_cmd_create_connection	ar5523/ar5523_hw.h	/^struct ar5523_cmd_create_connection {$/;"	s
ar5523_cmd_hdr	ar5523/ar5523_hw.h	/^struct ar5523_cmd_hdr {$/;"	s
ar5523_cmd_host_available	ar5523/ar5523_hw.h	/^struct ar5523_cmd_host_available {$/;"	s
ar5523_cmd_ledblink	ar5523/ar5523_hw.h	/^struct ar5523_cmd_ledblink {		\/* WDCMSG_SET_LED_BLINK *\/$/;"	s
ar5523_cmd_ledstate	ar5523/ar5523_hw.h	/^struct ar5523_cmd_ledstate {		\/* WDCMSG_SET_LED_STATE *\/$/;"	s
ar5523_cmd_ledsteady	ar5523/ar5523_hw.h	/^struct ar5523_cmd_ledsteady {		\/* WDCMSG_SET_LED_STEADY *\/$/;"	s
ar5523_cmd_rates	ar5523/ar5523_hw.h	/^struct ar5523_cmd_rates {$/;"	s
ar5523_cmd_rateset	ar5523/ar5523_hw.h	/^struct ar5523_cmd_rateset {$/;"	s
ar5523_cmd_read	ar5523/ar5523.c	/^static int ar5523_cmd_read(struct ar5523 *ar, u32 code, const void *idata,$/;"	f	file:
ar5523_cmd_reset	ar5523/ar5523_hw.h	/^struct ar5523_cmd_reset {$/;"	s
ar5523_cmd_rx_cb	ar5523/ar5523.c	/^static void ar5523_cmd_rx_cb(struct urb *urb)$/;"	f	file:
ar5523_cmd_rx_filter	ar5523/ar5523_hw.h	/^struct ar5523_cmd_rx_filter {		\/* WDCMSG_RX_FILTER *\/$/;"	s
ar5523_cmd_rx_pipe	ar5523/ar5523.h	35;"	d
ar5523_cmd_set_associd	ar5523/ar5523_hw.h	/^struct ar5523_cmd_set_associd {		\/* AR5523_WRITE_ASSOCID *\/$/;"	s
ar5523_cmd_tx_cb	ar5523/ar5523.c	/^static void ar5523_cmd_tx_cb(struct urb *urb)$/;"	f	file:
ar5523_cmd_tx_pipe	ar5523/ar5523.h	31;"	d
ar5523_cmd_txq_attr	ar5523/ar5523_hw.h	/^struct ar5523_cmd_txq_attr {$/;"	s
ar5523_cmd_txq_setup	ar5523/ar5523_hw.h	/^struct ar5523_cmd_txq_setup {		\/* WDCMSG_SETUP_TX_QUEUE *\/$/;"	s
ar5523_cmd_write	ar5523/ar5523.c	/^static int ar5523_cmd_write(struct ar5523 *ar, u32 code, const void *data,$/;"	f	file:
ar5523_config	ar5523/ar5523.c	/^static int ar5523_config(struct ar5523 *ar, u32 reg, u32 val)$/;"	f	file:
ar5523_config_multi	ar5523/ar5523.c	/^static int ar5523_config_multi(struct ar5523 *ar, u32 reg, const void *data,$/;"	f	file:
ar5523_configure_filter	ar5523/ar5523.c	/^static void ar5523_configure_filter(struct ieee80211_hw *hw,$/;"	f	file:
ar5523_create_connection	ar5523/ar5523.c	/^static int ar5523_create_connection(struct ar5523 *ar,$/;"	f	file:
ar5523_create_rateset	ar5523/ar5523.c	/^static void ar5523_create_rateset(struct ar5523 *ar,$/;"	f	file:
ar5523_data_rx_cb	ar5523/ar5523.c	/^static void ar5523_data_rx_cb(struct urb *urb)$/;"	f	file:
ar5523_data_rx_pipe	ar5523/ar5523.h	37;"	d
ar5523_data_tx_cb	ar5523/ar5523.c	/^static void ar5523_data_tx_cb(struct urb *urb)$/;"	f	file:
ar5523_data_tx_pipe	ar5523/ar5523.h	33;"	d
ar5523_data_tx_pkt_put	ar5523/ar5523.c	/^static void ar5523_data_tx_pkt_put(struct ar5523 *ar)$/;"	f	file:
ar5523_dbg	ar5523/ar5523.h	138;"	d
ar5523_disconnect	ar5523/ar5523.c	/^static void ar5523_disconnect(struct usb_interface *intf)$/;"	f	file:
ar5523_driver	ar5523/ar5523.c	/^module_usb_driver(ar5523_driver);$/;"	v
ar5523_driver	ar5523/ar5523.c	/^static struct usb_driver ar5523_driver = {$/;"	v	typeref:struct:usb_driver	file:
ar5523_err	ar5523/ar5523.h	145;"	d
ar5523_flush	ar5523/ar5523.c	/^static void ar5523_flush(struct ieee80211_hw *hw, u32 queues, bool drop)$/;"	f	file:
ar5523_flush_tx	ar5523/ar5523.c	/^static void ar5523_flush_tx(struct ar5523 *ar)$/;"	f	file:
ar5523_free_rx_bufs	ar5523/ar5523.c	/^static void ar5523_free_rx_bufs(struct ar5523 *ar)$/;"	f	file:
ar5523_free_rx_cmd	ar5523/ar5523.c	/^static void ar5523_free_rx_cmd(struct ar5523 *ar)$/;"	f	file:
ar5523_free_tx_cmd	ar5523/ar5523.c	/^static void ar5523_free_tx_cmd(struct ar5523 *ar)$/;"	f	file:
ar5523_fwblock	ar5523/ar5523_hw.h	/^struct ar5523_fwblock {$/;"	s
ar5523_get_capability	ar5523/ar5523.c	/^static int ar5523_get_capability(struct ar5523 *ar, u32 cap, u32 *val)$/;"	f	file:
ar5523_get_devcap	ar5523/ar5523.c	/^static int ar5523_get_devcap(struct ar5523 *ar)$/;"	f	file:
ar5523_get_devstatus	ar5523/ar5523.c	/^static int ar5523_get_devstatus(struct ar5523 *ar)$/;"	f	file:
ar5523_get_max_rxsz	ar5523/ar5523.c	/^static int ar5523_get_max_rxsz(struct ar5523 *ar)$/;"	f	file:
ar5523_get_status	ar5523/ar5523.c	/^static int ar5523_get_status(struct ar5523 *ar, u32 which, void *odata,$/;"	f	file:
ar5523_get_wlan_mode	ar5523/ar5523.c	/^static int ar5523_get_wlan_mode(struct ar5523 *ar,$/;"	f	file:
ar5523_host_available	ar5523/ar5523.c	/^static int ar5523_host_available(struct ar5523 *ar)$/;"	f	file:
ar5523_hwconfig	ar5523/ar5523.c	/^static int ar5523_hwconfig(struct ieee80211_hw *hw, u32 changed)$/;"	f	file:
ar5523_id_table	ar5523/ar5523.c	/^static struct usb_device_id ar5523_id_table[] = {$/;"	v	typeref:struct:usb_device_id	file:
ar5523_info	ar5523/ar5523.h	151;"	d
ar5523_init_modes	ar5523/ar5523.c	/^static int ar5523_init_modes(struct ar5523 *ar)$/;"	f	file:
ar5523_load_firmware	ar5523/ar5523.c	/^static int ar5523_load_firmware(struct usb_device *dev)$/;"	f	file:
ar5523_ops	ar5523/ar5523.c	/^static const struct ieee80211_ops ar5523_ops = {$/;"	v	typeref:struct:ieee80211_ops	file:
ar5523_probe	ar5523/ar5523.c	/^static int ar5523_probe(struct usb_interface *intf,$/;"	f	file:
ar5523_queue_init	ar5523/ar5523.c	/^static int ar5523_queue_init(struct ar5523 *ar)$/;"	f	file:
ar5523_rates	ar5523/ar5523.c	/^static const struct ieee80211_rate ar5523_rates[] = {$/;"	v	typeref:struct:ieee80211_rate	file:
ar5523_read_reply	ar5523/ar5523.c	/^static void ar5523_read_reply(struct ar5523 *ar, struct ar5523_cmd_hdr *hdr,$/;"	f	file:
ar5523_remove_interface	ar5523/ar5523.c	/^static void ar5523_remove_interface(struct ieee80211_hw *hw,$/;"	f	file:
ar5523_reset_tx_queues	ar5523/ar5523.c	/^static int ar5523_reset_tx_queues(struct ar5523 *ar)$/;"	f	file:
ar5523_rx_data	ar5523/ar5523.h	/^struct ar5523_rx_data {$/;"	s
ar5523_rx_data_put	ar5523/ar5523.c	/^static void ar5523_rx_data_put(struct ar5523 *ar,$/;"	f	file:
ar5523_rx_desc	ar5523/ar5523_hw.h	/^struct ar5523_rx_desc {$/;"	s
ar5523_rx_refill_work	ar5523/ar5523.c	/^static void ar5523_rx_refill_work(struct work_struct *work)$/;"	f	file:
ar5523_set_basic_rates	ar5523/ar5523.c	/^static int ar5523_set_basic_rates(struct ar5523 *ar,$/;"	f	file:
ar5523_set_chan	ar5523/ar5523.c	/^static int ar5523_set_chan(struct ar5523 *ar)$/;"	f	file:
ar5523_set_ledsteady	ar5523/ar5523.c	/^static int ar5523_set_ledsteady(struct ar5523 *ar, int lednum, int ledmode)$/;"	f	file:
ar5523_set_rts_threshold	ar5523/ar5523.c	/^static int ar5523_set_rts_threshold(struct ieee80211_hw *hw, u32 value)$/;"	f	file:
ar5523_set_rxfilter	ar5523/ar5523.c	/^static int ar5523_set_rxfilter(struct ar5523 *ar, u32 bits, u32 op)$/;"	f	file:
ar5523_start	ar5523/ar5523.c	/^static int ar5523_start(struct ieee80211_hw *hw)$/;"	f	file:
ar5523_stat_work	ar5523/ar5523.c	/^static void ar5523_stat_work(struct work_struct *work)$/;"	f	file:
ar5523_stop	ar5523/ar5523.c	/^static void ar5523_stop(struct ieee80211_hw *hw)$/;"	f	file:
ar5523_submit_rx_cmd	ar5523/ar5523.c	/^static int ar5523_submit_rx_cmd(struct ar5523 *ar)$/;"	f	file:
ar5523_switch_chan	ar5523/ar5523.c	/^static int ar5523_switch_chan(struct ar5523 *ar)$/;"	f	file:
ar5523_tx	ar5523/ar5523.c	/^static void ar5523_tx(struct ieee80211_hw *hw,$/;"	f	file:
ar5523_tx_cmd	ar5523/ar5523.h	/^struct ar5523_tx_cmd {$/;"	s
ar5523_tx_data	ar5523/ar5523.h	/^struct ar5523_tx_data {$/;"	s
ar5523_tx_desc	ar5523/ar5523_hw.h	/^struct ar5523_tx_desc {$/;"	s
ar5523_tx_wd_timer	ar5523/ar5523.c	/^static void ar5523_tx_wd_timer(unsigned long arg)$/;"	f	file:
ar5523_tx_wd_work	ar5523/ar5523.c	/^static void ar5523_tx_wd_work(struct work_struct *work)$/;"	f	file:
ar5523_tx_work	ar5523/ar5523.c	/^static void ar5523_tx_work(struct work_struct *work)$/;"	f	file:
ar5523_tx_work_locked	ar5523/ar5523.c	/^static void ar5523_tx_work_locked(struct ar5523 *ar)$/;"	f	file:
ar5523_write_associd	ar5523/ar5523.c	/^static int ar5523_write_associd(struct ar5523 *ar,$/;"	f	file:
ar5523_write_mac	ar5523/ar5523_hw.h	/^struct ar5523_write_mac {$/;"	s
ar9002_cal_types	ath9k/ar9002_calib.c	/^enum ar9002_cal_types {$/;"	g	file:
ar9002_hw_adc_dccal_calibrate	ath9k/ar9002_calib.c	/^static void ar9002_hw_adc_dccal_calibrate(struct ath_hw *ah, u8 numChains)$/;"	f	file:
ar9002_hw_adc_dccal_collect	ath9k/ar9002_calib.c	/^static void ar9002_hw_adc_dccal_collect(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_adc_gaincal_calibrate	ath9k/ar9002_calib.c	/^static void ar9002_hw_adc_gaincal_calibrate(struct ath_hw *ah, u8 numChains)$/;"	f	file:
ar9002_hw_adc_gaincal_collect	ath9k/ar9002_calib.c	/^static void ar9002_hw_adc_gaincal_collect(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_antdiv_comb_conf_get	ath9k/ar9002_phy.c	/^static void ar9002_hw_antdiv_comb_conf_get(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_antdiv_comb_conf_set	ath9k/ar9002_phy.c	/^static void ar9002_hw_antdiv_comb_conf_set(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_attach_calib_ops	ath9k/ar9002_calib.c	/^void ar9002_hw_attach_calib_ops(struct ath_hw *ah)$/;"	f
ar9002_hw_attach_mac_ops	ath9k/ar9002_mac.c	/^void ar9002_hw_attach_mac_ops(struct ath_hw *ah)$/;"	f
ar9002_hw_attach_ops	ath9k/ar9002_hw.c	/^int ar9002_hw_attach_ops(struct ath_hw *ah)$/;"	f
ar9002_hw_attach_phy_ops	ath9k/ar9002_phy.c	/^void ar9002_hw_attach_phy_ops(struct ath_hw *ah)$/;"	f
ar9002_hw_calibrate	ath9k/ar9002_calib.c	/^static bool ar9002_hw_calibrate(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_compute_pll_control	ath9k/ar9002_phy.c	/^static u32 ar9002_hw_compute_pll_control(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_configpcipowersave	ath9k/ar9002_hw.c	/^static void ar9002_hw_configpcipowersave(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_do_getnf	ath9k/ar9002_phy.c	/^static void ar9002_hw_do_getnf(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_enable_async_fifo	ath9k/ar9002_hw.c	/^void ar9002_hw_enable_async_fifo(struct ath_hw *ah)$/;"	f
ar9002_hw_get_isr	ath9k/ar9002_mac.c	/^static bool ar9002_hw_get_isr(struct ath_hw *ah, enum ath9k_int *masked)$/;"	f	file:
ar9002_hw_get_radiorev	ath9k/ar9002_hw.c	/^static int ar9002_hw_get_radiorev(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_init_cal	ath9k/ar9002_calib.c	/^static bool ar9002_hw_init_cal(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar9002_hw_init_cal_settings	ath9k/ar9002_calib.c	/^static void ar9002_hw_init_cal_settings(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_init_mode_gain_regs	ath9k/ar9002_hw.c	/^static void ar9002_hw_init_mode_gain_regs(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_init_mode_regs	ath9k/ar9002_hw.c	/^static int ar9002_hw_init_mode_regs(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_iqcal_collect	ath9k/ar9002_calib.c	/^static void ar9002_hw_iqcal_collect(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_iqcalibrate	ath9k/ar9002_calib.c	/^static void ar9002_hw_iqcalibrate(struct ath_hw *ah, u8 numChains)$/;"	f	file:
ar9002_hw_is_cal_supported	ath9k/ar9002_calib.c	/^static bool ar9002_hw_is_cal_supported(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_load_ani_reg	ath9k/ar9002_hw.c	/^void ar9002_hw_load_ani_reg(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ar9002_hw_olc_temp_compensation	ath9k/ar9002_calib.c	/^static void ar9002_hw_olc_temp_compensation(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_pa_cal	ath9k/ar9002_calib.c	/^static void ar9002_hw_pa_cal(struct ath_hw *ah, bool is_reset)$/;"	f	file:
ar9002_hw_per_calibration	ath9k/ar9002_calib.c	/^static bool ar9002_hw_per_calibration(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_proc_txdesc	ath9k/ar9002_mac.c	/^static int ar9002_hw_proc_txdesc(struct ath_hw *ah, void *ds,$/;"	f	file:
ar9002_hw_rf_claim	ath9k/ar9002_hw.c	/^int ar9002_hw_rf_claim(struct ath_hw *ah)$/;"	f
ar9002_hw_rx_enable	ath9k/ar9002_mac.c	/^static void ar9002_hw_rx_enable(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_set_channel	ath9k/ar9002_phy.c	/^static int ar9002_hw_set_channel(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar9002_hw_set_desc_link	ath9k/ar9002_mac.c	/^static void ar9002_hw_set_desc_link(void *ds, u32 ds_link)$/;"	f	file:
ar9002_hw_set_nf_limits	ath9k/ar9002_phy.c	/^static void ar9002_hw_set_nf_limits(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_setup_calibration	ath9k/ar9002_calib.c	/^static void ar9002_hw_setup_calibration(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_spectral_scan_config	ath9k/ar9002_phy.c	/^static void ar9002_hw_spectral_scan_config(struct ath_hw *ah,$/;"	f	file:
ar9002_hw_spectral_scan_trigger	ath9k/ar9002_phy.c	/^static void ar9002_hw_spectral_scan_trigger(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_spectral_scan_wait	ath9k/ar9002_phy.c	/^static void ar9002_hw_spectral_scan_wait(struct ath_hw *ah)$/;"	f	file:
ar9002_hw_spur_mitigate	ath9k/ar9002_phy.c	/^static void ar9002_hw_spur_mitigate(struct ath_hw *ah,$/;"	f	file:
ar9002_olc_init	ath9k/ar9002_phy.c	/^static void ar9002_olc_init(struct ath_hw *ah)$/;"	f	file:
ar9002_set_txdesc	ath9k/ar9002_mac.c	/^ar9002_set_txdesc(struct ath_hw *ah, void *ds, struct ath_tx_info *i)$/;"	f	file:
ar9003_cal_types	ath9k/ar9003_calib.c	/^enum ar9003_cal_types {$/;"	g	file:
ar9003_calc_ptr_chksum	ath9k/ar9003_mac.c	/^static u16 ar9003_calc_ptr_chksum(struct ar9003_txc *ads)$/;"	f	file:
ar9003_dump_modal_eeprom	ath9k/ar9003_eeprom.c	/^static u32 ar9003_dump_modal_eeprom(char *buf, u32 len, u32 size,$/;"	f	file:
ar9003_eeprom_struct_find_by_id	ath9k/ar9003_eeprom.c	/^static const struct ar9300_eeprom *ar9003_eeprom_struct_find_by_id(int id)$/;"	f	file:
ar9003_get_desired_gain	ath9k/ar9003_paprd.c	/^static unsigned int ar9003_get_desired_gain(struct ath_hw *ah, int chain,$/;"	f	file:
ar9003_get_paprd_scale_factor	ath9k/ar9003_eeprom.c	/^unsigned int ar9003_get_paprd_scale_factor(struct ath_hw *ah,$/;"	f
ar9003_get_pll_sqsum_dvc	ath9k/hw.c	/^EXPORT_SYMBOL(ar9003_get_pll_sqsum_dvc);$/;"	v
ar9003_get_pll_sqsum_dvc	ath9k/hw.c	/^u32 ar9003_get_pll_sqsum_dvc(struct ath_hw *ah)$/;"	f
ar9003_get_spur_chan_ptr	ath9k/ar9003_eeprom.c	/^u8 *ar9003_get_spur_chan_ptr(struct ath_hw *ah, bool is2ghz)$/;"	f
ar9003_get_training_power_2g	ath9k/ar9003_paprd.c	/^static int ar9003_get_training_power_2g(struct ath_hw *ah)$/;"	f	file:
ar9003_get_training_power_5g	ath9k/ar9003_paprd.c	/^static int ar9003_get_training_power_5g(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_ani_cache_ini_regs	ath9k/ar9003_phy.c	/^static void ar9003_hw_ani_cache_ini_regs(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_ani_control	ath9k/ar9003_phy.c	/^static bool ar9003_hw_ani_control(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_ant_ctrl_apply	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_ant_ctrl_apply(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_hw_ant_ctrl_chain_get	ath9k/ar9003_eeprom.c	/^static u16 ar9003_hw_ant_ctrl_chain_get(struct ath_hw *ah, int chain,$/;"	f	file:
ar9003_hw_ant_ctrl_common_2_get	ath9k/ar9003_eeprom.c	/^static u32 ar9003_hw_ant_ctrl_common_2_get(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_hw_ant_ctrl_common_get	ath9k/ar9003_eeprom.c	/^static u32 ar9003_hw_ant_ctrl_common_get(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_hw_antctrl_shared_chain_lnadiv	ath9k/ar9003_phy.c	/^static void ar9003_hw_antctrl_shared_chain_lnadiv(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_antdiv_comb_conf_get	ath9k/ar9003_phy.c	/^static void ar9003_hw_antdiv_comb_conf_get(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_antdiv_comb_conf_set	ath9k/ar9003_phy.c	/^static void ar9003_hw_antdiv_comb_conf_set(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_apply_tuning_caps	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_apply_tuning_caps(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_attach_calib_ops	ath9k/ar9003_calib.c	/^void ar9003_hw_attach_calib_ops(struct ath_hw *ah)$/;"	f
ar9003_hw_attach_mac_ops	ath9k/ar9003_mac.c	/^void ar9003_hw_attach_mac_ops(struct ath_hw *hw)$/;"	f
ar9003_hw_attach_ops	ath9k/ar9003_hw.c	/^void ar9003_hw_attach_ops(struct ath_hw *ah)$/;"	f
ar9003_hw_attach_phy_ops	ath9k/ar9003_phy.c	/^void ar9003_hw_attach_phy_ops(struct ath_hw *ah)$/;"	f
ar9003_hw_atten_apply	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_atten_apply(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar9003_hw_atten_chain_get	ath9k/ar9003_eeprom.c	/^static u16 ar9003_hw_atten_chain_get(struct ath_hw *ah, int chain,$/;"	f	file:
ar9003_hw_atten_chain_get_margin	ath9k/ar9003_eeprom.c	/^static u16 ar9003_hw_atten_chain_get_margin(struct ath_hw *ah, int chain,$/;"	f	file:
ar9003_hw_bb_watchdog_config	ath9k/ar9003_phy.c	/^void ar9003_hw_bb_watchdog_config(struct ath_hw *ah)$/;"	f
ar9003_hw_bb_watchdog_dbg_info	ath9k/ar9003_phy.c	/^EXPORT_SYMBOL(ar9003_hw_bb_watchdog_dbg_info);$/;"	v
ar9003_hw_bb_watchdog_dbg_info	ath9k/ar9003_phy.c	/^void ar9003_hw_bb_watchdog_dbg_info(struct ath_hw *ah)$/;"	f
ar9003_hw_bb_watchdog_read	ath9k/ar9003_phy.c	/^void ar9003_hw_bb_watchdog_read(struct ath_hw *ah)$/;"	f
ar9003_hw_cal_pier_get	ath9k/ar9003_eeprom.c	/^static int ar9003_hw_cal_pier_get(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_calc_iq_corr	ath9k/ar9003_calib.c	/^static bool ar9003_hw_calc_iq_corr(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_calibrate	ath9k/ar9003_calib.c	/^static bool ar9003_hw_calibrate(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_calibration_apply	ath9k/ar9003_eeprom.c	/^static int ar9003_hw_calibration_apply(struct ath_hw *ah, int frequency)$/;"	f	file:
ar9003_hw_cl_cal_post_proc	ath9k/ar9003_calib.c	/^static void ar9003_hw_cl_cal_post_proc(struct ath_hw *ah, bool is_reusable)$/;"	f	file:
ar9003_hw_compute_pll_control	ath9k/ar9003_phy.c	/^static u32 ar9003_hw_compute_pll_control(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_configpcipowersave	ath9k/ar9003_hw.c	/^static void ar9003_hw_configpcipowersave(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_detect_outlier	ath9k/ar9003_calib.c	/^static void ar9003_hw_detect_outlier(int *mp_coeff, int nmeasurement,$/;"	f	file:
ar9003_hw_disable_phy_restart	ath9k/ar9003_phy.c	/^EXPORT_SYMBOL(ar9003_hw_disable_phy_restart);$/;"	v
ar9003_hw_disable_phy_restart	ath9k/ar9003_phy.c	/^void ar9003_hw_disable_phy_restart(struct ath_hw *ah)$/;"	f
ar9003_hw_do_getnf	ath9k/ar9003_phy.c	/^static void ar9003_hw_do_getnf(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_do_manual_peak_cal	ath9k/ar9003_calib.c	/^static void ar9003_hw_do_manual_peak_cal(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_drive_strength_apply	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_drive_strength_apply(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_eeprom_get_cck_tgt_pwr	ath9k/ar9003_eeprom.c	/^static u8 ar9003_hw_eeprom_get_cck_tgt_pwr(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_eeprom_get_ht20_tgt_pwr	ath9k/ar9003_eeprom.c	/^static u8 ar9003_hw_eeprom_get_ht20_tgt_pwr(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_eeprom_get_ht40_tgt_pwr	ath9k/ar9003_eeprom.c	/^static u8 ar9003_hw_eeprom_get_ht40_tgt_pwr(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_eeprom_get_tgt_pwr	ath9k/ar9003_eeprom.c	/^static u8 ar9003_hw_eeprom_get_tgt_pwr(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_fast_chan_change	ath9k/ar9003_phy.c	/^static int ar9003_hw_fast_chan_change(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_find_mag_approx	ath9k/ar9003_calib.c	/^static s32 ar9003_hw_find_mag_approx(struct ath_hw *ah, s32 in_re, s32 in_im)$/;"	f	file:
ar9003_hw_get_cck_target_powers	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_get_cck_target_powers(struct ath_hw *ah, u16 freq,$/;"	f	file:
ar9003_hw_get_direct_edge_power	ath9k/ar9003_eeprom.c	/^static u16 ar9003_hw_get_direct_edge_power(struct ar9300_eeprom *eep,$/;"	f	file:
ar9003_hw_get_ht20_target_powers	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_get_ht20_target_powers(struct ath_hw *ah, u16 freq,$/;"	f	file:
ar9003_hw_get_ht40_target_powers	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_get_ht40_target_powers(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_get_indirect_edge_power	ath9k/ar9003_eeprom.c	/^static u16 ar9003_hw_get_indirect_edge_power(struct ar9300_eeprom *eep,$/;"	f	file:
ar9003_hw_get_isr	ath9k/ar9003_mac.c	/^static bool ar9003_hw_get_isr(struct ath_hw *ah, enum ath9k_int *masked)$/;"	f	file:
ar9003_hw_get_legacy_target_powers	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_get_legacy_target_powers(struct ath_hw *ah, u16 freq,$/;"	f	file:
ar9003_hw_get_max_edge_power	ath9k/ar9003_eeprom.c	/^static u16 ar9003_hw_get_max_edge_power(struct ar9300_eeprom *eep,$/;"	f	file:
ar9003_hw_get_rx_gain_idx	ath9k/ar9003_eeprom.c	/^s32 ar9003_hw_get_rx_gain_idx(struct ath_hw *ah)$/;"	f
ar9003_hw_get_target_power_eeprom	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_get_target_power_eeprom(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_get_thermometer	ath9k/ar9003_eeprom.c	/^static int ar9003_hw_get_thermometer(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_get_tx_gain_idx	ath9k/ar9003_eeprom.c	/^s32 ar9003_hw_get_tx_gain_idx(struct ath_hw *ah)$/;"	f
ar9003_hw_init_bb	ath9k/ar9003_phy.c	/^static void ar9003_hw_init_bb(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_init_cal	ath9k/ar9003_calib.c	/^static bool ar9003_hw_init_cal(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_init_cal_settings	ath9k/ar9003_calib.c	/^static void ar9003_hw_init_cal_settings(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_init_mode_gain_regs	ath9k/ar9003_hw.c	/^static void ar9003_hw_init_mode_gain_regs(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_init_mode_regs	ath9k/ar9003_hw.c	/^static void ar9003_hw_init_mode_regs(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_internal_regulator_apply	ath9k/ar9003_eeprom.c	/^void ar9003_hw_internal_regulator_apply(struct ath_hw *ah)$/;"	f
ar9003_hw_iqcal_collect	ath9k/ar9003_calib.c	/^static void ar9003_hw_iqcal_collect(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_iqcalibrate	ath9k/ar9003_calib.c	/^static void ar9003_hw_iqcalibrate(struct ath_hw *ah, u8 numChains)$/;"	f	file:
ar9003_hw_manual_peak_cal	ath9k/ar9003_calib.c	/^static void ar9003_hw_manual_peak_cal(struct ath_hw *ah, u8 chain, bool is_2g)$/;"	f	file:
ar9003_hw_mark_phy_inactive	ath9k/ar9003_phy.c	/^static void ar9003_hw_mark_phy_inactive(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_override_ini	ath9k/ar9003_phy.c	/^static void ar9003_hw_override_ini(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_per_calibration	ath9k/ar9003_calib.c	/^static bool ar9003_hw_per_calibration(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_power_control_override	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_power_control_override(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_power_interpolate	ath9k/ar9003_eeprom.c	/^static int ar9003_hw_power_interpolate(int32_t x,$/;"	f	file:
ar9003_hw_proc_txdesc	ath9k/ar9003_mac.c	/^static int ar9003_hw_proc_txdesc(struct ath_hw *ah, void *ds,$/;"	f	file:
ar9003_hw_process_ini	ath9k/ar9003_phy.c	/^static int ar9003_hw_process_ini(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_prog_ini	ath9k/ar9003_phy.c	/^static void ar9003_hw_prog_ini(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_quick_drop_apply	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_quick_drop_apply(struct ath_hw *ah, u16 freq)$/;"	f	file:
ar9003_hw_rfbus_done	ath9k/ar9003_phy.c	/^static void ar9003_hw_rfbus_done(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_rfbus_req	ath9k/ar9003_phy.c	/^static bool ar9003_hw_rfbus_req(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_rtt_clear_hist	ath9k/ar9003_rtt.c	/^void ar9003_hw_rtt_clear_hist(struct ath_hw *ah)$/;"	f
ar9003_hw_rtt_disable	ath9k/ar9003_rtt.c	/^void ar9003_hw_rtt_disable(struct ath_hw *ah)$/;"	f
ar9003_hw_rtt_enable	ath9k/ar9003_rtt.c	/^void ar9003_hw_rtt_enable(struct ath_hw *ah)$/;"	f
ar9003_hw_rtt_fill_hist	ath9k/ar9003_rtt.c	/^void ar9003_hw_rtt_fill_hist(struct ath_hw *ah)$/;"	f
ar9003_hw_rtt_fill_hist_entry	ath9k/ar9003_rtt.c	/^static int ar9003_hw_rtt_fill_hist_entry(struct ath_hw *ah, u8 chain, u32 index)$/;"	f	file:
ar9003_hw_rtt_force_restore	ath9k/ar9003_rtt.c	/^bool ar9003_hw_rtt_force_restore(struct ath_hw *ah)$/;"	f
ar9003_hw_rtt_load_hist	ath9k/ar9003_rtt.c	/^void ar9003_hw_rtt_load_hist(struct ath_hw *ah)$/;"	f
ar9003_hw_rtt_load_hist_entry	ath9k/ar9003_rtt.c	/^static void ar9003_hw_rtt_load_hist_entry(struct ath_hw *ah, u8 chain,$/;"	f	file:
ar9003_hw_rtt_restore	ath9k/ar9003_rtt.c	/^bool ar9003_hw_rtt_restore(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ar9003_hw_rtt_set_mask	ath9k/ar9003_rtt.c	/^void ar9003_hw_rtt_set_mask(struct ath_hw *ah, u32 rtt_mask)$/;"	f
ar9003_hw_rx_enable	ath9k/ar9003_mac.c	/^static void ar9003_hw_rx_enable(struct ath_hw *hw)$/;"	f	file:
ar9003_hw_set_chain_masks	ath9k/ar9003_phy.c	/^void ar9003_hw_set_chain_masks(struct ath_hw *ah, u8 rx, u8 tx)$/;"	f
ar9003_hw_set_channel	ath9k/ar9003_phy.c	/^static int ar9003_hw_set_channel(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar9003_hw_set_channel_regs	ath9k/ar9003_phy.c	/^static void ar9003_hw_set_channel_regs(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_set_delta_slope	ath9k/ar9003_phy.c	/^static void ar9003_hw_set_delta_slope(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_set_desc_link	ath9k/ar9003_mac.c	/^static void ar9003_hw_set_desc_link(void *ds, u32 ds_link)$/;"	f	file:
ar9003_hw_set_nf_limits	ath9k/ar9003_phy.c	/^static void ar9003_hw_set_nf_limits(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_set_power_per_rate_table	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_set_power_per_rate_table(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_set_radar_conf	ath9k/ar9003_phy.c	/^static void ar9003_hw_set_radar_conf(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_set_radar_params	ath9k/ar9003_phy.c	/^static void ar9003_hw_set_radar_params(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_set_rfmode	ath9k/ar9003_phy.c	/^static void ar9003_hw_set_rfmode(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_setup_calibration	ath9k/ar9003_calib.c	/^static void ar9003_hw_setup_calibration(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_solve_iq_cal	ath9k/ar9003_calib.c	/^static bool ar9003_hw_solve_iq_cal(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spectral_scan_config	ath9k/ar9003_phy.c	/^static void ar9003_hw_spectral_scan_config(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spectral_scan_trigger	ath9k/ar9003_phy.c	/^static void ar9003_hw_spectral_scan_trigger(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_spectral_scan_wait	ath9k/ar9003_phy.c	/^static void ar9003_hw_spectral_scan_wait(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_spur_mitigate	ath9k/ar9003_phy.c	/^static void ar9003_hw_spur_mitigate(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spur_mitigate_mrc_cck	ath9k/ar9003_phy.c	/^static void ar9003_hw_spur_mitigate_mrc_cck(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spur_mitigate_ofdm	ath9k/ar9003_phy.c	/^static void ar9003_hw_spur_mitigate_ofdm(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spur_ofdm	ath9k/ar9003_phy.c	/^static void ar9003_hw_spur_ofdm(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spur_ofdm_9565	ath9k/ar9003_phy.c	/^static void ar9003_hw_spur_ofdm_9565(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_spur_ofdm_clear	ath9k/ar9003_phy.c	/^static void ar9003_hw_spur_ofdm_clear(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_spur_ofdm_work	ath9k/ar9003_phy.c	/^static void ar9003_hw_spur_ofdm_work(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_thermo_cal_apply	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_thermo_cal_apply(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_thermometer_apply	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_thermometer_apply(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_tx_iq_cal_post_proc	ath9k/ar9003_calib.c	/^static void ar9003_hw_tx_iq_cal_post_proc(struct ath_hw *ah, bool is_reusable)$/;"	f	file:
ar9003_hw_tx_iq_cal_reload	ath9k/ar9003_calib.c	/^static void ar9003_hw_tx_iq_cal_reload(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_tx_iq_cal_run	ath9k/ar9003_calib.c	/^static bool ar9003_hw_tx_iq_cal_run(struct ath_hw *ah)$/;"	f	file:
ar9003_hw_tx_iqcal_load_avg_2_passes	ath9k/ar9003_calib.c	/^static void ar9003_hw_tx_iqcal_load_avg_2_passes(struct ath_hw *ah,$/;"	f	file:
ar9003_hw_tx_power_regwrite	ath9k/ar9003_eeprom.c	/^static int ar9003_hw_tx_power_regwrite(struct ath_hw *ah, u8 * pPwrArray)$/;"	f	file:
ar9003_hw_txend_to_xpa_off_apply	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_txend_to_xpa_off_apply(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_hw_xlna_bias_strength_apply	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_xlna_bias_strength_apply(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_hw_xpa_bias_level_apply	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_xpa_bias_level_apply(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_hw_xpa_timing_control_apply	ath9k/ar9003_eeprom.c	/^static void ar9003_hw_xpa_timing_control_apply(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_is_paprd_enabled	ath9k/ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_is_paprd_enabled);$/;"	v
ar9003_is_paprd_enabled	ath9k/ar9003_paprd.c	/^bool ar9003_is_paprd_enabled(struct ath_hw *ah)$/;"	f
ar9003_mci_2g5g_changed	ath9k/ar9003_mci.c	/^static void ar9003_mci_2g5g_changed(struct ath_hw *ah, bool is_2g)$/;"	f	file:
ar9003_mci_2g5g_switch	ath9k/ar9003_mci.c	/^void ar9003_mci_2g5g_switch(struct ath_hw *ah, bool force)$/;"	f
ar9003_mci_2g5g_switch	ath9k/ar9003_mci.h	/^static inline void ar9003_mci_2g5g_switch(struct ath_hw *ah, bool wait_done)$/;"	f
ar9003_mci_bt_gain_ctrl	ath9k/ar9003_mci.c	/^void ar9003_mci_bt_gain_ctrl(struct ath_hw *ah)$/;"	f
ar9003_mci_bt_gain_ctrl	ath9k/ar9003_mci.h	/^static inline void ar9003_mci_bt_gain_ctrl(struct ath_hw *ah)$/;"	f
ar9003_mci_check_bt	ath9k/ar9003_mci.c	/^void ar9003_mci_check_bt(struct ath_hw *ah)$/;"	f
ar9003_mci_check_bt	ath9k/ar9003_mci.h	/^static inline void ar9003_mci_check_bt(struct ath_hw *ah)$/;"	f
ar9003_mci_check_gpm_offset	ath9k/ar9003_mci.c	/^void ar9003_mci_check_gpm_offset(struct ath_hw *ah)$/;"	f
ar9003_mci_check_gpm_offset	ath9k/ar9003_mci.h	/^static inline void ar9003_mci_check_gpm_offset(struct ath_hw *ah)$/;"	f
ar9003_mci_check_int	ath9k/ar9003_mci.c	/^static bool ar9003_mci_check_int(struct ath_hw *ah, u32 ints)$/;"	f	file:
ar9003_mci_cleanup	ath9k/ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_cleanup);$/;"	v
ar9003_mci_cleanup	ath9k/ar9003_mci.c	/^void ar9003_mci_cleanup(struct ath_hw *ah)$/;"	f
ar9003_mci_disable_interrupt	ath9k/ar9003_mci.c	/^static void ar9003_mci_disable_interrupt(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_enable_interrupt	ath9k/ar9003_mci.c	/^static void ar9003_mci_enable_interrupt(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_end_reset	ath9k/ar9003_mci.c	/^int ar9003_mci_end_reset(struct ath_hw *ah, struct ath9k_channel *chan,$/;"	f
ar9003_mci_end_reset	ath9k/ar9003_mci.h	/^static inline int ar9003_mci_end_reset(struct ath_hw *ah, struct ath9k_channel *chan,$/;"	f
ar9003_mci_get_interrupt	ath9k/ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_get_interrupt);$/;"	v
ar9003_mci_get_interrupt	ath9k/ar9003_mci.c	/^void ar9003_mci_get_interrupt(struct ath_hw *ah, u32 *raw_intr,$/;"	f
ar9003_mci_get_isr	ath9k/ar9003_mci.c	/^void ar9003_mci_get_isr(struct ath_hw *ah, enum ath9k_int *masked)$/;"	f
ar9003_mci_get_isr	ath9k/ar9003_mci.h	/^static inline void ar9003_mci_get_isr(struct ath_hw *ah, enum ath9k_int *masked)$/;"	f
ar9003_mci_get_max_txpower	ath9k/ar9003_mci.c	/^u16 ar9003_mci_get_max_txpower(struct ath_hw *ah, u8 ctlmode)$/;"	f
ar9003_mci_get_max_txpower	ath9k/ar9003_mci.h	/^static inline u16 ar9003_mci_get_max_txpower(struct ath_hw *ah, u8 ctlmode)$/;"	f
ar9003_mci_get_next_gpm_offset	ath9k/ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_get_next_gpm_offset);$/;"	v
ar9003_mci_get_next_gpm_offset	ath9k/ar9003_mci.c	/^u32 ar9003_mci_get_next_gpm_offset(struct ath_hw *ah, bool first, u32 *more)$/;"	f
ar9003_mci_init_cal_done	ath9k/ar9003_mci.c	/^void ar9003_mci_init_cal_done(struct ath_hw *ah)$/;"	f
ar9003_mci_init_cal_done	ath9k/ar9003_mci.h	/^static inline void ar9003_mci_init_cal_done(struct ath_hw *ah)$/;"	f
ar9003_mci_init_cal_req	ath9k/ar9003_mci.c	/^void ar9003_mci_init_cal_req(struct ath_hw *ah, bool *is_reusable)$/;"	f
ar9003_mci_init_cal_req	ath9k/ar9003_mci.h	/^static inline void ar9003_mci_init_cal_req(struct ath_hw *ah, bool *is_reusable)$/;"	f
ar9003_mci_is_gpm_valid	ath9k/ar9003_mci.c	/^static bool ar9003_mci_is_gpm_valid(struct ath_hw *ah, u32 msg_index)$/;"	f	file:
ar9003_mci_mute_bt	ath9k/ar9003_mci.c	/^static void ar9003_mci_mute_bt(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_observation_set_up	ath9k/ar9003_mci.c	/^static void ar9003_mci_observation_set_up(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_osla_setup	ath9k/ar9003_mci.c	/^static void ar9003_mci_osla_setup(struct ath_hw *ah, bool enable)$/;"	f	file:
ar9003_mci_prep_interface	ath9k/ar9003_mci.c	/^static void ar9003_mci_prep_interface(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_process_gpm_extra	ath9k/ar9003_mci.c	/^static void ar9003_mci_process_gpm_extra(struct ath_hw *ah, u8 gpm_type,$/;"	f	file:
ar9003_mci_queue_unsent_gpm	ath9k/ar9003_mci.c	/^static void ar9003_mci_queue_unsent_gpm(struct ath_hw *ah, u8 header,$/;"	f	file:
ar9003_mci_remote_reset	ath9k/ar9003_mci.c	/^static void ar9003_mci_remote_reset(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_reset	ath9k/ar9003_mci.c	/^int ar9003_mci_reset(struct ath_hw *ah, bool en_int, bool is_2g,$/;"	f
ar9003_mci_reset	ath9k/ar9003_mci.h	/^static inline void ar9003_mci_reset(struct ath_hw *ah, bool en_int, bool is_2g,$/;"	f
ar9003_mci_reset_req_wakeup	ath9k/ar9003_mci.c	/^static void ar9003_mci_reset_req_wakeup(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_send_2g5g_status	ath9k/ar9003_mci.c	/^static void ar9003_mci_send_2g5g_status(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_send_coex_bt_flags	ath9k/ar9003_mci.c	/^static bool ar9003_mci_send_coex_bt_flags(struct ath_hw *ah, bool wait_done,$/;"	f	file:
ar9003_mci_send_coex_bt_status_query	ath9k/ar9003_mci.c	/^static void ar9003_mci_send_coex_bt_status_query(struct ath_hw *ah,$/;"	f	file:
ar9003_mci_send_coex_halt_bt_gpm	ath9k/ar9003_mci.c	/^static void ar9003_mci_send_coex_halt_bt_gpm(struct ath_hw *ah, bool halt,$/;"	f	file:
ar9003_mci_send_coex_version_query	ath9k/ar9003_mci.c	/^static void ar9003_mci_send_coex_version_query(struct ath_hw *ah,$/;"	f	file:
ar9003_mci_send_coex_version_response	ath9k/ar9003_mci.c	/^static void ar9003_mci_send_coex_version_response(struct ath_hw *ah,$/;"	f	file:
ar9003_mci_send_coex_wlan_channels	ath9k/ar9003_mci.c	/^static void ar9003_mci_send_coex_wlan_channels(struct ath_hw *ah,$/;"	f	file:
ar9003_mci_send_lna_take	ath9k/ar9003_mci.c	/^static void ar9003_mci_send_lna_take(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_send_lna_transfer	ath9k/ar9003_mci.c	/^static void ar9003_mci_send_lna_transfer(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_send_message	ath9k/ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_send_message);$/;"	v
ar9003_mci_send_message	ath9k/ar9003_mci.c	/^bool ar9003_mci_send_message(struct ath_hw *ah, u8 header, u32 flag,$/;"	f
ar9003_mci_send_req_wake	ath9k/ar9003_mci.c	/^static void ar9003_mci_send_req_wake(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_send_sys_sleeping	ath9k/ar9003_mci.c	/^static void ar9003_mci_send_sys_sleeping(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_send_sys_waking	ath9k/ar9003_mci.c	/^static void ar9003_mci_send_sys_waking(struct ath_hw *ah, bool wait_done)$/;"	f	file:
ar9003_mci_send_wlan_channels	ath9k/ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_send_wlan_channels);$/;"	v
ar9003_mci_send_wlan_channels	ath9k/ar9003_mci.c	/^void ar9003_mci_send_wlan_channels(struct ath_hw *ah)$/;"	f
ar9003_mci_set_bt_version	ath9k/ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_set_bt_version);$/;"	v
ar9003_mci_set_bt_version	ath9k/ar9003_mci.c	/^void ar9003_mci_set_bt_version(struct ath_hw *ah, u8 major, u8 minor)$/;"	f
ar9003_mci_set_full_sleep	ath9k/ar9003_mci.c	/^void ar9003_mci_set_full_sleep(struct ath_hw *ah)$/;"	f
ar9003_mci_set_full_sleep	ath9k/ar9003_mci.h	/^static inline void ar9003_mci_set_full_sleep(struct ath_hw *ah)$/;"	f
ar9003_mci_set_power_awake	ath9k/ar9003_mci.c	/^void ar9003_mci_set_power_awake(struct ath_hw *ah)$/;"	f
ar9003_mci_set_power_awake	ath9k/ar9003_mci.h	/^static inline void ar9003_mci_set_power_awake(struct ath_hw *ah)$/;"	f
ar9003_mci_setup	ath9k/ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_setup);$/;"	v
ar9003_mci_setup	ath9k/ar9003_mci.c	/^int ar9003_mci_setup(struct ath_hw *ah, u32 gpm_addr, void *gpm_buf,$/;"	f
ar9003_mci_start_reset	ath9k/ar9003_mci.c	/^bool ar9003_mci_start_reset(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ar9003_mci_start_reset	ath9k/ar9003_mci.h	/^static inline bool ar9003_mci_start_reset(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ar9003_mci_state	ath9k/ar9003_mci.c	/^EXPORT_SYMBOL(ar9003_mci_state);$/;"	v
ar9003_mci_state	ath9k/ar9003_mci.c	/^u32 ar9003_mci_state(struct ath_hw *ah, u32 state_type)$/;"	f
ar9003_mci_stop_bt	ath9k/ar9003_mci.c	/^void ar9003_mci_stop_bt(struct ath_hw *ah, bool save_fullsleep)$/;"	f
ar9003_mci_stop_bt	ath9k/ar9003_mci.h	/^static inline void ar9003_mci_stop_bt(struct ath_hw *ah, bool save_fullsleep)$/;"	f
ar9003_mci_sync_bt_state	ath9k/ar9003_mci.c	/^static void ar9003_mci_sync_bt_state(struct ath_hw *ah)$/;"	f	file:
ar9003_mci_wait_for_gpm	ath9k/ar9003_mci.c	/^static u32 ar9003_mci_wait_for_gpm(struct ath_hw *ah, u8 gpm_type,$/;"	f	file:
ar9003_mci_wait_for_interrupt	ath9k/ar9003_mci.c	/^static int ar9003_mci_wait_for_interrupt(struct ath_hw *ah, u32 address,$/;"	f	file:
ar9003_modal_header	ath9k/ar9003_eeprom.c	/^static struct ar9300_modal_eep_header *ar9003_modal_header(struct ath_hw *ah,$/;"	f	file:
ar9003_paprd_create_curve	ath9k/ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_paprd_create_curve);$/;"	v
ar9003_paprd_create_curve	ath9k/ar9003_paprd.c	/^int ar9003_paprd_create_curve(struct ath_hw *ah,$/;"	f
ar9003_paprd_enable	ath9k/ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_paprd_enable);$/;"	v
ar9003_paprd_enable	ath9k/ar9003_paprd.c	/^void ar9003_paprd_enable(struct ath_hw *ah, bool val)$/;"	f
ar9003_paprd_get_gain_table	ath9k/ar9003_paprd.c	/^static void ar9003_paprd_get_gain_table(struct ath_hw *ah)$/;"	f	file:
ar9003_paprd_init_table	ath9k/ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_paprd_init_table);$/;"	v
ar9003_paprd_init_table	ath9k/ar9003_paprd.c	/^int ar9003_paprd_init_table(struct ath_hw *ah)$/;"	f
ar9003_paprd_is_done	ath9k/ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_paprd_is_done);$/;"	v
ar9003_paprd_is_done	ath9k/ar9003_paprd.c	/^bool ar9003_paprd_is_done(struct ath_hw *ah)$/;"	f
ar9003_paprd_populate_single_table	ath9k/ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_paprd_populate_single_table);$/;"	v
ar9003_paprd_populate_single_table	ath9k/ar9003_paprd.c	/^void ar9003_paprd_populate_single_table(struct ath_hw *ah,$/;"	f
ar9003_paprd_retrain_pa_in	ath9k/ar9003_paprd.c	/^static bool ar9003_paprd_retrain_pa_in(struct ath_hw *ah,$/;"	f	file:
ar9003_paprd_set_txpower	ath9k/ar9003_eeprom.c	/^static void ar9003_paprd_set_txpower(struct ath_hw *ah,$/;"	f	file:
ar9003_paprd_setup_gain_table	ath9k/ar9003_paprd.c	/^EXPORT_SYMBOL(ar9003_paprd_setup_gain_table);$/;"	v
ar9003_paprd_setup_gain_table	ath9k/ar9003_paprd.c	/^void ar9003_paprd_setup_gain_table(struct ath_hw *ah, int chain)$/;"	f
ar9003_paprd_setup_single_table	ath9k/ar9003_paprd.c	/^static int ar9003_paprd_setup_single_table(struct ath_hw *ah)$/;"	f	file:
ar9003_rx_gain_table_apply	ath9k/ar9003_hw.c	/^static void ar9003_rx_gain_table_apply(struct ath_hw *ah)$/;"	f	file:
ar9003_rx_gain_table_mode0	ath9k/ar9003_hw.c	/^static void ar9003_rx_gain_table_mode0(struct ath_hw *ah)$/;"	f	file:
ar9003_rx_gain_table_mode1	ath9k/ar9003_hw.c	/^static void ar9003_rx_gain_table_mode1(struct ath_hw *ah)$/;"	f	file:
ar9003_rx_gain_table_mode2	ath9k/ar9003_hw.c	/^static void ar9003_rx_gain_table_mode2(struct ath_hw *ah)$/;"	f	file:
ar9003_rxs	ath9k/ar9003_mac.h	/^struct ar9003_rxs {$/;"	s
ar9003_set_txdesc	ath9k/ar9003_mac.c	/^ar9003_set_txdesc(struct ath_hw *ah, void *ds, struct ath_tx_info *i)$/;"	f	file:
ar9003_switch_com_spdt_get	ath9k/ar9003_eeprom.c	/^static u16 ar9003_switch_com_spdt_get(struct ath_hw *ah, bool is2ghz)$/;"	f	file:
ar9003_tx_force_gain	ath9k/ar9003_paprd.c	/^static void ar9003_tx_force_gain(struct ath_hw *ah, unsigned int gain_index)$/;"	f	file:
ar9003_tx_gain_table_apply	ath9k/ar9003_hw.c	/^static void ar9003_tx_gain_table_apply(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode0	ath9k/ar9003_hw.c	/^static void ar9003_tx_gain_table_mode0(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode1	ath9k/ar9003_hw.c	/^static void ar9003_tx_gain_table_mode1(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode2	ath9k/ar9003_hw.c	/^static void ar9003_tx_gain_table_mode2(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode3	ath9k/ar9003_hw.c	/^static void ar9003_tx_gain_table_mode3(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode4	ath9k/ar9003_hw.c	/^static void ar9003_tx_gain_table_mode4(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode5	ath9k/ar9003_hw.c	/^static void ar9003_tx_gain_table_mode5(struct ath_hw *ah)$/;"	f	file:
ar9003_tx_gain_table_mode6	ath9k/ar9003_hw.c	/^static void ar9003_tx_gain_table_mode6(struct ath_hw *ah)$/;"	f	file:
ar9003_txc	ath9k/ar9003_mac.h	/^struct ar9003_txc {$/;"	s
ar9003_txs	ath9k/ar9003_mac.h	/^struct ar9003_txs {$/;"	s
ar9003_wlan_weights	ath9k/btcoex.c	/^static const u32 ar9003_wlan_weights[ATH_BTCOEX_STOMP_MAX]$/;"	v	file:
ar9160_hw_compute_pll_control	ath9k/ar5008_phy.c	/^static u32 ar9160_hw_compute_pll_control(struct ath_hw *ah,$/;"	f	file:
ar9170	carl9170/carl9170.h	/^struct ar9170 {$/;"	s
ar9170_calctl_data	carl9170/eeprom.h	/^struct ar9170_calctl_data {$/;"	s
ar9170_calctl_edges	carl9170/eeprom.h	/^struct ar9170_calctl_edges {$/;"	s
ar9170_calibration_data_per_freq	carl9170/eeprom.h	/^struct ar9170_calibration_data_per_freq {$/;"	s
ar9170_calibration_target_power_ht	carl9170/eeprom.h	/^struct ar9170_calibration_target_power_ht {$/;"	s
ar9170_calibration_target_power_legacy	carl9170/eeprom.h	/^struct ar9170_calibration_target_power_legacy {$/;"	s
ar9170_eeprom	carl9170/eeprom.h	/^struct ar9170_eeprom {$/;"	s
ar9170_eeprom_modal	carl9170/eeprom.h	/^struct ar9170_eeprom_modal {$/;"	s
ar9170_get_decrypt_type	carl9170/wlan.h	/^static inline u8 ar9170_get_decrypt_type(struct ar9170_rx_macstatus *t)$/;"	f
ar9170_led_mode	carl9170/eeprom.h	/^struct ar9170_led_mode {$/;"	s
ar9170_qmap	carl9170/carl9170.h	/^static const u8 ar9170_qmap[__AR9170_NUM_TXQ] = { 3, 2, 1, 0 };$/;"	v
ar9170_rx_frame	carl9170/wlan.h	/^struct ar9170_rx_frame {$/;"	s
ar9170_rx_frame_head	carl9170/wlan.h	/^struct ar9170_rx_frame_head {$/;"	s
ar9170_rx_frame_middle	carl9170/wlan.h	/^struct ar9170_rx_frame_middle {$/;"	s
ar9170_rx_frame_single	carl9170/wlan.h	/^struct ar9170_rx_frame_single {$/;"	s
ar9170_rx_frame_tail	carl9170/wlan.h	/^struct ar9170_rx_frame_tail {$/;"	s
ar9170_rx_head	carl9170/wlan.h	/^struct ar9170_rx_head {$/;"	s
ar9170_rx_macstatus	carl9170/wlan.h	/^struct ar9170_rx_macstatus {$/;"	s
ar9170_rx_phystatus	carl9170/wlan.h	/^struct ar9170_rx_phystatus {$/;"	s
ar9170_stream	carl9170/hw.h	/^struct ar9170_stream {$/;"	s
ar9170_tx_frame	carl9170/wlan.h	/^struct ar9170_tx_frame {$/;"	s
ar9170_tx_hw_mac_control	carl9170/wlan.h	/^struct ar9170_tx_hw_mac_control {$/;"	s
ar9170_tx_hw_phy_control	carl9170/wlan.h	/^struct ar9170_tx_hw_phy_control {$/;"	s
ar9170_tx_hwdesc	carl9170/wlan.h	/^struct ar9170_tx_hwdesc {$/;"	s
ar9170_tx_queues	carl9170/hw.h	/^enum ar9170_tx_queues {$/;"	g
ar9170_tx_rate_info	carl9170/wlan.h	/^struct ar9170_tx_rate_info {$/;"	s
ar9170_txq	carl9170/wlan.h	/^enum ar9170_txq {$/;"	g
ar9170_usb_ep	carl9170/hw.h	/^enum ar9170_usb_ep {$/;"	g
ar9170_usb_fifo	carl9170/hw.h	/^enum ar9170_usb_fifo {$/;"	g
ar9271Common_9271	ath9k/ar9002_initvals.h	/^static const u32 ar9271Common_9271[][2] = {$/;"	v
ar9271Modes_9271	ath9k/ar9002_initvals.h	/^static const u32 ar9271Modes_9271[][5] = {$/;"	v
ar9271Modes_9271_ANI_reg	ath9k/ar9002_initvals.h	/^static const u32 ar9271Modes_9271_ANI_reg[][5] = {$/;"	v
ar9271Modes_high_power_tx_gain_9271	ath9k/ar9002_initvals.h	/^static const u32 ar9271Modes_high_power_tx_gain_9271[][5] = {$/;"	v
ar9271Modes_normal_power_tx_gain_9271	ath9k/ar9002_initvals.h	/^static const u32 ar9271Modes_normal_power_tx_gain_9271[][5] = {$/;"	v
ar9271_hw_init_txgain_ini	ath9k/ar9002_hw.c	/^static void ar9271_hw_init_txgain_ini(struct ath_hw *ah, u32 txgain_type)$/;"	f	file:
ar9271_hw_pa_cal	ath9k/ar9002_calib.c	/^static void ar9271_hw_pa_cal(struct ath_hw *ah, bool is_reset)$/;"	f	file:
ar9280Common_9280_2	ath9k/ar9002_initvals.h	/^static const u32 ar9280Common_9280_2[][2] = {$/;"	v
ar9280Modes_9280_2	ath9k/ar9002_initvals.h	/^static const u32 ar9280Modes_9280_2[][5] = {$/;"	v
ar9280Modes_backoff_13db_rxgain_9280_2	ath9k/ar9002_initvals.h	/^static const u32 ar9280Modes_backoff_13db_rxgain_9280_2[][5] = {$/;"	v
ar9280Modes_backoff_23db_rxgain_9280_2	ath9k/ar9002_initvals.h	/^static const u32 ar9280Modes_backoff_23db_rxgain_9280_2[][5] = {$/;"	v
ar9280Modes_fast_clock_9280_2	ath9k/ar9002_initvals.h	/^static const u32 ar9280Modes_fast_clock_9280_2[][3] = {$/;"	v
ar9280Modes_high_power_tx_gain_9280_2	ath9k/ar9002_initvals.h	/^static const u32 ar9280Modes_high_power_tx_gain_9280_2[][5] = {$/;"	v
ar9280Modes_original_rxgain_9280_2	ath9k/ar9002_initvals.h	/^static const u32 ar9280Modes_original_rxgain_9280_2[][5] = {$/;"	v
ar9280Modes_original_tx_gain_9280_2	ath9k/ar9002_initvals.h	/^static const u32 ar9280Modes_original_tx_gain_9280_2[][5] = {$/;"	v
ar9280PciePhy_awow	ath9k/ar9002_initvals.h	/^static const u32 ar9280PciePhy_awow[][2] = {$/;"	v
ar9280PciePhy_clkreq_always_on_L1_9280	ath9k/ar9002_initvals.h	/^static const u32 ar9280PciePhy_clkreq_always_on_L1_9280[][2] = {$/;"	v
ar9280PciePhy_clkreq_off_L1_9280	ath9k/ar9002_initvals.h	/^static const u32 ar9280PciePhy_clkreq_off_L1_9280[][2] = {$/;"	v
ar9280_20_hw_init_rxgain_ini	ath9k/ar9002_hw.c	/^static void ar9280_20_hw_init_rxgain_ini(struct ath_hw *ah)$/;"	f	file:
ar9280_20_hw_init_txgain_ini	ath9k/ar9002_hw.c	/^static void ar9280_20_hw_init_txgain_ini(struct ath_hw *ah, u32 txgain_type)$/;"	f	file:
ar9280_hw_olc_temp_compensation	ath9k/ar9002_calib.c	/^static void ar9280_hw_olc_temp_compensation(struct ath_hw *ah)$/;"	f	file:
ar9285Common_9285_1_2	ath9k/ar9002_initvals.h	/^static const u32 ar9285Common_9285_1_2[][2] = {$/;"	v
ar9285Modes_9285_1_2	ath9k/ar9002_initvals.h	/^static const u32 ar9285Modes_9285_1_2[][5] = {$/;"	v
ar9285Modes_XE2_0_high_power	ath9k/ar9002_initvals.h	/^static const u32 ar9285Modes_XE2_0_high_power[][5] = {$/;"	v
ar9285Modes_XE2_0_normal_power	ath9k/ar9002_initvals.h	/^static const u32 ar9285Modes_XE2_0_normal_power[][5] = {$/;"	v
ar9285Modes_high_power_tx_gain_9285_1_2	ath9k/ar9002_initvals.h	/^static const u32 ar9285Modes_high_power_tx_gain_9285_1_2[][5] = {$/;"	v
ar9285Modes_original_tx_gain_9285_1_2	ath9k/ar9002_initvals.h	/^static const u32 ar9285Modes_original_tx_gain_9285_1_2[][5] = {$/;"	v
ar9285_hw_cl_cal	ath9k/ar9002_calib.c	/^static bool ar9285_hw_cl_cal(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar9285_hw_clc	ath9k/ar9002_calib.c	/^static bool ar9285_hw_clc(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ar9285_hw_pa_cal	ath9k/ar9002_calib.c	/^static inline void ar9285_hw_pa_cal(struct ath_hw *ah, bool is_reset)$/;"	f	file:
ar9287Common_9287_1_1	ath9k/ar9002_initvals.h	/^static const u32 ar9287Common_9287_1_1[][2] = {$/;"	v
ar9287Common_japan_2484_cck_fir_coeff_9287_1_1	ath9k/ar9002_initvals.h	/^static const u32 ar9287Common_japan_2484_cck_fir_coeff_9287_1_1[][2] = {$/;"	v
ar9287Common_normal_cck_fir_coeff_9287_1_1	ath9k/ar9002_initvals.h	/^static const u32 ar9287Common_normal_cck_fir_coeff_9287_1_1[][2] = {$/;"	v
ar9287Modes_9287_1_1	ath9k/ar9002_initvals.h	/^static const u32 ar9287Modes_9287_1_1[][5] = {$/;"	v
ar9287Modes_rx_gain_9287_1_1	ath9k/ar9002_initvals.h	/^static const u32 ar9287Modes_rx_gain_9287_1_1[][5] = {$/;"	v
ar9287Modes_tx_gain_9287_1_1	ath9k/ar9002_initvals.h	/^static const u32 ar9287Modes_tx_gain_9287_1_1[][5] = {$/;"	v
ar9287_dump_modal_eeprom	ath9k/eeprom_9287.c	/^static u32 ar9287_dump_modal_eeprom(char *buf, u32 len, u32 size,$/;"	f	file:
ar9287_eeprom	ath9k/eeprom.h	/^struct ar9287_eeprom {$/;"	s
ar9287_eeprom_get_tx_gain_index	ath9k/eeprom_9287.c	/^static void ar9287_eeprom_get_tx_gain_index(struct ath_hw *ah,$/;"	f	file:
ar9287_eeprom_olpc_set_pdadcs	ath9k/eeprom_9287.c	/^static void ar9287_eeprom_olpc_set_pdadcs(struct ath_hw *ah,$/;"	f	file:
ar9287_hw_olc_temp_compensation	ath9k/ar9002_calib.c	/^static void ar9287_hw_olc_temp_compensation(struct ath_hw *ah)$/;"	f	file:
ar9300Common_rx_gain_table_2p2	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300Common_rx_gain_table_2p2[][2] = {$/;"	v
ar9300Common_wo_xlna_rx_gain_table_2p2	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300Common_wo_xlna_rx_gain_table_2p2[][2] = {$/;"	v
ar9300Modes_fast_clock_2p2	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_fast_clock_2p2[][3] = {$/;"	v
ar9300Modes_high_ob_db_tx_gain_table_2p2	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_high_ob_db_tx_gain_table_2p2[][5] = {$/;"	v
ar9300Modes_high_power_tx_gain_table_2p2	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_high_power_tx_gain_table_2p2[][5] = {$/;"	v
ar9300Modes_low_ob_db_tx_gain_table_2p2	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_low_ob_db_tx_gain_table_2p2[][5] = {$/;"	v
ar9300Modes_lowest_ob_db_tx_gain_table_2p2	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_lowest_ob_db_tx_gain_table_2p2[][5] = {$/;"	v
ar9300Modes_mixed_ob_db_tx_gain_table_2p2	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_mixed_ob_db_tx_gain_table_2p2[][5] = {$/;"	v
ar9300Modes_type5_tx_gain_table_2p2	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300Modes_type5_tx_gain_table_2p2[][5] = {$/;"	v
ar9300PciePhy_clkreq_disable_L1_2p2	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300PciePhy_clkreq_disable_L1_2p2[][2] = {$/;"	v
ar9300PciePhy_clkreq_enable_L1_2p2	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300PciePhy_clkreq_enable_L1_2p2[][2] = {$/;"	v
ar9300PciePhy_pll_on_clkreq_disable_L1_2p2	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300PciePhy_pll_on_clkreq_disable_L1_2p2[][2] = {$/;"	v
ar9300RateSize	ath9k/ar9003_eeprom.h	/^	ar9300RateSize,$/;"	e	enum:ar9300_Rates
ar9300_2p2_baseband_core	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_baseband_core[][2] = {$/;"	v
ar9300_2p2_baseband_postamble	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_baseband_postamble[][5] = {$/;"	v
ar9300_2p2_mac_core	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_mac_core[][2] = {$/;"	v
ar9300_2p2_mac_postamble	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_mac_postamble[][5] = {$/;"	v
ar9300_2p2_radio_core	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_radio_core[][2] = {$/;"	v
ar9300_2p2_radio_postamble	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_radio_postamble[][5] = {$/;"	v
ar9300_2p2_soc_postamble	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_soc_postamble[][5] = {$/;"	v
ar9300_2p2_soc_preamble	ath9k/ar9003_2p2_initvals.h	/^static const u32 ar9300_2p2_soc_preamble[][2] = {$/;"	v
ar9300_BaseExtension_1	ath9k/ar9003_eeprom.h	/^struct ar9300_BaseExtension_1 {$/;"	s
ar9300_BaseExtension_2	ath9k/ar9003_eeprom.h	/^struct ar9300_BaseExtension_2 {$/;"	s
ar9300_Rates	ath9k/ar9003_eeprom.h	/^enum ar9300_Rates {$/;"	g
ar9300_base_eep_hdr	ath9k/ar9003_eeprom.h	/^struct ar9300_base_eep_hdr {$/;"	s
ar9300_cal_data_per_freq_op_loop	ath9k/ar9003_eeprom.h	/^struct ar9300_cal_data_per_freq_op_loop {$/;"	s
ar9300_check_eeprom_header	ath9k/ar9003_eeprom.c	/^static bool ar9300_check_eeprom_header(struct ath_hw *ah, eeprom_read_op read,$/;"	f	file:
ar9300_check_header	ath9k/ar9003_eeprom.c	/^static bool ar9300_check_header(void *data)$/;"	f	file:
ar9300_comp_cksum	ath9k/ar9003_eeprom.c	/^static u16 ar9300_comp_cksum(u8 *data, int dsize)$/;"	f	file:
ar9300_comp_hdr_unpack	ath9k/ar9003_eeprom.c	/^static void ar9300_comp_hdr_unpack(u8 *best, int *code, int *reference,$/;"	f	file:
ar9300_compress_decision	ath9k/ar9003_eeprom.c	/^static int ar9300_compress_decision(struct ath_hw *ah,$/;"	f	file:
ar9300_default	ath9k/ar9003_eeprom.c	/^static const struct ar9300_eeprom ar9300_default = {$/;"	v	typeref:struct:ar9300_eeprom	file:
ar9300_eep	ath9k/hw.h	/^		struct ar9300_eeprom ar9300_eep;$/;"	m	union:ath_hw::__anon12	typeref:struct:ath_hw::__anon12::ar9300_eeprom
ar9300_eep_templates	ath9k/ar9003_eeprom.c	/^static const struct ar9300_eeprom *ar9300_eep_templates[] = {$/;"	v	typeref:struct:ar9300_eeprom	file:
ar9300_eeprom	ath9k/ar9003_eeprom.h	/^struct ar9300_eeprom {$/;"	s
ar9300_eeprom_read_byte	ath9k/ar9003_eeprom.c	/^static bool ar9300_eeprom_read_byte(struct ath_hw *ah, int address,$/;"	f	file:
ar9300_eeprom_read_word	ath9k/ar9003_eeprom.c	/^static bool ar9300_eeprom_read_word(struct ath_hw *ah, int address,$/;"	f	file:
ar9300_eeprom_restore_flash	ath9k/ar9003_eeprom.c	/^static int ar9300_eeprom_restore_flash(struct ath_hw *ah, u8 *mptr,$/;"	f	file:
ar9300_eeprom_restore_internal	ath9k/ar9003_eeprom.c	/^static int ar9300_eeprom_restore_internal(struct ath_hw *ah,$/;"	f	file:
ar9300_h112	ath9k/ar9003_eeprom.c	/^static const struct ar9300_eeprom ar9300_h112 = {$/;"	v	typeref:struct:ar9300_eeprom	file:
ar9300_h116	ath9k/ar9003_eeprom.c	/^static const struct ar9300_eeprom ar9300_h116 = {$/;"	v	typeref:struct:ar9300_eeprom	file:
ar9300_modal_eep_header	ath9k/ar9003_eeprom.h	/^struct ar9300_modal_eep_header {$/;"	s
ar9300_otp_read_word	ath9k/ar9003_eeprom.c	/^static bool ar9300_otp_read_word(struct ath_hw *ah, int addr, u32 *data)$/;"	f	file:
ar9300_read_eeprom	ath9k/ar9003_eeprom.c	/^static bool ar9300_read_eeprom(struct ath_hw *ah, int address, u8 *buffer,$/;"	f	file:
ar9300_read_otp	ath9k/ar9003_eeprom.c	/^static bool ar9300_read_otp(struct ath_hw *ah, int address, u8 *buffer,$/;"	f	file:
ar9300_uncompress_block	ath9k/ar9003_eeprom.c	/^static bool ar9300_uncompress_block(struct ath_hw *ah,$/;"	f	file:
ar9300_x112	ath9k/ar9003_eeprom.c	/^static const struct ar9300_eeprom ar9300_x112 = {$/;"	v	typeref:struct:ar9300_eeprom	file:
ar9300_x113	ath9k/ar9003_eeprom.c	/^static const struct ar9300_eeprom ar9300_x113 = {$/;"	v	typeref:struct:ar9300_eeprom	file:
ar9331_1p1_baseband_core	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_baseband_core[][2] = {$/;"	v
ar9331_1p1_baseband_core_txfir_coeff_japan_2484	ath9k/ar9330_1p1_initvals.h	340;"	d
ar9331_1p1_baseband_postamble	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_baseband_postamble[][5] = {$/;"	v
ar9331_1p1_mac_core	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_mac_core[][2] = {$/;"	v
ar9331_1p1_mac_postamble	ath9k/ar9330_1p1_initvals.h	781;"	d
ar9331_1p1_radio_core	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_radio_core[][2] = {$/;"	v
ar9331_1p1_soc_postamble	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_soc_postamble[][5] = {$/;"	v
ar9331_1p1_soc_preamble	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_soc_preamble[][2] = {$/;"	v
ar9331_1p1_xtal_25M	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_xtal_25M[][2] = {$/;"	v
ar9331_1p1_xtal_40M	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_1p1_xtal_40M[][2] = {$/;"	v
ar9331_1p2_baseband_core	ath9k/ar9330_1p2_initvals.h	228;"	d
ar9331_1p2_baseband_core_txfir_coeff_japan_2484	ath9k/ar9330_1p2_initvals.h	222;"	d
ar9331_1p2_baseband_postamble	ath9k/ar9330_1p2_initvals.h	/^static const u32 ar9331_1p2_baseband_postamble[][5] = {$/;"	v
ar9331_1p2_mac_core	ath9k/ar9330_1p2_initvals.h	236;"	d
ar9331_1p2_mac_postamble	ath9k/ar9330_1p2_initvals.h	232;"	d
ar9331_1p2_radio_core	ath9k/ar9330_1p2_initvals.h	/^static const u32 ar9331_1p2_radio_core[][2] = {$/;"	v
ar9331_1p2_soc_postamble	ath9k/ar9330_1p2_initvals.h	230;"	d
ar9331_1p2_soc_preamble	ath9k/ar9330_1p2_initvals.h	234;"	d
ar9331_1p2_xtal_25M	ath9k/ar9330_1p2_initvals.h	224;"	d
ar9331_1p2_xtal_40M	ath9k/ar9330_1p2_initvals.h	226;"	d
ar9331_common_rx_gain_1p1	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_common_rx_gain_1p1[][2] = {$/;"	v
ar9331_common_rx_gain_1p2	ath9k/ar9330_1p2_initvals.h	240;"	d
ar9331_common_tx_gain_offset1_1	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_common_tx_gain_offset1_1[][1] = {$/;"	v
ar9331_common_wo_xlna_rx_gain_1p1	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_common_wo_xlna_rx_gain_1p1[][2] = {$/;"	v
ar9331_common_wo_xlna_rx_gain_1p2	ath9k/ar9330_1p2_initvals.h	238;"	d
ar9331_modes_high_ob_db_tx_gain_1p1	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_modes_high_ob_db_tx_gain_1p1[][5] = {$/;"	v
ar9331_modes_high_ob_db_tx_gain_1p2	ath9k/ar9330_1p2_initvals.h	/^static const u32 ar9331_modes_high_ob_db_tx_gain_1p2[][5] = {$/;"	v
ar9331_modes_high_power_tx_gain_1p1	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_modes_high_power_tx_gain_1p1[][5] = {$/;"	v
ar9331_modes_high_power_tx_gain_1p2	ath9k/ar9330_1p2_initvals.h	106;"	d
ar9331_modes_low_ob_db_tx_gain_1p1	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_modes_low_ob_db_tx_gain_1p1[][5] = {$/;"	v
ar9331_modes_low_ob_db_tx_gain_1p2	ath9k/ar9330_1p2_initvals.h	108;"	d
ar9331_modes_lowest_ob_db_tx_gain_1p1	ath9k/ar9330_1p1_initvals.h	/^static const u32 ar9331_modes_lowest_ob_db_tx_gain_1p1[][5] = {$/;"	v
ar9331_modes_lowest_ob_db_tx_gain_1p2	ath9k/ar9330_1p2_initvals.h	110;"	d
ar9340Common_rx_gain_table_1p0	ath9k/ar9340_initvals.h	/^static const u32 ar9340Common_rx_gain_table_1p0[][2] = {$/;"	v
ar9340Common_wo_xlna_rx_gain_table_1p0	ath9k/ar9340_initvals.h	1440;"	d
ar9340Modes_fast_clock_1p0	ath9k/ar9340_initvals.h	103;"	d
ar9340Modes_high_ob_db_tx_gain_table_1p0	ath9k/ar9340_initvals.h	/^static const u32 ar9340Modes_high_ob_db_tx_gain_table_1p0[][5] = {$/;"	v
ar9340Modes_high_power_tx_gain_table_1p0	ath9k/ar9340_initvals.h	/^static const u32 ar9340Modes_high_power_tx_gain_table_1p0[][5] = {$/;"	v
ar9340Modes_low_ob_db_and_spur_tx_gain_table_1p0	ath9k/ar9340_initvals.h	/^static const u32 ar9340Modes_low_ob_db_and_spur_tx_gain_table_1p0[][5] = {$/;"	v
ar9340Modes_low_ob_db_tx_gain_table_1p0	ath9k/ar9340_initvals.h	/^static const u32 ar9340Modes_low_ob_db_tx_gain_table_1p0[][5] = {$/;"	v
ar9340Modes_lowest_ob_db_tx_gain_table_1p0	ath9k/ar9340_initvals.h	/^static const u32 ar9340Modes_lowest_ob_db_tx_gain_table_1p0[][5] = {$/;"	v
ar9340Modes_mixed_ob_db_tx_gain_table_1p0	ath9k/ar9340_initvals.h	/^static const u32 ar9340Modes_mixed_ob_db_tx_gain_table_1p0[][5] = {$/;"	v
ar9340Modes_ub124_tx_gain_table_1p0	ath9k/ar9340_initvals.h	/^static const u32 ar9340Modes_ub124_tx_gain_table_1p0[][5] = {$/;"	v
ar9340_1p0_baseband_core	ath9k/ar9340_initvals.h	/^static const u32 ar9340_1p0_baseband_core[][2] = {$/;"	v
ar9340_1p0_baseband_postamble	ath9k/ar9340_initvals.h	/^static const u32 ar9340_1p0_baseband_postamble[][5] = {$/;"	v
ar9340_1p0_mac_core	ath9k/ar9340_initvals.h	/^static const u32 ar9340_1p0_mac_core[][2] = {$/;"	v
ar9340_1p0_mac_postamble	ath9k/ar9340_initvals.h	218;"	d
ar9340_1p0_radio_core	ath9k/ar9340_initvals.h	/^static const u32 ar9340_1p0_radio_core[][2] = {$/;"	v
ar9340_1p0_radio_core_40M	ath9k/ar9340_initvals.h	/^static const u32 ar9340_1p0_radio_core_40M[][2] = {$/;"	v
ar9340_1p0_radio_postamble	ath9k/ar9340_initvals.h	/^static const u32 ar9340_1p0_radio_postamble[][5] = {$/;"	v
ar9340_1p0_soc_postamble	ath9k/ar9340_initvals.h	220;"	d
ar9340_1p0_soc_preamble	ath9k/ar9340_initvals.h	/^static const u32 ar9340_1p0_soc_preamble[][2] = {$/;"	v
ar9462_2p0_baseband_core	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_baseband_core[][2] = {$/;"	v
ar9462_2p0_baseband_core_txfir_coeff_japan_2484	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_baseband_core_txfir_coeff_japan_2484[][2] = {$/;"	v
ar9462_2p0_baseband_postamble	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_baseband_postamble[][5] = {$/;"	v
ar9462_2p0_mac_core	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_mac_core[][2] = {$/;"	v
ar9462_2p0_mac_postamble	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_mac_postamble[][5] = {$/;"	v
ar9462_2p0_radio_core	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_radio_core[][2] = {$/;"	v
ar9462_2p0_radio_postamble	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_radio_postamble[][5] = {$/;"	v
ar9462_2p0_radio_postamble_sys2ant	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_radio_postamble_sys2ant[][5] = {$/;"	v
ar9462_2p0_soc_postamble	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_soc_postamble[][5] = {$/;"	v
ar9462_2p0_soc_preamble	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_2p0_soc_preamble[][2] = {$/;"	v
ar9462_common_mixed_rx_gain_table_2p0	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_common_mixed_rx_gain_table_2p0[][2] = {$/;"	v
ar9462_common_rx_gain_table_2p0	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_common_rx_gain_table_2p0[][2] = {$/;"	v
ar9462_common_wo_xlna_rx_gain_table_2p0	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_common_wo_xlna_rx_gain_table_2p0[][2] = {$/;"	v
ar9462_modes_fast_clock_2p0	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_modes_fast_clock_2p0[][3] = {$/;"	v
ar9462_modes_high_ob_db_tx_gain_table_2p0	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_modes_high_ob_db_tx_gain_table_2p0[][5] = {$/;"	v
ar9462_modes_low_ob_db_tx_gain_table_2p0	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_modes_low_ob_db_tx_gain_table_2p0[][5] = {$/;"	v
ar9462_pciephy_clkreq_disable_L1_2p0	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_pciephy_clkreq_disable_L1_2p0[][2] = {$/;"	v
ar9462_pciephy_clkreq_enable_L1_2p0	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_pciephy_clkreq_enable_L1_2p0[][2] = {$/;"	v
ar9462_pciephy_pll_on_clkreq_disable_L1_2p0	ath9k/ar9462_2p0_initvals.h	/^static const u32 ar9462_pciephy_pll_on_clkreq_disable_L1_2p0[][2] = {$/;"	v
ar9485Common_wo_xlna_rx_gain_1_1	ath9k/ar9485_initvals.h	/^static const u32 ar9485Common_wo_xlna_rx_gain_1_1[][2] = {$/;"	v
ar9485Modes_green_ob_db_tx_gain_1_1	ath9k/ar9485_initvals.h	/^static const u32 ar9485Modes_green_ob_db_tx_gain_1_1[][5] = {$/;"	v
ar9485Modes_green_spur_ob_db_tx_gain_1_1	ath9k/ar9485_initvals.h	/^static const u32 ar9485Modes_green_spur_ob_db_tx_gain_1_1[][5] = {$/;"	v
ar9485Modes_high_ob_db_tx_gain_1_1	ath9k/ar9485_initvals.h	/^static const u32 ar9485Modes_high_ob_db_tx_gain_1_1[][5] = {$/;"	v
ar9485Modes_high_power_tx_gain_1_1	ath9k/ar9485_initvals.h	/^static const u32 ar9485Modes_high_power_tx_gain_1_1[][5] = {$/;"	v
ar9485Modes_low_ob_db_tx_gain_1_1	ath9k/ar9485_initvals.h	/^static const u32 ar9485Modes_low_ob_db_tx_gain_1_1[][5] = {$/;"	v
ar9485_1_1	ath9k/ar9485_initvals.h	/^static const u32 ar9485_1_1[][2] = {$/;"	v
ar9485_1_1_baseband_core	ath9k/ar9485_initvals.h	/^static const u32 ar9485_1_1_baseband_core[][2] = {$/;"	v
ar9485_1_1_baseband_core_txfir_coeff_japan_2484	ath9k/ar9485_initvals.h	1209;"	d
ar9485_1_1_baseband_postamble	ath9k/ar9485_initvals.h	/^static const u32 ar9485_1_1_baseband_postamble[][5] = {$/;"	v
ar9485_1_1_mac_core	ath9k/ar9485_initvals.h	/^static const u32 ar9485_1_1_mac_core[][2] = {$/;"	v
ar9485_1_1_mac_postamble	ath9k/ar9485_initvals.h	23;"	d
ar9485_1_1_pcie_phy_clkreq_disable_L1	ath9k/ar9485_initvals.h	/^static const u32 ar9485_1_1_pcie_phy_clkreq_disable_L1[][2] = {$/;"	v
ar9485_1_1_pcie_phy_clkreq_enable_L1	ath9k/ar9485_initvals.h	/^static const u32 ar9485_1_1_pcie_phy_clkreq_enable_L1[][2] = {$/;"	v
ar9485_1_1_pcie_phy_pll_on_clkreq_disable_L1	ath9k/ar9485_initvals.h	/^static const u32 ar9485_1_1_pcie_phy_pll_on_clkreq_disable_L1[][2] = {$/;"	v
ar9485_1_1_pcie_phy_pll_on_clkreq_enable_L1	ath9k/ar9485_initvals.h	/^static const u32 ar9485_1_1_pcie_phy_pll_on_clkreq_enable_L1[][2] = {$/;"	v
ar9485_1_1_radio_core	ath9k/ar9485_initvals.h	/^static const u32 ar9485_1_1_radio_core[][2] = {$/;"	v
ar9485_1_1_radio_postamble	ath9k/ar9485_initvals.h	/^static const u32 ar9485_1_1_radio_postamble[][2] = {$/;"	v
ar9485_1_1_soc_preamble	ath9k/ar9485_initvals.h	/^static const u32 ar9485_1_1_soc_preamble[][2] = {$/;"	v
ar9485_common_rx_gain_1_1	ath9k/ar9485_initvals.h	/^static const u32 ar9485_common_rx_gain_1_1[][2] = {$/;"	v
ar9485_fast_clock_1_1_baseband_postamble	ath9k/ar9485_initvals.h	/^static const u32 ar9485_fast_clock_1_1_baseband_postamble[][3] = {$/;"	v
ar9485_modes_lowest_ob_db_tx_gain_1_1	ath9k/ar9485_initvals.h	524;"	d
ar9550_hw_get_modes_txgain_index	ath9k/ar9003_phy.c	/^static int ar9550_hw_get_modes_txgain_index(struct ath_hw *ah,$/;"	f	file:
ar955x_1p0_baseband_core	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_baseband_core[][2] = {$/;"	v
ar955x_1p0_baseband_core_txfir_coeff_japan_2484	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_baseband_core_txfir_coeff_japan_2484[][2] = {$/;"	v
ar955x_1p0_baseband_postamble	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_baseband_postamble[][5] = {$/;"	v
ar955x_1p0_common_rx_gain_bounds	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_common_rx_gain_bounds[][5] = {$/;"	v
ar955x_1p0_common_rx_gain_table	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_common_rx_gain_table[][2] = {$/;"	v
ar955x_1p0_common_wo_xlna_rx_gain_bounds	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_common_wo_xlna_rx_gain_bounds[][5] = {$/;"	v
ar955x_1p0_common_wo_xlna_rx_gain_table	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_common_wo_xlna_rx_gain_table[][2] = {$/;"	v
ar955x_1p0_mac_core	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_mac_core[][2] = {$/;"	v
ar955x_1p0_mac_postamble	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_mac_postamble[][5] = {$/;"	v
ar955x_1p0_modes_fast_clock	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_modes_fast_clock[][3] = {$/;"	v
ar955x_1p0_modes_no_xpa_tx_gain_table	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_modes_no_xpa_tx_gain_table[][9] = {$/;"	v
ar955x_1p0_modes_xpa_tx_gain_table	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_modes_xpa_tx_gain_table[][9] = {$/;"	v
ar955x_1p0_radio_core	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_radio_core[][2] = {$/;"	v
ar955x_1p0_radio_postamble	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_radio_postamble[][5] = {$/;"	v
ar955x_1p0_soc_postamble	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_soc_postamble[][5] = {$/;"	v
ar955x_1p0_soc_preamble	ath9k/ar955x_1p0_initvals.h	/^static const u32 ar955x_1p0_soc_preamble[][2] = {$/;"	v
ar9565_1p0_Common_rx_gain_table	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_Common_rx_gain_table[][2] = {$/;"	v
ar9565_1p0_Modes_lowest_ob_db_tx_gain_table	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_Modes_lowest_ob_db_tx_gain_table[][5] = {$/;"	v
ar9565_1p0_baseband_core	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_baseband_core[][2] = {$/;"	v
ar9565_1p0_baseband_postamble	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_baseband_postamble[][5] = {$/;"	v
ar9565_1p0_common_wo_xlna_rx_gain_table	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_common_wo_xlna_rx_gain_table[][2] = {$/;"	v
ar9565_1p0_mac_core	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_mac_core[][2] = {$/;"	v
ar9565_1p0_mac_postamble	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_mac_postamble[][5] = {$/;"	v
ar9565_1p0_modes_fast_clock	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_modes_fast_clock[][3] = {$/;"	v
ar9565_1p0_modes_high_ob_db_tx_gain_table	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_modes_high_ob_db_tx_gain_table[][5] = {$/;"	v
ar9565_1p0_modes_high_power_tx_gain_table	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_modes_high_power_tx_gain_table[][5] = {$/;"	v
ar9565_1p0_modes_low_ob_db_tx_gain_table	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_modes_low_ob_db_tx_gain_table[][5] = {$/;"	v
ar9565_1p0_pciephy_clkreq_disable_L1	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_pciephy_clkreq_disable_L1[][2] = {$/;"	v
ar9565_1p0_radio_core	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_radio_core[][2] = {$/;"	v
ar9565_1p0_radio_postamble	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_radio_postamble[][5] = {$/;"	v
ar9565_1p0_soc_postamble	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_soc_postamble[][5] = {$/;"	v
ar9565_1p0_soc_preamble	ath9k/ar9565_1p0_initvals.h	/^static const u32 ar9565_1p0_soc_preamble[][2] = {$/;"	v
ar9580_1p0_baseband_core	ath9k/ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_baseband_core[][2] = {$/;"	v
ar9580_1p0_baseband_core_txfir_coeff_japan_2484	ath9k/ar9580_1p0_initvals.h	417;"	d
ar9580_1p0_baseband_postamble	ath9k/ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_baseband_postamble[][5] = {$/;"	v
ar9580_1p0_high_ob_db_tx_gain_table	ath9k/ar9580_1p0_initvals.h	686;"	d
ar9580_1p0_high_power_tx_gain_table	ath9k/ar9580_1p0_initvals.h	309;"	d
ar9580_1p0_low_ob_db_tx_gain_table	ath9k/ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_low_ob_db_tx_gain_table[][5] = {$/;"	v
ar9580_1p0_lowest_ob_db_tx_gain_table	ath9k/ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_lowest_ob_db_tx_gain_table[][5] = {$/;"	v
ar9580_1p0_mac_core	ath9k/ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_mac_core[][2] = {$/;"	v
ar9580_1p0_mac_postamble	ath9k/ar9580_1p0_initvals.h	201;"	d
ar9580_1p0_mixed_ob_db_tx_gain_table	ath9k/ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_mixed_ob_db_tx_gain_table[][5] = {$/;"	v
ar9580_1p0_modes_fast_clock	ath9k/ar9580_1p0_initvals.h	23;"	d
ar9580_1p0_pcie_phy_clkreq_disable_L1	ath9k/ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_pcie_phy_clkreq_disable_L1[][2] = {$/;"	v
ar9580_1p0_pcie_phy_clkreq_enable_L1	ath9k/ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_pcie_phy_clkreq_enable_L1[][2] = {$/;"	v
ar9580_1p0_pcie_phy_pll_on_clkreq	ath9k/ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_pcie_phy_pll_on_clkreq[][2] = {$/;"	v
ar9580_1p0_radio_core	ath9k/ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_radio_core[][2] = {$/;"	v
ar9580_1p0_radio_postamble	ath9k/ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_radio_postamble[][5] = {$/;"	v
ar9580_1p0_rx_gain_table	ath9k/ar9580_1p0_initvals.h	774;"	d
ar9580_1p0_soc_postamble	ath9k/ar9580_1p0_initvals.h	684;"	d
ar9580_1p0_soc_preamble	ath9k/ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_soc_preamble[][2] = {$/;"	v
ar9580_1p0_type5_tx_gain_table	ath9k/ar9580_1p0_initvals.h	688;"	d
ar9580_1p0_type6_tx_gain_table	ath9k/ar9580_1p0_initvals.h	/^static const u32 ar9580_1p0_type6_tx_gain_table[][5] = {$/;"	v
ar9580_1p0_wo_xlna_rx_gain_table	ath9k/ar9580_1p0_initvals.h	682;"	d
ar_usb	ath6kl/usb.c	/^	struct ath6kl_usb *ar_usb;$/;"	m	struct:ath6kl_usb_pipe	typeref:struct:ath6kl_usb_pipe::ath6kl_usb	file:
arc_list_next	ath6kl/core.h	/^	struct ath6kl_cookie *arc_list_next;$/;"	m	struct:ath6kl_cookie	typeref:struct:ath6kl_cookie::ath6kl_cookie
arg	ath9k/hw.h	/^	void *arg;$/;"	m	struct:ath_gen_timer
arp_matched	ath6kl/core.h	/^	u32 arp_matched;$/;"	m	struct:target_stats
arp_matched	ath6kl/wmi.h	/^	__le32 arp_matched;$/;"	m	struct:arp_stats
arp_received	ath6kl/core.h	/^	u32 arp_received;$/;"	m	struct:target_stats
arp_received	ath6kl/wmi.h	/^	__le32 arp_received;$/;"	m	struct:arp_stats
arp_replied	ath6kl/core.h	/^	u32 arp_replied;$/;"	m	struct:target_stats
arp_replied	ath6kl/wmi.h	/^	__le32 arp_replied;$/;"	m	struct:arp_stats
arp_stats	ath6kl/wmi.h	/^	struct arp_stats arp_stats;$/;"	m	struct:wmi_target_stats	typeref:struct:wmi_target_stats::arp_stats
arp_stats	ath6kl/wmi.h	/^struct arp_stats {$/;"	s
asleep	ath6kl/wmi.h	/^	__le32 asleep;$/;"	m	struct:wmi_set_host_sleep_mode_cmd
aspm_enabled	ath9k/hw.h	/^	bool aspm_enabled;$/;"	m	struct:ath_hw
aspm_init	ath9k/hw.h	/^	void (*aspm_init)(struct ath_common *common);$/;"	m	struct:ath_bus_ops
assign_seq	carl9170/wlan.h	/^	u8 assign_seq:1;$/;"	m	struct:carl9170_tx_superdesc
assoc	ath5k/ath5k.h	/^	bool			assoc;		\/* associate state *\/$/;"	m	struct:ath5k_hw
assoc	ath5k/base.h	/^	bool			assoc; \/* are we associated or not *\/$/;"	m	struct:ath5k_vif
assoc_bss_beacon_int	ath6kl/core.h	/^	u16 assoc_bss_beacon_int;$/;"	m	struct:ath6kl_vif
assoc_bss_dtim_period	ath6kl/core.h	/^	u8 assoc_bss_dtim_period;$/;"	m	struct:ath6kl_vif
assoc_bss_rssi	ath6kl/wmi.h	/^	s8 assoc_bss_rssi;$/;"	m	struct:wmi_target_roam_time
assoc_bssid	ath6kl/wmi.h	/^	u8 assoc_bssid[ETH_ALEN];$/;"	m	struct:wmi_target_roam_time
assoc_info	ath6kl/wmi.h	/^	u8 assoc_info[1];$/;"	m	struct:wmi_connect_event
assoc_info	ath6kl/wmi.h	/^	u8 assoc_info[1];$/;"	m	struct:wmi_disconnect_event
assoc_info	wil6210/wmi.h	/^	u8 assoc_info[0];$/;"	m	struct:wmi_connect_event
assoc_info	wil6210/wmi.h	/^	u8 assoc_info[0];$/;"	m	struct:wmi_disconnect_event
assoc_req_len	ath6kl/wmi.h	/^	u8 assoc_req_len;$/;"	m	struct:wmi_connect_event
assoc_req_len	wil6210/wmi.h	/^	u8 assoc_req_len;$/;"	m	struct:wmi_connect_event
assoc_resp_len	ath6kl/wmi.h	/^	u8 assoc_resp_len;$/;"	m	struct:wmi_connect_event
assoc_resp_len	ath6kl/wmi.h	/^	u8 assoc_resp_len;$/;"	m	struct:wmi_disconnect_event
assoc_resp_len	wil6210/wmi.h	/^	u8 assoc_resp_len;$/;"	m	struct:wmi_connect_event
assoc_resp_len	wil6210/wmi.h	/^	u8 assoc_resp_len;$/;"	m	struct:wmi_disconnect_event
assoc_time	ath6kl/wmi.h	/^	__le32 assoc_time;$/;"	m	struct:wmi_target_roam_time
associd	ar5523/ar5523_hw.h	/^	__be32	associd;$/;"	m	struct:ar5523_cmd_set_associd
ast_ani_cckerrs	ath9k/ani.h	/^	u32 ast_ani_cckerrs;$/;"	m	struct:ar5416Stats
ast_ani_cckhigh	ath9k/ani.h	/^	u32 ast_ani_cckhigh;$/;"	m	struct:ar5416Stats
ast_ani_ccklow	ath9k/ani.h	/^	u32 ast_ani_ccklow;$/;"	m	struct:ar5416Stats
ast_ani_lneg_or_lzero	ath9k/ani.h	/^	u32 ast_ani_lneg_or_lzero;$/;"	m	struct:ar5416Stats
ast_ani_nidown	ath9k/ani.h	/^	u32 ast_ani_nidown;$/;"	m	struct:ar5416Stats
ast_ani_niup	ath9k/ani.h	/^	u32 ast_ani_niup;$/;"	m	struct:ar5416Stats
ast_ani_ofdmerrs	ath9k/ani.h	/^	u32 ast_ani_ofdmerrs;$/;"	m	struct:ar5416Stats
ast_ani_ofdmoff	ath9k/ani.h	/^	u32 ast_ani_ofdmoff;$/;"	m	struct:ar5416Stats
ast_ani_ofdmon	ath9k/ani.h	/^	u32 ast_ani_ofdmon;$/;"	m	struct:ar5416Stats
ast_ani_reset	ath9k/ani.h	/^	u32 ast_ani_reset;$/;"	m	struct:ar5416Stats
ast_ani_spurdown	ath9k/ani.h	/^	u32 ast_ani_spurdown;$/;"	m	struct:ar5416Stats
ast_ani_spurup	ath9k/ani.h	/^	u32 ast_ani_spurup;$/;"	m	struct:ar5416Stats
ast_ani_stepdown	ath9k/ani.h	/^	u32 ast_ani_stepdown;$/;"	m	struct:ar5416Stats
ast_ani_stepup	ath9k/ani.h	/^	u32 ast_ani_stepup;$/;"	m	struct:ar5416Stats
ast_mibstats	ath9k/ani.h	/^	struct ath9k_mib_stats ast_mibstats;$/;"	m	struct:ar5416Stats	typeref:struct:ar5416Stats::ath9k_mib_stats
ath-objs	Makefile	/^ath-objs :=	main.o \\$/;"	m
ath5k_add_interface	ath5k/mac80211-ops.c	/^ath5k_add_interface(struct ieee80211_hw *hw, struct ieee80211_vif *vif)$/;"	f	file:
ath5k_add_padding	ath5k/base.c	/^static int ath5k_add_padding(struct sk_buff *skb)$/;"	f	file:
ath5k_ahb_eeprom_read	ath5k/ahb.c	/^ath5k_ahb_eeprom_read(struct ath_common *common, u32 off, u16 *data)$/;"	f	file:
ath5k_ahb_eeprom_read_mac	ath5k/ahb.c	/^static int ath5k_ahb_eeprom_read_mac(struct ath5k_hw *ah, u8 *mac)$/;"	f	file:
ath5k_ahb_read_cachesize	ath5k/ahb.c	/^static void ath5k_ahb_read_cachesize(struct ath_common *common, int *csz)$/;"	f	file:
ath5k_ahb_reg	ath5k/ath5k.h	/^static inline void __iomem *ath5k_ahb_reg(struct ath5k_hw *ah, u16 reg)$/;"	f
ath5k_ani_calibration	ath5k/ani.c	/^ath5k_ani_calibration(struct ath5k_hw *ah)$/;"	f
ath5k_ani_init	ath5k/ani.c	/^ath5k_ani_init(struct ath5k_hw *ah, enum ath5k_ani_mode mode)$/;"	f
ath5k_ani_lower_immunity	ath5k/ani.c	/^ath5k_ani_lower_immunity(struct ath5k_hw *ah, struct ath5k_ani_state *as)$/;"	f	file:
ath5k_ani_mib_intr	ath5k/ani.c	/^ath5k_ani_mib_intr(struct ath5k_hw *ah)$/;"	f
ath5k_ani_mode	ath5k/ani.h	/^enum ath5k_ani_mode {$/;"	g
ath5k_ani_period_restart	ath5k/ani.c	/^ath5k_ani_period_restart(struct ath5k_ani_state *as)$/;"	f	file:
ath5k_ani_phy_error_report	ath5k/ani.c	/^ath5k_ani_phy_error_report(struct ath5k_hw *ah,$/;"	f
ath5k_ani_print_counters	ath5k/ani.c	/^ath5k_ani_print_counters(struct ath5k_hw *ah)$/;"	f
ath5k_ani_raise_immunity	ath5k/ani.c	/^ath5k_ani_raise_immunity(struct ath5k_hw *ah, struct ath5k_ani_state *as,$/;"	f	file:
ath5k_ani_save_and_clear_phy_errors	ath5k/ani.c	/^ath5k_ani_save_and_clear_phy_errors(struct ath5k_hw *ah,$/;"	f	file:
ath5k_ani_set_cck_weak_signal_detection	ath5k/ani.c	/^ath5k_ani_set_cck_weak_signal_detection(struct ath5k_hw *ah, bool on)$/;"	f
ath5k_ani_set_firstep_level	ath5k/ani.c	/^ath5k_ani_set_firstep_level(struct ath5k_hw *ah, int level)$/;"	f
ath5k_ani_set_noise_immunity_level	ath5k/ani.c	/^ath5k_ani_set_noise_immunity_level(struct ath5k_hw *ah, int level)$/;"	f
ath5k_ani_set_ofdm_weak_signal_detection	ath5k/ani.c	/^ath5k_ani_set_ofdm_weak_signal_detection(struct ath5k_hw *ah, bool on)$/;"	f
ath5k_ani_set_spur_immunity_level	ath5k/ani.c	/^ath5k_ani_set_spur_immunity_level(struct ath5k_hw *ah, int level)$/;"	f
ath5k_ani_state	ath5k/ani.h	/^struct ath5k_ani_state {$/;"	s
ath5k_ant_mode	ath5k/ath5k.h	/^enum ath5k_ant_mode {$/;"	g
ath5k_ant_table	ath5k/eeprom.h	/^enum ath5k_ant_table {$/;"	g
ath5k_any_vif_assoc	ath5k/base.c	/^ath5k_any_vif_assoc(struct ath5k_hw *ah)$/;"	f
ath5k_athchan_2ghz	ath5k/ath5k.h	/^struct ath5k_athchan_2ghz {$/;"	s
ath5k_attr_show_firstep_level_max	ath5k/sysfs.c	/^static ssize_t ath5k_attr_show_firstep_level_max(struct device *dev,$/;"	f	file:
ath5k_attr_show_noise_immunity_level_max	ath5k/sysfs.c	/^static ssize_t ath5k_attr_show_noise_immunity_level_max(struct device *dev,$/;"	f	file:
ath5k_attribute_group_ani	ath5k/sysfs.c	/^static struct attribute_group ath5k_attribute_group_ani = {$/;"	v	typeref:struct:attribute_group	file:
ath5k_beacon_config	ath5k/base.c	/^ath5k_beacon_config(struct ath5k_hw *ah)$/;"	f
ath5k_beacon_send	ath5k/base.c	/^ath5k_beacon_send(struct ath5k_hw *ah)$/;"	f	file:
ath5k_beacon_setup	ath5k/base.c	/^ath5k_beacon_setup(struct ath5k_hw *ah, struct ath5k_buf *bf)$/;"	f	file:
ath5k_beacon_update	ath5k/base.c	/^ath5k_beacon_update(struct ieee80211_hw *hw, struct ieee80211_vif *vif)$/;"	f
ath5k_beacon_update_timers	ath5k/base.c	/^ath5k_beacon_update_timers(struct ath5k_hw *ah, u64 bc_tsf)$/;"	f
ath5k_beaconq_config	ath5k/base.c	/^ath5k_beaconq_config(struct ath5k_hw *ah)$/;"	f	file:
ath5k_beaconq_setup	ath5k/base.c	/^ath5k_beaconq_setup(struct ath5k_hw *ah)$/;"	f	file:
ath5k_bss_info_changed	ath5k/mac80211-ops.c	/^ath5k_bss_info_changed(struct ieee80211_hw *hw, struct ieee80211_vif *vif,$/;"	f	file:
ath5k_buf	ath5k/base.h	/^struct ath5k_buf {$/;"	s
ath5k_bw_mode	ath5k/ath5k.h	/^enum ath5k_bw_mode {$/;"	g
ath5k_cal_data_offset_2413	ath5k/eeprom.c	/^ath5k_cal_data_offset_2413(struct ath5k_eeprom_info *ee, int mode)$/;"	f	file:
ath5k_calibrate_work	ath5k/base.c	/^ath5k_calibrate_work(struct work_struct *work)$/;"	f	file:
ath5k_calibration_mask	ath5k/ath5k.h	/^enum ath5k_calibration_mask {$/;"	g
ath5k_capabilities	ath5k/ath5k.h	/^struct ath5k_capabilities {$/;"	s
ath5k_chan_pcal_info	ath5k/eeprom.h	/^struct ath5k_chan_pcal_info {$/;"	s
ath5k_chan_pcal_info_rf2413	ath5k/eeprom.h	/^struct ath5k_chan_pcal_info_rf2413 {$/;"	s
ath5k_chan_pcal_info_rf5111	ath5k/eeprom.h	/^struct ath5k_chan_pcal_info_rf5111 {$/;"	s
ath5k_chan_pcal_info_rf5112	ath5k/eeprom.h	/^struct ath5k_chan_pcal_info_rf5112 {$/;"	s
ath5k_chan_set	ath5k/base.c	/^ath5k_chan_set(struct ath5k_hw *ah, struct ieee80211_channel *chan)$/;"	f
ath5k_channel_ok	ath5k/phy.c	/^ath5k_channel_ok(struct ath5k_hw *ah, struct ieee80211_channel *channel)$/;"	f
ath5k_check_ibss_tsf	ath5k/base.c	/^ath5k_check_ibss_tsf(struct ath5k_hw *ah, struct sk_buff *skb,$/;"	f	file:
ath5k_check_timer_win	ath5k/pcu.c	/^ath5k_check_timer_win(int a, int b, int window, int intval)$/;"	f	file:
ath5k_chip_name	ath5k/base.c	/^ath5k_chip_name(enum ath5k_srev_type type, u_int16_t val)$/;"	f
ath5k_combine_linear_pcdac_curves	ath5k/phy.c	/^ath5k_combine_linear_pcdac_curves(struct ath5k_hw *ah, s16* table_min,$/;"	f	file:
ath5k_combine_pwr_to_pdadc_curves	ath5k/phy.c	/^ath5k_combine_pwr_to_pdadc_curves(struct ath5k_hw *ah,$/;"	f	file:
ath5k_common_ops	ath5k/base.c	/^static const struct ath_ops ath5k_common_ops = {$/;"	v	typeref:struct:ath_ops	file:
ath5k_common_padpos	ath5k/base.c	/^static int ath5k_common_padpos(struct sk_buff *skb)$/;"	f	file:
ath5k_conf_tx	ath5k/mac80211-ops.c	/^ath5k_conf_tx(struct ieee80211_hw *hw, struct ieee80211_vif *vif, u16 queue,$/;"	f	file:
ath5k_config	ath5k/mac80211-ops.c	/^ath5k_config(struct ieee80211_hw *hw, u32 changed)$/;"	f	file:
ath5k_configure_filter	ath5k/mac80211-ops.c	/^ath5k_configure_filter(struct ieee80211_hw *hw, unsigned int changed_flags,$/;"	f	file:
ath5k_create_power_curve	ath5k/phy.c	/^ath5k_create_power_curve(s16 pmin, s16 pmax,$/;"	f	file:
ath5k_ctl_mode	ath5k/eeprom.h	/^enum ath5k_ctl_mode {$/;"	g
ath5k_cw_validate	ath5k/qcu.c	/^ath5k_cw_validate(u16 cw_req)$/;"	f	file:
ath5k_dbg_info	ath5k/debug.h	/^struct ath5k_dbg_info {$/;"	s
ath5k_debug	ath5k/debug.c	/^static unsigned int ath5k_debug;$/;"	v	file:
ath5k_debug_dump_bands	ath5k/debug.c	/^ath5k_debug_dump_bands(struct ath5k_hw *ah)$/;"	f
ath5k_debug_dump_bands	ath5k/debug.h	/^ath5k_debug_dump_bands(struct ath5k_hw *ah) {}$/;"	f
ath5k_debug_init_device	ath5k/debug.c	/^ath5k_debug_init_device(struct ath5k_hw *ah)$/;"	f
ath5k_debug_init_device	ath5k/debug.h	/^ath5k_debug_init_device(struct ath5k_hw *ah) {}$/;"	f
ath5k_debug_level	ath5k/debug.h	/^enum ath5k_debug_level {$/;"	g
ath5k_debug_printrxbuf	ath5k/debug.c	/^ath5k_debug_printrxbuf(struct ath5k_buf *bf, int done,$/;"	f	file:
ath5k_debug_printrxbuffs	ath5k/debug.c	/^ath5k_debug_printrxbuffs(struct ath5k_hw *ah)$/;"	f
ath5k_debug_printrxbuffs	ath5k/debug.h	/^ath5k_debug_printrxbuffs(struct ath5k_hw *ah) {}$/;"	f
ath5k_debug_printtxbuf	ath5k/debug.c	/^ath5k_debug_printtxbuf(struct ath5k_hw *ah, struct ath5k_buf *bf)$/;"	f
ath5k_debug_printtxbuf	ath5k/debug.h	/^ath5k_debug_printtxbuf(struct ath5k_hw *ah, struct ath5k_buf *bf) {}$/;"	f
ath5k_deinit_ah	ath5k/base.c	/^ath5k_deinit_ah(struct ath5k_hw *ah)$/;"	f
ath5k_desc	ath5k/desc.h	/^struct ath5k_desc {$/;"	s
ath5k_desc_alloc	ath5k/base.c	/^ath5k_desc_alloc(struct ath5k_hw *ah)$/;"	f	file:
ath5k_desc_free	ath5k/base.c	/^ath5k_desc_free(struct ath5k_hw *ah)$/;"	f	file:
ath5k_disable_phy_err_counters	ath5k/ani.c	/^ath5k_disable_phy_err_counters(struct ath5k_hw *ah)$/;"	f	file:
ath5k_dmasize	ath5k/ath5k.h	/^enum ath5k_dmasize {$/;"	g
ath5k_drain_tx_buffs	ath5k/base.c	/^ath5k_drain_tx_buffs(struct ath5k_hw *ah)$/;"	f	file:
ath5k_driver_mode	ath5k/ath5k.h	/^enum ath5k_driver_mode {$/;"	g
ath5k_edge_power	ath5k/eeprom.h	/^struct ath5k_edge_power {$/;"	s
ath5k_eeprom_bin2freq	ath5k/eeprom.c	/^static u16 ath5k_eeprom_bin2freq(struct ath5k_eeprom_info *ee, u16 bin,$/;"	f	file:
ath5k_eeprom_convert_pcal_info_2413	ath5k/eeprom.c	/^ath5k_eeprom_convert_pcal_info_2413(struct ath5k_hw *ah, int mode,$/;"	f	file:
ath5k_eeprom_convert_pcal_info_5111	ath5k/eeprom.c	/^ath5k_eeprom_convert_pcal_info_5111(struct ath5k_hw *ah, int mode,$/;"	f	file:
ath5k_eeprom_convert_pcal_info_5112	ath5k/eeprom.c	/^ath5k_eeprom_convert_pcal_info_5112(struct ath5k_hw *ah, int mode,$/;"	f	file:
ath5k_eeprom_detach	ath5k/eeprom.c	/^ath5k_eeprom_detach(struct ath5k_hw *ah)$/;"	f
ath5k_eeprom_free_pcal_info	ath5k/eeprom.c	/^ath5k_eeprom_free_pcal_info(struct ath5k_hw *ah, int mode)$/;"	f	file:
ath5k_eeprom_freq_bands	ath5k/eeprom.h	/^enum ath5k_eeprom_freq_bands {$/;"	g
ath5k_eeprom_info	ath5k/eeprom.h	/^struct ath5k_eeprom_info {$/;"	s
ath5k_eeprom_init	ath5k/eeprom.c	/^ath5k_eeprom_init(struct ath5k_hw *ah)$/;"	f
ath5k_eeprom_init_11a_pcal_freq	ath5k/eeprom.c	/^ath5k_eeprom_init_11a_pcal_freq(struct ath5k_hw *ah, int offset)$/;"	f	file:
ath5k_eeprom_init_11bg_2413	ath5k/eeprom.c	/^ath5k_eeprom_init_11bg_2413(struct ath5k_hw *ah, unsigned int mode, int offset)$/;"	f	file:
ath5k_eeprom_init_header	ath5k/eeprom.c	/^ath5k_eeprom_init_header(struct ath5k_hw *ah)$/;"	f	file:
ath5k_eeprom_init_modes	ath5k/eeprom.c	/^ath5k_eeprom_init_modes(struct ath5k_hw *ah)$/;"	f	file:
ath5k_eeprom_mode_from_channel	ath5k/eeprom.c	/^ath5k_eeprom_mode_from_channel(struct ath5k_hw *ah,$/;"	f
ath5k_eeprom_read_ants	ath5k/eeprom.c	/^static int ath5k_eeprom_read_ants(struct ath5k_hw *ah, u32 *offset,$/;"	f	file:
ath5k_eeprom_read_ctl_info	ath5k/eeprom.c	/^ath5k_eeprom_read_ctl_info(struct ath5k_hw *ah)$/;"	f	file:
ath5k_eeprom_read_freq_list	ath5k/eeprom.c	/^ath5k_eeprom_read_freq_list(struct ath5k_hw *ah, int *offset, int max,$/;"	f	file:
ath5k_eeprom_read_modes	ath5k/eeprom.c	/^static int ath5k_eeprom_read_modes(struct ath5k_hw *ah, u32 *offset,$/;"	f	file:
ath5k_eeprom_read_pcal_info	ath5k/eeprom.c	/^ath5k_eeprom_read_pcal_info(struct ath5k_hw *ah)$/;"	f	file:
ath5k_eeprom_read_pcal_info_2413	ath5k/eeprom.c	/^ath5k_eeprom_read_pcal_info_2413(struct ath5k_hw *ah, int mode)$/;"	f	file:
ath5k_eeprom_read_pcal_info_5111	ath5k/eeprom.c	/^ath5k_eeprom_read_pcal_info_5111(struct ath5k_hw *ah, int mode)$/;"	f	file:
ath5k_eeprom_read_pcal_info_5112	ath5k/eeprom.c	/^ath5k_eeprom_read_pcal_info_5112(struct ath5k_hw *ah, int mode)$/;"	f	file:
ath5k_eeprom_read_spur_chans	ath5k/eeprom.c	/^ath5k_eeprom_read_spur_chans(struct ath5k_hw *ah)$/;"	f	file:
ath5k_eeprom_read_target_rate_pwr_info	ath5k/eeprom.c	/^ath5k_eeprom_read_target_rate_pwr_info(struct ath5k_hw *ah, unsigned int mode)$/;"	f	file:
ath5k_enable_phy_err_counters	ath5k/ani.c	/^ath5k_enable_phy_err_counters(struct ath5k_hw *ah)$/;"	f	file:
ath5k_extend_tsf	ath5k/base.c	/^static inline u64 ath5k_extend_tsf(struct ath5k_hw *ah, u32 rstamp)$/;"	f	file:
ath5k_fill_pwr_to_pcdac_table	ath5k/phy.c	/^ath5k_fill_pwr_to_pcdac_table(struct ath5k_hw *ah, s16* table_min,$/;"	f	file:
ath5k_gain	ath5k/ath5k.h	/^struct ath5k_gain {$/;"	s
ath5k_gain_opt	ath5k/rfgain.h	/^struct ath5k_gain_opt {$/;"	s
ath5k_gain_opt_step	ath5k/rfgain.h	/^struct ath5k_gain_opt_step {$/;"	s
ath5k_get_antenna	ath5k/mac80211-ops.c	/^ath5k_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant, u32 *rx_ant)$/;"	f	file:
ath5k_get_bus_type	ath5k/ath5k.h	/^static inline enum ath_bus_type ath5k_get_bus_type(struct ath5k_hw *ah)$/;"	f
ath5k_get_chan_pcal_surrounding_piers	ath5k/phy.c	/^ath5k_get_chan_pcal_surrounding_piers(struct ath5k_hw *ah,$/;"	f	file:
ath5k_get_interpolated_value	ath5k/phy.c	/^ath5k_get_interpolated_value(s16 target, s16 x_left, s16 x_right,$/;"	f	file:
ath5k_get_linear_pcdac_min	ath5k/phy.c	/^ath5k_get_linear_pcdac_min(const u8 *stepL, const u8 *stepR,$/;"	f	file:
ath5k_get_max_ctl_power	ath5k/phy.c	/^ath5k_get_max_ctl_power(struct ath5k_hw *ah,$/;"	f	file:
ath5k_get_pcdac_intercepts	ath5k/eeprom.c	/^ath5k_get_pcdac_intercepts(struct ath5k_hw *ah, u8 min, u8 max, u8 *vp)$/;"	f	file:
ath5k_get_rate_pcal_data	ath5k/phy.c	/^ath5k_get_rate_pcal_data(struct ath5k_hw *ah,$/;"	f	file:
ath5k_get_ringparam	ath5k/mac80211-ops.c	/^static void ath5k_get_ringparam(struct ieee80211_hw *hw,$/;"	f	file:
ath5k_get_stats	ath5k/mac80211-ops.c	/^ath5k_get_stats(struct ieee80211_hw *hw,$/;"	f	file:
ath5k_get_survey	ath5k/mac80211-ops.c	/^ath5k_get_survey(struct ieee80211_hw *hw, int idx, struct survey_info *survey)$/;"	f	file:
ath5k_get_tsf	ath5k/mac80211-ops.c	/^ath5k_get_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)$/;"	f	file:
ath5k_hw	ath5k/ath5k.h	/^struct ath5k_hw {$/;"	s
ath5k_hw_2w_tx_ctl	ath5k/desc.h	/^struct ath5k_hw_2w_tx_ctl {$/;"	s
ath5k_hw_4w_tx_ctl	ath5k/desc.h	/^struct ath5k_hw_4w_tx_ctl {$/;"	s
ath5k_hw_5210_tx_desc	ath5k/desc.h	/^struct ath5k_hw_5210_tx_desc {$/;"	s
ath5k_hw_5212_tx_desc	ath5k/desc.h	/^struct ath5k_hw_5212_tx_desc {$/;"	s
ath5k_hw_all_rx_desc	ath5k/desc.h	/^struct ath5k_hw_all_rx_desc {$/;"	s
ath5k_hw_ani_get_listen_time	ath5k/ani.c	/^ath5k_hw_ani_get_listen_time(struct ath5k_hw *ah, struct ath5k_ani_state *as)$/;"	f	file:
ath5k_hw_bitswap	ath5k/ath5k.h	/^static inline u32 ath5k_hw_bitswap(u32 val, unsigned int bits)$/;"	f
ath5k_hw_chan_has_spur_noise	ath5k/phy.c	/^ath5k_hw_chan_has_spur_noise(struct ath5k_hw *ah,$/;"	f
ath5k_hw_channel	ath5k/phy.c	/^ath5k_hw_channel(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_check_beacon_timers	ath5k/pcu.c	/^ath5k_hw_check_beacon_timers(struct ath5k_hw *ah, int intval)$/;"	f
ath5k_hw_clocktoh	ath5k/reset.c	/^ath5k_hw_clocktoh(struct ath5k_hw *ah, unsigned int clock)$/;"	f
ath5k_hw_commit_eeprom_settings	ath5k/reset.c	/^ath5k_hw_commit_eeprom_settings(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_common	ath5k/ath5k.h	/^static inline struct ath_common *ath5k_hw_common(struct ath5k_hw *ah)$/;"	f
ath5k_hw_deinit	ath5k/attach.c	/^void ath5k_hw_deinit(struct ath5k_hw *ah)$/;"	f
ath5k_hw_disable_pspoll	ath5k/caps.c	/^int ath5k_hw_disable_pspoll(struct ath5k_hw *ah)$/;"	f
ath5k_hw_dma_init	ath5k/dma.c	/^ath5k_hw_dma_init(struct ath5k_hw *ah)$/;"	f
ath5k_hw_dma_stop	ath5k/dma.c	/^ath5k_hw_dma_stop(struct ath5k_hw *ah)$/;"	f
ath5k_hw_enable_pspoll	ath5k/caps.c	/^int ath5k_hw_enable_pspoll(struct ath5k_hw *ah, u8 *bssid,$/;"	f
ath5k_hw_gainf_calibrate	ath5k/phy.c	/^ath5k_hw_gainf_calibrate(struct ath5k_hw *ah)$/;"	f
ath5k_hw_get_default_sifs	ath5k/pcu.c	/^ath5k_hw_get_default_sifs(struct ath5k_hw *ah)$/;"	f
ath5k_hw_get_default_slottime	ath5k/pcu.c	/^ath5k_hw_get_default_slottime(struct ath5k_hw *ah)$/;"	f
ath5k_hw_get_frame_duration	ath5k/pcu.c	/^ath5k_hw_get_frame_duration(struct ath5k_hw *ah, enum ieee80211_band band,$/;"	f
ath5k_hw_get_gpio	ath5k/gpio.c	/^ath5k_hw_get_gpio(struct ath5k_hw *ah, u32 gpio)$/;"	f
ath5k_hw_get_isr	ath5k/dma.c	/^ath5k_hw_get_isr(struct ath5k_hw *ah, enum ath5k_int *interrupt_mask)$/;"	f
ath5k_hw_get_median_noise_floor	ath5k/phy.c	/^ath5k_hw_get_median_noise_floor(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_get_rx_filter	ath5k/pcu.c	/^ath5k_hw_get_rx_filter(struct ath5k_hw *ah)$/;"	f
ath5k_hw_get_rxdp	ath5k/dma.c	/^ath5k_hw_get_rxdp(struct ath5k_hw *ah)$/;"	f
ath5k_hw_get_tsf64	ath5k/pcu.c	/^ath5k_hw_get_tsf64(struct ath5k_hw *ah)$/;"	f
ath5k_hw_get_tx_queueprops	ath5k/qcu.c	/^ath5k_hw_get_tx_queueprops(struct ath5k_hw *ah, int queue,$/;"	f
ath5k_hw_get_txdp	ath5k/dma.c	/^ath5k_hw_get_txdp(struct ath5k_hw *ah, unsigned int queue)$/;"	f
ath5k_hw_hasbssidmask	ath5k/base.h	114;"	d
ath5k_hw_hasveol	ath5k/base.h	117;"	d
ath5k_hw_htoclock	ath5k/reset.c	/^ath5k_hw_htoclock(struct ath5k_hw *ah, unsigned int usec)$/;"	f
ath5k_hw_ini_mode_registers	ath5k/initvals.c	/^ath5k_hw_ini_mode_registers(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_ini_registers	ath5k/initvals.c	/^ath5k_hw_ini_registers(struct ath5k_hw *ah, unsigned int size,$/;"	f	file:
ath5k_hw_init	ath5k/attach.c	/^int ath5k_hw_init(struct ath5k_hw *ah)$/;"	f
ath5k_hw_init_beacon_timers	ath5k/pcu.c	/^ath5k_hw_init_beacon_timers(struct ath5k_hw *ah, u32 next_beacon, u32 interval)$/;"	f
ath5k_hw_init_core_clock	ath5k/reset.c	/^ath5k_hw_init_core_clock(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_init_desc_functions	ath5k/desc.c	/^ath5k_hw_init_desc_functions(struct ath5k_hw *ah)$/;"	f
ath5k_hw_init_nfcal_hist	ath5k/phy.c	/^ath5k_hw_init_nfcal_hist(struct ath5k_hw *ah)$/;"	f
ath5k_hw_init_queues	ath5k/qcu.c	/^ath5k_hw_init_queues(struct ath5k_hw *ah)$/;"	f
ath5k_hw_is_intr_pending	ath5k/dma.c	/^ath5k_hw_is_intr_pending(struct ath5k_hw *ah)$/;"	f
ath5k_hw_nic_reset	ath5k/reset.c	/^ath5k_hw_nic_reset(struct ath5k_hw *ah, u32 val)$/;"	f	file:
ath5k_hw_nic_wakeup	ath5k/reset.c	/^ath5k_hw_nic_wakeup(struct ath5k_hw *ah, struct ieee80211_channel *channel)$/;"	f
ath5k_hw_num_tx_pending	ath5k/qcu.c	/^ath5k_hw_num_tx_pending(struct ath5k_hw *ah, unsigned int queue)$/;"	f
ath5k_hw_nvram_read	ath5k/ath5k.h	/^static inline bool ath5k_hw_nvram_read(struct ath5k_hw *ah, u32 off, u16 *data)$/;"	f
ath5k_hw_on_hold	ath5k/reset.c	/^ath5k_hw_on_hold(struct ath5k_hw *ah)$/;"	f
ath5k_hw_ops	ath5k/mac80211-ops.c	/^const struct ieee80211_ops ath5k_hw_ops = {$/;"	v	typeref:struct:ieee80211_ops
ath5k_hw_pcu_init	ath5k/pcu.c	/^ath5k_hw_pcu_init(struct ath5k_hw *ah, enum nl80211_iftype op_mode)$/;"	f
ath5k_hw_phy_calibrate	ath5k/phy.c	/^ath5k_hw_phy_calibrate(struct ath5k_hw *ah,$/;"	f
ath5k_hw_phy_disable	ath5k/phy.c	/^int ath5k_hw_phy_disable(struct ath5k_hw *ah)$/;"	f
ath5k_hw_phy_init	ath5k/phy.c	/^ath5k_hw_phy_init(struct ath5k_hw *ah, struct ieee80211_channel *channel,$/;"	f
ath5k_hw_post	ath5k/attach.c	/^static int ath5k_hw_post(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_proc_2word_tx_status	ath5k/desc.c	/^ath5k_hw_proc_2word_tx_status(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_proc_4word_tx_status	ath5k/desc.c	/^ath5k_hw_proc_4word_tx_status(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_proc_5210_rx_status	ath5k/desc.c	/^ath5k_hw_proc_5210_rx_status(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_proc_5212_rx_status	ath5k/desc.c	/^ath5k_hw_proc_5212_rx_status(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_radio_revision	ath5k/phy.c	/^ath5k_hw_radio_revision(struct ath5k_hw *ah, enum ieee80211_band band)$/;"	f
ath5k_hw_read_measured_noise_floor	ath5k/phy.c	/^ath5k_hw_read_measured_noise_floor(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_read_srev	ath5k/ahb.c	/^int ath5k_hw_read_srev(struct ath5k_hw *ah)$/;"	f
ath5k_hw_read_srev	ath5k/pci.c	/^int ath5k_hw_read_srev(struct ath5k_hw *ah)$/;"	f
ath5k_hw_reg_read	ath5k/ath5k.h	/^static inline u32 ath5k_hw_reg_read(struct ath5k_hw *ah, u16 reg)$/;"	f
ath5k_hw_reg_write	ath5k/ath5k.h	/^static inline void ath5k_hw_reg_write(struct ath5k_hw *ah, u32 val, u16 reg)$/;"	f
ath5k_hw_register_timeout	ath5k/reset.c	/^ath5k_hw_register_timeout(struct ath5k_hw *ah, u32 reg, u32 flag, u32 val,$/;"	f
ath5k_hw_regulatory	ath5k/ath5k.h	/^static inline struct ath_regulatory *ath5k_hw_regulatory(struct ath5k_hw *ah)$/;"	f
ath5k_hw_release_tx_queue	ath5k/qcu.c	/^ath5k_hw_release_tx_queue(struct ath5k_hw *ah, unsigned int queue)$/;"	f
ath5k_hw_request_rfgain_probe	ath5k/phy.c	/^ath5k_hw_request_rfgain_probe(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_reset	ath5k/reset.c	/^ath5k_hw_reset(struct ath5k_hw *ah, enum nl80211_iftype op_mode,$/;"	f
ath5k_hw_reset_tsf	ath5k/pcu.c	/^ath5k_hw_reset_tsf(struct ath5k_hw *ah)$/;"	f
ath5k_hw_reset_tx_queue	ath5k/qcu.c	/^ath5k_hw_reset_tx_queue(struct ath5k_hw *ah, unsigned int queue)$/;"	f
ath5k_hw_rf2425_channel	ath5k/phy.c	/^ath5k_hw_rf2425_channel(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_rf5110_calibrate	ath5k/phy.c	/^ath5k_hw_rf5110_calibrate(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_rf5110_chan2athchan	ath5k/phy.c	/^ath5k_hw_rf5110_chan2athchan(struct ieee80211_channel *channel)$/;"	f	file:
ath5k_hw_rf5110_channel	ath5k/phy.c	/^ath5k_hw_rf5110_channel(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_rf5111_chan2athchan	ath5k/phy.c	/^ath5k_hw_rf5111_chan2athchan(unsigned int ieee,$/;"	f	file:
ath5k_hw_rf5111_channel	ath5k/phy.c	/^ath5k_hw_rf5111_channel(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_rf5112_channel	ath5k/phy.c	/^ath5k_hw_rf5112_channel(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_rf511x_iq_calibrate	ath5k/phy.c	/^ath5k_hw_rf511x_iq_calibrate(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_rf_check_gainf_readback	ath5k/phy.c	/^ath5k_hw_rf_check_gainf_readback(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_rf_gainf_adjust	ath5k/phy.c	/^ath5k_hw_rf_gainf_adjust(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_rf_gainf_corr	ath5k/phy.c	/^ath5k_hw_rf_gainf_corr(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_rfb_op	ath5k/phy.c	/^ath5k_hw_rfb_op(struct ath5k_hw *ah, const struct ath5k_rf_reg *rf_regs,$/;"	f	file:
ath5k_hw_rfgain_init	ath5k/phy.c	/^ath5k_hw_rfgain_init(struct ath5k_hw *ah, enum ieee80211_band band)$/;"	f	file:
ath5k_hw_rfgain_opt_init	ath5k/phy.c	/^int ath5k_hw_rfgain_opt_init(struct ath5k_hw *ah)$/;"	f
ath5k_hw_rfregs_init	ath5k/phy.c	/^ath5k_hw_rfregs_init(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_rx_ctl	ath5k/desc.h	/^struct ath5k_hw_rx_ctl {$/;"	s
ath5k_hw_rx_status	ath5k/desc.h	/^struct ath5k_hw_rx_status {$/;"	s
ath5k_hw_set_ack_timeout	ath5k/pcu.c	/^ath5k_hw_set_ack_timeout(struct ath5k_hw *ah, unsigned int timeout)$/;"	f	file:
ath5k_hw_set_antenna_mode	ath5k/phy.c	/^ath5k_hw_set_antenna_mode(struct ath5k_hw *ah, u8 ant_mode)$/;"	f
ath5k_hw_set_antenna_switch	ath5k/phy.c	/^ath5k_hw_set_antenna_switch(struct ath5k_hw *ah, u8 ee_mode)$/;"	f
ath5k_hw_set_bssid	ath5k/pcu.c	/^ath5k_hw_set_bssid(struct ath5k_hw *ah)$/;"	f
ath5k_hw_set_bssid_mask	ath5k/pcu.c	/^ath5k_hw_set_bssid_mask(struct ath5k_hw *ah, const u8 *mask)$/;"	f
ath5k_hw_set_capabilities	ath5k/caps.c	/^int ath5k_hw_set_capabilities(struct ath5k_hw *ah)$/;"	f
ath5k_hw_set_coverage_class	ath5k/pcu.c	/^ath5k_hw_set_coverage_class(struct ath5k_hw *ah, u8 coverage_class)$/;"	f
ath5k_hw_set_cts_timeout	ath5k/pcu.c	/^ath5k_hw_set_cts_timeout(struct ath5k_hw *ah, unsigned int timeout)$/;"	f	file:
ath5k_hw_set_def_antenna	ath5k/phy.c	/^ath5k_hw_set_def_antenna(struct ath5k_hw *ah, u8 ant)$/;"	f	file:
ath5k_hw_set_fast_div	ath5k/phy.c	/^ath5k_hw_set_fast_div(struct ath5k_hw *ah, u8 ee_mode, bool enable)$/;"	f	file:
ath5k_hw_set_gpio	ath5k/gpio.c	/^ath5k_hw_set_gpio(struct ath5k_hw *ah, u32 gpio, u32 val)$/;"	f
ath5k_hw_set_gpio_input	ath5k/gpio.c	/^ath5k_hw_set_gpio_input(struct ath5k_hw *ah, u32 gpio)$/;"	f
ath5k_hw_set_gpio_intr	ath5k/gpio.c	/^ath5k_hw_set_gpio_intr(struct ath5k_hw *ah, unsigned int gpio,$/;"	f
ath5k_hw_set_gpio_output	ath5k/gpio.c	/^ath5k_hw_set_gpio_output(struct ath5k_hw *ah, u32 gpio)$/;"	f
ath5k_hw_set_ifs_intervals	ath5k/qcu.c	/^int ath5k_hw_set_ifs_intervals(struct ath5k_hw *ah, unsigned int slot_time)$/;"	f
ath5k_hw_set_imr	ath5k/dma.c	/^ath5k_hw_set_imr(struct ath5k_hw *ah, enum ath5k_int new_mask)$/;"	f
ath5k_hw_set_ledstate	ath5k/gpio.c	/^ath5k_hw_set_ledstate(struct ath5k_hw *ah, unsigned int state)$/;"	f
ath5k_hw_set_lladdr	ath5k/pcu.c	/^ath5k_hw_set_lladdr(struct ath5k_hw *ah, const u8 *mac)$/;"	f
ath5k_hw_set_mcast_filter	ath5k/pcu.c	/^ath5k_hw_set_mcast_filter(struct ath5k_hw *ah, u32 filter0, u32 filter1)$/;"	f
ath5k_hw_set_opmode	ath5k/pcu.c	/^ath5k_hw_set_opmode(struct ath5k_hw *ah, enum nl80211_iftype op_mode)$/;"	f
ath5k_hw_set_power_mode	ath5k/reset.c	/^ath5k_hw_set_power_mode(struct ath5k_hw *ah, enum ath5k_power_mode mode,$/;"	f	file:
ath5k_hw_set_rx_filter	ath5k/pcu.c	/^ath5k_hw_set_rx_filter(struct ath5k_hw *ah, u32 filter)$/;"	f
ath5k_hw_set_rxdp	ath5k/dma.c	/^ath5k_hw_set_rxdp(struct ath5k_hw *ah, u32 phys_addr)$/;"	f
ath5k_hw_set_sleep_clock	ath5k/reset.c	/^ath5k_hw_set_sleep_clock(struct ath5k_hw *ah, bool enable)$/;"	f	file:
ath5k_hw_set_spur_mitigation_filter	ath5k/phy.c	/^ath5k_hw_set_spur_mitigation_filter(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_set_tsf64	ath5k/pcu.c	/^ath5k_hw_set_tsf64(struct ath5k_hw *ah, u64 tsf64)$/;"	f
ath5k_hw_set_tx_queueprops	ath5k/qcu.c	/^ath5k_hw_set_tx_queueprops(struct ath5k_hw *ah, int queue,$/;"	f
ath5k_hw_set_tx_retry_limits	ath5k/qcu.c	/^ath5k_hw_set_tx_retry_limits(struct ath5k_hw *ah,$/;"	f
ath5k_hw_set_txdp	ath5k/dma.c	/^ath5k_hw_set_txdp(struct ath5k_hw *ah, unsigned int queue, u32 phys_addr)$/;"	f
ath5k_hw_set_txpower_limit	ath5k/phy.c	/^ath5k_hw_set_txpower_limit(struct ath5k_hw *ah, u8 txpower)$/;"	f
ath5k_hw_setup_2word_tx_desc	ath5k/desc.c	/^ath5k_hw_setup_2word_tx_desc(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_setup_4word_tx_desc	ath5k/desc.c	/^ath5k_hw_setup_4word_tx_desc(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_setup_mrr_tx_desc	ath5k/desc.c	/^ath5k_hw_setup_mrr_tx_desc(struct ath5k_hw *ah,$/;"	f
ath5k_hw_setup_rx_desc	ath5k/desc.c	/^ath5k_hw_setup_rx_desc(struct ath5k_hw *ah,$/;"	f
ath5k_hw_setup_tx_queue	ath5k/qcu.c	/^ath5k_hw_setup_tx_queue(struct ath5k_hw *ah, enum ath5k_tx_queue queue_type,$/;"	f
ath5k_hw_start_rx_dma	ath5k/dma.c	/^ath5k_hw_start_rx_dma(struct ath5k_hw *ah)$/;"	f
ath5k_hw_start_rx_pcu	ath5k/pcu.c	/^ath5k_hw_start_rx_pcu(struct ath5k_hw *ah)$/;"	f
ath5k_hw_start_tx_dma	ath5k/dma.c	/^ath5k_hw_start_tx_dma(struct ath5k_hw *ah, unsigned int queue)$/;"	f
ath5k_hw_stop_beacon_queue	ath5k/dma.c	/^ath5k_hw_stop_beacon_queue(struct ath5k_hw *ah, unsigned int queue)$/;"	f
ath5k_hw_stop_rx_dma	ath5k/dma.c	/^ath5k_hw_stop_rx_dma(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_stop_rx_pcu	ath5k/pcu.c	/^ath5k_hw_stop_rx_pcu(struct ath5k_hw *ah)$/;"	f
ath5k_hw_stop_tx_dma	ath5k/dma.c	/^ath5k_hw_stop_tx_dma(struct ath5k_hw *ah, unsigned int queue)$/;"	f	file:
ath5k_hw_to_driver_rix	ath5k/base.c	/^ath5k_hw_to_driver_rix(struct ath5k_hw *ah, int hw_rix)$/;"	f	file:
ath5k_hw_tweak_initval_settings	ath5k/reset.c	/^ath5k_hw_tweak_initval_settings(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_tx_status	ath5k/desc.h	/^struct ath5k_hw_tx_status {$/;"	s
ath5k_hw_txpower	ath5k/phy.c	/^ath5k_hw_txpower(struct ath5k_hw *ah, struct ieee80211_channel *channel,$/;"	f	file:
ath5k_hw_update_mib_counters	ath5k/pcu.c	/^ath5k_hw_update_mib_counters(struct ath5k_hw *ah)$/;"	f
ath5k_hw_update_nfcal_hist	ath5k/phy.c	/^static void ath5k_hw_update_nfcal_hist(struct ath5k_hw *ah, s16 noise_floor)$/;"	f	file:
ath5k_hw_update_noise_floor	ath5k/phy.c	/^ath5k_hw_update_noise_floor(struct ath5k_hw *ah)$/;"	f
ath5k_hw_update_tx_triglevel	ath5k/dma.c	/^ath5k_hw_update_tx_triglevel(struct ath5k_hw *ah, bool increase)$/;"	f
ath5k_hw_wait_for_synth	ath5k/phy.c	/^ath5k_hw_wait_for_synth(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_wisoc_reset	ath5k/reset.c	/^ath5k_hw_wisoc_reset(struct ath5k_hw *ah, u32 flags)$/;"	f	file:
ath5k_hw_write_initvals	ath5k/initvals.c	/^ath5k_hw_write_initvals(struct ath5k_hw *ah, u8 mode, bool skip_pcu)$/;"	f
ath5k_hw_write_ofdm_timings	ath5k/phy.c	/^ath5k_hw_write_ofdm_timings(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_write_rate_duration	ath5k/pcu.c	/^ath5k_hw_write_rate_duration(struct ath5k_hw *ah)$/;"	f	file:
ath5k_ini	ath5k/initvals.c	/^struct ath5k_ini {$/;"	s	file:
ath5k_ini_mode	ath5k/initvals.c	/^struct ath5k_ini_mode {$/;"	s	file:
ath5k_ini_rfbuffer	ath5k/rfbuffer.h	/^struct ath5k_ini_rfbuffer {$/;"	s
ath5k_ini_rfgain	ath5k/rfgain.h	/^struct ath5k_ini_rfgain {$/;"	s
ath5k_init	ath5k/base.c	/^ath5k_init(struct ieee80211_hw *hw)$/;"	f	file:
ath5k_init_ah	ath5k/base.c	/^ath5k_init_ah(struct ath5k_hw *ah, const struct ath_bus_ops *bus_ops)$/;"	f
ath5k_init_leds	ath5k/led.c	/^int ath5k_init_leds(struct ath5k_hw *ah)$/;"	f
ath5k_int	ath5k/ath5k.h	/^enum ath5k_int {$/;"	g
ath5k_intr	ath5k/base.c	/^ath5k_intr(int irq, void *dev_id)$/;"	f	file:
ath5k_intr_calibration_poll	ath5k/base.c	/^ath5k_intr_calibration_poll(struct ath5k_hw *ah)$/;"	f	file:
ath5k_ioread32	ath5k/base.c	/^static unsigned int ath5k_ioread32(void *hw_priv, u32 reg_offset)$/;"	f	file:
ath5k_iowrite32	ath5k/base.c	/^static void ath5k_iowrite32(void *hw_priv, u32 val, u32 reg_offset)$/;"	f	file:
ath5k_is_rfkill_set	ath5k/rfkill.c	/^ath5k_is_rfkill_set(struct ath5k_hw *ah)$/;"	f	file:
ath5k_is_standard_channel	ath5k/base.c	/^static bool ath5k_is_standard_channel(short chan, enum ieee80211_band band)$/;"	f	file:
ath5k_led	ath5k/ath5k.h	/^struct ath5k_led {$/;"	s
ath5k_led_brightness_set	ath5k/led.c	/^ath5k_led_brightness_set(struct led_classdev *led_dev,$/;"	f	file:
ath5k_led_devices	ath5k/led.c	/^static DEFINE_PCI_DEVICE_TABLE(ath5k_led_devices) = {$/;"	v	file:
ath5k_led_enable	ath5k/led.c	/^void ath5k_led_enable(struct ath5k_hw *ah)$/;"	f
ath5k_led_off	ath5k/led.c	/^void ath5k_led_off(struct ath5k_hw *ah)$/;"	f
ath5k_led_on	ath5k/led.c	/^static void ath5k_led_on(struct ath5k_hw *ah)$/;"	f	file:
ath5k_modparam_no_hw_rfkill_switch	ath5k/base.c	/^static bool ath5k_modparam_no_hw_rfkill_switch;$/;"	v	file:
ath5k_modparam_nohwcrypt	ath5k/base.c	/^bool ath5k_modparam_nohwcrypt;$/;"	v
ath5k_nfcal_hist	ath5k/ath5k.h	/^struct ath5k_nfcal_hist {$/;"	s
ath5k_pci_driver	ath5k/pci.c	/^module_pci_driver(ath5k_pci_driver);$/;"	v
ath5k_pci_driver	ath5k/pci.c	/^static struct pci_driver ath5k_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
ath5k_pci_eeprom_read	ath5k/pci.c	/^ath5k_pci_eeprom_read(struct ath_common *common, u32 offset, u16 *data)$/;"	f	file:
ath5k_pci_eeprom_read_mac	ath5k/pci.c	/^static int ath5k_pci_eeprom_read_mac(struct ath5k_hw *ah, u8 *mac)$/;"	f	file:
ath5k_pci_id_table	ath5k/pci.c	/^static DEFINE_PCI_DEVICE_TABLE(ath5k_pci_id_table) = {$/;"	v	file:
ath5k_pci_probe	ath5k/pci.c	/^ath5k_pci_probe(struct pci_dev *pdev,$/;"	f	file:
ath5k_pci_read_cachesize	ath5k/pci.c	/^static void ath5k_pci_read_cachesize(struct ath_common *common, int *csz)$/;"	f	file:
ath5k_pci_remove	ath5k/pci.c	/^ath5k_pci_remove(struct pci_dev *pdev)$/;"	f	file:
ath5k_pci_resume	ath5k/pci.c	/^static int ath5k_pci_resume(struct device *dev)$/;"	f	file:
ath5k_pci_suspend	ath5k/pci.c	/^static int ath5k_pci_suspend(struct device *dev)$/;"	f	file:
ath5k_pdgain_info	ath5k/eeprom.h	/^struct ath5k_pdgain_info {$/;"	s
ath5k_pdgains_size_2413	ath5k/eeprom.c	/^ath5k_pdgains_size_2413(struct ath5k_eeprom_info *ee, unsigned int mode)$/;"	f	file:
ath5k_phy_error_code	ath5k/desc.h	/^enum ath5k_phy_error_code {$/;"	g
ath5k_pkt_type	ath5k/ath5k.h	/^enum ath5k_pkt_type {$/;"	g
ath5k_power_mode	ath5k/ath5k.h	/^enum ath5k_power_mode {$/;"	g
ath5k_powertable_type	ath5k/eeprom.h	/^enum ath5k_powertable_type {$/;"	g
ath5k_prepare_multicast	ath5k/mac80211-ops.c	/^ath5k_prepare_multicast(struct ieee80211_hw *hw,$/;"	f	file:
ath5k_radio	ath5k/ath5k.h	/^enum ath5k_radio {$/;"	g
ath5k_rate_pcal_info	ath5k/eeprom.h	/^struct ath5k_rate_pcal_info {$/;"	s
ath5k_rates	ath5k/base.c	/^static const struct ieee80211_rate ath5k_rates[] = {$/;"	v	typeref:struct:ieee80211_rate	file:
ath5k_read_cachesize	ath5k/ath5k.h	/^static inline void ath5k_read_cachesize(struct ath_common *common, int *csz)$/;"	f
ath5k_receive_frame	ath5k/base.c	/^ath5k_receive_frame(struct ath5k_hw *ah, struct sk_buff *skb,$/;"	f	file:
ath5k_receive_frame_ok	ath5k/base.c	/^ath5k_receive_frame_ok(struct ath5k_hw *ah, struct ath5k_rx_status *rs)$/;"	f	file:
ath5k_reg_notifier	ath5k/base.c	/^static void ath5k_reg_notifier(struct wiphy *wiphy,$/;"	f	file:
ath5k_register_led	ath5k/led.c	/^ath5k_register_led(struct ath5k_hw *ah, struct ath5k_led *led,$/;"	f	file:
ath5k_remove_interface	ath5k/mac80211-ops.c	/^ath5k_remove_interface(struct ieee80211_hw *hw,$/;"	f	file:
ath5k_remove_padding	ath5k/base.c	/^static int ath5k_remove_padding(struct sk_buff *skb)$/;"	f	file:
ath5k_reset	ath5k/base.c	/^ath5k_reset(struct ath5k_hw *ah, struct ieee80211_channel *chan,$/;"	f	file:
ath5k_reset_tsf	ath5k/mac80211-ops.c	/^ath5k_reset_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)$/;"	f	file:
ath5k_reset_work	ath5k/base.c	/^static void ath5k_reset_work(struct work_struct *work)$/;"	f	file:
ath5k_rf_reg	ath5k/rfbuffer.h	/^struct ath5k_rf_reg {$/;"	s
ath5k_rf_regs_idx	ath5k/rfbuffer.h	/^enum ath5k_rf_regs_idx {$/;"	g
ath5k_rfb_field	ath5k/rfbuffer.h	/^struct ath5k_rfb_field {$/;"	s
ath5k_rfgain	ath5k/ath5k.h	/^enum ath5k_rfgain {$/;"	g
ath5k_rfkill	ath5k/ath5k.h	/^struct ath5k_rfkill {$/;"	s
ath5k_rfkill_disable	ath5k/rfkill.c	/^static inline void ath5k_rfkill_disable(struct ath5k_hw *ah)$/;"	f	file:
ath5k_rfkill_enable	ath5k/rfkill.c	/^static inline void ath5k_rfkill_enable(struct ath5k_hw *ah)$/;"	f	file:
ath5k_rfkill_hw_start	ath5k/rfkill.c	/^ath5k_rfkill_hw_start(struct ath5k_hw *ah)$/;"	f
ath5k_rfkill_hw_stop	ath5k/rfkill.c	/^ath5k_rfkill_hw_stop(struct ath5k_hw *ah)$/;"	f
ath5k_rfkill_set_intr	ath5k/rfkill.c	/^static inline void ath5k_rfkill_set_intr(struct ath5k_hw *ah, bool enable)$/;"	f	file:
ath5k_rx_decrypted	ath5k/base.c	/^ath5k_rx_decrypted(struct ath5k_hw *ah, struct sk_buff *skb,$/;"	f	file:
ath5k_rx_skb_alloc	ath5k/base.c	/^struct sk_buff *ath5k_rx_skb_alloc(struct ath5k_hw *ah, dma_addr_t *skb_addr)$/;"	f	file:
ath5k_rx_start	ath5k/base.c	/^ath5k_rx_start(struct ath5k_hw *ah)$/;"	f	file:
ath5k_rx_status	ath5k/ath5k.h	/^struct ath5k_rx_status {$/;"	s
ath5k_rx_stop	ath5k/base.c	/^ath5k_rx_stop(struct ath5k_hw *ah)$/;"	f	file:
ath5k_rxbuf_free_skb	ath5k/base.c	/^ath5k_rxbuf_free_skb(struct ath5k_hw *ah, struct ath5k_buf *bf)$/;"	f
ath5k_rxbuf_setup	ath5k/base.c	/^ath5k_rxbuf_setup(struct ath5k_hw *ah, struct ath5k_buf *bf)$/;"	f	file:
ath5k_schedule_rx	ath5k/base.c	/^ath5k_schedule_rx(struct ath5k_hw *ah)$/;"	f	file:
ath5k_schedule_tx	ath5k/base.c	/^ath5k_schedule_tx(struct ath5k_hw *ah)$/;"	f	file:
ath5k_set_antenna	ath5k/mac80211-ops.c	/^ath5k_set_antenna(struct ieee80211_hw *hw, u32 tx_ant, u32 rx_ant)$/;"	f	file:
ath5k_set_beacon_filter	ath5k/base.c	/^ath5k_set_beacon_filter(struct ieee80211_hw *hw, bool enable)$/;"	f
ath5k_set_coverage_class	ath5k/mac80211-ops.c	/^ath5k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)$/;"	f	file:
ath5k_set_current_imask	ath5k/base.c	/^ath5k_set_current_imask(struct ath5k_hw *ah)$/;"	f	file:
ath5k_set_key	ath5k/mac80211-ops.c	/^ath5k_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,$/;"	f	file:
ath5k_set_ringparam	ath5k/mac80211-ops.c	/^static int ath5k_set_ringparam(struct ieee80211_hw *hw, u32 tx, u32 rx)$/;"	f	file:
ath5k_set_tsf	ath5k/mac80211-ops.c	/^ath5k_set_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif, u64 tsf)$/;"	f	file:
ath5k_setup_bands	ath5k/base.c	/^ath5k_setup_bands(struct ieee80211_hw *hw)$/;"	f	file:
ath5k_setup_channel_powertable	ath5k/phy.c	/^ath5k_setup_channel_powertable(struct ath5k_hw *ah,$/;"	f	file:
ath5k_setup_channels	ath5k/base.c	/^ath5k_setup_channels(struct ath5k_hw *ah, struct ieee80211_channel *channels,$/;"	f	file:
ath5k_setup_rate_idx	ath5k/base.c	/^ath5k_setup_rate_idx(struct ath5k_hw *ah, struct ieee80211_supported_band *b)$/;"	f	file:
ath5k_setup_rate_powertable	ath5k/phy.c	/^ath5k_setup_rate_powertable(struct ath5k_hw *ah, u16 max_pwr,$/;"	f	file:
ath5k_srev_name	ath5k/base.h	/^struct ath5k_srev_name {$/;"	s
ath5k_srev_type	ath5k/base.h	/^enum ath5k_srev_type {$/;"	g
ath5k_start	ath5k/base.c	/^int ath5k_start(struct ieee80211_hw *hw)$/;"	f
ath5k_statistics	ath5k/ath5k.h	/^struct ath5k_statistics {$/;"	s
ath5k_stop	ath5k/base.c	/^void ath5k_stop(struct ieee80211_hw *hw)$/;"	f
ath5k_stop_locked	ath5k/base.c	/^ath5k_stop_locked(struct ath5k_hw *ah)$/;"	f	file:
ath5k_stop_tasklets	ath5k/base.c	/^static void ath5k_stop_tasklets(struct ath5k_hw *ah)$/;"	f	file:
ath5k_sw_scan_complete	ath5k/mac80211-ops.c	/^ath5k_sw_scan_complete(struct ieee80211_hw *hw)$/;"	f	file:
ath5k_sw_scan_start	ath5k/mac80211-ops.c	/^ath5k_sw_scan_start(struct ieee80211_hw *hw)$/;"	f	file:
ath5k_sysfs_entries_ani	ath5k/sysfs.c	/^static struct attribute *ath5k_sysfs_entries_ani[] = {$/;"	v	typeref:struct:attribute	file:
ath5k_sysfs_register	ath5k/sysfs.c	/^ath5k_sysfs_register(struct ath5k_hw *ah)$/;"	f
ath5k_sysfs_unregister	ath5k/sysfs.c	/^ath5k_sysfs_unregister(struct ath5k_hw *ah)$/;"	f
ath5k_tasklet_ani	ath5k/base.c	/^ath5k_tasklet_ani(unsigned long data)$/;"	f	file:
ath5k_tasklet_beacon	ath5k/base.c	/^static void ath5k_tasklet_beacon(unsigned long data)$/;"	f	file:
ath5k_tasklet_rfkill_toggle	ath5k/rfkill.c	/^ath5k_tasklet_rfkill_toggle(unsigned long data)$/;"	f	file:
ath5k_tasklet_rx	ath5k/base.c	/^ath5k_tasklet_rx(unsigned long data)$/;"	f	file:
ath5k_tasklet_tx	ath5k/base.c	/^ath5k_tasklet_tx(unsigned long data)$/;"	f	file:
ath5k_tx	ath5k/mac80211-ops.c	/^ath5k_tx(struct ieee80211_hw *hw, struct ieee80211_tx_control *control,$/;"	f	file:
ath5k_tx_complete_poll_work	ath5k/base.c	/^ath5k_tx_complete_poll_work(struct work_struct *work)$/;"	f	file:
ath5k_tx_frame_completed	ath5k/base.c	/^ath5k_tx_frame_completed(struct ath5k_hw *ah, struct sk_buff *skb,$/;"	f	file:
ath5k_tx_processq	ath5k/base.c	/^ath5k_tx_processq(struct ath5k_hw *ah, struct ath5k_txq *txq)$/;"	f	file:
ath5k_tx_queue	ath5k/ath5k.h	/^enum ath5k_tx_queue {$/;"	g
ath5k_tx_queue	ath5k/base.c	/^ath5k_tx_queue(struct ieee80211_hw *hw, struct sk_buff *skb,$/;"	f
ath5k_tx_queue_id	ath5k/ath5k.h	/^enum ath5k_tx_queue_id {$/;"	g
ath5k_tx_queue_subtype	ath5k/ath5k.h	/^enum ath5k_tx_queue_subtype {$/;"	g
ath5k_tx_status	ath5k/ath5k.h	/^struct ath5k_tx_status {$/;"	s
ath5k_txbuf_free_skb	ath5k/base.c	/^ath5k_txbuf_free_skb(struct ath5k_hw *ah, struct ath5k_buf *bf)$/;"	f
ath5k_txbuf_setup	ath5k/base.c	/^ath5k_txbuf_setup(struct ath5k_hw *ah, struct ath5k_buf *bf,$/;"	f	file:
ath5k_txq	ath5k/ath5k.h	/^struct ath5k_txq {$/;"	s
ath5k_txq_info	ath5k/ath5k.h	/^struct ath5k_txq_info {$/;"	s
ath5k_txq_release	ath5k/base.c	/^ath5k_txq_release(struct ath5k_hw *ah)$/;"	f	file:
ath5k_txq_setup	ath5k/base.c	/^ath5k_txq_setup(struct ath5k_hw *ah,$/;"	f	file:
ath5k_unregister_led	ath5k/led.c	/^ath5k_unregister_led(struct ath5k_led *led)$/;"	f	file:
ath5k_unregister_leds	ath5k/led.c	/^void ath5k_unregister_leds(struct ath5k_hw *ah)$/;"	f
ath5k_update_beacon_rssi	ath5k/base.c	/^ath5k_update_beacon_rssi(struct ath5k_hw *ah, struct sk_buff *skb, int rssi)$/;"	f	file:
ath5k_update_bssid_mask_and_opmode	ath5k/base.c	/^ath5k_update_bssid_mask_and_opmode(struct ath5k_hw *ah,$/;"	f
ath5k_version	ath5k/ath5k.h	/^enum ath5k_version {$/;"	g
ath5k_vif	ath5k/base.h	/^struct ath5k_vif {$/;"	s
ath5k_vif_iter	ath5k/base.c	/^void ath5k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f
ath5k_vif_iter_data	ath5k/base.h	/^struct ath5k_vif_iter_data {$/;"	s
ath5k_write_channel_powertable	ath5k/phy.c	/^ath5k_write_channel_powertable(struct ath5k_hw *ah, u8 ee_mode, u8 type)$/;"	f	file:
ath5k_write_pcdac_table	ath5k/phy.c	/^ath5k_write_pcdac_table(struct ath5k_hw *ah)$/;"	f	file:
ath5k_write_pwr_to_pdadc_table	ath5k/phy.c	/^ath5k_write_pwr_to_pdadc_table(struct ath5k_hw *ah, u8 ee_mode)$/;"	f	file:
ath6kl	ath6kl/core.h	/^struct ath6kl {$/;"	s
ath6kl_2ghz_channels	ath6kl/cfg80211.c	/^static struct ieee80211_channel ath6kl_2ghz_channels[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
ath6kl_5ghz_a_channels	ath6kl/cfg80211.c	/^static struct ieee80211_channel ath6kl_5ghz_a_channels[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
ath6kl_a_htcap	ath6kl/cfg80211.c	82;"	d	file:
ath6kl_a_rates	ath6kl/cfg80211.c	76;"	d	file:
ath6kl_a_rates_size	ath6kl/cfg80211.c	77;"	d	file:
ath6kl_ac2_endpoint_id	ath6kl/main.c	/^enum htc_endpoint_id ath6kl_ac2_endpoint_id(void *devt, u8 ac)$/;"	f
ath6kl_add_bss_if_needed	ath6kl/cfg80211.c	/^ath6kl_add_bss_if_needed(struct ath6kl_vif *vif,$/;"	f	file:
ath6kl_add_le32	ath6kl/main.c	/^static void ath6kl_add_le32(__le32 *var, __le32 val)$/;"	f	file:
ath6kl_add_new_sta	ath6kl/main.c	/^static void ath6kl_add_new_sta(struct ath6kl_vif *vif, u8 *mac, u16 aid,$/;"	f	file:
ath6kl_alloc_amsdu_rxbuf	ath6kl/txrx.c	/^struct htc_packet *ath6kl_alloc_amsdu_rxbuf(struct htc_target *target,$/;"	f
ath6kl_alloc_cookie	ath6kl/main.c	/^struct ath6kl_cookie *ath6kl_alloc_cookie(struct ath6kl *ar)$/;"	f
ath6kl_alloc_netbufs	ath6kl/txrx.c	/^static void ath6kl_alloc_netbufs(struct sk_buff_head *q, u16 num)$/;"	f	file:
ath6kl_band_2ghz	ath6kl/cfg80211.c	/^static struct ieee80211_supported_band ath6kl_band_2ghz = {$/;"	v	typeref:struct:ieee80211_supported_band	file:
ath6kl_band_5ghz	ath6kl/cfg80211.c	/^static struct ieee80211_supported_band ath6kl_band_5ghz = {$/;"	v	typeref:struct:ieee80211_supported_band	file:
ath6kl_bgscan_int_write	ath6kl/debug.c	/^static ssize_t ath6kl_bgscan_int_write(struct file *file,$/;"	f	file:
ath6kl_bmi	ath6kl/core.h	/^struct ath6kl_bmi {$/;"	s
ath6kl_bmi_cleanup	ath6kl/bmi.c	/^void ath6kl_bmi_cleanup(struct ath6kl *ar)$/;"	f
ath6kl_bmi_done	ath6kl/bmi.c	/^int ath6kl_bmi_done(struct ath6kl *ar)$/;"	f
ath6kl_bmi_execute	ath6kl/bmi.c	/^int ath6kl_bmi_execute(struct ath6kl *ar, u32 addr, u32 *param)$/;"	f
ath6kl_bmi_fast_download	ath6kl/bmi.c	/^int ath6kl_bmi_fast_download(struct ath6kl *ar, u32 addr, u8 *buf, u32 len)$/;"	f
ath6kl_bmi_get_rx_lkahd	ath6kl/sdio.c	/^static int ath6kl_bmi_get_rx_lkahd(struct ath6kl *ar)$/;"	f	file:
ath6kl_bmi_get_target_info	ath6kl/bmi.c	/^int ath6kl_bmi_get_target_info(struct ath6kl *ar,$/;"	f
ath6kl_bmi_init	ath6kl/bmi.c	/^int ath6kl_bmi_init(struct ath6kl *ar)$/;"	f
ath6kl_bmi_lz_data	ath6kl/bmi.c	/^int ath6kl_bmi_lz_data(struct ath6kl *ar, u8 *buf, u32 len)$/;"	f
ath6kl_bmi_lz_stream_start	ath6kl/bmi.c	/^int ath6kl_bmi_lz_stream_start(struct ath6kl *ar, u32 addr)$/;"	f
ath6kl_bmi_read	ath6kl/bmi.c	/^int ath6kl_bmi_read(struct ath6kl *ar, u32 addr, u8 *buf, u32 len)$/;"	f
ath6kl_bmi_read_hi32	ath6kl/bmi.h	236;"	d
ath6kl_bmi_reg_read	ath6kl/bmi.c	/^int ath6kl_bmi_reg_read(struct ath6kl *ar, u32 addr, u32 *param)$/;"	f
ath6kl_bmi_reg_write	ath6kl/bmi.c	/^int ath6kl_bmi_reg_write(struct ath6kl *ar, u32 addr, u32 param)$/;"	f
ath6kl_bmi_reset	ath6kl/bmi.c	/^void ath6kl_bmi_reset(struct ath6kl *ar)$/;"	f
ath6kl_bmi_set_app_start	ath6kl/bmi.c	/^int ath6kl_bmi_set_app_start(struct ath6kl *ar, u32 addr)$/;"	f
ath6kl_bmi_target_info	ath6kl/bmi.h	/^struct ath6kl_bmi_target_info {$/;"	s
ath6kl_bmi_write	ath6kl/bmi.c	/^int ath6kl_bmi_write(struct ath6kl *ar, u32 addr, u8 *buf, u32 len)$/;"	f
ath6kl_bmi_write_hi32	ath6kl/bmi.h	226;"	d
ath6kl_buf_alloc	ath6kl/init.c	/^struct sk_buff *ath6kl_buf_alloc(int size)$/;"	f
ath6kl_cancel_remain_on_channel	ath6kl/cfg80211.c	/^static int ath6kl_cancel_remain_on_channel(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_add_iface	ath6kl/cfg80211.c	/^static struct wireless_dev *ath6kl_cfg80211_add_iface(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_add_key	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_add_key(struct wiphy *wiphy, struct net_device *ndev,$/;"	f	file:
ath6kl_cfg80211_ch_switch_notify	ath6kl/cfg80211.c	/^void ath6kl_cfg80211_ch_switch_notify(struct ath6kl_vif *vif, int freq,$/;"	f
ath6kl_cfg80211_change_iface	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_change_iface(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_cleanup	ath6kl/cfg80211.c	/^void ath6kl_cfg80211_cleanup(struct ath6kl *ar)$/;"	f
ath6kl_cfg80211_connect	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_connect(struct wiphy *wiphy, struct net_device *dev,$/;"	f	file:
ath6kl_cfg80211_connect_event	ath6kl/cfg80211.c	/^void ath6kl_cfg80211_connect_event(struct ath6kl_vif *vif, u16 channel,$/;"	f
ath6kl_cfg80211_create	ath6kl/cfg80211.c	/^struct ath6kl *ath6kl_cfg80211_create(void)$/;"	f
ath6kl_cfg80211_deepsleep_resume	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_deepsleep_resume(struct ath6kl *ar)$/;"	f	file:
ath6kl_cfg80211_deepsleep_suspend	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_deepsleep_suspend(struct ath6kl *ar)$/;"	f	file:
ath6kl_cfg80211_del_iface	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_del_iface(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_del_key	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_del_key(struct wiphy *wiphy, struct net_device *ndev,$/;"	f	file:
ath6kl_cfg80211_destroy	ath6kl/cfg80211.c	/^void ath6kl_cfg80211_destroy(struct ath6kl *ar)$/;"	f
ath6kl_cfg80211_disconnect	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_disconnect(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_disconnect_event	ath6kl/cfg80211.c	/^void ath6kl_cfg80211_disconnect_event(struct ath6kl_vif *vif, u8 reason,$/;"	f
ath6kl_cfg80211_get_key	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_get_key(struct wiphy *wiphy, struct net_device *ndev,$/;"	f	file:
ath6kl_cfg80211_get_txpower	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_get_txpower(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_host_sleep	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_host_sleep(struct ath6kl *ar, struct ath6kl_vif *vif)$/;"	f	file:
ath6kl_cfg80211_init	ath6kl/cfg80211.c	/^int ath6kl_cfg80211_init(struct ath6kl *ar)$/;"	f
ath6kl_cfg80211_join_ibss	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_join_ibss(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_leave_ibss	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_leave_ibss(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_match_probe_ssid	ath6kl/cfg80211.c	/^struct ath6kl_cfg80211_match_probe_ssid {$/;"	s	file:
ath6kl_cfg80211_ops	ath6kl/cfg80211.c	/^static struct cfg80211_ops ath6kl_cfg80211_ops = {$/;"	v	typeref:struct:cfg80211_ops	file:
ath6kl_cfg80211_ready	ath6kl/cfg80211.c	/^static bool ath6kl_cfg80211_ready(struct ath6kl_vif *vif)$/;"	f	file:
ath6kl_cfg80211_reg_notify	ath6kl/cfg80211.c	/^static void ath6kl_cfg80211_reg_notify(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_resume	ath6kl/cfg80211.c	/^EXPORT_SYMBOL(ath6kl_cfg80211_resume);$/;"	v
ath6kl_cfg80211_resume	ath6kl/cfg80211.c	/^int ath6kl_cfg80211_resume(struct ath6kl *ar)$/;"	f
ath6kl_cfg80211_scan	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_scan(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_scan_complete_event	ath6kl/cfg80211.c	/^void ath6kl_cfg80211_scan_complete_event(struct ath6kl_vif *vif, bool aborted)$/;"	f
ath6kl_cfg80211_set_bitrate	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_set_bitrate(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_set_default_key	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_set_default_key(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_set_power_mgmt	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_set_power_mgmt(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_set_txe_config	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_set_txe_config(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_set_txpower	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_set_txpower(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_set_wiphy_params	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_set_wiphy_params(struct wiphy *wiphy, u32 changed)$/;"	f	file:
ath6kl_cfg80211_sscan_disable	ath6kl/cfg80211.c	/^static void ath6kl_cfg80211_sscan_disable(struct ath6kl_vif *vif)$/;"	f	file:
ath6kl_cfg80211_sscan_start	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_sscan_start(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_sscan_stop	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_sscan_stop(struct wiphy *wiphy,$/;"	f	file:
ath6kl_cfg80211_sta_bmiss_enhance	ath6kl/cfg80211.c	/^static void ath6kl_cfg80211_sta_bmiss_enhance(struct ath6kl_vif *vif,$/;"	f	file:
ath6kl_cfg80211_stop	ath6kl/cfg80211.c	/^void ath6kl_cfg80211_stop(struct ath6kl_vif *vif)$/;"	f
ath6kl_cfg80211_stop_all	ath6kl/cfg80211.c	/^void ath6kl_cfg80211_stop_all(struct ath6kl *ar)$/;"	f
ath6kl_cfg80211_suspend	ath6kl/cfg80211.c	/^EXPORT_SYMBOL(ath6kl_cfg80211_suspend);$/;"	v
ath6kl_cfg80211_suspend	ath6kl/cfg80211.c	/^int ath6kl_cfg80211_suspend(struct ath6kl *ar,$/;"	f
ath6kl_cfg80211_tkip_micerr_event	ath6kl/cfg80211.c	/^void ath6kl_cfg80211_tkip_micerr_event(struct ath6kl_vif *vif, u8 keyid,$/;"	f
ath6kl_cfg80211_vif_cleanup	ath6kl/cfg80211.c	/^void ath6kl_cfg80211_vif_cleanup(struct ath6kl_vif *vif)$/;"	f
ath6kl_cfg80211_vif_init	ath6kl/cfg80211.c	/^static int ath6kl_cfg80211_vif_init(struct ath6kl_vif *vif)$/;"	f	file:
ath6kl_cfg80211_vif_stop	ath6kl/cfg80211.c	/^void ath6kl_cfg80211_vif_stop(struct ath6kl_vif *vif, bool wmi_ready)$/;"	f
ath6kl_cfg_suspend_mode	ath6kl/cfg80211.h	/^enum ath6kl_cfg_suspend_mode {$/;"	g
ath6kl_change_beacon	ath6kl/cfg80211.c	/^static int ath6kl_change_beacon(struct wiphy *wiphy, struct net_device *dev,$/;"	f	file:
ath6kl_change_station	ath6kl/cfg80211.c	/^static int ath6kl_change_station(struct wiphy *wiphy, struct net_device *dev,$/;"	f	file:
ath6kl_check_ch_switch	ath6kl/main.c	/^static void ath6kl_check_ch_switch(struct ath6kl *ar, u16 channel)$/;"	f	file:
ath6kl_check_wow_status	ath6kl/cfg80211.c	/^void ath6kl_check_wow_status(struct ath6kl *ar)$/;"	f
ath6kl_cleanup_amsdu_rxbufs	ath6kl/txrx.c	/^void ath6kl_cleanup_amsdu_rxbufs(struct ath6kl *ar)$/;"	f
ath6kl_close	ath6kl/main.c	/^static int ath6kl_close(struct net_device *dev)$/;"	f	file:
ath6kl_commit_ch_switch	ath6kl/main.c	/^static int ath6kl_commit_ch_switch(struct ath6kl_vif *vif, u16 channel)$/;"	f	file:
ath6kl_configure_target	ath6kl/init.c	/^int ath6kl_configure_target(struct ath6kl *ar)$/;"	f
ath6kl_connect_ap_mode_bss	ath6kl/main.c	/^void ath6kl_connect_ap_mode_bss(struct ath6kl_vif *vif, u16 channel)$/;"	f
ath6kl_connect_ap_mode_sta	ath6kl/main.c	/^void ath6kl_connect_ap_mode_sta(struct ath6kl_vif *vif, u16 aid, u8 *mac_addr,$/;"	f
ath6kl_connect_event	ath6kl/main.c	/^void ath6kl_connect_event(struct ath6kl_vif *vif, u16 channel, u8 *bssid,$/;"	f
ath6kl_connectservice	ath6kl/init.c	/^static int ath6kl_connectservice(struct ath6kl *ar,$/;"	f	file:
ath6kl_control_tx	ath6kl/txrx.c	/^int ath6kl_control_tx(void *devt, struct sk_buff *skb,$/;"	f
ath6kl_cookie	ath6kl/core.h	/^struct ath6kl_cookie {$/;"	s
ath6kl_cookie_cleanup	ath6kl/main.c	/^void ath6kl_cookie_cleanup(struct ath6kl *ar)$/;"	f
ath6kl_cookie_init	ath6kl/main.c	/^void ath6kl_cookie_init(struct ath6kl *ar)$/;"	f
ath6kl_core_cleanup	ath6kl/core.c	/^EXPORT_SYMBOL(ath6kl_core_cleanup);$/;"	v
ath6kl_core_cleanup	ath6kl/core.c	/^void ath6kl_core_cleanup(struct ath6kl *ar)$/;"	f
ath6kl_core_create	ath6kl/core.c	/^EXPORT_SYMBOL(ath6kl_core_create);$/;"	v
ath6kl_core_create	ath6kl/core.c	/^struct ath6kl *ath6kl_core_create(struct device *dev)$/;"	f
ath6kl_core_destroy	ath6kl/core.c	/^EXPORT_SYMBOL(ath6kl_core_destroy);$/;"	v
ath6kl_core_destroy	ath6kl/core.c	/^void ath6kl_core_destroy(struct ath6kl *ar)$/;"	f
ath6kl_core_init	ath6kl/core.c	/^EXPORT_SYMBOL(ath6kl_core_init);$/;"	v
ath6kl_core_init	ath6kl/core.c	/^int ath6kl_core_init(struct ath6kl *ar, enum ath6kl_htc_type htc_type)$/;"	f
ath6kl_core_rx_complete	ath6kl/core.c	/^EXPORT_SYMBOL(ath6kl_core_rx_complete);$/;"	v
ath6kl_core_rx_complete	ath6kl/core.c	/^void ath6kl_core_rx_complete(struct ath6kl *ar, struct sk_buff *skb, u8 pipe)$/;"	f
ath6kl_core_tx_complete	ath6kl/core.c	/^EXPORT_SYMBOL(ath6kl_core_tx_complete);$/;"	v
ath6kl_core_tx_complete	ath6kl/core.c	/^void ath6kl_core_tx_complete(struct ath6kl *ar, struct sk_buff *skb)$/;"	f
ath6kl_create_qos_write	ath6kl/debug.c	/^static ssize_t ath6kl_create_qos_write(struct file *file,$/;"	f	file:
ath6kl_credit_deposit	ath6kl/htc_mbox.c	/^static void ath6kl_credit_deposit(struct ath6kl_htc_credit_info *cred_info,$/;"	f	file:
ath6kl_credit_distribute	ath6kl/htc_mbox.c	/^static void ath6kl_credit_distribute(struct ath6kl_htc_credit_info *cred_info,$/;"	f	file:
ath6kl_credit_init	ath6kl/htc_mbox.c	/^static void ath6kl_credit_init(struct ath6kl_htc_credit_info *cred_info,$/;"	f	file:
ath6kl_credit_redistribute	ath6kl/htc_mbox.c	/^static void ath6kl_credit_redistribute(struct ath6kl_htc_credit_info *info,$/;"	f	file:
ath6kl_credit_reduce	ath6kl/htc_mbox.c	/^static void ath6kl_credit_reduce(struct ath6kl_htc_credit_info *cred_info,$/;"	f	file:
ath6kl_credit_seek	ath6kl/htc_mbox.c	/^static void ath6kl_credit_seek(struct ath6kl_htc_credit_info *cred_info,$/;"	f	file:
ath6kl_credit_update	ath6kl/htc_mbox.c	/^static void ath6kl_credit_update(struct ath6kl_htc_credit_info *cred_info,$/;"	f	file:
ath6kl_data_tx	ath6kl/txrx.c	/^int ath6kl_data_tx(struct sk_buff *skb, struct net_device *dev)$/;"	f
ath6kl_dbg	ath6kl/debug.c	/^EXPORT_SYMBOL(ath6kl_dbg);$/;"	v
ath6kl_dbg	ath6kl/debug.c	/^void ath6kl_dbg(enum ATH6K_DEBUG_MASK mask, const char *fmt, ...)$/;"	f
ath6kl_dbg	ath6kl/debug.h	/^static inline int ath6kl_dbg(enum ATH6K_DEBUG_MASK dbg_mask,$/;"	f
ath6kl_dbg_dump	ath6kl/debug.c	/^EXPORT_SYMBOL(ath6kl_dbg_dump);$/;"	v
ath6kl_dbg_dump	ath6kl/debug.c	/^void ath6kl_dbg_dump(enum ATH6K_DEBUG_MASK mask,$/;"	f
ath6kl_dbg_dump	ath6kl/debug.h	/^static inline void ath6kl_dbg_dump(enum ATH6K_DEBUG_MASK mask,$/;"	f
ath6kl_dbg_is_diag_reg_valid	ath6kl/debug.c	/^static bool ath6kl_dbg_is_diag_reg_valid(u32 reg_addr)$/;"	f	file:
ath6kl_dbglog_buf	ath6kl/target.h	/^struct ath6kl_dbglog_buf {$/;"	s
ath6kl_dbglog_hdr	ath6kl/target.h	/^struct ath6kl_dbglog_hdr {$/;"	s
ath6kl_debug_cleanup	ath6kl/debug.c	/^void ath6kl_debug_cleanup(struct ath6kl *ar)$/;"	f
ath6kl_debug_cleanup	ath6kl/debug.h	/^static inline void ath6kl_debug_cleanup(struct ath6kl *ar)$/;"	f
ath6kl_debug_fwlog_event	ath6kl/debug.c	/^void ath6kl_debug_fwlog_event(struct ath6kl *ar, const void *buf, size_t len)$/;"	f
ath6kl_debug_fwlog_event	ath6kl/debug.h	/^static inline void ath6kl_debug_fwlog_event(struct ath6kl *ar,$/;"	f
ath6kl_debug_init	ath6kl/debug.c	/^void ath6kl_debug_init(struct ath6kl *ar)$/;"	f
ath6kl_debug_init	ath6kl/debug.h	/^static inline void ath6kl_debug_init(struct ath6kl *ar)$/;"	f
ath6kl_debug_init_fs	ath6kl/debug.c	/^int ath6kl_debug_init_fs(struct ath6kl *ar)$/;"	f
ath6kl_debug_init_fs	ath6kl/debug.h	/^static inline int ath6kl_debug_init_fs(struct ath6kl *ar)$/;"	f
ath6kl_debug_roam_tbl_event	ath6kl/debug.c	/^int ath6kl_debug_roam_tbl_event(struct ath6kl *ar, const void *buf,$/;"	f
ath6kl_debug_roam_tbl_event	ath6kl/debug.h	/^static inline int ath6kl_debug_roam_tbl_event(struct ath6kl *ar,$/;"	f
ath6kl_debug_set_disconnect_timeout	ath6kl/debug.c	/^void ath6kl_debug_set_disconnect_timeout(struct ath6kl *ar, u8 timeout)$/;"	f
ath6kl_debug_set_disconnect_timeout	ath6kl/debug.h	/^static inline void ath6kl_debug_set_disconnect_timeout(struct ath6kl *ar,$/;"	f
ath6kl_debug_set_keepalive	ath6kl/debug.c	/^void ath6kl_debug_set_keepalive(struct ath6kl *ar, u8 keepalive)$/;"	f
ath6kl_debug_set_keepalive	ath6kl/debug.h	/^static inline void ath6kl_debug_set_keepalive(struct ath6kl *ar, u8 keepalive)$/;"	f
ath6kl_debug_war	ath6kl/debug.c	/^void ath6kl_debug_war(struct ath6kl *ar, enum ath6kl_war war)$/;"	f
ath6kl_debug_war	ath6kl/debug.h	/^static inline void ath6kl_debug_war(struct ath6kl *ar, enum ath6kl_war war)$/;"	f
ath6kl_del_pmksa	ath6kl/cfg80211.c	/^static int ath6kl_del_pmksa(struct wiphy *wiphy, struct net_device *netdev,$/;"	f	file:
ath6kl_del_station	ath6kl/cfg80211.c	/^static int ath6kl_del_station(struct wiphy *wiphy, struct net_device *dev,$/;"	f	file:
ath6kl_delete_qos_write	ath6kl/debug.c	/^static ssize_t ath6kl_delete_qos_write(struct file *file,$/;"	f	file:
ath6kl_deliver_frames_to_nw_stack	ath6kl/txrx.c	/^static void ath6kl_deliver_frames_to_nw_stack(struct net_device *dev,$/;"	f	file:
ath6kl_dev_state	ath6kl/core.h	/^enum ath6kl_dev_state {$/;"	g
ath6kl_device	ath6kl/hif.h	/^struct ath6kl_device {$/;"	s
ath6kl_diag_read	ath6kl/main.c	/^int ath6kl_diag_read(struct ath6kl *ar, u32 address, void *data, u32 length)$/;"	f
ath6kl_diag_read32	ath6kl/main.c	/^int ath6kl_diag_read32(struct ath6kl *ar, u32 address, u32 *value)$/;"	f
ath6kl_diag_reg_info	ath6kl/debug.c	/^struct ath6kl_diag_reg_info {$/;"	s	file:
ath6kl_diag_write	ath6kl/main.c	/^int ath6kl_diag_write(struct ath6kl *ar, u32 address, void *data, u32 length)$/;"	f
ath6kl_diag_write32	ath6kl/main.c	/^int ath6kl_diag_write32(struct ath6kl *ar, u32 address, __le32 value)$/;"	f
ath6kl_disconnect	ath6kl/main.c	/^void ath6kl_disconnect(struct ath6kl_vif *vif)$/;"	f
ath6kl_disconnect_event	ath6kl/main.c	/^void ath6kl_disconnect_event(struct ath6kl_vif *vif, u8 reason, u8 *bssid,$/;"	f
ath6kl_disconnect_timeout_read	ath6kl/debug.c	/^static ssize_t ath6kl_disconnect_timeout_read(struct file *file,$/;"	f	file:
ath6kl_disconnect_timeout_write	ath6kl/debug.c	/^static ssize_t ath6kl_disconnect_timeout_write(struct file *file,$/;"	f	file:
ath6kl_dtimexpiry_event	ath6kl/main.c	/^void ath6kl_dtimexpiry_event(struct ath6kl_vif *vif)$/;"	f
ath6kl_dump_registers	ath6kl/debug.c	/^void ath6kl_dump_registers(struct ath6kl_device *dev,$/;"	f
ath6kl_dump_registers	ath6kl/debug.h	/^static inline void ath6kl_dump_registers(struct ath6kl_device *dev,$/;"	f
ath6kl_endpoint_stats_read	ath6kl/debug.c	/^static ssize_t ath6kl_endpoint_stats_read(struct file *file,$/;"	f	file:
ath6kl_endpoint_stats_write	ath6kl/debug.c	/^static ssize_t ath6kl_endpoint_stats_write(struct file *file,$/;"	f	file:
ath6kl_err	ath6kl/debug.c	/^EXPORT_SYMBOL(ath6kl_err);$/;"	v
ath6kl_err	ath6kl/debug.c	/^int ath6kl_err(const char *fmt, ...)$/;"	f
ath6kl_fetch_board_file	ath6kl/init.c	/^static int ath6kl_fetch_board_file(struct ath6kl *ar)$/;"	f	file:
ath6kl_fetch_fw_api1	ath6kl/init.c	/^static int ath6kl_fetch_fw_api1(struct ath6kl *ar)$/;"	f	file:
ath6kl_fetch_fw_apin	ath6kl/init.c	/^static int ath6kl_fetch_fw_apin(struct ath6kl *ar, const char *name)$/;"	f	file:
ath6kl_fetch_fw_file	ath6kl/init.c	/^static int ath6kl_fetch_fw_file(struct ath6kl *ar)$/;"	f	file:
ath6kl_fetch_otp_file	ath6kl/init.c	/^static int ath6kl_fetch_otp_file(struct ath6kl *ar)$/;"	f	file:
ath6kl_fetch_patch_file	ath6kl/init.c	/^static int ath6kl_fetch_patch_file(struct ath6kl *ar)$/;"	f	file:
ath6kl_fetch_testmode_file	ath6kl/init.c	/^static int ath6kl_fetch_testmode_file(struct ath6kl *ar)$/;"	f	file:
ath6kl_fetch_testscript_file	ath6kl/init.c	/^static int ath6kl_fetch_testscript_file(struct ath6kl *ar)$/;"	f	file:
ath6kl_find_sta	ath6kl/main.c	/^struct ath6kl_sta *ath6kl_find_sta(struct ath6kl_vif *vif, u8 *node_addr)$/;"	f
ath6kl_find_sta_by_aid	ath6kl/main.c	/^struct ath6kl_sta *ath6kl_find_sta_by_aid(struct ath6kl *ar, u8 aid)$/;"	f
ath6kl_flush_pmksa	ath6kl/cfg80211.c	/^static int ath6kl_flush_pmksa(struct wiphy *wiphy, struct net_device *netdev)$/;"	f	file:
ath6kl_force_roam_write	ath6kl/debug.c	/^static ssize_t ath6kl_force_roam_write(struct file *file,$/;"	f	file:
ath6kl_free_cookie	ath6kl/main.c	/^void ath6kl_free_cookie(struct ath6kl *ar, struct ath6kl_cookie *cookie)$/;"	f
ath6kl_fw_capability	ath6kl/core.h	/^enum ath6kl_fw_capability {$/;"	g
ath6kl_fw_err	ath6kl/core.h	/^enum ath6kl_fw_err {$/;"	g
ath6kl_fw_ie	ath6kl/core.h	/^struct ath6kl_fw_ie {$/;"	s
ath6kl_fw_ie_type	ath6kl/core.h	/^enum ath6kl_fw_ie_type {$/;"	g
ath6kl_fw_recovery	ath6kl/core.h	/^	struct ath6kl_fw_recovery {$/;"	s	struct:ath6kl
ath6kl_fwlog_block_read	ath6kl/debug.c	/^static ssize_t ath6kl_fwlog_block_read(struct file *file,$/;"	f	file:
ath6kl_fwlog_mask_read	ath6kl/debug.c	/^static ssize_t ath6kl_fwlog_mask_read(struct file *file, char __user *user_buf,$/;"	f	file:
ath6kl_fwlog_mask_write	ath6kl/debug.c	/^static ssize_t ath6kl_fwlog_mask_write(struct file *file,$/;"	f	file:
ath6kl_fwlog_open	ath6kl/debug.c	/^static int ath6kl_fwlog_open(struct inode *inode, struct file *file)$/;"	f	file:
ath6kl_fwlog_read	ath6kl/debug.c	/^static ssize_t ath6kl_fwlog_read(struct file *file, char __user *user_buf,$/;"	f	file:
ath6kl_fwlog_release	ath6kl/debug.c	/^static int ath6kl_fwlog_release(struct inode *inode, struct file *file)$/;"	f	file:
ath6kl_fwlog_slot	ath6kl/debug.c	/^struct ath6kl_fwlog_slot {$/;"	s	file:
ath6kl_g_htcap	ath6kl/cfg80211.c	81;"	d	file:
ath6kl_g_rates	ath6kl/cfg80211.c	78;"	d	file:
ath6kl_g_rates_size	ath6kl/cfg80211.c	79;"	d	file:
ath6kl_get_aid	ath6kl/txrx.c	/^static inline u8 ath6kl_get_aid(u8 tid_mux)$/;"	f	file:
ath6kl_get_fw	ath6kl/init.c	/^static int ath6kl_get_fw(struct ath6kl *ar, const char *filename,$/;"	f	file:
ath6kl_get_hi_item_addr	ath6kl/core.h	/^static inline u32 ath6kl_get_hi_item_addr(struct ath6kl *ar,$/;"	f
ath6kl_get_num_reg	ath6kl/debug.c	/^static unsigned long ath6kl_get_num_reg(void)$/;"	f	file:
ath6kl_get_regpair	ath6kl/wmi.c	/^ath6kl_get_regpair(u16 regdmn)$/;"	f	file:
ath6kl_get_rsn_capab	ath6kl/cfg80211.c	/^static int ath6kl_get_rsn_capab(struct cfg80211_beacon_data *beacon,$/;"	f	file:
ath6kl_get_station	ath6kl/cfg80211.c	/^static int ath6kl_get_station(struct wiphy *wiphy, struct net_device *dev,$/;"	f	file:
ath6kl_get_stats	ath6kl/main.c	/^static struct net_device_stats *ath6kl_get_stats(struct net_device *dev)$/;"	f	file:
ath6kl_get_tid	ath6kl/txrx.c	/^static inline u8 ath6kl_get_tid(u8 tid_mux)$/;"	f	file:
ath6kl_get_vif_by_index	ath6kl/wmi.c	/^struct ath6kl_vif *ath6kl_get_vif_by_index(struct ath6kl *ar, u8 if_idx)$/;"	f
ath6kl_get_wmi_id	ath6kl/trace.h	/^static inline unsigned int ath6kl_get_wmi_id(void *buf, size_t buf_len)$/;"	f
ath6kl_hif_bmi_read	ath6kl/hif-ops.h	/^static inline int ath6kl_hif_bmi_read(struct ath6kl *ar, u8 *buf, u32 len)$/;"	f
ath6kl_hif_bmi_write	ath6kl/hif-ops.h	/^static inline int ath6kl_hif_bmi_write(struct ath6kl *ar, u8 *buf, u32 len)$/;"	f
ath6kl_hif_cleanup_scatter	ath6kl/hif-ops.h	/^static inline void ath6kl_hif_cleanup_scatter(struct ath6kl *ar)$/;"	f
ath6kl_hif_cp_scat_dma_buf	ath6kl/hif.c	/^static int ath6kl_hif_cp_scat_dma_buf(struct hif_scatter_req *req,$/;"	f	file:
ath6kl_hif_diag_read32	ath6kl/hif-ops.h	/^static inline int ath6kl_hif_diag_read32(struct ath6kl *ar, u32 address,$/;"	f
ath6kl_hif_diag_write32	ath6kl/hif-ops.h	/^static inline int ath6kl_hif_diag_write32(struct ath6kl *ar, u32 address,$/;"	f
ath6kl_hif_disable_intrs	ath6kl/hif.c	/^int ath6kl_hif_disable_intrs(struct ath6kl_device *dev)$/;"	f
ath6kl_hif_dump_fw_crash	ath6kl/hif.c	/^static void ath6kl_hif_dump_fw_crash(struct ath6kl *ar)$/;"	f	file:
ath6kl_hif_enable_intrs	ath6kl/hif.c	/^static int ath6kl_hif_enable_intrs(struct ath6kl_device *dev)$/;"	f	file:
ath6kl_hif_enable_scatter	ath6kl/hif-ops.h	/^static inline int ath6kl_hif_enable_scatter(struct ath6kl *ar)$/;"	f
ath6kl_hif_intr_bh_handler	ath6kl/hif.c	/^EXPORT_SYMBOL(ath6kl_hif_intr_bh_handler);$/;"	v
ath6kl_hif_intr_bh_handler	ath6kl/hif.c	/^int ath6kl_hif_intr_bh_handler(struct ath6kl *ar)$/;"	f
ath6kl_hif_irq_disable	ath6kl/hif-ops.h	/^static inline void ath6kl_hif_irq_disable(struct ath6kl *ar)$/;"	f
ath6kl_hif_irq_enable	ath6kl/hif-ops.h	/^static inline void ath6kl_hif_irq_enable(struct ath6kl *ar)$/;"	f
ath6kl_hif_mask_intrs	ath6kl/hif.c	/^int ath6kl_hif_mask_intrs(struct ath6kl_device *dev)$/;"	f
ath6kl_hif_ops	ath6kl/hif.h	/^struct ath6kl_hif_ops {$/;"	s
ath6kl_hif_pipe_get_default	ath6kl/hif-ops.h	/^static inline void ath6kl_hif_pipe_get_default(struct ath6kl *ar,$/;"	f
ath6kl_hif_pipe_get_free_queue_number	ath6kl/hif-ops.h	/^static inline u16 ath6kl_hif_pipe_get_free_queue_number(struct ath6kl *ar,$/;"	f
ath6kl_hif_pipe_map_service	ath6kl/hif-ops.h	/^static inline int ath6kl_hif_pipe_map_service(struct ath6kl *ar,$/;"	f
ath6kl_hif_pipe_send	ath6kl/hif-ops.h	/^static inline int ath6kl_hif_pipe_send(struct ath6kl *ar,$/;"	f
ath6kl_hif_poll_mboxmsg_rx	ath6kl/hif.c	/^int ath6kl_hif_poll_mboxmsg_rx(struct ath6kl_device *dev, u32 *lk_ahd,$/;"	f
ath6kl_hif_power_off	ath6kl/hif-ops.h	/^static inline int ath6kl_hif_power_off(struct ath6kl *ar)$/;"	f
ath6kl_hif_power_on	ath6kl/hif-ops.h	/^static inline int ath6kl_hif_power_on(struct ath6kl *ar)$/;"	f
ath6kl_hif_proc_counter_intr	ath6kl/hif.c	/^static int ath6kl_hif_proc_counter_intr(struct ath6kl_device *dev)$/;"	f	file:
ath6kl_hif_proc_cpu_intr	ath6kl/hif.c	/^static int ath6kl_hif_proc_cpu_intr(struct ath6kl_device *dev)$/;"	f	file:
ath6kl_hif_proc_dbg_intr	ath6kl/hif.c	/^static int ath6kl_hif_proc_dbg_intr(struct ath6kl_device *dev)$/;"	f	file:
ath6kl_hif_proc_err_intr	ath6kl/hif.c	/^static int ath6kl_hif_proc_err_intr(struct ath6kl_device *dev)$/;"	f	file:
ath6kl_hif_resume	ath6kl/hif-ops.h	/^static inline int ath6kl_hif_resume(struct ath6kl *ar)$/;"	f
ath6kl_hif_rw_comp_handler	ath6kl/hif.c	/^EXPORT_SYMBOL(ath6kl_hif_rw_comp_handler);$/;"	v
ath6kl_hif_rw_comp_handler	ath6kl/hif.c	/^int ath6kl_hif_rw_comp_handler(void *context, int status)$/;"	f
ath6kl_hif_rx_control	ath6kl/hif.c	/^int ath6kl_hif_rx_control(struct ath6kl_device *dev, bool enable_rx)$/;"	f
ath6kl_hif_scat_req_rw	ath6kl/hif-ops.h	/^static inline int ath6kl_hif_scat_req_rw(struct ath6kl *ar,$/;"	f
ath6kl_hif_setup	ath6kl/hif.c	/^int ath6kl_hif_setup(struct ath6kl_device *dev)$/;"	f
ath6kl_hif_stop	ath6kl/hif-ops.h	/^static inline void ath6kl_hif_stop(struct ath6kl *ar)$/;"	f
ath6kl_hif_submit_scat_req	ath6kl/hif.c	/^int ath6kl_hif_submit_scat_req(struct ath6kl_device *dev,$/;"	f
ath6kl_hif_suspend	ath6kl/hif-ops.h	/^static inline int ath6kl_hif_suspend(struct ath6kl *ar,$/;"	f
ath6kl_hif_type	ath6kl/core.h	/^enum ath6kl_hif_type {$/;"	g
ath6kl_hif_unmask_intrs	ath6kl/hif.c	/^int ath6kl_hif_unmask_intrs(struct ath6kl_device *dev)$/;"	f
ath6kl_host_mode	ath6kl/wmi.h	/^enum ath6kl_host_mode {$/;"	g
ath6kl_htc_activity_changed	ath6kl/htc-ops.h	/^static inline void ath6kl_htc_activity_changed(struct htc_target *target,$/;"	f
ath6kl_htc_add_rxbuf_multiple	ath6kl/htc-ops.h	/^static inline int ath6kl_htc_add_rxbuf_multiple(struct htc_target *target,$/;"	f
ath6kl_htc_cleanup	ath6kl/htc-ops.h	/^static inline void ath6kl_htc_cleanup(struct htc_target *target)$/;"	f
ath6kl_htc_conn_service	ath6kl/htc-ops.h	/^static inline int ath6kl_htc_conn_service(struct htc_target *target,$/;"	f
ath6kl_htc_create	ath6kl/htc-ops.h	/^static inline void *ath6kl_htc_create(struct ath6kl *ar)$/;"	f
ath6kl_htc_credit_info	ath6kl/htc.h	/^struct ath6kl_htc_credit_info {$/;"	s
ath6kl_htc_credit_setup	ath6kl/htc-ops.h	/^static inline int ath6kl_htc_credit_setup(struct htc_target *target,$/;"	f
ath6kl_htc_flush_rx_buf	ath6kl/htc-ops.h	/^static inline void ath6kl_htc_flush_rx_buf(struct htc_target *target)$/;"	f
ath6kl_htc_flush_txep	ath6kl/htc-ops.h	/^static inline void ath6kl_htc_flush_txep(struct htc_target *target,$/;"	f
ath6kl_htc_flush_txep_all	ath6kl/htc_mbox.c	/^static void ath6kl_htc_flush_txep_all(struct htc_target *target)$/;"	f	file:
ath6kl_htc_get_rxbuf_num	ath6kl/htc-ops.h	/^static inline int ath6kl_htc_get_rxbuf_num(struct htc_target *target,$/;"	f
ath6kl_htc_mbox_activity_changed	ath6kl/htc_mbox.c	/^static void ath6kl_htc_mbox_activity_changed(struct htc_target *target,$/;"	f	file:
ath6kl_htc_mbox_add_rxbuf_multiple	ath6kl/htc_mbox.c	/^static int ath6kl_htc_mbox_add_rxbuf_multiple(struct htc_target *target,$/;"	f	file:
ath6kl_htc_mbox_attach	ath6kl/htc_mbox.c	/^void ath6kl_htc_mbox_attach(struct ath6kl *ar)$/;"	f
ath6kl_htc_mbox_cleanup	ath6kl/htc_mbox.c	/^static void ath6kl_htc_mbox_cleanup(struct htc_target *target)$/;"	f	file:
ath6kl_htc_mbox_conn_service	ath6kl/htc_mbox.c	/^static int ath6kl_htc_mbox_conn_service(struct htc_target *target,$/;"	f	file:
ath6kl_htc_mbox_create	ath6kl/htc_mbox.c	/^static void *ath6kl_htc_mbox_create(struct ath6kl *ar)$/;"	f	file:
ath6kl_htc_mbox_credit_setup	ath6kl/htc_mbox.c	/^static int ath6kl_htc_mbox_credit_setup(struct htc_target *htc_target,$/;"	f	file:
ath6kl_htc_mbox_flush_rx_buf	ath6kl/htc_mbox.c	/^static void ath6kl_htc_mbox_flush_rx_buf(struct htc_target *target)$/;"	f	file:
ath6kl_htc_mbox_flush_txep	ath6kl/htc_mbox.c	/^static void ath6kl_htc_mbox_flush_txep(struct htc_target *target,$/;"	f	file:
ath6kl_htc_mbox_get_rxbuf_num	ath6kl/htc_mbox.c	/^static int ath6kl_htc_mbox_get_rxbuf_num(struct htc_target *target,$/;"	f	file:
ath6kl_htc_mbox_ops	ath6kl/htc_mbox.c	/^static const struct ath6kl_htc_ops ath6kl_htc_mbox_ops = {$/;"	v	typeref:struct:ath6kl_htc_ops	file:
ath6kl_htc_mbox_start	ath6kl/htc_mbox.c	/^static int ath6kl_htc_mbox_start(struct htc_target *target)$/;"	f	file:
ath6kl_htc_mbox_stop	ath6kl/htc_mbox.c	/^static void ath6kl_htc_mbox_stop(struct htc_target *target)$/;"	f	file:
ath6kl_htc_mbox_tx	ath6kl/htc_mbox.c	/^static int ath6kl_htc_mbox_tx(struct htc_target *target,$/;"	f	file:
ath6kl_htc_mbox_wait_target	ath6kl/htc_mbox.c	/^static int ath6kl_htc_mbox_wait_target(struct htc_target *target)$/;"	f	file:
ath6kl_htc_ops	ath6kl/htc.h	/^struct ath6kl_htc_ops {$/;"	s
ath6kl_htc_pipe_activity_changed	ath6kl/htc_pipe.c	/^static void ath6kl_htc_pipe_activity_changed(struct htc_target *target,$/;"	f	file:
ath6kl_htc_pipe_add_rxbuf_multiple	ath6kl/htc_pipe.c	/^static int ath6kl_htc_pipe_add_rxbuf_multiple(struct htc_target *target,$/;"	f	file:
ath6kl_htc_pipe_attach	ath6kl/htc_pipe.c	/^void ath6kl_htc_pipe_attach(struct ath6kl *ar)$/;"	f
ath6kl_htc_pipe_cleanup	ath6kl/htc_pipe.c	/^static void ath6kl_htc_pipe_cleanup(struct htc_target *target)$/;"	f	file:
ath6kl_htc_pipe_conn_service	ath6kl/htc_pipe.c	/^static int ath6kl_htc_pipe_conn_service(struct htc_target *target,$/;"	f	file:
ath6kl_htc_pipe_create	ath6kl/htc_pipe.c	/^static void *ath6kl_htc_pipe_create(struct ath6kl *ar)$/;"	f	file:
ath6kl_htc_pipe_credit_setup	ath6kl/htc_pipe.c	/^static int ath6kl_htc_pipe_credit_setup(struct htc_target *target,$/;"	f	file:
ath6kl_htc_pipe_flush_rx_buf	ath6kl/htc_pipe.c	/^static void ath6kl_htc_pipe_flush_rx_buf(struct htc_target *target)$/;"	f	file:
ath6kl_htc_pipe_flush_txep	ath6kl/htc_pipe.c	/^static void ath6kl_htc_pipe_flush_txep(struct htc_target *target,$/;"	f	file:
ath6kl_htc_pipe_get_rxbuf_num	ath6kl/htc_pipe.c	/^static int ath6kl_htc_pipe_get_rxbuf_num(struct htc_target *target,$/;"	f	file:
ath6kl_htc_pipe_ops	ath6kl/htc_pipe.c	/^static const struct ath6kl_htc_ops ath6kl_htc_pipe_ops = {$/;"	v	typeref:struct:ath6kl_htc_ops	file:
ath6kl_htc_pipe_rx_complete	ath6kl/htc_pipe.c	/^static int ath6kl_htc_pipe_rx_complete(struct ath6kl *ar, struct sk_buff *skb,$/;"	f	file:
ath6kl_htc_pipe_start	ath6kl/htc_pipe.c	/^static int ath6kl_htc_pipe_start(struct htc_target *target)$/;"	f	file:
ath6kl_htc_pipe_stop	ath6kl/htc_pipe.c	/^static void ath6kl_htc_pipe_stop(struct htc_target *target)$/;"	f	file:
ath6kl_htc_pipe_tx	ath6kl/htc_pipe.c	/^static int ath6kl_htc_pipe_tx(struct htc_target *target,$/;"	f	file:
ath6kl_htc_pipe_tx_complete	ath6kl/htc_pipe.c	/^static int ath6kl_htc_pipe_tx_complete(struct ath6kl *ar, struct sk_buff *skb)$/;"	f	file:
ath6kl_htc_pipe_wait_target	ath6kl/htc_pipe.c	/^static int ath6kl_htc_pipe_wait_target(struct htc_target *target)$/;"	f	file:
ath6kl_htc_reset	ath6kl/htc_mbox.c	/^static int ath6kl_htc_reset(struct htc_target *target)$/;"	f	file:
ath6kl_htc_rx_alloc	ath6kl/htc_mbox.c	/^static int ath6kl_htc_rx_alloc(struct htc_target *target,$/;"	f	file:
ath6kl_htc_rx_bundle	ath6kl/htc_mbox.c	/^static int ath6kl_htc_rx_bundle(struct htc_target *target,$/;"	f	file:
ath6kl_htc_rx_chk_water_mark	ath6kl/htc_mbox.c	/^static void ath6kl_htc_rx_chk_water_mark(struct htc_endpoint *endpoint)$/;"	f	file:
ath6kl_htc_rx_complete	ath6kl/htc-ops.h	/^static inline void ath6kl_htc_rx_complete(struct ath6kl *ar,$/;"	f
ath6kl_htc_rx_complete	ath6kl/htc_mbox.c	/^static void ath6kl_htc_rx_complete(struct htc_endpoint *endpoint,$/;"	f	file:
ath6kl_htc_rx_fetch	ath6kl/htc_mbox.c	/^static int ath6kl_htc_rx_fetch(struct htc_target *target,$/;"	f	file:
ath6kl_htc_rx_packet	ath6kl/htc_mbox.c	/^static int ath6kl_htc_rx_packet(struct htc_target *target,$/;"	f	file:
ath6kl_htc_rx_process_hdr	ath6kl/htc_mbox.c	/^static int ath6kl_htc_rx_process_hdr(struct htc_target *target,$/;"	f	file:
ath6kl_htc_rx_process_packets	ath6kl/htc_mbox.c	/^static int ath6kl_htc_rx_process_packets(struct htc_target *target,$/;"	f	file:
ath6kl_htc_rx_set_indicate	ath6kl/htc_mbox.c	/^static void ath6kl_htc_rx_set_indicate(u32 lk_ahd,$/;"	f	file:
ath6kl_htc_rx_setup	ath6kl/htc_mbox.c	/^static int ath6kl_htc_rx_setup(struct htc_target *target,$/;"	f	file:
ath6kl_htc_rx_update_stats	ath6kl/htc_mbox.c	/^static inline void ath6kl_htc_rx_update_stats(struct htc_endpoint *endpoint,$/;"	f	file:
ath6kl_htc_rxmsg_pending_handler	ath6kl/htc_mbox.c	/^int ath6kl_htc_rxmsg_pending_handler(struct htc_target *target,$/;"	f
ath6kl_htc_set_credit_dist	ath6kl/htc_mbox.c	/^static void ath6kl_htc_set_credit_dist(struct htc_target *target,$/;"	f	file:
ath6kl_htc_start	ath6kl/htc-ops.h	/^static inline int ath6kl_htc_start(struct htc_target *target)$/;"	f
ath6kl_htc_stop	ath6kl/htc-ops.h	/^static inline void ath6kl_htc_stop(struct htc_target *target)$/;"	f
ath6kl_htc_tx	ath6kl/htc-ops.h	/^static inline int ath6kl_htc_tx(struct htc_target *target,$/;"	f
ath6kl_htc_tx_buf_align	ath6kl/htc_mbox.c	/^static void ath6kl_htc_tx_buf_align(u8 **buf, unsigned long len)$/;"	f	file:
ath6kl_htc_tx_bundle	ath6kl/htc_mbox.c	/^static void ath6kl_htc_tx_bundle(struct htc_endpoint *endpoint,$/;"	f	file:
ath6kl_htc_tx_complete	ath6kl/htc-ops.h	/^static inline void ath6kl_htc_tx_complete(struct ath6kl *ar,$/;"	f
ath6kl_htc_tx_from_queue	ath6kl/htc_mbox.c	/^static void ath6kl_htc_tx_from_queue(struct htc_target *target,$/;"	f	file:
ath6kl_htc_tx_issue	ath6kl/htc_mbox.c	/^static int ath6kl_htc_tx_issue(struct htc_target *target,$/;"	f	file:
ath6kl_htc_tx_pkts_get	ath6kl/htc_mbox.c	/^static void ath6kl_htc_tx_pkts_get(struct htc_target *target,$/;"	f	file:
ath6kl_htc_tx_prep_pkt	ath6kl/htc_mbox.c	/^static void ath6kl_htc_tx_prep_pkt(struct htc_packet *packet, u8 flags,$/;"	f	file:
ath6kl_htc_tx_setup_scat_list	ath6kl/htc_mbox.c	/^static int ath6kl_htc_tx_setup_scat_list(struct htc_target *target,$/;"	f	file:
ath6kl_htc_tx_try	ath6kl/htc_mbox.c	/^static bool ath6kl_htc_tx_try(struct htc_target *target,$/;"	f	file:
ath6kl_htc_type	ath6kl/core.h	/^enum ath6kl_htc_type {$/;"	g
ath6kl_htc_wait_target	ath6kl/htc-ops.h	/^static inline int ath6kl_htc_wait_target(struct htc_target *target)$/;"	f
ath6kl_htcap	ath6kl/core.h	/^struct ath6kl_htcap {$/;"	s
ath6kl_hw	ath6kl/core.h	/^	struct ath6kl_hw {$/;"	s	struct:ath6kl
ath6kl_hw_flags	ath6kl/core.h	/^enum ath6kl_hw_flags {$/;"	g
ath6kl_hw_fw	ath6kl/core.h	/^		struct ath6kl_hw_fw {$/;"	s	struct:ath6kl::ath6kl_hw
ath6kl_ibss_map_epid	ath6kl/txrx.c	/^static u8 ath6kl_ibss_map_epid(struct sk_buff *skb, struct net_device *dev,$/;"	f	file:
ath6kl_indicate_tx_activity	ath6kl/txrx.c	/^void ath6kl_indicate_tx_activity(void *devt, u8 traffic_class, bool active)$/;"	f
ath6kl_info	ath6kl/debug.c	/^EXPORT_SYMBOL(ath6kl_info);$/;"	v
ath6kl_info	ath6kl/debug.c	/^int ath6kl_info(const char *fmt, ...)$/;"	f
ath6kl_init_control_info	ath6kl/init.c	/^void ath6kl_init_control_info(struct ath6kl_vif *vif)$/;"	f
ath6kl_init_fetch_firmwares	ath6kl/init.c	/^int ath6kl_init_fetch_firmwares(struct ath6kl *ar)$/;"	f
ath6kl_init_get_fw_capa_name	ath6kl/init.c	/^static const char *ath6kl_init_get_fw_capa_name(unsigned int id)$/;"	f	file:
ath6kl_init_get_fwcaps	ath6kl/init.c	/^static void ath6kl_init_get_fwcaps(struct ath6kl *ar, char *buf, size_t buf_len)$/;"	f	file:
ath6kl_init_get_hif_name	ath6kl/init.c	/^static const char *ath6kl_init_get_hif_name(enum ath6kl_hif_type type)$/;"	f	file:
ath6kl_init_hw_params	ath6kl/init.c	/^int ath6kl_init_hw_params(struct ath6kl *ar)$/;"	f
ath6kl_init_hw_reset	ath6kl/init.c	/^static int ath6kl_init_hw_reset(struct ath6kl *ar)$/;"	f	file:
ath6kl_init_hw_restart	ath6kl/init.c	/^void ath6kl_init_hw_restart(struct ath6kl *ar)$/;"	f
ath6kl_init_hw_start	ath6kl/init.c	/^int ath6kl_init_hw_start(struct ath6kl *ar)$/;"	f
ath6kl_init_hw_stop	ath6kl/init.c	/^int ath6kl_init_hw_stop(struct ath6kl *ar)$/;"	f
ath6kl_init_profile_info	ath6kl/init.c	/^void ath6kl_init_profile_info(struct ath6kl_vif *vif)$/;"	f
ath6kl_init_service_ep	ath6kl/init.c	/^static int ath6kl_init_service_ep(struct ath6kl *ar)$/;"	f	file:
ath6kl_init_upload	ath6kl/init.c	/^static int ath6kl_init_upload(struct ath6kl *ar)$/;"	f	file:
ath6kl_install_static_wep_keys	ath6kl/main.c	/^static void ath6kl_install_static_wep_keys(struct ath6kl_vif *vif)$/;"	f	file:
ath6kl_interface_add	ath6kl/cfg80211.c	/^struct wireless_dev *ath6kl_interface_add(struct ath6kl *ar, const char *name,$/;"	f
ath6kl_irq_enable_reg	ath6kl/hif.h	/^struct ath6kl_irq_enable_reg {$/;"	s
ath6kl_irq_proc_registers	ath6kl/hif.h	/^struct ath6kl_irq_proc_registers {$/;"	s
ath6kl_is_p2p_go_ssid	ath6kl/cfg80211.c	/^static bool ath6kl_is_p2p_go_ssid(const u8 *buf, size_t len)$/;"	f	file:
ath6kl_is_p2p_ie	ath6kl/cfg80211.c	/^static bool ath6kl_is_p2p_ie(const u8 *pos)$/;"	f	file:
ath6kl_is_rsn_ie	ath6kl/cfg80211.c	/^static bool ath6kl_is_rsn_ie(const u8 *pos)$/;"	f	file:
ath6kl_is_tx_pending	ath6kl/cfg80211.c	/^static bool ath6kl_is_tx_pending(struct ath6kl *ar)$/;"	f	file:
ath6kl_is_valid_iftype	ath6kl/cfg80211.c	/^static bool ath6kl_is_valid_iftype(struct ath6kl *ar, enum nl80211_iftype type,$/;"	f	file:
ath6kl_is_wpa_ie	ath6kl/cfg80211.c	/^static bool ath6kl_is_wpa_ie(const u8 *pos)$/;"	f	file:
ath6kl_is_wps_ie	ath6kl/cfg80211.c	/^static bool ath6kl_is_wps_ie(const u8 *pos)$/;"	f	file:
ath6kl_keepalive_read	ath6kl/debug.c	/^static ssize_t ath6kl_keepalive_read(struct file *file, char __user *user_buf,$/;"	f	file:
ath6kl_keepalive_write	ath6kl/debug.c	/^static ssize_t ath6kl_keepalive_write(struct file *file,$/;"	f	file:
ath6kl_key	ath6kl/core.h	/^struct ath6kl_key {$/;"	s
ath6kl_listen_int_read	ath6kl/debug.c	/^static ssize_t ath6kl_listen_int_read(struct file *file,$/;"	f	file:
ath6kl_listen_int_write	ath6kl/debug.c	/^static ssize_t ath6kl_listen_int_write(struct file *file,$/;"	f	file:
ath6kl_llc_snap_hdr	ath6kl/common.h	/^struct ath6kl_llc_snap_hdr {$/;"	s
ath6kl_lrssi_roam_read	ath6kl/debug.c	/^static ssize_t ath6kl_lrssi_roam_read(struct file *file,$/;"	f	file:
ath6kl_lrssi_roam_write	ath6kl/debug.c	/^static ssize_t ath6kl_lrssi_roam_write(struct file *file,$/;"	f	file:
ath6kl_mbox_info	ath6kl/core.h	/^struct ath6kl_mbox_info {$/;"	s
ath6kl_mc_filter	ath6kl/core.h	/^struct ath6kl_mc_filter {$/;"	s
ath6kl_mgmt_buff	ath6kl/core.h	/^struct ath6kl_mgmt_buff {$/;"	s
ath6kl_mgmt_frame_register	ath6kl/cfg80211.c	/^static void ath6kl_mgmt_frame_register(struct wiphy *wiphy,$/;"	f	file:
ath6kl_mgmt_powersave_ap	ath6kl/cfg80211.c	/^static bool ath6kl_mgmt_powersave_ap(struct ath6kl_vif *vif,$/;"	f	file:
ath6kl_mgmt_stypes	ath6kl/cfg80211.c	/^ath6kl_mgmt_stypes[NUM_NL80211_IFTYPES] = {$/;"	v	typeref:struct:ieee80211_txrx_stypes	file:
ath6kl_mgmt_tx	ath6kl/cfg80211.c	/^static int ath6kl_mgmt_tx(struct wiphy *wiphy, struct wireless_dev *wdev,$/;"	f	file:
ath6kl_netdev_ops	ath6kl/main.c	/^static const struct net_device_ops ath6kl_netdev_ops = {$/;"	v	typeref:struct:net_device_ops	file:
ath6kl_nliftype_to_drv_iftype	ath6kl/cfg80211.c	/^static int ath6kl_nliftype_to_drv_iftype(enum nl80211_iftype type, u8 *nw_type)$/;"	f	file:
ath6kl_node_mapping	ath6kl/core.h	/^struct ath6kl_node_mapping {$/;"	s
ath6kl_open	ath6kl/main.c	/^static int ath6kl_open(struct net_device *dev)$/;"	f	file:
ath6kl_p2p	ath6kl/core.c	/^static unsigned int ath6kl_p2p;$/;"	v	file:
ath6kl_power_params_write	ath6kl/debug.c	/^static ssize_t ath6kl_power_params_write(struct file *file,$/;"	f	file:
ath6kl_powersave_ap	ath6kl/txrx.c	/^static bool ath6kl_powersave_ap(struct ath6kl_vif *vif, struct sk_buff *skb,$/;"	f	file:
ath6kl_printk	ath6kl/debug.c	/^EXPORT_SYMBOL(ath6kl_printk);$/;"	v
ath6kl_printk	ath6kl/debug.c	/^int ath6kl_printk(const char *level, const char *fmt, ...)$/;"	f
ath6kl_priv	ath6kl/core.h	/^static inline struct ath6kl *ath6kl_priv(struct net_device *dev)$/;"	f
ath6kl_process_psq	ath6kl/txrx.c	/^static bool ath6kl_process_psq(struct ath6kl_sta *conn,$/;"	f	file:
ath6kl_process_uapsdq	ath6kl/txrx.c	/^static bool ath6kl_process_uapsdq(struct ath6kl_sta *conn,$/;"	f	file:
ath6kl_pspoll_event	ath6kl/main.c	/^void ath6kl_pspoll_event(struct ath6kl_vif *vif, u8 aid)$/;"	f
ath6kl_rates	ath6kl/cfg80211.c	/^static struct ieee80211_rate ath6kl_rates[] = {$/;"	v	typeref:struct:ieee80211_rate	file:
ath6kl_read_fwlogs	ath6kl/main.c	/^int ath6kl_read_fwlogs(struct ath6kl *ar)$/;"	f
ath6kl_ready_event	ath6kl/main.c	/^void ath6kl_ready_event(void *devt, u8 *datap, u32 sw_ver, u32 abi_ver,$/;"	f
ath6kl_recovery_cleanup	ath6kl/recovery.c	/^void ath6kl_recovery_cleanup(struct ath6kl *ar)$/;"	f
ath6kl_recovery_err_notify	ath6kl/recovery.c	/^void ath6kl_recovery_err_notify(struct ath6kl *ar, enum ath6kl_fw_err reason)$/;"	f
ath6kl_recovery_hb_event	ath6kl/recovery.c	/^void ath6kl_recovery_hb_event(struct ath6kl *ar, u32 cookie)$/;"	f
ath6kl_recovery_hb_timer	ath6kl/recovery.c	/^static void ath6kl_recovery_hb_timer(unsigned long data)$/;"	f	file:
ath6kl_recovery_init	ath6kl/recovery.c	/^void ath6kl_recovery_init(struct ath6kl *ar)$/;"	f
ath6kl_recovery_resume	ath6kl/recovery.c	/^void ath6kl_recovery_resume(struct ath6kl *ar)$/;"	f
ath6kl_recovery_suspend	ath6kl/recovery.c	/^void ath6kl_recovery_suspend(struct ath6kl *ar)$/;"	f
ath6kl_recovery_work	ath6kl/recovery.c	/^static void ath6kl_recovery_work(struct work_struct *work)$/;"	f	file:
ath6kl_refill_amsdu_rxbufs	ath6kl/txrx.c	/^void ath6kl_refill_amsdu_rxbufs(struct ath6kl *ar, int count)$/;"	f
ath6kl_regd_find_country	ath6kl/wmi.c	/^ath6kl_regd_find_country(u16 countryCode)$/;"	f	file:
ath6kl_regd_find_country_by_rd	ath6kl/wmi.c	/^ath6kl_regd_find_country_by_rd(u16 regdmn)$/;"	f	file:
ath6kl_regdump_open	ath6kl/debug.c	/^static int ath6kl_regdump_open(struct inode *inode, struct file *file)$/;"	f	file:
ath6kl_regdump_read	ath6kl/debug.c	/^static ssize_t ath6kl_regdump_read(struct file *file, char __user *user_buf,$/;"	f	file:
ath6kl_regdump_release	ath6kl/debug.c	/^static int ath6kl_regdump_release(struct inode *inode, struct file *file)$/;"	f	file:
ath6kl_regread_read	ath6kl/debug.c	/^static ssize_t ath6kl_regread_read(struct file *file, char __user *user_buf,$/;"	f	file:
ath6kl_regread_write	ath6kl/debug.c	/^static ssize_t ath6kl_regread_write(struct file *file,$/;"	f	file:
ath6kl_regwrite_read	ath6kl/debug.c	/^static ssize_t ath6kl_regwrite_read(struct file *file,$/;"	f	file:
ath6kl_regwrite_write	ath6kl/debug.c	/^static ssize_t ath6kl_regwrite_write(struct file *file,$/;"	f	file:
ath6kl_remain_on_channel	ath6kl/cfg80211.c	/^static int ath6kl_remain_on_channel(struct wiphy *wiphy,$/;"	f	file:
ath6kl_remove_sta	ath6kl/main.c	/^static u8 ath6kl_remove_sta(struct ath6kl *ar, u8 *mac, u16 reason)$/;"	f	file:
ath6kl_req_key	ath6kl/core.h	/^struct ath6kl_req_key {$/;"	s
ath6kl_restore_htcap	ath6kl/cfg80211.c	/^static int ath6kl_restore_htcap(struct ath6kl_vif *vif)$/;"	f	file:
ath6kl_roam_mode_write	ath6kl/debug.c	/^static ssize_t ath6kl_roam_mode_write(struct file *file,$/;"	f	file:
ath6kl_roam_table_read	ath6kl/debug.c	/^static ssize_t ath6kl_roam_table_read(struct file *file, char __user *user_buf,$/;"	f	file:
ath6kl_rx	ath6kl/txrx.c	/^void ath6kl_rx(struct htc_target *target, struct htc_packet *packet)$/;"	f
ath6kl_rx_refill	ath6kl/txrx.c	/^void ath6kl_rx_refill(struct htc_target *target, enum htc_endpoint_id endpoint)$/;"	f
ath6kl_scan_complete_evt	ath6kl/main.c	/^void ath6kl_scan_complete_evt(struct ath6kl_vif *vif, int status)$/;"	f
ath6kl_sdio	ath6kl/sdio.c	/^struct ath6kl_sdio {$/;"	s	file:
ath6kl_sdio	ath6kl/trace.c	/^EXPORT_TRACEPOINT_SYMBOL(ath6kl_sdio);$/;"	v
ath6kl_sdio_alloc_busreq	ath6kl/sdio.c	/^static struct bus_request *ath6kl_sdio_alloc_busreq(struct ath6kl_sdio *ar_sdio)$/;"	f	file:
ath6kl_sdio_alloc_prep_scat_req	ath6kl/sdio.c	/^static int ath6kl_sdio_alloc_prep_scat_req(struct ath6kl_sdio *ar_sdio,$/;"	f	file:
ath6kl_sdio_async_rw_scatter	ath6kl/sdio.c	/^static int ath6kl_sdio_async_rw_scatter(struct ath6kl *ar,$/;"	f	file:
ath6kl_sdio_bmi_credits	ath6kl/sdio.c	/^static int ath6kl_sdio_bmi_credits(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_bmi_read	ath6kl/sdio.c	/^static int ath6kl_sdio_bmi_read(struct ath6kl *ar, u8 *buf, u32 len)$/;"	f	file:
ath6kl_sdio_bmi_write	ath6kl/sdio.c	/^static int ath6kl_sdio_bmi_write(struct ath6kl *ar, u8 *buf, u32 len)$/;"	f	file:
ath6kl_sdio_cleanup_scatter	ath6kl/sdio.c	/^static void ath6kl_sdio_cleanup_scatter(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_config	ath6kl/sdio.c	/^static int ath6kl_sdio_config(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_devices	ath6kl/sdio.c	/^static const struct sdio_device_id ath6kl_sdio_devices[] = {$/;"	v	typeref:struct:sdio_device_id	file:
ath6kl_sdio_diag_read32	ath6kl/sdio.c	/^static int ath6kl_sdio_diag_read32(struct ath6kl *ar, u32 address, u32 *data)$/;"	f	file:
ath6kl_sdio_diag_write32	ath6kl/sdio.c	/^static int ath6kl_sdio_diag_write32(struct ath6kl *ar, u32 address,$/;"	f	file:
ath6kl_sdio_driver	ath6kl/sdio.c	/^static struct sdio_driver ath6kl_sdio_driver = {$/;"	v	typeref:struct:sdio_driver	file:
ath6kl_sdio_enable_scatter	ath6kl/sdio.c	/^static int ath6kl_sdio_enable_scatter(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_exit	ath6kl/sdio.c	/^module_exit(ath6kl_sdio_exit);$/;"	v
ath6kl_sdio_exit	ath6kl/sdio.c	/^static void __exit ath6kl_sdio_exit(void)$/;"	f	file:
ath6kl_sdio_free_bus_req	ath6kl/sdio.c	/^static void ath6kl_sdio_free_bus_req(struct ath6kl_sdio *ar_sdio,$/;"	f	file:
ath6kl_sdio_func0_cmd52_wr_byte	ath6kl/sdio.c	/^static int ath6kl_sdio_func0_cmd52_wr_byte(struct mmc_card *card,$/;"	f	file:
ath6kl_sdio_init	ath6kl/sdio.c	/^module_init(ath6kl_sdio_init);$/;"	v
ath6kl_sdio_init	ath6kl/sdio.c	/^static int __init ath6kl_sdio_init(void)$/;"	f	file:
ath6kl_sdio_io	ath6kl/sdio.c	/^static int ath6kl_sdio_io(struct sdio_func *func, u32 request, u32 addr,$/;"	f	file:
ath6kl_sdio_irq_disable	ath6kl/sdio.c	/^static void ath6kl_sdio_irq_disable(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_irq_enable	ath6kl/sdio.c	/^static void ath6kl_sdio_irq_enable(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_irq_handler	ath6kl/sdio.c	/^static void ath6kl_sdio_irq_handler(struct sdio_func *func)$/;"	f	file:
ath6kl_sdio_is_on_irq	ath6kl/sdio.c	/^static bool ath6kl_sdio_is_on_irq(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_ops	ath6kl/sdio.c	/^static const struct ath6kl_hif_ops ath6kl_sdio_ops = {$/;"	v	typeref:struct:ath6kl_hif_ops	file:
ath6kl_sdio_pm_resume	ath6kl/sdio.c	/^static int ath6kl_sdio_pm_resume(struct device *device)$/;"	f	file:
ath6kl_sdio_pm_suspend	ath6kl/sdio.c	/^static int ath6kl_sdio_pm_suspend(struct device *device)$/;"	f	file:
ath6kl_sdio_power_off	ath6kl/sdio.c	/^static int ath6kl_sdio_power_off(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_power_on	ath6kl/sdio.c	/^static int ath6kl_sdio_power_on(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_priv	ath6kl/sdio.c	/^static inline struct ath6kl_sdio *ath6kl_sdio_priv(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_probe	ath6kl/sdio.c	/^static int ath6kl_sdio_probe(struct sdio_func *func,$/;"	f	file:
ath6kl_sdio_read_write_sync	ath6kl/sdio.c	/^static int ath6kl_sdio_read_write_sync(struct ath6kl *ar, u32 addr, u8 *buf,$/;"	f	file:
ath6kl_sdio_remove	ath6kl/sdio.c	/^static void ath6kl_sdio_remove(struct sdio_func *func)$/;"	f	file:
ath6kl_sdio_resume	ath6kl/sdio.c	/^static int ath6kl_sdio_resume(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_scat	ath6kl/trace.c	/^EXPORT_TRACEPOINT_SYMBOL(ath6kl_sdio_scat);$/;"	v
ath6kl_sdio_scat_rw	ath6kl/sdio.c	/^static int ath6kl_sdio_scat_rw(struct ath6kl_sdio *ar_sdio,$/;"	f	file:
ath6kl_sdio_scatter_req_add	ath6kl/sdio.c	/^static void ath6kl_sdio_scatter_req_add(struct ath6kl *ar,$/;"	f	file:
ath6kl_sdio_scatter_req_get	ath6kl/sdio.c	/^static struct hif_scatter_req *ath6kl_sdio_scatter_req_get(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_set_cmd52_arg	ath6kl/sdio.c	/^static inline void ath6kl_sdio_set_cmd52_arg(u32 *arg, u8 write, u8 raw,$/;"	f	file:
ath6kl_sdio_set_cmd53_arg	ath6kl/sdio.c	/^static inline void ath6kl_sdio_set_cmd53_arg(u32 *arg, u8 rw, u8 func,$/;"	f	file:
ath6kl_sdio_set_mbox_info	ath6kl/sdio.c	/^static void ath6kl_sdio_set_mbox_info(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_setup_scat_data	ath6kl/sdio.c	/^static void ath6kl_sdio_setup_scat_data(struct hif_scatter_req *scat_req,$/;"	f	file:
ath6kl_sdio_stop	ath6kl/sdio.c	/^static void ath6kl_sdio_stop(struct ath6kl *ar)$/;"	f	file:
ath6kl_sdio_suspend	ath6kl/sdio.c	/^static int ath6kl_sdio_suspend(struct ath6kl *ar, struct cfg80211_wowlan *wow)$/;"	f	file:
ath6kl_sdio_write_async	ath6kl/sdio.c	/^static int ath6kl_sdio_write_async(struct ath6kl *ar, u32 address, u8 *buffer,$/;"	f	file:
ath6kl_sdio_write_async_work	ath6kl/sdio.c	/^static void ath6kl_sdio_write_async_work(struct work_struct *work)$/;"	f	file:
ath6kl_send_go_probe_resp	ath6kl/cfg80211.c	/^static int ath6kl_send_go_probe_resp(struct ath6kl_vif *vif,$/;"	f	file:
ath6kl_set_addrwin_reg	ath6kl/sdio.c	/^static int ath6kl_set_addrwin_reg(struct ath6kl *ar, u32 reg_addr, u32 addr)$/;"	f	file:
ath6kl_set_ap_probe_resp_ies	ath6kl/cfg80211.c	/^static int ath6kl_set_ap_probe_resp_ies(struct ath6kl_vif *vif,$/;"	f	file:
ath6kl_set_assoc_req_ies	ath6kl/cfg80211.c	/^static int ath6kl_set_assoc_req_ies(struct ath6kl_vif *vif, const u8 *ies,$/;"	f	file:
ath6kl_set_auth_type	ath6kl/cfg80211.c	/^static int ath6kl_set_auth_type(struct ath6kl_vif *vif,$/;"	f	file:
ath6kl_set_bitrate_mask32	ath6kl/wmi.c	/^static int ath6kl_set_bitrate_mask32(struct wmi *wmi, u8 if_idx,$/;"	f	file:
ath6kl_set_bitrate_mask64	ath6kl/wmi.c	/^static int ath6kl_set_bitrate_mask64(struct wmi *wmi, u8 if_idx,$/;"	f	file:
ath6kl_set_cipher	ath6kl/cfg80211.c	/^static int ath6kl_set_cipher(struct ath6kl_vif *vif, u32 cipher, bool ucast)$/;"	f	file:
ath6kl_set_features	ath6kl/main.c	/^static int ath6kl_set_features(struct net_device *dev,$/;"	f	file:
ath6kl_set_host_app_area	ath6kl/init.c	/^static int ath6kl_set_host_app_area(struct ath6kl *ar)$/;"	f	file:
ath6kl_set_htc_params	ath6kl/init.c	/^static int ath6kl_set_htc_params(struct ath6kl *ar, u32 mbox_isr_yield_val,$/;"	f	file:
ath6kl_set_htcap	ath6kl/cfg80211.c	/^static int ath6kl_set_htcap(struct ath6kl_vif *vif, enum ieee80211_band band,$/;"	f	file:
ath6kl_set_ies	ath6kl/cfg80211.c	/^static int ath6kl_set_ies(struct ath6kl_vif *vif,$/;"	f	file:
ath6kl_set_key_mgmt	ath6kl/cfg80211.c	/^static void ath6kl_set_key_mgmt(struct ath6kl_vif *vif, u32 key_mgmt)$/;"	f	file:
ath6kl_set_multicast_list	ath6kl/main.c	/^static void ath6kl_set_multicast_list(struct net_device *ndev)$/;"	f	file:
ath6kl_set_pmksa	ath6kl/cfg80211.c	/^static int ath6kl_set_pmksa(struct wiphy *wiphy, struct net_device *netdev,$/;"	f	file:
ath6kl_set_probed_ssids	ath6kl/cfg80211.c	/^static int ath6kl_set_probed_ssids(struct ath6kl *ar,$/;"	f	file:
ath6kl_set_sdio_pm_caps	ath6kl/sdio.c	/^static int ath6kl_set_sdio_pm_caps(struct ath6kl *ar)$/;"	f	file:
ath6kl_set_wpa_version	ath6kl/cfg80211.c	/^static int ath6kl_set_wpa_version(struct ath6kl_vif *vif,$/;"	f	file:
ath6kl_sta	ath6kl/core.h	/^struct ath6kl_sta {$/;"	s
ath6kl_sta_cleanup	ath6kl/main.c	/^static void ath6kl_sta_cleanup(struct ath6kl *ar, u8 i)$/;"	f	file:
ath6kl_start_ap	ath6kl/cfg80211.c	/^static int ath6kl_start_ap(struct wiphy *wiphy, struct net_device *dev,$/;"	f	file:
ath6kl_state	ath6kl/core.h	/^enum ath6kl_state {$/;"	g
ath6kl_stop_ap	ath6kl/cfg80211.c	/^static int ath6kl_stop_ap(struct wiphy *wiphy, struct net_device *dev)$/;"	f	file:
ath6kl_stop_txrx	ath6kl/init.c	/^EXPORT_SYMBOL(ath6kl_stop_txrx);$/;"	v
ath6kl_stop_txrx	ath6kl/init.c	/^void ath6kl_stop_txrx(struct ath6kl *ar)$/;"	f
ath6kl_target_config_wlan_params	ath6kl/init.c	/^static int ath6kl_target_config_wlan_params(struct ath6kl *ar, int idx)$/;"	f	file:
ath6kl_tgt_stats_event	ath6kl/main.c	/^void ath6kl_tgt_stats_event(struct ath6kl_vif *vif, u8 *ptr, u32 len)$/;"	f
ath6kl_tkip_micerr_event	ath6kl/main.c	/^void ath6kl_tkip_micerr_event(struct ath6kl_vif *vif, u8 keyid, bool ismcast)$/;"	f
ath6kl_tm_attr	ath6kl/testmode.c	/^enum ath6kl_tm_attr {$/;"	g	file:
ath6kl_tm_cmd	ath6kl/testmode.c	/^enum ath6kl_tm_cmd {$/;"	g	file:
ath6kl_tm_cmd	ath6kl/testmode.c	/^int ath6kl_tm_cmd(struct wiphy *wiphy, void *data, int len)$/;"	f
ath6kl_tm_cmd	ath6kl/testmode.h	/^static inline int ath6kl_tm_cmd(struct wiphy *wiphy, void *data, int len)$/;"	f
ath6kl_tm_policy	ath6kl/testmode.c	/^static const struct nla_policy ath6kl_tm_policy[ATH6KL_TM_ATTR_MAX + 1] = {$/;"	v	typeref:struct:nla_policy	file:
ath6kl_tm_rx_event	ath6kl/testmode.c	/^void ath6kl_tm_rx_event(struct ath6kl *ar, void *buf, size_t buf_len)$/;"	f
ath6kl_tm_rx_event	ath6kl/testmode.h	/^static inline void ath6kl_tm_rx_event(struct ath6kl *ar, void *buf,$/;"	f
ath6kl_tx_clear_node_map	ath6kl/txrx.c	/^static void ath6kl_tx_clear_node_map(struct ath6kl_vif *vif,$/;"	f	file:
ath6kl_tx_complete	ath6kl/txrx.c	/^void ath6kl_tx_complete(struct htc_target *target,$/;"	f
ath6kl_tx_data_cleanup	ath6kl/txrx.c	/^void ath6kl_tx_data_cleanup(struct ath6kl *ar)$/;"	f
ath6kl_tx_queue_full	ath6kl/txrx.c	/^enum htc_send_full_action ath6kl_tx_queue_full(struct htc_target *target,$/;"	f
ath6kl_txpwr_rx_evt	ath6kl/main.c	/^void ath6kl_txpwr_rx_evt(void *devt, u8 tx_pwr)$/;"	f
ath6kl_uapsd_trigger_frame_rx	ath6kl/txrx.c	/^static void ath6kl_uapsd_trigger_frame_rx(struct ath6kl_vif *vif,$/;"	f	file:
ath6kl_update_target_stats	ath6kl/main.c	/^static void ath6kl_update_target_stats(struct ath6kl_vif *vif, u8 *ptr, u32 len)$/;"	f	file:
ath6kl_upload_board_file	ath6kl/init.c	/^static int ath6kl_upload_board_file(struct ath6kl *ar)$/;"	f	file:
ath6kl_upload_firmware	ath6kl/init.c	/^static int ath6kl_upload_firmware(struct ath6kl *ar)$/;"	f	file:
ath6kl_upload_otp	ath6kl/init.c	/^static int ath6kl_upload_otp(struct ath6kl *ar)$/;"	f	file:
ath6kl_upload_patch	ath6kl/init.c	/^static int ath6kl_upload_patch(struct ath6kl *ar)$/;"	f	file:
ath6kl_upload_testscript	ath6kl/init.c	/^static int ath6kl_upload_testscript(struct ath6kl *ar)$/;"	f	file:
ath6kl_urb_context	ath6kl/usb.c	/^struct ath6kl_urb_context {$/;"	s	file:
ath6kl_usb	ath6kl/usb.c	/^struct ath6kl_usb {$/;"	s	file:
ath6kl_usb_alloc_pipe_resources	ath6kl/usb.c	/^static int ath6kl_usb_alloc_pipe_resources(struct ath6kl_usb_pipe *pipe,$/;"	f	file:
ath6kl_usb_alloc_urb_from_pipe	ath6kl/usb.c	/^ath6kl_usb_alloc_urb_from_pipe(struct ath6kl_usb_pipe *pipe)$/;"	f	file:
ath6kl_usb_bmi_read	ath6kl/usb.c	/^static int ath6kl_usb_bmi_read(struct ath6kl *ar, u8 *buf, u32 len)$/;"	f	file:
ath6kl_usb_bmi_write	ath6kl/usb.c	/^static int ath6kl_usb_bmi_write(struct ath6kl *ar, u8 *buf, u32 len)$/;"	f	file:
ath6kl_usb_cleanup_pipe_resources	ath6kl/usb.c	/^static void ath6kl_usb_cleanup_pipe_resources(struct ath6kl_usb *ar_usb)$/;"	f	file:
ath6kl_usb_cleanup_recv_urb	ath6kl/usb.c	/^static void ath6kl_usb_cleanup_recv_urb(struct ath6kl_urb_context *urb_context)$/;"	f	file:
ath6kl_usb_cleanup_scatter	ath6kl/usb.c	/^static void ath6kl_usb_cleanup_scatter(struct ath6kl *ar)$/;"	f	file:
ath6kl_usb_create	ath6kl/usb.c	/^static struct ath6kl_usb *ath6kl_usb_create(struct usb_interface *interface)$/;"	f	file:
ath6kl_usb_ctrl_diag_cmd_read	ath6kl/usb.c	/^struct ath6kl_usb_ctrl_diag_cmd_read {$/;"	s	file:
ath6kl_usb_ctrl_diag_cmd_write	ath6kl/usb.c	/^struct ath6kl_usb_ctrl_diag_cmd_write {$/;"	s	file:
ath6kl_usb_ctrl_diag_resp_read	ath6kl/usb.c	/^struct ath6kl_usb_ctrl_diag_resp_read {$/;"	s	file:
ath6kl_usb_ctrl_msg_exchange	ath6kl/usb.c	/^static int ath6kl_usb_ctrl_msg_exchange(struct ath6kl_usb *ar_usb,$/;"	f	file:
ath6kl_usb_destroy	ath6kl/usb.c	/^static void ath6kl_usb_destroy(struct ath6kl_usb *ar_usb)$/;"	f	file:
ath6kl_usb_device_detached	ath6kl/usb.c	/^static void ath6kl_usb_device_detached(struct usb_interface *interface)$/;"	f	file:
ath6kl_usb_diag_read32	ath6kl/usb.c	/^static int ath6kl_usb_diag_read32(struct ath6kl *ar, u32 address, u32 *data)$/;"	f	file:
ath6kl_usb_diag_write32	ath6kl/usb.c	/^static int ath6kl_usb_diag_write32(struct ath6kl *ar, u32 address, __le32 data)$/;"	f	file:
ath6kl_usb_driver	ath6kl/usb.c	/^static struct usb_driver ath6kl_usb_driver = {$/;"	v	typeref:struct:usb_driver	file:
ath6kl_usb_exit	ath6kl/usb.c	/^module_exit(ath6kl_usb_exit);$/;"	v
ath6kl_usb_exit	ath6kl/usb.c	/^static void ath6kl_usb_exit(void)$/;"	f	file:
ath6kl_usb_flush_all	ath6kl/usb.c	/^static void ath6kl_usb_flush_all(struct ath6kl_usb *ar_usb)$/;"	f	file:
ath6kl_usb_free_pipe_resources	ath6kl/usb.c	/^static void ath6kl_usb_free_pipe_resources(struct ath6kl_usb_pipe *pipe)$/;"	f	file:
ath6kl_usb_free_urb_to_pipe	ath6kl/usb.c	/^static void ath6kl_usb_free_urb_to_pipe(struct ath6kl_usb_pipe *pipe,$/;"	f	file:
ath6kl_usb_get_default_pipe	ath6kl/usb.c	/^static void ath6kl_usb_get_default_pipe(struct ath6kl *ar,$/;"	f	file:
ath6kl_usb_get_free_queue_number	ath6kl/usb.c	/^static u16 ath6kl_usb_get_free_queue_number(struct ath6kl *ar, u8 pipe_id)$/;"	f	file:
ath6kl_usb_get_logical_pipe_num	ath6kl/usb.c	/^static u8 ath6kl_usb_get_logical_pipe_num(struct ath6kl_usb *ar_usb,$/;"	f	file:
ath6kl_usb_ids	ath6kl/usb.c	/^static struct usb_device_id ath6kl_usb_ids[] = {$/;"	v	typeref:struct:usb_device_id	file:
ath6kl_usb_init	ath6kl/usb.c	/^module_init(ath6kl_usb_init);$/;"	v
ath6kl_usb_init	ath6kl/usb.c	/^static int ath6kl_usb_init(void)$/;"	f	file:
ath6kl_usb_io_comp_work	ath6kl/usb.c	/^static void ath6kl_usb_io_comp_work(struct work_struct *work)$/;"	f	file:
ath6kl_usb_map_service_pipe	ath6kl/usb.c	/^static int ath6kl_usb_map_service_pipe(struct ath6kl *ar, u16 svc_id,$/;"	f	file:
ath6kl_usb_ops	ath6kl/usb.c	/^static const struct ath6kl_hif_ops ath6kl_usb_ops = {$/;"	v	typeref:struct:ath6kl_hif_ops	file:
ath6kl_usb_pipe	ath6kl/usb.c	/^struct ath6kl_usb_pipe {$/;"	s	file:
ath6kl_usb_post_recv_transfers	ath6kl/usb.c	/^static void ath6kl_usb_post_recv_transfers(struct ath6kl_usb_pipe *recv_pipe,$/;"	f	file:
ath6kl_usb_power_off	ath6kl/usb.c	/^static int ath6kl_usb_power_off(struct ath6kl *ar)$/;"	f	file:
ath6kl_usb_power_on	ath6kl/usb.c	/^static int ath6kl_usb_power_on(struct ath6kl *ar)$/;"	f	file:
ath6kl_usb_priv	ath6kl/usb.c	/^static inline struct ath6kl_usb *ath6kl_usb_priv(struct ath6kl *ar)$/;"	f	file:
ath6kl_usb_probe	ath6kl/usb.c	/^static int ath6kl_usb_probe(struct usb_interface *interface,$/;"	f	file:
ath6kl_usb_recv_complete	ath6kl/usb.c	/^static void ath6kl_usb_recv_complete(struct urb *urb)$/;"	f	file:
ath6kl_usb_remove	ath6kl/usb.c	/^static void ath6kl_usb_remove(struct usb_interface *interface)$/;"	f	file:
ath6kl_usb_reset_resume	ath6kl/usb.c	/^static int ath6kl_usb_reset_resume(struct usb_interface *intf)$/;"	f	file:
ath6kl_usb_reset_resume	ath6kl/usb.c	1189;"	d	file:
ath6kl_usb_resume	ath6kl/usb.c	/^static int ath6kl_usb_resume(struct usb_interface *interface)$/;"	f	file:
ath6kl_usb_resume	ath6kl/usb.c	1188;"	d	file:
ath6kl_usb_send	ath6kl/usb.c	/^static int ath6kl_usb_send(struct ath6kl *ar, u8 PipeID,$/;"	f	file:
ath6kl_usb_setup_pipe_resources	ath6kl/usb.c	/^static int ath6kl_usb_setup_pipe_resources(struct ath6kl_usb *ar_usb)$/;"	f	file:
ath6kl_usb_start_recv_pipes	ath6kl/usb.c	/^static void ath6kl_usb_start_recv_pipes(struct ath6kl_usb *ar_usb)$/;"	f	file:
ath6kl_usb_stop	ath6kl/usb.c	/^static void ath6kl_usb_stop(struct ath6kl *ar)$/;"	f	file:
ath6kl_usb_submit_ctrl_in	ath6kl/usb.c	/^static int ath6kl_usb_submit_ctrl_in(struct ath6kl_usb *ar_usb,$/;"	f	file:
ath6kl_usb_submit_ctrl_out	ath6kl/usb.c	/^static int ath6kl_usb_submit_ctrl_out(struct ath6kl_usb *ar_usb,$/;"	f	file:
ath6kl_usb_suspend	ath6kl/usb.c	/^static int ath6kl_usb_suspend(struct usb_interface *interface,$/;"	f	file:
ath6kl_usb_suspend	ath6kl/usb.c	1187;"	d	file:
ath6kl_usb_usb_transmit_complete	ath6kl/usb.c	/^static void ath6kl_usb_usb_transmit_complete(struct urb *urb)$/;"	f	file:
ath6kl_version	ath6kl/core.h	/^struct ath6kl_version {$/;"	s
ath6kl_vif	ath6kl/core.h	/^struct ath6kl_vif {$/;"	s
ath6kl_vif_first	ath6kl/main.c	/^struct ath6kl_vif *ath6kl_vif_first(struct ath6kl *ar)$/;"	f
ath6kl_vif_from_wdev	ath6kl/core.h	/^static inline struct ath6kl_vif *ath6kl_vif_from_wdev(struct wireless_dev *wdev)$/;"	f
ath6kl_vif_state	ath6kl/core.h	/^enum ath6kl_vif_state {$/;"	g
ath6kl_wakeup_event	ath6kl/main.c	/^void ath6kl_wakeup_event(void *dev)$/;"	f
ath6kl_war	ath6kl/debug.h	/^enum ath6kl_war {$/;"	g
ath6kl_warn	ath6kl/debug.c	/^EXPORT_SYMBOL(ath6kl_warn);$/;"	v
ath6kl_warn	ath6kl/debug.c	/^int ath6kl_warn(const char *fmt, ...)$/;"	f
ath6kl_wep_key	ath6kl/core.h	/^struct ath6kl_wep_key {$/;"	s
ath6kl_wmi_add_del_mcast_filter_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_add_del_mcast_filter_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_add_krk_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_add_krk_cmd(struct wmi *wmi, u8 if_idx, u8 *krk)$/;"	f
ath6kl_wmi_add_wow_pattern_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_add_wow_pattern_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_addba_req_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_addba_req_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_addkey_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_addkey_cmd(struct wmi *wmi, u8 if_idx, u8 key_index,$/;"	f
ath6kl_wmi_ap_hidden_ssid	ath6kl/wmi.c	/^int ath6kl_wmi_ap_hidden_ssid(struct wmi *wmi, u8 if_idx, bool enable)$/;"	f
ath6kl_wmi_ap_profile_commit	ath6kl/wmi.c	/^int ath6kl_wmi_ap_profile_commit(struct wmi *wmip, u8 if_idx,$/;"	f
ath6kl_wmi_ap_set_apsd	ath6kl/wmi.c	/^int ath6kl_wmi_ap_set_apsd(struct wmi *wmi, u8 if_idx, u8 enable)$/;"	f
ath6kl_wmi_ap_set_beacon_intvl_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_ap_set_beacon_intvl_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_ap_set_dtim_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_ap_set_dtim_cmd(struct wmi *wmi, u8 if_idx, u32 dtim_period)$/;"	f
ath6kl_wmi_ap_set_mlme	ath6kl/wmi.c	/^int ath6kl_wmi_ap_set_mlme(struct wmi *wmip, u8 if_idx, u8 cmd, const u8 *mac,$/;"	f
ath6kl_wmi_aplist_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_aplist_event_rx(struct wmi *wmi, u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_beginscan_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_beginscan_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_bitrate_reply_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_bitrate_reply_rx(struct wmi *wmi, u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_bmisstime_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_bmisstime_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_bssfilter_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_bssfilter_cmd(struct wmi *wmi, u8 if_idx, u8 filter, u32 ie_mask)$/;"	f
ath6kl_wmi_bssinfo_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_bssinfo_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_cac_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_cac_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_cancel_remain_on_chnl_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_cancel_remain_on_chnl_cmd(struct wmi *wmi, u8 if_idx)$/;"	f
ath6kl_wmi_cancel_remain_on_chnl_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_cancel_remain_on_chnl_event_rx(struct wmi *wmi,$/;"	f	file:
ath6kl_wmi_ch_list_reply_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_ch_list_reply_rx(struct wmi *wmi, u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_cmd_send	ath6kl/wmi.c	/^int ath6kl_wmi_cmd_send(struct wmi *wmi, u8 if_idx, struct sk_buff *skb,$/;"	f
ath6kl_wmi_cmd_send_xtnd	ath6kl/wmi.c	/^static int ath6kl_wmi_cmd_send_xtnd(struct wmi *wmi, struct sk_buff *skb,$/;"	f	file:
ath6kl_wmi_config_debug_module_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_config_debug_module_cmd(struct wmi *wmi, u32 valid, u32 config)$/;"	f
ath6kl_wmi_connect_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_connect_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_connect_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_connect_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_control_rx	ath6kl/wmi.c	/^int ath6kl_wmi_control_rx(struct wmi *wmi, struct sk_buff *skb)$/;"	f
ath6kl_wmi_control_rx_xtnd	ath6kl/wmi.c	/^static int ath6kl_wmi_control_rx_xtnd(struct wmi *wmi, struct sk_buff *skb)$/;"	f	file:
ath6kl_wmi_create_pstream_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_create_pstream_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_data_hdr_add	ath6kl/wmi.c	/^int ath6kl_wmi_data_hdr_add(struct wmi *wmi, struct sk_buff *skb,$/;"	f
ath6kl_wmi_data_sync_send	ath6kl/wmi.c	/^static int ath6kl_wmi_data_sync_send(struct wmi *wmi, struct sk_buff *skb,$/;"	f	file:
ath6kl_wmi_del_wow_pattern_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_del_wow_pattern_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_delba_req_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_delba_req_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_delete_pstream_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_delete_pstream_cmd(struct wmi *wmi, u8 if_idx, u8 traffic_class,$/;"	f
ath6kl_wmi_deletekey_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_deletekey_cmd(struct wmi *wmi, u8 if_idx, u8 key_index)$/;"	f
ath6kl_wmi_determine_user_priority	ath6kl/wmi.c	/^u8 ath6kl_wmi_determine_user_priority(u8 *pkt, u32 layer2_pri)$/;"	f
ath6kl_wmi_disable_11b_rates_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_disable_11b_rates_cmd(struct wmi *wmi, bool disable)$/;"	f
ath6kl_wmi_disconnect_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_disconnect_cmd(struct wmi *wmi, u8 if_idx)$/;"	f
ath6kl_wmi_disconnect_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_disconnect_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_disctimeout_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_disctimeout_cmd(struct wmi *wmi, u8 if_idx, u8 timeout)$/;"	f
ath6kl_wmi_dix_2_dot3	ath6kl/wmi.c	/^int ath6kl_wmi_dix_2_dot3(struct wmi *wmi, struct sk_buff *skb)$/;"	f
ath6kl_wmi_dot11_hdr_remove	ath6kl/wmi.c	/^int ath6kl_wmi_dot11_hdr_remove(struct wmi *wmi, struct sk_buff *skb)$/;"	f
ath6kl_wmi_dot3_2_dix	ath6kl/wmi.c	/^int ath6kl_wmi_dot3_2_dix(struct sk_buff *skb)$/;"	f
ath6kl_wmi_dtimexpiry_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_dtimexpiry_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_enable_sched_scan_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_enable_sched_scan_cmd(struct wmi *wmi, u8 if_idx, bool enable)$/;"	f
ath6kl_wmi_error_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_error_event_rx(struct wmi *wmi, u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_force_roam_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_force_roam_cmd(struct wmi *wmi, const u8 *bssid)$/;"	f
ath6kl_wmi_get_challenge_resp_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_get_challenge_resp_cmd(struct wmi *wmi, u32 cookie, u32 source)$/;"	f
ath6kl_wmi_get_control_ep	ath6kl/wmi.c	/^enum htc_endpoint_id ath6kl_wmi_get_control_ep(struct wmi *wmi)$/;"	f
ath6kl_wmi_get_lower_threshold	ath6kl/wmi.c	/^static u8 ath6kl_wmi_get_lower_threshold(s16 rssi,$/;"	f	file:
ath6kl_wmi_get_new_buf	ath6kl/wmi.c	/^static inline struct sk_buff *ath6kl_wmi_get_new_buf(u32 size)$/;"	f	file:
ath6kl_wmi_get_pmkid_list_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_get_pmkid_list_event_rx(struct wmi *wmi, u8 *datap,$/;"	f	file:
ath6kl_wmi_get_rate	ath6kl/wmi.c	/^s32 ath6kl_wmi_get_rate(s8 rate_index)$/;"	f
ath6kl_wmi_get_roam_tbl_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_get_roam_tbl_cmd(struct wmi *wmi)$/;"	f
ath6kl_wmi_get_stats_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_get_stats_cmd(struct wmi *wmi, u8 if_idx)$/;"	f
ath6kl_wmi_get_traffic_class	ath6kl/wmi.c	/^u8 ath6kl_wmi_get_traffic_class(u8 user_priority)$/;"	f
ath6kl_wmi_get_tx_pwr_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_get_tx_pwr_cmd(struct wmi *wmi, u8 if_idx)$/;"	f
ath6kl_wmi_get_upper_threshold	ath6kl/wmi.c	/^static u8 ath6kl_wmi_get_upper_threshold(s16 rssi,$/;"	f	file:
ath6kl_wmi_hb_challenge_resp_event	ath6kl/wmi.c	/^static void ath6kl_wmi_hb_challenge_resp_event(struct wmi *wmi, u8 *datap,$/;"	f	file:
ath6kl_wmi_host_sleep_mode_cmd_prcd_evt_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_host_sleep_mode_cmd_prcd_evt_rx(struct wmi *wmi,$/;"	f	file:
ath6kl_wmi_implicit_create_pstream	ath6kl/wmi.c	/^int ath6kl_wmi_implicit_create_pstream(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_info_req_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_info_req_cmd(struct wmi *wmi, u8 if_idx, u32 info_req_flags)$/;"	f
ath6kl_wmi_init	ath6kl/wmi.c	/^void *ath6kl_wmi_init(struct ath6kl *dev)$/;"	f
ath6kl_wmi_keepalive_reply_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_keepalive_reply_rx(struct wmi *wmi, u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_listeninterval_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_listeninterval_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_mcast_filter_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_mcast_filter_cmd(struct wmi *wmi, u8 if_idx, bool mc_all_on)$/;"	f
ath6kl_wmi_meta_add	ath6kl/wmi.c	/^static int ath6kl_wmi_meta_add(struct wmi *wmi, struct sk_buff *skb,$/;"	f	file:
ath6kl_wmi_neighbor_report_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_neighbor_report_event_rx(struct wmi *wmi, u8 *datap,$/;"	f	file:
ath6kl_wmi_p2p_capabilities_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_p2p_capabilities_event_rx(u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_p2p_info_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_p2p_info_event_rx(u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_peer_node_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_peer_node_event_rx(struct wmi *wmi, u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_pmparams_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_pmparams_cmd(struct wmi *wmi, u8 if_idx, u16 idle_period,$/;"	f
ath6kl_wmi_powermode_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_powermode_cmd(struct wmi *wmi, u8 if_idx, u8 pwr_mode)$/;"	f
ath6kl_wmi_probe_report_req_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_probe_report_req_cmd(struct wmi *wmi, u8 if_idx, bool enable)$/;"	f
ath6kl_wmi_probedssid_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_probedssid_cmd(struct wmi *wmi, u8 if_idx, u8 index, u8 flag,$/;"	f
ath6kl_wmi_proc_events	ath6kl/wmi.c	/^static int ath6kl_wmi_proc_events(struct wmi *wmi, struct sk_buff *skb)$/;"	f	file:
ath6kl_wmi_proc_events_vif	ath6kl/wmi.c	/^static int ath6kl_wmi_proc_events_vif(struct wmi *wmi, u16 if_idx, u16 cmd_id,$/;"	f	file:
ath6kl_wmi_pspoll_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_pspoll_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_pstream_timeout_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_pstream_timeout_event_rx(struct wmi *wmi, u8 *datap,$/;"	f	file:
ath6kl_wmi_ratemask_reply_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_ratemask_reply_rx(struct wmi *wmi, u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_ready_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_ready_event_rx(struct wmi *wmi, u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_reconnect_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_reconnect_cmd(struct wmi *wmi, u8 if_idx, u8 *bssid,$/;"	f
ath6kl_wmi_regdomain	ath6kl/wmi.h	/^struct ath6kl_wmi_regdomain {$/;"	s
ath6kl_wmi_regdomain_event	ath6kl/wmi.c	/^static void ath6kl_wmi_regdomain_event(struct wmi *wmi, u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_relinquish_implicit_pstream_credits	ath6kl/wmi.c	/^static void ath6kl_wmi_relinquish_implicit_pstream_credits(struct wmi *wmi)$/;"	f	file:
ath6kl_wmi_remain_on_chnl_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_remain_on_chnl_cmd(struct wmi *wmi, u8 if_idx, u32 freq, u32 dur)$/;"	f
ath6kl_wmi_remain_on_chnl_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_remain_on_chnl_event_rx(struct wmi *wmi, u8 *datap,$/;"	f	file:
ath6kl_wmi_reset	ath6kl/wmi.c	/^void ath6kl_wmi_reset(struct wmi *wmi)$/;"	f
ath6kl_wmi_roam_tbl_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_roam_tbl_event_rx(struct wmi *wmi, u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_rssi_threshold_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_rssi_threshold_event_rx(struct wmi *wmi, u8 *datap,$/;"	f	file:
ath6kl_wmi_rx_action_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_rx_action_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_rx_probe_req_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_rx_probe_req_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_scan_complete_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_scan_complete_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_scanparams_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_scanparams_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_send_action_cmd	ath6kl/wmi.c	/^static int ath6kl_wmi_send_action_cmd(struct wmi *wmi, u8 if_idx, u32 id,$/;"	f	file:
ath6kl_wmi_send_mgmt_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_send_mgmt_cmd(struct wmi *wmi, u8 if_idx, u32 id, u32 freq,$/;"	f
ath6kl_wmi_send_probe_response_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_send_probe_response_cmd(struct wmi *wmi, u8 if_idx, u32 freq,$/;"	f
ath6kl_wmi_send_rssi_threshold_params	ath6kl/wmi.c	/^static int ath6kl_wmi_send_rssi_threshold_params(struct wmi *wmi,$/;"	f	file:
ath6kl_wmi_send_snr_threshold_params	ath6kl/wmi.c	/^static int ath6kl_wmi_send_snr_threshold_params(struct wmi *wmi,$/;"	f	file:
ath6kl_wmi_set_appie_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_appie_cmd(struct wmi *wmi, u8 if_idx, u8 mgmt_frm_type,$/;"	f
ath6kl_wmi_set_apsd_bfrd_traf	ath6kl/wmi.c	/^int ath6kl_wmi_set_apsd_bfrd_traf(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_set_bitrate_mask	ath6kl/wmi.c	/^int ath6kl_wmi_set_bitrate_mask(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_set_control_ep	ath6kl/wmi.c	/^void ath6kl_wmi_set_control_ep(struct wmi *wmi, enum htc_endpoint_id ep_id)$/;"	f
ath6kl_wmi_set_host_sleep_mode_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_host_sleep_mode_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_set_htcap_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_htcap_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_set_ie_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_ie_cmd(struct wmi *wmi, u8 if_idx, u8 ie_id, u8 ie_field,$/;"	f
ath6kl_wmi_set_inact_period	ath6kl/wmi.c	/^int ath6kl_wmi_set_inact_period(struct wmi *wmi, u8 if_idx, int inact_timeout)$/;"	f
ath6kl_wmi_set_ip_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_ip_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_set_keepalive_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_keepalive_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_set_lpreamble_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_lpreamble_cmd(struct wmi *wmi, u8 if_idx, u8 status,$/;"	f
ath6kl_wmi_set_pvb_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_pvb_cmd(struct wmi *wmi, u8 if_idx, u16 aid,$/;"	f
ath6kl_wmi_set_regdomain_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_regdomain_cmd(struct wmi *wmi, const char *alpha2)$/;"	f
ath6kl_wmi_set_roam_lrssi_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_roam_lrssi_cmd(struct wmi *wmi, u8 lrssi)$/;"	f
ath6kl_wmi_set_roam_mode_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_roam_mode_cmd(struct wmi *wmi, enum wmi_roam_mode mode)$/;"	f
ath6kl_wmi_set_rssi_filter_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_rssi_filter_cmd(struct wmi *wmi, u8 if_idx, s8 rssi)$/;"	f
ath6kl_wmi_set_rts_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_rts_cmd(struct wmi *wmi, u16 threshold)$/;"	f
ath6kl_wmi_set_rx_frame_format_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_rx_frame_format_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_set_tx_pwr_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_tx_pwr_cmd(struct wmi *wmi, u8 if_idx, u8 dbM)$/;"	f
ath6kl_wmi_set_txe_notify	ath6kl/wmi.c	/^int ath6kl_wmi_set_txe_notify(struct wmi *wmi, u8 idx,$/;"	f
ath6kl_wmi_set_wmm_txop	ath6kl/wmi.c	/^int ath6kl_wmi_set_wmm_txop(struct wmi *wmi, u8 if_idx, enum wmi_txop_cfg cfg)$/;"	f
ath6kl_wmi_set_wow_mode_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_set_wow_mode_cmd(struct wmi *wmi, u8 if_idx,$/;"	f
ath6kl_wmi_setpmkid_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_setpmkid_cmd(struct wmi *wmi, u8 if_idx, const u8 *bssid,$/;"	f
ath6kl_wmi_shutdown	ath6kl/wmi.c	/^void ath6kl_wmi_shutdown(struct wmi *wmi)$/;"	f
ath6kl_wmi_simple_cmd	ath6kl/wmi.c	/^static int ath6kl_wmi_simple_cmd(struct wmi *wmi, u8 if_idx,$/;"	f	file:
ath6kl_wmi_snr_threshold_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_snr_threshold_event_rx(struct wmi *wmi, u8 *datap,$/;"	f	file:
ath6kl_wmi_sscan_timer	ath6kl/wmi.c	/^void ath6kl_wmi_sscan_timer(unsigned long ptr)$/;"	f
ath6kl_wmi_sta_bmiss_enhance_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_sta_bmiss_enhance_cmd(struct wmi *wmi, u8 if_idx, bool enhance)$/;"	f
ath6kl_wmi_startscan_cmd	ath6kl/wmi.c	/^static int ath6kl_wmi_startscan_cmd(struct wmi *wmi, u8 if_idx,$/;"	f	file:
ath6kl_wmi_stats_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_stats_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_sync_point	ath6kl/wmi.c	/^static int ath6kl_wmi_sync_point(struct wmi *wmi, u8 if_idx)$/;"	f	file:
ath6kl_wmi_test_cmd	ath6kl/wmi.c	/^int ath6kl_wmi_test_cmd(struct wmi *wmi, void *buf, size_t len)$/;"	f
ath6kl_wmi_test_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_test_rx(struct wmi *wmi, u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_tkip_micerr_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_tkip_micerr_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_tx_complete_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_tx_complete_event_rx(u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_tx_pwr_reply_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_tx_pwr_reply_rx(struct wmi *wmi, u8 *datap, int len)$/;"	f	file:
ath6kl_wmi_tx_status_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_tx_status_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmi_txe_notify_event_rx	ath6kl/wmi.c	/^static int ath6kl_wmi_txe_notify_event_rx(struct wmi *wmi, u8 *datap, int len,$/;"	f	file:
ath6kl_wmix_dbglog_cfg_module_cmd	ath6kl/wmi.h	/^struct ath6kl_wmix_dbglog_cfg_module_cmd {$/;"	s
ath6kl_wow_ap	ath6kl/cfg80211.c	/^static int ath6kl_wow_ap(struct ath6kl *ar, struct ath6kl_vif *vif)$/;"	f	file:
ath6kl_wow_filters	ath6kl/wmi.h	/^enum ath6kl_wow_filters {$/;"	g
ath6kl_wow_mode	ath6kl/wmi.h	/^enum ath6kl_wow_mode {$/;"	g
ath6kl_wow_resume	ath6kl/cfg80211.c	/^static int ath6kl_wow_resume(struct ath6kl *ar)$/;"	f	file:
ath6kl_wow_resume_vif	ath6kl/cfg80211.c	/^static int ath6kl_wow_resume_vif(struct ath6kl_vif *vif)$/;"	f	file:
ath6kl_wow_sta	ath6kl/cfg80211.c	/^static int ath6kl_wow_sta(struct ath6kl *ar, struct ath6kl_vif *vif)$/;"	f	file:
ath6kl_wow_suspend	ath6kl/cfg80211.c	/^static int ath6kl_wow_suspend(struct ath6kl *ar, struct cfg80211_wowlan *wow)$/;"	f	file:
ath6kl_wow_suspend_vif	ath6kl/cfg80211.c	/^static int ath6kl_wow_suspend_vif(struct ath6kl_vif *vif,$/;"	f	file:
ath6kl_wow_usr	ath6kl/cfg80211.c	/^static int ath6kl_wow_usr(struct ath6kl *ar, struct ath6kl_vif *vif,$/;"	f	file:
ath6kl_wq	ath6kl/core.h	/^	struct workqueue_struct *ath6kl_wq;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::workqueue_struct
ath9k_11n_rate_series	ath9k/mac.h	/^struct ath9k_11n_rate_series {$/;"	s
ath9k_2ghz_channels	ath9k/htc_drv_init.c	/^static struct ieee80211_channel ath9k_2ghz_channels[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
ath9k_2ghz_chantable	ath9k/init.c	/^static const struct ieee80211_channel ath9k_2ghz_chantable[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
ath9k_5ghz_channels	ath9k/htc_drv_init.c	/^static struct ieee80211_channel ath9k_5ghz_channels[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
ath9k_5ghz_chantable	ath9k/init.c	/^static const struct ieee80211_channel ath9k_5ghz_chantable[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
ath9k_add_interface	ath9k/main.c	/^static int ath9k_add_interface(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_adjust_pdadc_values	ath9k/eeprom_def.c	/^static void ath9k_adjust_pdadc_values(struct ath_hw *ah,$/;"	f	file:
ath9k_allow_beacon_config	ath9k/beacon.c	/^bool ath9k_allow_beacon_config(struct ath_softc *sc, struct ieee80211_vif *vif)$/;"	f
ath9k_ampdu_action	ath9k/main.c	/^static int ath9k_ampdu_action(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_ani_cmd	ath9k/ani.h	/^enum ath9k_ani_cmd {$/;"	g
ath9k_ani_default	ath9k/ani.h	/^struct ath9k_ani_default {$/;"	s
ath9k_ani_reset	ath9k/ani.c	/^void ath9k_ani_reset(struct ath_hw *ah, bool is_scanning)$/;"	f
ath9k_ani_restart	ath9k/ani.c	/^static void ath9k_ani_restart(struct ath_hw *ah)$/;"	f	file:
ath9k_ant_div_comb_lna_conf	ath9k/ath9k.h	/^enum ath9k_ant_div_comb_lna_conf {$/;"	g
ath9k_apply_ampdu_details	ath9k/recv.c	/^static void ath9k_apply_ampdu_details(struct ath_softc *sc,$/;"	f	file:
ath9k_beacon_assign_slot	ath9k/beacon.c	/^void ath9k_beacon_assign_slot(struct ath_softc *sc, struct ieee80211_vif *vif)$/;"	f
ath9k_beacon_choose_slot	ath9k/beacon.c	/^static int ath9k_beacon_choose_slot(struct ath_softc *sc)$/;"	f	file:
ath9k_beacon_config	ath9k/beacon.c	/^void ath9k_beacon_config(struct ath_softc *sc, struct ieee80211_vif *vif,$/;"	f
ath9k_beacon_config_adhoc	ath9k/beacon.c	/^static void ath9k_beacon_config_adhoc(struct ath_softc *sc,$/;"	f	file:
ath9k_beacon_config_ap	ath9k/beacon.c	/^static void ath9k_beacon_config_ap(struct ath_softc *sc,$/;"	f	file:
ath9k_beacon_config_sta	ath9k/beacon.c	/^static void ath9k_beacon_config_sta(struct ath_softc *sc,$/;"	f	file:
ath9k_beacon_generate	ath9k/beacon.c	/^static struct ath_buf *ath9k_beacon_generate(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_beacon_init	ath9k/beacon.c	/^static void ath9k_beacon_init(struct ath_softc *sc, u32 nexttbtt,$/;"	f	file:
ath9k_beacon_remove_slot	ath9k/beacon.c	/^void ath9k_beacon_remove_slot(struct ath_softc *sc, struct ieee80211_vif *vif)$/;"	f
ath9k_beacon_setup	ath9k/beacon.c	/^static void ath9k_beacon_setup(struct ath_softc *sc, struct ieee80211_vif *vif,$/;"	f	file:
ath9k_beacon_state	ath9k/hw.h	/^struct ath9k_beacon_state {$/;"	s
ath9k_beacon_tasklet	ath9k/beacon.c	/^void ath9k_beacon_tasklet(unsigned long data)$/;"	f
ath9k_beaconq_config	ath9k/beacon.c	/^static void ath9k_beaconq_config(struct ath_softc *sc)$/;"	f	file:
ath9k_bss_assoc_iter	ath9k/main.c	/^static void ath9k_bss_assoc_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_bss_info_changed	ath9k/main.c	/^static void ath9k_bss_info_changed(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_btcoex_aggr_limit	ath9k/ath9k.h	/^static inline u16 ath9k_btcoex_aggr_limit(struct ath_softc *sc,$/;"	f
ath9k_btcoex_aggr_limit	ath9k/gpio.c	/^u16 ath9k_btcoex_aggr_limit(struct ath_softc *sc, u32 max_4ms_framelen)$/;"	f
ath9k_btcoex_enable	ath9k/init.c	/^static int ath9k_btcoex_enable;$/;"	v	file:
ath9k_btcoex_handle_interrupt	ath9k/ath9k.h	/^static inline void ath9k_btcoex_handle_interrupt(struct ath_softc *sc,$/;"	f
ath9k_btcoex_handle_interrupt	ath9k/gpio.c	/^void ath9k_btcoex_handle_interrupt(struct ath_softc *sc, u32 status)$/;"	f
ath9k_btcoex_stop_gen_timer	ath9k/ath9k.h	/^static inline void ath9k_btcoex_stop_gen_timer(struct ath_softc *sc)$/;"	f
ath9k_btcoex_stop_gen_timer	ath9k/gpio.c	/^void ath9k_btcoex_stop_gen_timer(struct ath_softc *sc)$/;"	f
ath9k_btcoex_timer_pause	ath9k/gpio.c	/^void ath9k_btcoex_timer_pause(struct ath_softc *sc)$/;"	f
ath9k_btcoex_timer_resume	ath9k/gpio.c	/^void ath9k_btcoex_timer_resume(struct ath_softc *sc)$/;"	f
ath9k_cache_beacon_config	ath9k/beacon.c	/^static void ath9k_cache_beacon_config(struct ath_softc *sc,$/;"	f	file:
ath9k_cal_list	ath9k/calib.h	/^struct ath9k_cal_list {$/;"	s
ath9k_cal_state	ath9k/calib.h	/^enum ath9k_cal_state {$/;"	g
ath9k_calculate_iter_data	ath9k/main.c	/^void ath9k_calculate_iter_data(struct ieee80211_hw *hw,$/;"	f
ath9k_calculate_summary_state	ath9k/main.c	/^static void ath9k_calculate_summary_state(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_change_gain_boundary_setting	ath9k/eeprom_def.c	/^static int16_t ath9k_change_gain_boundary_setting(struct ath_hw *ah,$/;"	f	file:
ath9k_change_interface	ath9k/main.c	/^static int ath9k_change_interface(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_channel	ath9k/hw.h	/^struct ath9k_channel {$/;"	s
ath9k_check_auto_sleep	ath9k/recv.c	/^static inline bool ath9k_check_auto_sleep(struct ath_softc *sc)$/;"	f	file:
ath9k_cmn_count_streams	ath9k/common.c	/^EXPORT_SYMBOL(ath9k_cmn_count_streams);$/;"	v
ath9k_cmn_count_streams	ath9k/common.c	/^int ath9k_cmn_count_streams(unsigned int chainmask, int max)$/;"	f
ath9k_cmn_exit	ath9k/common.c	/^module_exit(ath9k_cmn_exit);$/;"	v
ath9k_cmn_exit	ath9k/common.c	/^static void __exit ath9k_cmn_exit(void)$/;"	f	file:
ath9k_cmn_get_curchannel	ath9k/common.c	/^EXPORT_SYMBOL(ath9k_cmn_get_curchannel);$/;"	v
ath9k_cmn_get_curchannel	ath9k/common.c	/^struct ath9k_channel *ath9k_cmn_get_curchannel(struct ieee80211_hw *hw,$/;"	f
ath9k_cmn_get_hw_crypto_keytype	ath9k/common.c	/^EXPORT_SYMBOL(ath9k_cmn_get_hw_crypto_keytype);$/;"	v
ath9k_cmn_get_hw_crypto_keytype	ath9k/common.c	/^int ath9k_cmn_get_hw_crypto_keytype(struct sk_buff *skb)$/;"	f
ath9k_cmn_init	ath9k/common.c	/^module_init(ath9k_cmn_init);$/;"	v
ath9k_cmn_init	ath9k/common.c	/^static int __init ath9k_cmn_init(void)$/;"	f	file:
ath9k_cmn_init_crypto	ath9k/common.c	/^EXPORT_SYMBOL(ath9k_cmn_init_crypto);$/;"	v
ath9k_cmn_init_crypto	ath9k/common.c	/^void ath9k_cmn_init_crypto(struct ath_hw *ah)$/;"	f
ath9k_cmn_update_ichannel	ath9k/common.c	/^EXPORT_SYMBOL(ath9k_cmn_update_ichannel);$/;"	v
ath9k_cmn_update_ichannel	ath9k/common.c	/^void ath9k_cmn_update_ichannel(struct ath9k_channel *ichan,$/;"	f
ath9k_cmn_update_txpow	ath9k/common.c	/^EXPORT_SYMBOL(ath9k_cmn_update_txpow);$/;"	v
ath9k_cmn_update_txpow	ath9k/common.c	/^void ath9k_cmn_update_txpow(struct ath_hw *ah, u16 cur_txpow,$/;"	f
ath9k_common-y	ath9k/Makefile	/^ath9k_common-y:=	common.o$/;"	m
ath9k_conf_tx	ath9k/main.c	/^static int ath9k_conf_tx(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_config	ath9k/main.c	/^static int ath9k_config(struct ieee80211_hw *hw, u32 changed)$/;"	f	file:
ath9k_configure_filter	ath9k/main.c	/^static void ath9k_configure_filter(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_country_entry	ath9k/eeprom.h	/^struct ath9k_country_entry {$/;"	s
ath9k_debug	ath9k/debug.h	/^struct ath9k_debug {$/;"	s
ath9k_debug	ath9k/htc.h	/^struct ath9k_debug {$/;"	s
ath9k_debug	ath9k/htc_drv_init.c	/^static unsigned int ath9k_debug = ATH_DBG_DEFAULT;$/;"	v	file:
ath9k_debug	ath9k/init.c	/^static unsigned int ath9k_debug = ATH_DBG_DEFAULT;$/;"	v	file:
ath9k_debug_samp_bb_mac	ath9k/debug.c	/^void ath9k_debug_samp_bb_mac(struct ath_softc *sc)$/;"	f
ath9k_debug_samp_bb_mac	ath9k/debug.h	/^static inline void ath9k_debug_samp_bb_mac(struct ath_softc *sc)$/;"	f
ath9k_debug_sync_cause	ath9k/hw.c	/^void ath9k_debug_sync_cause(struct ath_common *common, u32 sync_cause)$/;"	f
ath9k_debug_sync_cause	ath9k/hw.h	/^static inline void ath9k_debug_sync_cause(struct ath_common *common,$/;"	f
ath9k_debugfs_read_buf	ath9k/debug.c	/^static ssize_t ath9k_debugfs_read_buf(struct file *file, char __user *user_buf,$/;"	f	file:
ath9k_debugfs_release_buf	ath9k/debug.c	/^static int ath9k_debugfs_release_buf(struct inode *inode, struct file *file)$/;"	f	file:
ath9k_def_dump_modal_eeprom	ath9k/eeprom_def.c	/^static u32 ath9k_def_dump_modal_eeprom(char *buf, u32 len, u32 size,$/;"	f	file:
ath9k_deinit_btcoex	ath9k/ath9k.h	/^static inline void ath9k_deinit_btcoex(struct ath_softc *sc)$/;"	f
ath9k_deinit_btcoex	ath9k/gpio.c	/^void ath9k_deinit_btcoex(struct ath_softc *sc)$/;"	f
ath9k_deinit_debug	ath9k/debug.c	/^void ath9k_deinit_debug(struct ath_softc *sc)$/;"	f
ath9k_deinit_debug	ath9k/debug.h	/^static inline void ath9k_deinit_debug(struct ath_softc *sc)$/;"	f
ath9k_deinit_device	ath9k/htc_drv_init.c	/^static void ath9k_deinit_device(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_deinit_device	ath9k/init.c	/^void ath9k_deinit_device(struct ath_softc *sc)$/;"	f
ath9k_deinit_leds	ath9k/htc.h	/^static inline void ath9k_deinit_leds(struct ath9k_htc_priv *priv)$/;"	f
ath9k_deinit_leds	ath9k/htc_drv_gpio.c	/^void ath9k_deinit_leds(struct ath9k_htc_priv *priv)$/;"	f
ath9k_deinit_priv	ath9k/htc_drv_init.c	/^static void ath9k_deinit_priv(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_deinit_softc	ath9k/init.c	/^static void ath9k_deinit_softc(struct ath_softc *sc)$/;"	f	file:
ath9k_deinit_wmi	ath9k/wmi.c	/^void ath9k_deinit_wmi(struct ath9k_htc_priv *priv)$/;"	f
ath9k_del_ps_key	ath9k/main.c	/^static void ath9k_del_ps_key(struct ath_softc *sc,$/;"	f	file:
ath9k_dfs_init_debug	ath9k/dfs_debug.c	/^void ath9k_dfs_init_debug(struct ath_softc *sc)$/;"	f
ath9k_dfs_init_debug	ath9k/dfs_debug.h	/^static inline void ath9k_dfs_init_debug(struct ath_softc *sc) { }$/;"	f
ath9k_dfs_process_phyerr	ath9k/dfs.c	/^void ath9k_dfs_process_phyerr(struct ath_softc *sc, void *data,$/;"	f
ath9k_dfs_process_phyerr	ath9k/dfs.h	/^ath9k_dfs_process_phyerr(struct ath_softc *sc, void *data,$/;"	f
ath9k_disable_ps	ath9k/main.c	/^static void ath9k_disable_ps(struct ath_softc *sc)$/;"	f	file:
ath9k_dump_4k_modal_eeprom	ath9k/eeprom_4k.c	/^static u32 ath9k_dump_4k_modal_eeprom(char *buf, u32 len, u32 size,$/;"	f	file:
ath9k_dump_btcoex	ath9k/ath9k.h	/^static inline int ath9k_dump_btcoex(struct ath_softc *sc, u8 *buf, u32 size)$/;"	f
ath9k_dump_btcoex	ath9k/gpio.c	/^int ath9k_dump_btcoex(struct ath_softc *sc, u8 *buf, u32 size)$/;"	f
ath9k_dump_legacy_btcoex	ath9k/gpio.c	/^static int ath9k_dump_legacy_btcoex(struct ath_softc *sc, u8 *buf, u32 size)$/;"	f	file:
ath9k_dump_mci_btcoex	ath9k/gpio.c	/^static int ath9k_dump_mci_btcoex(struct ath_softc *sc, u8 *buf, u32 size)$/;"	f	file:
ath9k_eeprom_ctx	ath9k/init.c	/^struct ath9k_eeprom_ctx {$/;"	s	file:
ath9k_eeprom_release	ath9k/init.c	/^static void ath9k_eeprom_release(struct ath_softc *sc)$/;"	f	file:
ath9k_eeprom_request	ath9k/init.c	/^static int ath9k_eeprom_request(struct ath_softc *sc, const char *name)$/;"	f	file:
ath9k_eeprom_request_cb	ath9k/init.c	/^static void ath9k_eeprom_request_cb(const struct firmware *eeprom_blob,$/;"	f	file:
ath9k_enable_diversity	ath9k/init.c	/^static int ath9k_enable_diversity;$/;"	v	file:
ath9k_enable_mib_counters	ath9k/ani.c	/^void ath9k_enable_mib_counters(struct ath_hw *ah)$/;"	f
ath9k_enable_ps	ath9k/main.c	/^static void ath9k_enable_ps(struct ath_softc *sc)$/;"	f	file:
ath9k_enable_regwrite_buffer	ath9k/htc_drv_init.c	/^static void ath9k_enable_regwrite_buffer(void *hw_priv)$/;"	f	file:
ath9k_exit	ath9k/hw.c	/^module_exit(ath9k_exit);$/;"	v
ath9k_exit	ath9k/hw.c	/^static void __exit ath9k_exit(void)$/;"	f	file:
ath9k_exit	ath9k/init.c	/^module_exit(ath9k_exit);$/;"	v
ath9k_exit	ath9k/init.c	/^static void __exit ath9k_exit(void)$/;"	f	file:
ath9k_fatal_work	ath9k/wmi.c	/^void ath9k_fatal_work(struct work_struct *work)$/;"	f
ath9k_flush	ath9k/main.c	/^static void ath9k_flush(struct ieee80211_hw *hw, u32 queues, bool drop)$/;"	f	file:
ath9k_gen_timer_start	ath9k/gpio.c	/^static void ath9k_gen_timer_start(struct ath_hw *ah,$/;"	f	file:
ath9k_gen_timer_stop	ath9k/gpio.c	/^static void ath9k_gen_timer_stop(struct ath_hw *ah, struct ath_gen_timer *timer)$/;"	f	file:
ath9k_get_antenna	ath9k/main.c	/^static int ath9k_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant, u32 *rx_ant)$/;"	f	file:
ath9k_get_et_sset_count	ath9k/debug.c	/^int ath9k_get_et_sset_count(struct ieee80211_hw *hw,$/;"	f
ath9k_get_et_stats	ath9k/debug.c	/^void ath9k_get_et_stats(struct ieee80211_hw *hw,$/;"	f
ath9k_get_et_strings	ath9k/debug.c	/^void ath9k_get_et_strings(struct ieee80211_hw *hw,$/;"	f
ath9k_get_extchanmode	ath9k/common.c	/^static u32 ath9k_get_extchanmode(struct ieee80211_channel *chan,$/;"	f	file:
ath9k_get_stats	ath9k/main.c	/^static int ath9k_get_stats(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_get_survey	ath9k/main.c	/^static int ath9k_get_survey(struct ieee80211_hw *hw, int idx,$/;"	f	file:
ath9k_get_tsf	ath9k/main.c	/^static u64 ath9k_get_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_get_txgain_index	ath9k/eeprom_def.c	/^static void ath9k_get_txgain_index(struct ath_hw *ah,$/;"	f	file:
ath9k_gstrings_stats	ath9k/debug.c	/^static const char ath9k_gstrings_stats[][ETH_GSTRING_LEN] = {$/;"	v	file:
ath9k_hal_freq_band	ath9k/eeprom.h	/^enum ath9k_hal_freq_band {$/;"	g
ath9k_has_pending_frames	ath9k/main.c	/^static bool ath9k_has_pending_frames(struct ath_softc *sc, struct ath_txq *txq)$/;"	f	file:
ath9k_hif_transports	ath9k/htc_hst.h	/^enum ath9k_hif_transports {$/;"	g
ath9k_hif_usb_alloc_reg_in_urbs	ath9k/hif_usb.c	/^static int ath9k_hif_usb_alloc_reg_in_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_alloc_rx_urbs	ath9k/hif_usb.c	/^static int ath9k_hif_usb_alloc_rx_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_alloc_tx_urbs	ath9k/hif_usb.c	/^static int ath9k_hif_usb_alloc_tx_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_alloc_urbs	ath9k/hif_usb.c	/^static int ath9k_hif_usb_alloc_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_dealloc_reg_in_urbs	ath9k/hif_usb.c	/^static void ath9k_hif_usb_dealloc_reg_in_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_dealloc_rx_urbs	ath9k/hif_usb.c	/^static void ath9k_hif_usb_dealloc_rx_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_dealloc_tx_urbs	ath9k/hif_usb.c	/^static void ath9k_hif_usb_dealloc_tx_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_dealloc_urbs	ath9k/hif_usb.c	/^static void ath9k_hif_usb_dealloc_urbs(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_dev_deinit	ath9k/hif_usb.c	/^static void ath9k_hif_usb_dev_deinit(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_dev_init	ath9k/hif_usb.c	/^static int ath9k_hif_usb_dev_init(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_disconnect	ath9k/hif_usb.c	/^static void ath9k_hif_usb_disconnect(struct usb_interface *interface)$/;"	f	file:
ath9k_hif_usb_download_fw	ath9k/hif_usb.c	/^static int ath9k_hif_usb_download_fw(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_driver	ath9k/hif_usb.c	/^static struct usb_driver ath9k_hif_usb_driver = {$/;"	v	typeref:struct:usb_driver	file:
ath9k_hif_usb_exit	ath9k/hif_usb.c	/^void ath9k_hif_usb_exit(void)$/;"	f
ath9k_hif_usb_firmware_cb	ath9k/hif_usb.c	/^static void ath9k_hif_usb_firmware_cb(const struct firmware *fw, void *context)$/;"	f	file:
ath9k_hif_usb_firmware_fail	ath9k/hif_usb.c	/^static void ath9k_hif_usb_firmware_fail(struct hif_device_usb *hif_dev)$/;"	f	file:
ath9k_hif_usb_ids	ath9k/hif_usb.c	/^static struct usb_device_id ath9k_hif_usb_ids[] = {$/;"	v	typeref:struct:usb_device_id	file:
ath9k_hif_usb_init	ath9k/hif_usb.c	/^int ath9k_hif_usb_init(void)$/;"	f
ath9k_hif_usb_probe	ath9k/hif_usb.c	/^static int ath9k_hif_usb_probe(struct usb_interface *interface,$/;"	f	file:
ath9k_hif_usb_reboot	ath9k/hif_usb.c	/^static void ath9k_hif_usb_reboot(struct usb_device *udev)$/;"	f	file:
ath9k_hif_usb_reg_in_cb	ath9k/hif_usb.c	/^static void ath9k_hif_usb_reg_in_cb(struct urb *urb)$/;"	f	file:
ath9k_hif_usb_resume	ath9k/hif_usb.c	/^static int ath9k_hif_usb_resume(struct usb_interface *interface)$/;"	f	file:
ath9k_hif_usb_rx_cb	ath9k/hif_usb.c	/^static void ath9k_hif_usb_rx_cb(struct urb *urb)$/;"	f	file:
ath9k_hif_usb_rx_stream	ath9k/hif_usb.c	/^static void ath9k_hif_usb_rx_stream(struct hif_device_usb *hif_dev,$/;"	f	file:
ath9k_hif_usb_suspend	ath9k/hif_usb.c	/^static int ath9k_hif_usb_suspend(struct usb_interface *interface,$/;"	f	file:
ath9k_host_rx_init	ath9k/htc_drv_txrx.c	/^void ath9k_host_rx_init(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_add_interface	ath9k/htc_drv_main.c	/^static int ath9k_htc_add_interface(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_add_monitor_interface	ath9k/htc_drv_main.c	/^static int ath9k_htc_add_monitor_interface(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_add_station	ath9k/htc_drv_main.c	/^static int ath9k_htc_add_station(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_ampdu_action	ath9k/htc_drv_main.c	/^static int ath9k_htc_ampdu_action(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_ani_work	ath9k/htc_drv_main.c	/^void ath9k_htc_ani_work(struct work_struct *work)$/;"	f
ath9k_htc_assign_bslot	ath9k/htc_drv_beacon.c	/^void ath9k_htc_assign_bslot(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_beacon_config	ath9k/htc_drv_beacon.c	/^void ath9k_htc_beacon_config(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_beacon_config_adhoc	ath9k/htc_drv_beacon.c	/^static void ath9k_htc_beacon_config_adhoc(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_beacon_config_ap	ath9k/htc_drv_beacon.c	/^static void ath9k_htc_beacon_config_ap(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_beacon_config_sta	ath9k/htc_drv_beacon.c	/^static void ath9k_htc_beacon_config_sta(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_beacon_iter	ath9k/htc_drv_beacon.c	/^static void ath9k_htc_beacon_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_htc_beacon_reconfig	ath9k/htc_drv_beacon.c	/^void ath9k_htc_beacon_reconfig(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_beaconep	ath9k/htc_drv_beacon.c	/^void ath9k_htc_beaconep(void *drv_priv, struct sk_buff *skb,$/;"	f
ath9k_htc_beaconq_config	ath9k/htc_drv_beacon.c	/^void ath9k_htc_beaconq_config(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_bss_info_changed	ath9k/htc_drv_main.c	/^static void ath9k_htc_bss_info_changed(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_bss_iter	ath9k/htc_drv_main.c	/^static void ath9k_htc_bss_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_htc_bssid_iter	ath9k/htc_drv_main.c	/^static void ath9k_htc_bssid_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_htc_btcoex_enable	ath9k/htc_drv_init.c	/^static int ath9k_htc_btcoex_enable;$/;"	v	file:
ath9k_htc_cabq_setup	ath9k/htc_drv_txrx.c	/^int ath9k_htc_cabq_setup(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_calcrxfilter	ath9k/htc_drv_txrx.c	/^u32 ath9k_htc_calcrxfilter(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_cap_target	ath9k/htc.h	/^struct ath9k_htc_cap_target {$/;"	s
ath9k_htc_check_beacon_config	ath9k/htc_drv_beacon.c	/^static bool ath9k_htc_check_beacon_config(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_check_stop_queues	ath9k/htc_drv_txrx.c	/^void ath9k_htc_check_stop_queues(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_check_tx_aggr	ath9k/htc_drv_txrx.c	/^static void ath9k_htc_check_tx_aggr(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_check_wake_queues	ath9k/htc_drv_txrx.c	/^void ath9k_htc_check_wake_queues(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_choose_bslot	ath9k/htc_drv_beacon.c	/^static int ath9k_htc_choose_bslot(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_choose_set_bssid	ath9k/htc_drv_main.c	/^static void ath9k_htc_choose_set_bssid(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_conf_tx	ath9k/htc_drv_main.c	/^static int ath9k_htc_conf_tx(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_config	ath9k/htc_drv_main.c	/^static int ath9k_htc_config(struct ieee80211_hw *hw, u32 changed)$/;"	f	file:
ath9k_htc_configure_filter	ath9k/htc_drv_main.c	/^static void ath9k_htc_configure_filter(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_connect_svc	ath9k/htc_drv_init.c	/^static inline int ath9k_htc_connect_svc(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_disconnect_device	ath9k/htc_drv_init.c	/^void ath9k_htc_disconnect_device(struct htc_target *htc_handle, bool hotunplug)$/;"	f
ath9k_htc_err_stat_rx	ath9k/htc.h	/^static inline void ath9k_htc_err_stat_rx(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_err_stat_rx	ath9k/htc_drv_debug.c	/^void ath9k_htc_err_stat_rx(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_exit	ath9k/htc_drv_init.c	/^module_exit(ath9k_htc_exit);$/;"	v
ath9k_htc_exit	ath9k/htc_drv_init.c	/^static void __exit ath9k_htc_exit(void)$/;"	f	file:
ath9k_htc_get_curmode	ath9k/htc_drv_main.c	/^static enum htc_phymode ath9k_htc_get_curmode(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_get_stats	ath9k/htc_drv_main.c	/^static int ath9k_htc_get_stats(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_get_tsf	ath9k/htc_drv_main.c	/^static u64 ath9k_htc_get_tsf(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_hif	ath9k/htc_hst.h	/^struct ath9k_htc_hif {$/;"	s
ath9k_htc_hw_alloc	ath9k/htc_hst.c	/^struct htc_target *ath9k_htc_hw_alloc(void *hif_handle,$/;"	f
ath9k_htc_hw_deinit	ath9k/htc_hst.c	/^void ath9k_htc_hw_deinit(struct htc_target *target, bool hot_unplug)$/;"	f
ath9k_htc_hw_free	ath9k/htc_hst.c	/^void ath9k_htc_hw_free(struct htc_target *htc)$/;"	f
ath9k_htc_hw_init	ath9k/htc_hst.c	/^int ath9k_htc_hw_init(struct htc_target *target,$/;"	f
ath9k_htc_init	ath9k/htc_drv_init.c	/^module_init(ath9k_htc_init);$/;"	v
ath9k_htc_init	ath9k/htc_drv_init.c	/^static int __init ath9k_htc_init(void)$/;"	f	file:
ath9k_htc_init_btcoex	ath9k/htc.h	/^static inline void ath9k_htc_init_btcoex(struct ath9k_htc_priv *priv, char *product)$/;"	f
ath9k_htc_init_btcoex	ath9k/htc_drv_gpio.c	/^void ath9k_htc_init_btcoex(struct ath9k_htc_priv *priv, char *product)$/;"	f
ath9k_htc_init_debug	ath9k/htc.h	/^static inline int ath9k_htc_init_debug(struct ath_hw *ah) { return 0; };$/;"	f
ath9k_htc_init_debug	ath9k/htc_drv_debug.c	/^int ath9k_htc_init_debug(struct ath_hw *ah)$/;"	f
ath9k_htc_init_rate	ath9k/htc_drv_main.c	/^static void ath9k_htc_init_rate(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_opmode_init	ath9k/htc_drv_txrx.c	/^static void ath9k_htc_opmode_init(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_ops	ath9k/htc_drv_main.c	/^struct ieee80211_ops ath9k_htc_ops = {$/;"	v	typeref:struct:ieee80211_ops
ath9k_htc_priv	ath9k/htc.h	/^struct ath9k_htc_priv {$/;"	s
ath9k_htc_probe_device	ath9k/htc_drv_init.c	/^int ath9k_htc_probe_device(struct htc_target *htc_handle, struct device *dev,$/;"	f
ath9k_htc_ps_restore	ath9k/htc_drv_main.c	/^void ath9k_htc_ps_restore(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_ps_wakeup	ath9k/htc_drv_main.c	/^void ath9k_htc_ps_wakeup(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_rate	ath9k/htc.h	/^struct ath9k_htc_rate {$/;"	s
ath9k_htc_rateset	ath9k/htc.h	/^struct ath9k_htc_rateset {$/;"	s
ath9k_htc_remove_bslot	ath9k/htc_drv_beacon.c	/^void ath9k_htc_remove_bslot(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_remove_interface	ath9k/htc_drv_main.c	/^static void ath9k_htc_remove_interface(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_remove_monitor_interface	ath9k/htc_drv_main.c	/^static int ath9k_htc_remove_monitor_interface(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_remove_station	ath9k/htc_drv_main.c	/^static int ath9k_htc_remove_station(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_reset	ath9k/htc_drv_main.c	/^void ath9k_htc_reset(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_reset_tsf	ath9k/htc_drv_main.c	/^static void ath9k_htc_reset_tsf(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_resume	ath9k/htc_drv_init.c	/^int ath9k_htc_resume(struct htc_target *htc_handle)$/;"	f
ath9k_htc_rfkill_poll_state	ath9k/htc_drv_gpio.c	/^void ath9k_htc_rfkill_poll_state(struct ieee80211_hw *hw)$/;"	f
ath9k_htc_rx	ath9k/htc.h	/^struct ath9k_htc_rx {$/;"	s
ath9k_htc_rx_msg	ath9k/htc_hst.c	/^void ath9k_htc_rx_msg(struct htc_target *htc_handle,$/;"	f
ath9k_htc_rxbuf	ath9k/htc.h	/^struct ath9k_htc_rxbuf {$/;"	s
ath9k_htc_rxep	ath9k/htc_drv_txrx.c	/^void ath9k_htc_rxep(void *drv_priv, struct sk_buff *skb,$/;"	f
ath9k_htc_send_beacon	ath9k/htc_drv_beacon.c	/^static void ath9k_htc_send_beacon(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_send_buffered	ath9k/htc_drv_beacon.c	/^static void ath9k_htc_send_buffered(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_send_rate_cmd	ath9k/htc_drv_main.c	/^static int ath9k_htc_send_rate_cmd(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_set_bitrate_mask	ath9k/htc_drv_main.c	/^static int ath9k_htc_set_bitrate_mask(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_set_bssid	ath9k/htc_drv_main.c	/^static void ath9k_htc_set_bssid(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_set_channel	ath9k/htc_drv_main.c	/^static int ath9k_htc_set_channel(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_set_coverage_class	ath9k/htc_drv_main.c	/^static void ath9k_htc_set_coverage_class(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_set_key	ath9k/htc_drv_main.c	/^static int ath9k_htc_set_key(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_set_mac_bssid_mask	ath9k/htc_drv_main.c	/^static void ath9k_htc_set_mac_bssid_mask(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_set_opmode	ath9k/htc_drv_main.c	/^static void ath9k_htc_set_opmode(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_set_rts_threshold	ath9k/htc_drv_main.c	/^static int ath9k_htc_set_rts_threshold(struct ieee80211_hw *hw, u32 value)$/;"	f	file:
ath9k_htc_set_tsf	ath9k/htc_drv_main.c	/^static void ath9k_htc_set_tsf(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_set_tsfadjust	ath9k/htc_drv_beacon.c	/^void ath9k_htc_set_tsfadjust(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_setpower	ath9k/htc_drv_main.c	/^bool ath9k_htc_setpower(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_setup_rate	ath9k/htc_drv_main.c	/^static void ath9k_htc_setup_rate(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_sta	ath9k/htc.h	/^struct ath9k_htc_sta {$/;"	s
ath9k_htc_sta_add	ath9k/htc_drv_main.c	/^static int ath9k_htc_sta_add(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_sta_rc_update	ath9k/htc_drv_main.c	/^static void ath9k_htc_sta_rc_update(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_sta_remove	ath9k/htc_drv_main.c	/^static int ath9k_htc_sta_remove(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_start	ath9k/htc_drv_main.c	/^static int ath9k_htc_start(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_htc_start_ani	ath9k/htc_drv_main.c	/^void ath9k_htc_start_ani(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_start_btcoex	ath9k/htc.h	/^static inline void ath9k_htc_start_btcoex(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_start_btcoex	ath9k/htc_drv_gpio.c	/^void ath9k_htc_start_btcoex(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_stop	ath9k/htc_drv_main.c	/^static void ath9k_htc_stop(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_htc_stop_ani	ath9k/htc_drv_main.c	/^void ath9k_htc_stop_ani(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_stop_btcoex	ath9k/htc.h	/^static inline void ath9k_htc_stop_btcoex(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_stop_btcoex	ath9k/htc_drv_gpio.c	/^void ath9k_htc_stop_btcoex(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_suspend	ath9k/htc_drv_init.c	/^void ath9k_htc_suspend(struct htc_target *htc_handle)$/;"	f
ath9k_htc_sw_scan_complete	ath9k/htc_drv_main.c	/^static void ath9k_htc_sw_scan_complete(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_htc_sw_scan_start	ath9k/htc_drv_main.c	/^static void ath9k_htc_sw_scan_start(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_htc_swba	ath9k/htc_drv_beacon.c	/^void ath9k_htc_swba(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_target_aggr	ath9k/htc.h	/^struct ath9k_htc_target_aggr {$/;"	s
ath9k_htc_target_int_stats	ath9k/htc.h	/^struct ath9k_htc_target_int_stats {$/;"	s
ath9k_htc_target_rate	ath9k/htc.h	/^struct ath9k_htc_target_rate {$/;"	s
ath9k_htc_target_rate_mask	ath9k/htc.h	/^struct ath9k_htc_target_rate_mask {$/;"	s
ath9k_htc_target_rx_stats	ath9k/htc.h	/^struct ath9k_htc_target_rx_stats {$/;"	s
ath9k_htc_target_sta	ath9k/htc.h	/^struct ath9k_htc_target_sta {$/;"	s
ath9k_htc_target_tx_stats	ath9k/htc.h	/^struct ath9k_htc_target_tx_stats {$/;"	s
ath9k_htc_target_vif	ath9k/htc.h	/^struct ath9k_htc_target_vif {$/;"	s
ath9k_htc_tpt_blink	ath9k/htc_drv_init.c	/^static const struct ieee80211_tpt_blink ath9k_htc_tpt_blink[] = {$/;"	v	typeref:struct:ieee80211_tpt_blink	file:
ath9k_htc_tx	ath9k/htc.h	/^struct ath9k_htc_tx {$/;"	s
ath9k_htc_tx	ath9k/htc_drv_main.c	/^static void ath9k_htc_tx(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_htc_tx_aggr_oper	ath9k/htc_drv_main.c	/^static int ath9k_htc_tx_aggr_oper(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_cleanup_queue	ath9k/htc_drv_txrx.c	/^static void ath9k_htc_tx_cleanup_queue(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_cleanup_timer	ath9k/htc_drv_txrx.c	/^void ath9k_htc_tx_cleanup_timer(unsigned long data)$/;"	f
ath9k_htc_tx_clear_slot	ath9k/htc_drv_txrx.c	/^void ath9k_htc_tx_clear_slot(struct ath9k_htc_priv *priv, int slot)$/;"	f
ath9k_htc_tx_ctl	ath9k/htc.h	/^struct ath9k_htc_tx_ctl {$/;"	s
ath9k_htc_tx_data	ath9k/htc_drv_txrx.c	/^static void ath9k_htc_tx_data(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_drain	ath9k/htc_drv_txrx.c	/^void ath9k_htc_tx_drain(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_tx_drainq	ath9k/htc_drv_txrx.c	/^static inline void ath9k_htc_tx_drainq(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_event	ath9k/wmi.h	/^struct ath9k_htc_tx_event {$/;"	s
ath9k_htc_tx_get_packet	ath9k/htc_drv_txrx.c	/^static struct sk_buff* ath9k_htc_tx_get_packet(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_get_slot	ath9k/htc_drv_txrx.c	/^int ath9k_htc_tx_get_slot(struct ath9k_htc_priv *priv)$/;"	f
ath9k_htc_tx_mgmt	ath9k/htc_drv_txrx.c	/^static void ath9k_htc_tx_mgmt(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_process	ath9k/htc_drv_txrx.c	/^static void ath9k_htc_tx_process(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_tx_start	ath9k/htc_drv_txrx.c	/^int ath9k_htc_tx_start(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_txcompletion_cb	ath9k/htc_hst.c	/^void ath9k_htc_txcompletion_cb(struct htc_target *htc_handle,$/;"	f
ath9k_htc_txep	ath9k/htc_drv_txrx.c	/^void ath9k_htc_txep(void *drv_priv, struct sk_buff *skb,$/;"	f
ath9k_htc_txq_setup	ath9k/htc_drv_txrx.c	/^bool ath9k_htc_txq_setup(struct ath9k_htc_priv *priv, int subtype)$/;"	f
ath9k_htc_txstatus	ath9k/htc_drv_txrx.c	/^void ath9k_htc_txstatus(struct ath9k_htc_priv *priv, void *wmi_event)$/;"	f
ath9k_htc_update_cap_target	ath9k/htc_drv_main.c	/^int ath9k_htc_update_cap_target(struct ath9k_htc_priv *priv,$/;"	f
ath9k_htc_update_rate	ath9k/htc_drv_main.c	/^static void ath9k_htc_update_rate(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_htc_vif	ath9k/htc.h	/^struct ath9k_htc_vif {$/;"	s
ath9k_htc_vif_iter	ath9k/htc_drv_main.c	/^static void ath9k_htc_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_htc_vif_reconfig	ath9k/htc_drv_main.c	/^static void ath9k_htc_vif_reconfig(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_htc_wait_for_target	ath9k/htc_drv_init.c	/^static int ath9k_htc_wait_for_target(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_hw-y	ath9k/Makefile	/^ath9k_hw-y:=	\\$/;"	m
ath9k_hw_4k_check_eeprom	ath9k/eeprom_4k.c	/^static int ath9k_hw_4k_check_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_4k_dump_eeprom	ath9k/eeprom_4k.c	/^static u32 ath9k_hw_4k_dump_eeprom(struct ath_hw *ah, bool dump_base_hdr,$/;"	f	file:
ath9k_hw_4k_fill_eeprom	ath9k/eeprom_4k.c	/^static bool ath9k_hw_4k_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_4k_get_eeprom	ath9k/eeprom_4k.c	/^static u32 ath9k_hw_4k_get_eeprom(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_4k_get_eeprom_rev	ath9k/eeprom_4k.c	/^static int ath9k_hw_4k_get_eeprom_rev(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_4k_get_eeprom_ver	ath9k/eeprom_4k.c	/^static int ath9k_hw_4k_get_eeprom_ver(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_4k_get_spur_channel	ath9k/eeprom_4k.c	/^static u16 ath9k_hw_4k_get_spur_channel(struct ath_hw *ah, u16 i, bool is2GHz)$/;"	f	file:
ath9k_hw_4k_set_board_values	ath9k/eeprom_4k.c	/^static void ath9k_hw_4k_set_board_values(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_4k_set_gain	ath9k/eeprom_4k.c	/^static void ath9k_hw_4k_set_gain(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_4k_set_txpower	ath9k/eeprom_4k.c	/^static void ath9k_hw_4k_set_txpower(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_abort_tx_dma	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_abort_tx_dma);$/;"	v
ath9k_hw_abort_tx_dma	ath9k/mac.c	/^void ath9k_hw_abort_tx_dma(struct ath_hw *ah)$/;"	f
ath9k_hw_abortpcurecv	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_abortpcurecv);$/;"	v
ath9k_hw_abortpcurecv	ath9k/mac.c	/^void ath9k_hw_abortpcurecv(struct ath_hw *ah)$/;"	f
ath9k_hw_addrxbuf_edma	ath9k/ar9003_mac.c	/^EXPORT_SYMBOL(ath9k_hw_addrxbuf_edma);$/;"	v
ath9k_hw_addrxbuf_edma	ath9k/ar9003_mac.c	/^void ath9k_hw_addrxbuf_edma(struct ath_hw *ah, u32 rxdp,$/;"	f
ath9k_hw_analog_shift_regwrite	ath9k/eeprom.c	/^void ath9k_hw_analog_shift_regwrite(struct ath_hw *ah, u32 reg, u32 val)$/;"	f
ath9k_hw_analog_shift_rmw	ath9k/eeprom.c	/^void ath9k_hw_analog_shift_rmw(struct ath_hw *ah, u32 reg, u32 mask,$/;"	f
ath9k_hw_ani_cache_ini_regs	ath9k/hw.c	/^static void ath9k_hw_ani_cache_ini_regs(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ani_cck_err_trigger	ath9k/ani.c	/^static void ath9k_hw_ani_cck_err_trigger(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ani_control	ath9k/hw-ops.h	/^static inline bool ath9k_hw_ani_control(struct ath_hw *ah,$/;"	f
ath9k_hw_ani_init	ath9k/ani.c	/^void ath9k_hw_ani_init(struct ath_hw *ah)$/;"	f
ath9k_hw_ani_lower_immunity	ath9k/ani.c	/^static void ath9k_hw_ani_lower_immunity(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ani_monitor	ath9k/ani.c	/^EXPORT_SYMBOL(ath9k_hw_ani_monitor);$/;"	v
ath9k_hw_ani_monitor	ath9k/ani.c	/^void ath9k_hw_ani_monitor(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ath9k_hw_ani_ofdm_err_trigger	ath9k/ani.c	/^static void ath9k_hw_ani_ofdm_err_trigger(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ani_read_counters	ath9k/ani.c	/^static bool ath9k_hw_ani_read_counters(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_antctrl_shared_chain_lnadiv	ath9k/hw-ops.h	/^static inline void ath9k_hw_antctrl_shared_chain_lnadiv(struct ath_hw *ah,$/;"	f
ath9k_hw_antdiv_comb_conf_get	ath9k/hw-ops.h	/^static inline void ath9k_hw_antdiv_comb_conf_get(struct ath_hw *ah,$/;"	f
ath9k_hw_antdiv_comb_conf_set	ath9k/hw-ops.h	/^static inline void ath9k_hw_antdiv_comb_conf_set(struct ath_hw *ah,$/;"	f
ath9k_hw_apply_gpio_override	ath9k/hw.c	/^static void ath9k_hw_apply_gpio_override(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_apply_txpower	ath9k/hw.c	/^void ath9k_hw_apply_txpower(struct ath_hw *ah, struct ath9k_channel *chan,$/;"	f
ath9k_hw_ar9003_dump_eeprom	ath9k/ar9003_eeprom.c	/^static u32 ath9k_hw_ar9003_dump_eeprom(struct ath_hw *ah, bool dump_base_hdr,$/;"	f	file:
ath9k_hw_ar9287_check_eeprom	ath9k/eeprom_9287.c	/^static int ath9k_hw_ar9287_check_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9287_dump_eeprom	ath9k/eeprom_9287.c	/^static u32 ath9k_hw_ar9287_dump_eeprom(struct ath_hw *ah, bool dump_base_hdr,$/;"	f	file:
ath9k_hw_ar9287_fill_eeprom	ath9k/eeprom_9287.c	/^static bool ath9k_hw_ar9287_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9287_get_eeprom	ath9k/eeprom_9287.c	/^static u32 ath9k_hw_ar9287_get_eeprom(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9287_get_eeprom_rev	ath9k/eeprom_9287.c	/^static int ath9k_hw_ar9287_get_eeprom_rev(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9287_get_eeprom_ver	ath9k/eeprom_9287.c	/^static int ath9k_hw_ar9287_get_eeprom_ver(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9287_get_spur_channel	ath9k/eeprom_9287.c	/^static u16 ath9k_hw_ar9287_get_spur_channel(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9287_set_board_values	ath9k/eeprom_9287.c	/^static void ath9k_hw_ar9287_set_board_values(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9287_set_txpower	ath9k/eeprom_9287.c	/^static void ath9k_hw_ar9287_set_txpower(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9300_check_eeprom	ath9k/ar9003_eeprom.c	/^static int ath9k_hw_ar9300_check_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9300_fill_eeprom	ath9k/ar9003_eeprom.c	/^static bool ath9k_hw_ar9300_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9300_get_eeprom	ath9k/ar9003_eeprom.c	/^static u32 ath9k_hw_ar9300_get_eeprom(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9300_get_eeprom_rev	ath9k/ar9003_eeprom.c	/^static int ath9k_hw_ar9300_get_eeprom_rev(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9300_get_eeprom_ver	ath9k/ar9003_eeprom.c	/^static int ath9k_hw_ar9300_get_eeprom_ver(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_ar9300_get_spur_channel	ath9k/ar9003_eeprom.c	/^static u16 ath9k_hw_ar9300_get_spur_channel(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9300_set_addac	ath9k/ar9003_eeprom.c	/^static void ath9k_hw_ar9300_set_addac(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9300_set_board_values	ath9k/ar9003_eeprom.c	/^static void ath9k_hw_ar9300_set_board_values(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_ar9300_set_txpower	ath9k/ar9003_eeprom.c	/^static void ath9k_hw_ar9300_set_txpower(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_attach_ops	ath9k/hw.c	/^static int ath9k_hw_attach_ops(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_beaconinit	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_beaconinit);$/;"	v
ath9k_hw_beaconinit	ath9k/hw.c	/^void ath9k_hw_beaconinit(struct ath_hw *ah, u32 next_beacon, u32 beacon_period)$/;"	f
ath9k_hw_beaconq_setup	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_beaconq_setup);$/;"	v
ath9k_hw_beaconq_setup	ath9k/mac.c	/^int ath9k_hw_beaconq_setup(struct ath_hw *ah)$/;"	f
ath9k_hw_bstuck_nfcal	ath9k/calib.c	/^EXPORT_SYMBOL(ath9k_hw_bstuck_nfcal);$/;"	v
ath9k_hw_bstuck_nfcal	ath9k/calib.c	/^void ath9k_hw_bstuck_nfcal(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_bt_stomp	ath9k/btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_bt_stomp);$/;"	v
ath9k_hw_btcoex_bt_stomp	ath9k/btcoex.c	/^void ath9k_hw_btcoex_bt_stomp(struct ath_hw *ah,$/;"	f
ath9k_hw_btcoex_disable	ath9k/btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_disable);$/;"	v
ath9k_hw_btcoex_disable	ath9k/btcoex.c	/^void ath9k_hw_btcoex_disable(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_enable	ath9k/btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_enable);$/;"	v
ath9k_hw_btcoex_enable	ath9k/btcoex.c	/^void ath9k_hw_btcoex_enable(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_enable	ath9k/hw.h	/^static inline void ath9k_hw_btcoex_enable(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_enable_2wire	ath9k/btcoex.c	/^static void ath9k_hw_btcoex_enable_2wire(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_btcoex_enable_3wire	ath9k/btcoex.c	/^static void ath9k_hw_btcoex_enable_3wire(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_btcoex_enable_mci	ath9k/btcoex.c	/^static void ath9k_hw_btcoex_enable_mci(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_btcoex_init_2wire	ath9k/btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_init_2wire);$/;"	v
ath9k_hw_btcoex_init_2wire	ath9k/btcoex.c	/^void ath9k_hw_btcoex_init_2wire(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_init_3wire	ath9k/btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_init_3wire);$/;"	v
ath9k_hw_btcoex_init_3wire	ath9k/btcoex.c	/^void ath9k_hw_btcoex_init_3wire(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_init_mci	ath9k/btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_init_mci);$/;"	v
ath9k_hw_btcoex_init_mci	ath9k/btcoex.c	/^void ath9k_hw_btcoex_init_mci(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_init_scheme	ath9k/btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_init_scheme);$/;"	v
ath9k_hw_btcoex_init_scheme	ath9k/btcoex.c	/^void ath9k_hw_btcoex_init_scheme(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_is_enabled	ath9k/hw.h	/^static inline bool ath9k_hw_btcoex_is_enabled(struct ath_hw *ah)$/;"	f
ath9k_hw_btcoex_set_concur_txprio	ath9k/btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_set_concur_txprio);$/;"	v
ath9k_hw_btcoex_set_concur_txprio	ath9k/btcoex.c	/^void ath9k_hw_btcoex_set_concur_txprio(struct ath_hw *ah, u8 *stomp_txprio)$/;"	f
ath9k_hw_btcoex_set_weight	ath9k/btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_btcoex_set_weight);$/;"	v
ath9k_hw_btcoex_set_weight	ath9k/btcoex.c	/^void ath9k_hw_btcoex_set_weight(struct ath_hw *ah,$/;"	f
ath9k_hw_cal_data	ath9k/hw.h	/^struct ath9k_hw_cal_data {$/;"	s
ath9k_hw_calibrate	ath9k/hw-ops.h	/^static inline bool ath9k_hw_calibrate(struct ath_hw *ah,$/;"	f
ath9k_hw_capabilities	ath9k/hw.h	/^struct ath9k_hw_capabilities {$/;"	s
ath9k_hw_caps	ath9k/hw.h	/^enum ath9k_hw_caps {$/;"	g
ath9k_hw_cfg_gpio_input	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_cfg_gpio_input);$/;"	v
ath9k_hw_cfg_gpio_input	ath9k/hw.c	/^void ath9k_hw_cfg_gpio_input(struct ath_hw *ah, u32 gpio)$/;"	f
ath9k_hw_cfg_output	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_cfg_output);$/;"	v
ath9k_hw_cfg_output	ath9k/hw.c	/^void ath9k_hw_cfg_output(struct ath_hw *ah, u32 gpio,$/;"	f
ath9k_hw_channel_change	ath9k/hw.c	/^static bool ath9k_hw_channel_change(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_check_alive	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_check_alive);$/;"	v
ath9k_hw_check_alive	ath9k/hw.c	/^bool ath9k_hw_check_alive(struct ath_hw *ah)$/;"	f
ath9k_hw_check_dcs	ath9k/hw.c	/^static bool ath9k_hw_check_dcs(u32 dma_dbg, u32 num_dcu_states,$/;"	f	file:
ath9k_hw_chip_reset	ath9k/hw.c	/^static bool ath9k_hw_chip_reset(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_chip_test	ath9k/hw.c	/^static bool ath9k_hw_chip_test(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_clear_queue_interrupts	ath9k/mac.c	/^static void ath9k_hw_clear_queue_interrupts(struct ath_hw *ah, u32 q)$/;"	f	file:
ath9k_hw_common	ath9k/hw.h	/^static inline struct ath_common *ath9k_hw_common(struct ath_hw *ah)$/;"	f
ath9k_hw_compute_pll_control	ath9k/hw.c	/^static u32 ath9k_hw_compute_pll_control(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_computetxtime	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_computetxtime);$/;"	v
ath9k_hw_computetxtime	ath9k/hw.c	/^u16 ath9k_hw_computetxtime(struct ath_hw *ah,$/;"	f
ath9k_hw_config_serdes_wow_sleep	ath9k/wow.c	/^static void ath9k_hw_config_serdes_wow_sleep(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_configpcipowersave	ath9k/hw-ops.h	/^static inline void ath9k_hw_configpcipowersave(struct ath_hw *ah,$/;"	f
ath9k_hw_def_check_eeprom	ath9k/eeprom_def.c	/^static int ath9k_hw_def_check_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_def_dump_eeprom	ath9k/eeprom_def.c	/^static u32 ath9k_hw_def_dump_eeprom(struct ath_hw *ah, bool dump_base_hdr,$/;"	f	file:
ath9k_hw_def_fill_eeprom	ath9k/eeprom_def.c	/^static bool ath9k_hw_def_fill_eeprom(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_def_get_eeprom	ath9k/eeprom_def.c	/^static u32 ath9k_hw_def_get_eeprom(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_def_get_eeprom_rev	ath9k/eeprom_def.c	/^static int ath9k_hw_def_get_eeprom_rev(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_def_get_eeprom_ver	ath9k/eeprom_def.c	/^static int ath9k_hw_def_get_eeprom_ver(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_def_get_spur_channel	ath9k/eeprom_def.c	/^static u16 ath9k_hw_def_get_spur_channel(struct ath_hw *ah, u16 i, bool is2GHz)$/;"	f	file:
ath9k_hw_def_set_addac	ath9k/eeprom_def.c	/^static void ath9k_hw_def_set_addac(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_def_set_board_values	ath9k/eeprom_def.c	/^static void ath9k_hw_def_set_board_values(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_def_set_gain	ath9k/eeprom_def.c	/^static void ath9k_hw_def_set_gain(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_def_set_txpower	ath9k/eeprom_def.c	/^static void ath9k_hw_def_set_txpower(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_deinit	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_deinit);$/;"	v
ath9k_hw_deinit	ath9k/hw.c	/^void ath9k_hw_deinit(struct ath_hw *ah)$/;"	f
ath9k_hw_detect_mac_hang	ath9k/hw.c	/^static bool ath9k_hw_detect_mac_hang(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_dfs_tested	ath9k/hw.c	/^static bool ath9k_hw_dfs_tested(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_disable	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_disable);$/;"	v
ath9k_hw_disable	ath9k/hw.c	/^bool ath9k_hw_disable(struct ath_hw *ah)$/;"	f
ath9k_hw_disable_interrupts	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_disable_interrupts);$/;"	v
ath9k_hw_disable_interrupts	ath9k/mac.c	/^void ath9k_hw_disable_interrupts(struct ath_hw *ah)$/;"	f
ath9k_hw_disable_mib_counters	ath9k/ani.c	/^EXPORT_SYMBOL(ath9k_hw_disable_mib_counters);$/;"	v
ath9k_hw_disable_mib_counters	ath9k/ani.c	/^void ath9k_hw_disable_mib_counters(struct ath_hw *ah)$/;"	f
ath9k_hw_disablepcie	ath9k/hw.c	/^static void ath9k_hw_disablepcie(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_do_fastcc	ath9k/hw.c	/^static int ath9k_hw_do_fastcc(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
ath9k_hw_do_getnf	ath9k/hw-ops.h	/^static inline void ath9k_hw_do_getnf(struct ath_hw *ah,$/;"	f
ath9k_hw_eeprom_init	ath9k/eeprom.c	/^int ath9k_hw_eeprom_init(struct ath_hw *ah)$/;"	f
ath9k_hw_enable_interrupts	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_enable_interrupts);$/;"	v
ath9k_hw_enable_interrupts	ath9k/mac.c	/^void ath9k_hw_enable_interrupts(struct ath_hw *ah)$/;"	f
ath9k_hw_fast_chan_change	ath9k/hw-ops.h	/^static inline int ath9k_hw_fast_chan_change(struct ath_hw *ah,$/;"	f
ath9k_hw_fbin2freq	ath9k/eeprom.h	/^static inline u16 ath9k_hw_fbin2freq(u8 fbin, bool is2GHz)$/;"	f
ath9k_hw_fill_cap_info	ath9k/hw.c	/^int ath9k_hw_fill_cap_info(struct ath_hw *ah)$/;"	f
ath9k_hw_fill_vpd_table	ath9k/eeprom.c	/^void ath9k_hw_fill_vpd_table(u8 pwrMin, u8 pwrMax, u8 *pPwrList,$/;"	f
ath9k_hw_gen_timer_start	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_gen_timer_start);$/;"	v
ath9k_hw_gen_timer_start	ath9k/hw.c	/^void ath9k_hw_gen_timer_start(struct ath_hw *ah,$/;"	f
ath9k_hw_gen_timer_stop	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_gen_timer_stop);$/;"	v
ath9k_hw_gen_timer_stop	ath9k/hw.c	/^void ath9k_hw_gen_timer_stop(struct ath_hw *ah, struct ath_gen_timer *timer)$/;"	f
ath9k_hw_get_btcoex_scheme	ath9k/hw.h	/^ath9k_hw_get_btcoex_scheme(struct ath_hw *ah)$/;"	f
ath9k_hw_get_channel_centers	ath9k/hw.c	/^void ath9k_hw_get_channel_centers(struct ath_hw *ah,$/;"	f
ath9k_hw_get_default_nf	ath9k/calib.c	/^static s16 ath9k_hw_get_default_nf(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_get_delta_slope_vals	ath9k/hw.c	/^void ath9k_hw_get_delta_slope_vals(struct ath_hw *ah, u32 coef_scaled,$/;"	f
ath9k_hw_get_gain_boundaries_pdadcs	ath9k/eeprom.c	/^void ath9k_hw_get_gain_boundaries_pdadcs(struct ath_hw *ah,$/;"	f
ath9k_hw_get_legacy_target_powers	ath9k/eeprom.c	/^void ath9k_hw_get_legacy_target_powers(struct ath_hw *ah,$/;"	f
ath9k_hw_get_lower_upper_index	ath9k/eeprom.c	/^bool ath9k_hw_get_lower_upper_index(u8 target, u8 *pList, u16 listSize,$/;"	f
ath9k_hw_get_max_edge_power	ath9k/eeprom.c	/^u16 ath9k_hw_get_max_edge_power(u16 freq, struct cal_ctl_edges *pRdEdgesPower,$/;"	f
ath9k_hw_get_nf_hist_mid	ath9k/calib.c	/^static int16_t ath9k_hw_get_nf_hist_mid(int16_t *nfCalBuffer)$/;"	f	file:
ath9k_hw_get_nf_limits	ath9k/calib.c	/^static struct ath_nf_limits *ath9k_hw_get_nf_limits(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_get_nf_thresh	ath9k/calib.c	/^static bool ath9k_hw_get_nf_thresh(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_get_scaled_power	ath9k/eeprom.c	/^u16 ath9k_hw_get_scaled_power(struct ath_hw *ah, u16 power_limit,$/;"	f
ath9k_hw_get_target_powers	ath9k/eeprom.c	/^void ath9k_hw_get_target_powers(struct ath_hw *ah,$/;"	f
ath9k_hw_get_txq_props	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_get_txq_props);$/;"	v
ath9k_hw_get_txq_props	ath9k/mac.c	/^bool ath9k_hw_get_txq_props(struct ath_hw *ah, int q,$/;"	f
ath9k_hw_getchan_noise	ath9k/calib.c	/^EXPORT_SYMBOL(ath9k_hw_getchan_noise);$/;"	v
ath9k_hw_getchan_noise	ath9k/calib.c	/^s16 ath9k_hw_getchan_noise(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ath9k_hw_getisr	ath9k/hw-ops.h	/^static inline bool ath9k_hw_getisr(struct ath_hw *ah, enum ath9k_int *masked)$/;"	f
ath9k_hw_getnf	ath9k/calib.c	/^EXPORT_SYMBOL(ath9k_hw_getnf);$/;"	v
ath9k_hw_getnf	ath9k/calib.c	/^bool ath9k_hw_getnf(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ath9k_hw_getrxfilter	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_getrxfilter);$/;"	v
ath9k_hw_getrxfilter	ath9k/hw.c	/^u32 ath9k_hw_getrxfilter(struct ath_hw *ah)$/;"	f
ath9k_hw_gettsf32	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_gettsf32);$/;"	v
ath9k_hw_gettsf32	ath9k/hw.c	/^u32 ath9k_hw_gettsf32(struct ath_hw *ah)$/;"	f
ath9k_hw_gettsf64	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_gettsf64);$/;"	v
ath9k_hw_gettsf64	ath9k/hw.c	/^u64 ath9k_hw_gettsf64(struct ath_hw *ah)$/;"	f
ath9k_hw_gettxbuf	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_gettxbuf);$/;"	v
ath9k_hw_gettxbuf	ath9k/mac.c	/^u32 ath9k_hw_gettxbuf(struct ath_hw *ah, u32 q)$/;"	f
ath9k_hw_gpio_cfg_output_mux	ath9k/hw.c	/^static void ath9k_hw_gpio_cfg_output_mux(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_gpio_get	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_gpio_get);$/;"	v
ath9k_hw_gpio_get	ath9k/hw.c	/^u32 ath9k_hw_gpio_get(struct ath_hw *ah, u32 gpio)$/;"	f
ath9k_hw_init	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_init);$/;"	v
ath9k_hw_init	ath9k/hw.c	/^int ath9k_hw_init(struct ath_hw *ah)$/;"	f
ath9k_hw_init_bb	ath9k/hw-ops.h	/^static inline void ath9k_hw_init_bb(struct ath_hw *ah,$/;"	f
ath9k_hw_init_btcoex_hw	ath9k/btcoex.c	/^EXPORT_SYMBOL(ath9k_hw_init_btcoex_hw);$/;"	v
ath9k_hw_init_btcoex_hw	ath9k/btcoex.c	/^void ath9k_hw_init_btcoex_hw(struct ath_hw *ah, int qnum)$/;"	f
ath9k_hw_init_cal	ath9k/hw-ops.h	/^static inline bool ath9k_hw_init_cal(struct ath_hw *ah,$/;"	f
ath9k_hw_init_cal_settings	ath9k/hw.c	/^static void ath9k_hw_init_cal_settings(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_config	ath9k/hw.c	/^static void ath9k_hw_init_config(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_defaults	ath9k/hw.c	/^static void ath9k_hw_init_defaults(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_desc	ath9k/hw.c	/^static void ath9k_hw_init_desc(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_global_settings	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_init_global_settings);$/;"	v
ath9k_hw_init_global_settings	ath9k/hw.c	/^void ath9k_hw_init_global_settings(struct ath_hw *ah)$/;"	f
ath9k_hw_init_interrupt_masks	ath9k/hw.c	/^static void ath9k_hw_init_interrupt_masks(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_init_macaddr	ath9k/hw.c	/^static int ath9k_hw_init_macaddr(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_mfp	ath9k/hw.c	/^static void ath9k_hw_init_mfp(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_mode_gain_regs	ath9k/hw.c	/^static void ath9k_hw_init_mode_gain_regs(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_pll	ath9k/hw.c	/^static void ath9k_hw_init_pll(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_init_qos	ath9k/hw.c	/^static void ath9k_hw_init_qos(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_init_queues	ath9k/hw.c	/^static void ath9k_hw_init_queues(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_interpolate	ath9k/eeprom.c	/^int16_t ath9k_hw_interpolate(u16 target, u16 srcLeft, u16 srcRight,$/;"	f
ath9k_hw_intrpend	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_intrpend);$/;"	v
ath9k_hw_intrpend	ath9k/mac.c	/^bool ath9k_hw_intrpend(struct ath_hw *ah)$/;"	f
ath9k_hw_kill_interrupts	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_kill_interrupts);$/;"	v
ath9k_hw_kill_interrupts	ath9k/mac.c	/^void ath9k_hw_kill_interrupts(struct ath_hw *ah)$/;"	f
ath9k_hw_loadnf	ath9k/calib.c	/^void ath9k_hw_loadnf(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f
ath9k_hw_mac_bb_name	ath9k/hw.c	/^static const char *ath9k_hw_mac_bb_name(u32 mac_bb_version)$/;"	f	file:
ath9k_hw_mac_to_clks	ath9k/hw.c	/^static u32 ath9k_hw_mac_to_clks(struct ath_hw *ah, u32 usecs)$/;"	f	file:
ath9k_hw_mark_phy_inactive	ath9k/hw-ops.h	/^static inline void ath9k_hw_mark_phy_inactive(struct ath_hw *ah)$/;"	f
ath9k_hw_mci	ath9k/btcoex.h	/^struct ath9k_hw_mci {$/;"	s
ath9k_hw_mci_is_enabled	ath9k/hw.h	/^static inline bool ath9k_hw_mci_is_enabled(struct ath_hw *ah)$/;"	f
ath9k_hw_name	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_name);$/;"	v
ath9k_hw_name	ath9k/hw.c	/^void ath9k_hw_name(struct ath_hw *ah, char *hw_name, size_t len)$/;"	f
ath9k_hw_nf_sanitize	ath9k/calib.c	/^static void ath9k_hw_nf_sanitize(struct ath_hw *ah, s16 *nf)$/;"	f	file:
ath9k_hw_numtxpending	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_numtxpending);$/;"	v
ath9k_hw_numtxpending	ath9k/mac.c	/^u32 ath9k_hw_numtxpending(struct ath_hw *ah, u32 q)$/;"	f
ath9k_hw_nvram_read	ath9k/eeprom.c	/^bool ath9k_hw_nvram_read(struct ath_hw *ah, u32 off, u16 *data)$/;"	f
ath9k_hw_nvram_read_blob	ath9k/eeprom.c	/^static bool ath9k_hw_nvram_read_blob(struct ath_hw *ah, u32 off,$/;"	f	file:
ath9k_hw_ops	ath9k/hw.h	/^static inline struct ath_hw_ops *ath9k_hw_ops(struct ath_hw *ah)$/;"	f
ath9k_hw_phy_disable	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_phy_disable);$/;"	v
ath9k_hw_phy_disable	ath9k/hw.c	/^bool ath9k_hw_phy_disable(struct ath_hw *ah)$/;"	f
ath9k_hw_post_init	ath9k/hw.c	/^static int ath9k_hw_post_init(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_private_ops	ath9k/hw.h	/^static inline struct ath_hw_private_ops *ath9k_hw_private_ops(struct ath_hw *ah)$/;"	f
ath9k_hw_process_ini	ath9k/hw-ops.h	/^static inline int ath9k_hw_process_ini(struct ath_hw *ah,$/;"	f
ath9k_hw_process_rxdesc_edma	ath9k/ar9003_mac.c	/^EXPORT_SYMBOL(ath9k_hw_process_rxdesc_edma);$/;"	v
ath9k_hw_process_rxdesc_edma	ath9k/ar9003_mac.c	/^int ath9k_hw_process_rxdesc_edma(struct ath_hw *ah, struct ath_rx_status *rxs,$/;"	f
ath9k_hw_putrxbuf	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_putrxbuf);$/;"	v
ath9k_hw_putrxbuf	ath9k/mac.c	/^void ath9k_hw_putrxbuf(struct ath_hw *ah, u32 rxdp)$/;"	f
ath9k_hw_puttxbuf	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_puttxbuf);$/;"	v
ath9k_hw_puttxbuf	ath9k/mac.c	/^void ath9k_hw_puttxbuf(struct ath_hw *ah, u32 q, u32 txdp)$/;"	f
ath9k_hw_read_revisions	ath9k/hw.c	/^static void ath9k_hw_read_revisions(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_regulatory	ath9k/hw.h	/^static inline struct ath_regulatory *ath9k_hw_regulatory(struct ath_hw *ah)$/;"	f
ath9k_hw_releasetxqueue	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_releasetxqueue);$/;"	v
ath9k_hw_releasetxqueue	ath9k/mac.c	/^bool ath9k_hw_releasetxqueue(struct ath_hw *ah, u32 q)$/;"	f
ath9k_hw_reset	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_reset);$/;"	v
ath9k_hw_reset	ath9k/hw.c	/^int ath9k_hw_reset(struct ath_hw *ah, struct ath9k_channel *chan,$/;"	f
ath9k_hw_reset_calibration	ath9k/calib.c	/^void ath9k_hw_reset_calibration(struct ath_hw *ah,$/;"	f
ath9k_hw_reset_calvalid	ath9k/calib.c	/^EXPORT_SYMBOL(ath9k_hw_reset_calvalid);$/;"	v
ath9k_hw_reset_calvalid	ath9k/calib.c	/^bool ath9k_hw_reset_calvalid(struct ath_hw *ah)$/;"	f
ath9k_hw_reset_opmode	ath9k/hw.c	/^static void ath9k_hw_reset_opmode(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_reset_tsf	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_reset_tsf);$/;"	v
ath9k_hw_reset_tsf	ath9k/hw.c	/^void ath9k_hw_reset_tsf(struct ath_hw *ah)$/;"	f
ath9k_hw_reset_txstatus_ring	ath9k/ar9003_mac.c	/^void ath9k_hw_reset_txstatus_ring(struct ath_hw *ah)$/;"	f
ath9k_hw_resettxqueue	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_resettxqueue);$/;"	v
ath9k_hw_resettxqueue	ath9k/mac.c	/^bool ath9k_hw_resettxqueue(struct ath_hw *ah, u32 q)$/;"	f
ath9k_hw_restore_chainmask	ath9k/hw-ops.h	/^static inline void ath9k_hw_restore_chainmask(struct ath_hw *ah)$/;"	f
ath9k_hw_reverse_bits	ath9k/hw.c	/^u32 ath9k_hw_reverse_bits(u32 val, u32 n)$/;"	f
ath9k_hw_rf_name	ath9k/hw.c	/^static const char *ath9k_hw_rf_name(u16 rf_version)$/;"	f	file:
ath9k_hw_rf_set_freq	ath9k/hw-ops.h	/^static inline int ath9k_hw_rf_set_freq(struct ath_hw *ah,$/;"	f
ath9k_hw_rfbus_done	ath9k/hw-ops.h	/^static inline void ath9k_hw_rfbus_done(struct ath_hw *ah)$/;"	f
ath9k_hw_rfbus_req	ath9k/hw-ops.h	/^static inline bool ath9k_hw_rfbus_req(struct ath_hw *ah)$/;"	f
ath9k_hw_rxena	ath9k/hw-ops.h	/^static inline void ath9k_hw_rxena(struct ath_hw *ah)$/;"	f
ath9k_hw_rxprocdesc	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_rxprocdesc);$/;"	v
ath9k_hw_rxprocdesc	ath9k/mac.c	/^int ath9k_hw_rxprocdesc(struct ath_hw *ah, struct ath_desc *ds,$/;"	f
ath9k_hw_set11nmac2040	ath9k/hw.c	/^void ath9k_hw_set11nmac2040(struct ath_hw *ah)$/;"	f
ath9k_hw_set_4k_power_cal_table	ath9k/eeprom_4k.c	/^static void ath9k_hw_set_4k_power_cal_table(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_4k_power_per_rate_table	ath9k/eeprom_4k.c	/^static void ath9k_hw_set_4k_power_per_rate_table(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_ack_timeout	ath9k/hw.c	/^static void ath9k_hw_set_ack_timeout(struct ath_hw *ah, u32 us)$/;"	f	file:
ath9k_hw_set_ar9287_power_cal_table	ath9k/eeprom_9287.c	/^static void ath9k_hw_set_ar9287_power_cal_table(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_ar9287_power_per_rate_table	ath9k/eeprom_9287.c	/^static void ath9k_hw_set_ar9287_power_per_rate_table(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_cck_nil	ath9k/ani.c	/^static void ath9k_hw_set_cck_nil(struct ath_hw *ah, u_int8_t immunityLevel,$/;"	f	file:
ath9k_hw_set_channel_regs	ath9k/hw-ops.h	/^static inline void ath9k_hw_set_channel_regs(struct ath_hw *ah,$/;"	f
ath9k_hw_set_clockrate	ath9k/hw.c	/^static void ath9k_hw_set_clockrate(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_set_cts_timeout	ath9k/hw.c	/^static void ath9k_hw_set_cts_timeout(struct ath_hw *ah, u32 us)$/;"	f	file:
ath9k_hw_set_def_power_cal_table	ath9k/eeprom_def.c	/^static void ath9k_hw_set_def_power_cal_table(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_def_power_per_rate_table	ath9k/eeprom_def.c	/^static void ath9k_hw_set_def_power_per_rate_table(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_delta_slope	ath9k/hw-ops.h	/^static inline void ath9k_hw_set_delta_slope(struct ath_hw *ah,$/;"	f
ath9k_hw_set_desc_link	ath9k/hw-ops.h	/^static inline void ath9k_hw_set_desc_link(struct ath_hw *ah, void *ds,$/;"	f
ath9k_hw_set_dma	ath9k/hw.c	/^static inline void ath9k_hw_set_dma(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_set_global_txtimeout	ath9k/hw.c	/^static bool ath9k_hw_set_global_txtimeout(struct ath_hw *ah, u32 tu)$/;"	f	file:
ath9k_hw_set_gpio	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_set_gpio);$/;"	v
ath9k_hw_set_gpio	ath9k/hw.c	/^void ath9k_hw_set_gpio(struct ath_hw *ah, u32 gpio, u32 val)$/;"	f
ath9k_hw_set_interrupts	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_set_interrupts);$/;"	v
ath9k_hw_set_interrupts	ath9k/mac.c	/^void ath9k_hw_set_interrupts(struct ath_hw *ah)$/;"	f
ath9k_hw_set_ofdm_nil	ath9k/ani.c	/^static void ath9k_hw_set_ofdm_nil(struct ath_hw *ah, u8 immunityLevel,$/;"	f	file:
ath9k_hw_set_operating_mode	ath9k/hw.c	/^static void ath9k_hw_set_operating_mode(struct ath_hw *ah, int opmode)$/;"	f	file:
ath9k_hw_set_power_awake	ath9k/hw.c	/^static bool ath9k_hw_set_power_awake(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_set_powermode_wow_sleep	ath9k/wow.c	/^static void ath9k_hw_set_powermode_wow_sleep(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_set_radar_params	ath9k/hw-ops.h	/^static inline void ath9k_hw_set_radar_params(struct ath_hw *ah)$/;"	f
ath9k_hw_set_reset	ath9k/hw.c	/^static bool ath9k_hw_set_reset(struct ath_hw *ah, int type)$/;"	f	file:
ath9k_hw_set_reset_power_on	ath9k/hw.c	/^static bool ath9k_hw_set_reset_power_on(struct ath_hw *ah)$/;"	f	file:
ath9k_hw_set_reset_reg	ath9k/hw.c	/^static bool ath9k_hw_set_reset_reg(struct ath_hw *ah, u32 type)$/;"	f	file:
ath9k_hw_set_rf_regs	ath9k/hw-ops.h	/^static inline bool ath9k_hw_set_rf_regs(struct ath_hw *ah,$/;"	f
ath9k_hw_set_rfmode	ath9k/hw-ops.h	/^static inline void ath9k_hw_set_rfmode(struct ath_hw *ah,$/;"	f
ath9k_hw_set_rx_bufsize	ath9k/ar9003_mac.c	/^EXPORT_SYMBOL(ath9k_hw_set_rx_bufsize);$/;"	v
ath9k_hw_set_rx_bufsize	ath9k/ar9003_mac.c	/^void ath9k_hw_set_rx_bufsize(struct ath_hw *ah, u16 buf_size)$/;"	f
ath9k_hw_set_sifs_time	ath9k/hw.c	/^static void ath9k_hw_set_sifs_time(struct ath_hw *ah, u32 us)$/;"	f	file:
ath9k_hw_set_sta_beacon_timers	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_set_sta_beacon_timers);$/;"	v
ath9k_hw_set_sta_beacon_timers	ath9k/hw.c	/^void ath9k_hw_set_sta_beacon_timers(struct ath_hw *ah,$/;"	f
ath9k_hw_set_tsfadjust	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_set_tsfadjust);$/;"	v
ath9k_hw_set_tsfadjust	ath9k/hw.c	/^void ath9k_hw_set_tsfadjust(struct ath_hw *ah, bool set)$/;"	f
ath9k_hw_set_txdesc	ath9k/hw-ops.h	/^static inline void ath9k_hw_set_txdesc(struct ath_hw *ah, void *ds,$/;"	f
ath9k_hw_set_txpowerlimit	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_set_txpowerlimit);$/;"	v
ath9k_hw_set_txpowerlimit	ath9k/hw.c	/^void ath9k_hw_set_txpowerlimit(struct ath_hw *ah, u32 limit, bool test)$/;"	f
ath9k_hw_set_txq_interrupts	ath9k/mac.c	/^static void ath9k_hw_set_txq_interrupts(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_set_txq_props	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_set_txq_props);$/;"	v
ath9k_hw_set_txq_props	ath9k/mac.c	/^bool ath9k_hw_set_txq_props(struct ath_hw *ah, int q,$/;"	f
ath9k_hw_setantenna	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_setantenna);$/;"	v
ath9k_hw_setantenna	ath9k/hw.c	/^void ath9k_hw_setantenna(struct ath_hw *ah, u32 antenna)$/;"	f
ath9k_hw_setmcastfilter	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_setmcastfilter);$/;"	v
ath9k_hw_setmcastfilter	ath9k/hw.c	/^void ath9k_hw_setmcastfilter(struct ath_hw *ah, u32 filter0, u32 filter1)$/;"	f
ath9k_hw_setopmode	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_setopmode);$/;"	v
ath9k_hw_setopmode	ath9k/hw.c	/^void ath9k_hw_setopmode(struct ath_hw *ah)$/;"	f
ath9k_hw_setpower	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_setpower);$/;"	v
ath9k_hw_setpower	ath9k/hw.c	/^bool ath9k_hw_setpower(struct ath_hw *ah, enum ath9k_power_mode mode)$/;"	f
ath9k_hw_setrxabort	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_setrxabort);$/;"	v
ath9k_hw_setrxabort	ath9k/mac.c	/^bool ath9k_hw_setrxabort(struct ath_hw *ah, bool set)$/;"	f
ath9k_hw_setrxfilter	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_setrxfilter);$/;"	v
ath9k_hw_setrxfilter	ath9k/hw.c	/^void ath9k_hw_setrxfilter(struct ath_hw *ah, u32 bits)$/;"	f
ath9k_hw_setslottime	ath9k/hw.c	/^static void ath9k_hw_setslottime(struct ath_hw *ah, u32 us)$/;"	f	file:
ath9k_hw_settsf64	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_settsf64);$/;"	v
ath9k_hw_settsf64	ath9k/hw.c	/^void ath9k_hw_settsf64(struct ath_hw *ah, u64 tsf64)$/;"	f
ath9k_hw_setup_calibration	ath9k/hw-ops.h	/^static inline void ath9k_hw_setup_calibration(struct ath_hw *ah,$/;"	f
ath9k_hw_setup_statusring	ath9k/ar9003_mac.c	/^EXPORT_SYMBOL(ath9k_hw_setup_statusring);$/;"	v
ath9k_hw_setup_statusring	ath9k/ar9003_mac.c	/^void ath9k_hw_setup_statusring(struct ath_hw *ah, void *ts_start,$/;"	f
ath9k_hw_setuprxdesc	ath9k/ar9002_mac.c	/^EXPORT_SYMBOL(ath9k_hw_setuprxdesc);$/;"	v
ath9k_hw_setuprxdesc	ath9k/ar9002_mac.c	/^void ath9k_hw_setuprxdesc(struct ath_hw *ah, struct ath_desc *ds,$/;"	f
ath9k_hw_setuptxqueue	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_setuptxqueue);$/;"	v
ath9k_hw_setuptxqueue	ath9k/mac.c	/^int ath9k_hw_setuptxqueue(struct ath_hw *ah, enum ath9k_tx_queue type,$/;"	f
ath9k_hw_spur_mitigate_freq	ath9k/hw-ops.h	/^static inline void ath9k_hw_spur_mitigate_freq(struct ath_hw *ah,$/;"	f
ath9k_hw_start_nfcal	ath9k/calib.c	/^void ath9k_hw_start_nfcal(struct ath_hw *ah, bool update)$/;"	f
ath9k_hw_startpcureceive	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_startpcureceive);$/;"	v
ath9k_hw_startpcureceive	ath9k/mac.c	/^void ath9k_hw_startpcureceive(struct ath_hw *ah, bool is_scanning)$/;"	f
ath9k_hw_stop_dma_queue	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_stop_dma_queue);$/;"	v
ath9k_hw_stop_dma_queue	ath9k/mac.c	/^bool ath9k_hw_stop_dma_queue(struct ath_hw *ah, u32 q)$/;"	f
ath9k_hw_stopdmarecv	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_stopdmarecv);$/;"	v
ath9k_hw_stopdmarecv	ath9k/mac.c	/^bool ath9k_hw_stopdmarecv(struct ath_hw *ah, bool *reset)$/;"	f
ath9k_hw_synth_delay	ath9k/hw.c	/^void ath9k_hw_synth_delay(struct ath_hw *ah, struct ath9k_channel *chan,$/;"	f
ath9k_hw_txprocdesc	ath9k/hw-ops.h	/^static inline int ath9k_hw_txprocdesc(struct ath_hw *ah, void *ds,$/;"	f
ath9k_hw_txstart	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_txstart);$/;"	v
ath9k_hw_txstart	ath9k/mac.c	/^void ath9k_hw_txstart(struct ath_hw *ah, u32 q)$/;"	f
ath9k_hw_update_mibstats	ath9k/ani.c	/^static void ath9k_hw_update_mibstats(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_update_nfcal_hist_buffer	ath9k/calib.c	/^static void ath9k_hw_update_nfcal_hist_buffer(struct ath_hw *ah,$/;"	f	file:
ath9k_hw_update_regulatory_maxpower	ath9k/eeprom.c	/^void ath9k_hw_update_regulatory_maxpower(struct ath_hw *ah)$/;"	f
ath9k_hw_updatetxtriglevel	ath9k/mac.c	/^EXPORT_SYMBOL(ath9k_hw_updatetxtriglevel);$/;"	v
ath9k_hw_updatetxtriglevel	ath9k/mac.c	/^bool ath9k_hw_updatetxtriglevel(struct ath_hw *ah, bool bIncTrigLevel)$/;"	f
ath9k_hw_usb_gen_fill_eeprom	ath9k/eeprom.c	/^void ath9k_hw_usb_gen_fill_eeprom(struct ath_hw *ah, u16 *eep_data,$/;"	f
ath9k_hw_use_flash	ath9k/eeprom.h	100;"	d
ath9k_hw_version	ath9k/hw.h	/^struct ath9k_hw_version {$/;"	s
ath9k_hw_wait	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_wait);$/;"	v
ath9k_hw_wait	ath9k/hw.c	/^bool ath9k_hw_wait(struct ath_hw *ah, u32 reg, u32 mask, u32 val, u32 timeout)$/;"	f
ath9k_hw_wow_apply_pattern	ath9k/hw.h	/^static inline void ath9k_hw_wow_apply_pattern(struct ath_hw *ah,$/;"	f
ath9k_hw_wow_apply_pattern	ath9k/wow.c	/^EXPORT_SYMBOL(ath9k_hw_wow_apply_pattern);$/;"	v
ath9k_hw_wow_apply_pattern	ath9k/wow.c	/^void ath9k_hw_wow_apply_pattern(struct ath_hw *ah, u8 *user_pattern,$/;"	f
ath9k_hw_wow_enable	ath9k/hw.h	/^static inline void ath9k_hw_wow_enable(struct ath_hw *ah, u32 pattern_enable)$/;"	f
ath9k_hw_wow_enable	ath9k/wow.c	/^EXPORT_SYMBOL(ath9k_hw_wow_enable);$/;"	v
ath9k_hw_wow_enable	ath9k/wow.c	/^void ath9k_hw_wow_enable(struct ath_hw *ah, u32 pattern_enable)$/;"	f
ath9k_hw_wow_event_to_string	ath9k/hw.h	/^static inline const char *ath9k_hw_wow_event_to_string(u32 wow_event)$/;"	f
ath9k_hw_wow_event_to_string	ath9k/wow.c	/^EXPORT_SYMBOL(ath9k_hw_wow_event_to_string);$/;"	v
ath9k_hw_wow_event_to_string	ath9k/wow.c	/^const char *ath9k_hw_wow_event_to_string(u32 wow_event)$/;"	f
ath9k_hw_wow_wakeup	ath9k/hw.h	/^static inline u32 ath9k_hw_wow_wakeup(struct ath_hw *ah)$/;"	f
ath9k_hw_wow_wakeup	ath9k/wow.c	/^EXPORT_SYMBOL(ath9k_hw_wow_wakeup);$/;"	v
ath9k_hw_wow_wakeup	ath9k/wow.c	/^u32 ath9k_hw_wow_wakeup(struct ath_hw *ah)$/;"	f
ath9k_hw_write_array	ath9k/hw.c	/^void ath9k_hw_write_array(struct ath_hw *ah, const struct ar5416IniArray *array,$/;"	f
ath9k_hw_write_associd	ath9k/hw.c	/^EXPORT_SYMBOL(ath9k_hw_write_associd);$/;"	v
ath9k_hw_write_associd	ath9k/hw.c	/^void ath9k_hw_write_associd(struct ath_hw *ah)$/;"	f
ath9k_init	ath9k/hw.c	/^module_init(ath9k_init);$/;"	v
ath9k_init	ath9k/hw.c	/^static int __init ath9k_init(void)$/;"	f	file:
ath9k_init	ath9k/init.c	/^module_init(ath9k_init);$/;"	v
ath9k_init	ath9k/init.c	/^static int __init ath9k_init(void)$/;"	f	file:
ath9k_init_band_txpower	ath9k/init.c	/^static void ath9k_init_band_txpower(struct ath_softc *sc, int band)$/;"	f	file:
ath9k_init_btcoex	ath9k/ath9k.h	/^static inline int ath9k_init_btcoex(struct ath_softc *sc)$/;"	f
ath9k_init_btcoex	ath9k/gpio.c	/^int ath9k_init_btcoex(struct ath_softc *sc)$/;"	f
ath9k_init_channels_rates	ath9k/htc_drv_init.c	/^static void ath9k_init_channels_rates(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_init_channels_rates	ath9k/init.c	/^static int ath9k_init_channels_rates(struct ath_softc *sc)$/;"	f	file:
ath9k_init_debug	ath9k/debug.c	/^int ath9k_init_debug(struct ath_hw *ah)$/;"	f
ath9k_init_debug	ath9k/debug.h	/^static inline int ath9k_init_debug(struct ath_hw *ah)$/;"	f
ath9k_init_device	ath9k/htc_drv_init.c	/^static int ath9k_init_device(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_init_device	ath9k/init.c	/^int ath9k_init_device(u16 devid, struct ath_softc *sc,$/;"	f
ath9k_init_firmware_version	ath9k/htc_drv_init.c	/^static int ath9k_init_firmware_version(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_init_htc_services	ath9k/htc_drv_init.c	/^static int ath9k_init_htc_services(struct ath9k_htc_priv *priv, u16 devid,$/;"	f	file:
ath9k_init_leds	ath9k/htc.h	/^static inline void ath9k_init_leds(struct ath9k_htc_priv *priv)$/;"	f
ath9k_init_leds	ath9k/htc_drv_gpio.c	/^void ath9k_init_leds(struct ath9k_htc_priv *priv)$/;"	f
ath9k_init_misc	ath9k/htc_drv_init.c	/^static void ath9k_init_misc(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_init_misc	ath9k/init.c	/^static void ath9k_init_misc(struct ath_softc *sc)$/;"	f	file:
ath9k_init_nfcal_hist_buffer	ath9k/calib.c	/^void ath9k_init_nfcal_hist_buffer(struct ath_hw *ah,$/;"	f
ath9k_init_priv	ath9k/htc_drv_init.c	/^static int ath9k_init_priv(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_init_queues	ath9k/htc_drv_init.c	/^static int ath9k_init_queues(struct ath9k_htc_priv *priv)$/;"	f	file:
ath9k_init_queues	ath9k/init.c	/^static int ath9k_init_queues(struct ath_softc *sc)$/;"	f	file:
ath9k_init_softc	ath9k/init.c	/^static int ath9k_init_softc(u16 devid, struct ath_softc *sc,$/;"	f	file:
ath9k_init_txpower_limits	ath9k/init.c	/^static void ath9k_init_txpower_limits(struct ath_softc *sc)$/;"	f	file:
ath9k_init_wmi	ath9k/wmi.c	/^struct wmi *ath9k_init_wmi(struct ath9k_htc_priv *priv)$/;"	f
ath9k_int	ath9k/hw.h	/^enum ath9k_int {$/;"	g
ath9k_ioread32	ath9k/init.c	/^static unsigned int ath9k_ioread32(void *hw_priv, u32 reg_offset)$/;"	f	file:
ath9k_iowrite32	ath9k/init.c	/^static void ath9k_iowrite32(void *hw_priv, u32 val, u32 reg_offset)$/;"	f	file:
ath9k_key_type	ath9k/mac.h	/^enum ath9k_key_type {$/;"	g
ath9k_led_brightness	ath9k/htc_drv_gpio.c	/^static void ath9k_led_brightness(struct led_classdev *led_cdev,$/;"	f	file:
ath9k_led_work	ath9k/htc.h	/^static inline void ath9k_led_work(struct work_struct *work)$/;"	f
ath9k_led_work	ath9k/htc_drv_gpio.c	/^void ath9k_led_work(struct work_struct *work)$/;"	f
ath9k_legacy_rates	ath9k/htc_drv_init.c	/^static struct ieee80211_rate ath9k_legacy_rates[] = {$/;"	v	typeref:struct:ieee80211_rate	file:
ath9k_legacy_rates	ath9k/init.c	/^static struct ieee80211_rate ath9k_legacy_rates[] = {$/;"	v	typeref:struct:ieee80211_rate	file:
ath9k_mci_set_txpower	ath9k/mci.c	/^void ath9k_mci_set_txpower(struct ath_softc *sc, bool setchannel,$/;"	f
ath9k_mci_set_txpower	ath9k/mci.h	/^static inline void ath9k_mci_set_txpower(struct ath_softc *sc, bool setchannel,$/;"	f
ath9k_mci_stomp_audio	ath9k/mci.c	/^static void ath9k_mci_stomp_audio(struct ath_softc *sc)$/;"	f	file:
ath9k_mci_update_rssi	ath9k/mci.c	/^void ath9k_mci_update_rssi(struct ath_softc *sc)$/;"	f
ath9k_mci_update_wlan_channels	ath9k/mci.c	/^void ath9k_mci_update_wlan_channels(struct ath_softc *sc, bool allow_all)$/;"	f
ath9k_mci_update_wlan_channels	ath9k/mci.h	/^static inline void ath9k_mci_update_wlan_channels(struct ath_softc *sc,$/;"	f
ath9k_mci_work	ath9k/mci.c	/^static void ath9k_mci_work(struct work_struct *work)$/;"	f	file:
ath9k_mib_stats	ath9k/ani.h	/^struct ath9k_mib_stats {$/;"	s
ath9k_modparam_nohwcrypt	ath9k/init.c	/^int ath9k_modparam_nohwcrypt;$/;"	v
ath9k_multi_regread	ath9k/htc_drv_init.c	/^static void ath9k_multi_regread(void *hw_priv, u32 *addr,$/;"	f	file:
ath9k_nfcal_hist	ath9k/calib.h	/^struct ath9k_nfcal_hist {$/;"	s
ath9k_olc_get_pdadcs	ath9k/eeprom_def.c	/^static void ath9k_olc_get_pdadcs(struct ath_hw *ah,$/;"	f	file:
ath9k_olc_init	ath9k/hw-ops.h	/^static inline void ath9k_olc_init(struct ath_hw *ah)$/;"	f
ath9k_ops	ath9k/main.c	/^struct ieee80211_ops ath9k_ops = {$/;"	v	typeref:struct:ieee80211_ops
ath9k_ops_config	ath9k/hw.h	/^struct ath9k_ops_config {$/;"	s
ath9k_pacal_info	ath9k/calib.h	/^struct ath9k_pacal_info{$/;"	s
ath9k_parse_mpdudensity	ath9k/main.c	/^u8 ath9k_parse_mpdudensity(u8 mpdudensity)$/;"	f
ath9k_percal_data	ath9k/calib.h	/^struct ath9k_percal_data {$/;"	s
ath9k_phyerr	ath9k/mac.h	/^enum ath9k_phyerr {$/;"	g
ath9k_pkt_type	ath9k/mac.h	/^enum ath9k_pkt_type {$/;"	g
ath9k_platform_id_table	ath9k/ahb.c	/^static const struct platform_device_id ath9k_platform_id_table[] = {$/;"	v	typeref:struct:platform_device_id	file:
ath9k_postprocess_radar_event	ath9k/dfs.c	/^ath9k_postprocess_radar_event(struct ath_softc *sc,$/;"	f	file:
ath9k_power_mode	ath9k/hw.h	/^enum ath9k_power_mode {$/;"	g
ath9k_process_rate	ath9k/htc_drv_txrx.c	/^static void ath9k_process_rate(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_process_rate	ath9k/recv.c	/^static int ath9k_process_rate(struct ath_common *common,$/;"	f	file:
ath9k_process_rssi	ath9k/recv.c	/^static void ath9k_process_rssi(struct ath_common *common,$/;"	f	file:
ath9k_ps_restore	ath9k/main.c	/^void ath9k_ps_restore(struct ath_softc *sc)$/;"	f
ath9k_ps_wakeup	ath9k/main.c	/^void ath9k_ps_wakeup(struct ath_softc *sc)$/;"	f
ath9k_ps_work	ath9k/htc_drv_main.c	/^void ath9k_ps_work(struct work_struct *work)$/;"	f
ath9k_queue_reset	ath9k/main.c	/^void ath9k_queue_reset(struct ath_softc *sc, enum ath_reset_type type)$/;"	f
ath9k_reg_notifier	ath9k/htc_drv_init.c	/^static void ath9k_reg_notifier(struct wiphy *wiphy,$/;"	f	file:
ath9k_reg_notifier	ath9k/init.c	/^static void ath9k_reg_notifier(struct wiphy *wiphy,$/;"	f	file:
ath9k_reg_rmw	ath9k/htc_drv_init.c	/^static u32 ath9k_reg_rmw(void *hw_priv, u32 reg_offset, u32 set, u32 clr)$/;"	f	file:
ath9k_reg_rmw	ath9k/init.c	/^static unsigned int ath9k_reg_rmw(void *hw_priv, u32 reg_offset, u32 set, u32 clr)$/;"	f	file:
ath9k_regd_get_ctl	ath9k/hw.c	/^u32 ath9k_regd_get_ctl(struct ath_regulatory *reg, struct ath9k_channel *chan)$/;"	f
ath9k_regread	ath9k/htc_drv_init.c	/^static unsigned int ath9k_regread(void *hw_priv, u32 reg_offset)$/;"	f	file:
ath9k_regwrite	ath9k/htc_drv_init.c	/^static void ath9k_regwrite(void *hw_priv, u32 val, u32 reg_offset)$/;"	f	file:
ath9k_regwrite_buffer	ath9k/htc_drv_init.c	/^static void ath9k_regwrite_buffer(void *hw_priv, u32 val, u32 reg_offset)$/;"	f	file:
ath9k_regwrite_flush	ath9k/htc_drv_init.c	/^static void ath9k_regwrite_flush(void *hw_priv)$/;"	f	file:
ath9k_regwrite_single	ath9k/htc_drv_init.c	/^static void ath9k_regwrite_single(void *hw_priv, u32 val, u32 reg_offset)$/;"	f	file:
ath9k_reload_chainmask_settings	ath9k/init.c	/^void ath9k_reload_chainmask_settings(struct ath_softc *sc)$/;"	f
ath9k_remove_interface	ath9k/main.c	/^static void ath9k_remove_interface(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_reset_beacon_status	ath9k/beacon.c	/^static void ath9k_reset_beacon_status(struct ath_softc *sc)$/;"	f	file:
ath9k_reset_tsf	ath9k/main.c	/^static void ath9k_reset_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_resume	ath9k/main.c	/^static int ath9k_resume(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_rfkill_poll_state	ath9k/gpio.c	/^void ath9k_rfkill_poll_state(struct ieee80211_hw *hw)$/;"	f
ath9k_rx_accept	ath9k/recv.c	/^static bool ath9k_rx_accept(struct ath_common *common,$/;"	f	file:
ath9k_rx_cleanup	ath9k/htc_drv_txrx.c	/^void ath9k_rx_cleanup(struct ath9k_htc_priv *priv)$/;"	f
ath9k_rx_filter	ath9k/mac.h	/^enum ath9k_rx_filter {$/;"	g
ath9k_rx_init	ath9k/htc_drv_txrx.c	/^int ath9k_rx_init(struct ath9k_htc_priv *priv)$/;"	f
ath9k_rx_prepare	ath9k/htc_drv_txrx.c	/^static bool ath9k_rx_prepare(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_rx_qtype	ath9k/hw.h	/^enum ath9k_rx_qtype {$/;"	g
ath9k_rx_skb_postprocess	ath9k/recv.c	/^static void ath9k_rx_skb_postprocess(struct ath_common *common,$/;"	f	file:
ath9k_rx_skb_preprocess	ath9k/recv.c	/^static int ath9k_rx_skb_preprocess(struct ath_softc *sc,$/;"	f	file:
ath9k_rx_tasklet	ath9k/htc_drv_txrx.c	/^void ath9k_rx_tasklet(unsigned long data)$/;"	f
ath9k_set_antenna	ath9k/main.c	/^static int ath9k_set_antenna(struct ieee80211_hw *hw, u32 tx_ant, u32 rx_ant)$/;"	f	file:
ath9k_set_assoc_state	ath9k/main.c	/^static void ath9k_set_assoc_state(struct ath_softc *sc,$/;"	f	file:
ath9k_set_beacon	ath9k/beacon.c	/^void ath9k_set_beacon(struct ath_softc *sc)$/;"	f
ath9k_set_coverage_class	ath9k/main.c	/^static void ath9k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)$/;"	f	file:
ath9k_set_hw_capab	ath9k/htc_drv_init.c	/^static void ath9k_set_hw_capab(struct ath9k_htc_priv *priv,$/;"	f	file:
ath9k_set_hw_capab	ath9k/init.c	/^void ath9k_set_hw_capab(struct ath_softc *sc, struct ieee80211_hw *hw)$/;"	f
ath9k_set_key	ath9k/main.c	/^static int ath9k_set_key(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_set_power_network_sleep	ath9k/hw.c	/^static void ath9k_set_power_network_sleep(struct ath_hw *ah)$/;"	f	file:
ath9k_set_power_sleep	ath9k/hw.c	/^static void ath9k_set_power_sleep(struct ath_hw *ah)$/;"	f	file:
ath9k_set_tsf	ath9k/main.c	/^static void ath9k_set_tsf(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_set_tsfadjust	ath9k/beacon.c	/^void ath9k_set_tsfadjust(struct ath_softc *sc, struct ieee80211_vif *vif)$/;"	f
ath9k_set_wakeup	ath9k/main.c	/^static void ath9k_set_wakeup(struct ieee80211_hw *hw, bool enabled)$/;"	f	file:
ath9k_setpower	ath9k/main.c	/^static bool ath9k_setpower(struct ath_softc *sc, enum ath9k_power_mode mode)$/;"	f	file:
ath9k_skb_queue_complete	ath9k/hif_usb.c	/^static inline void ath9k_skb_queue_complete(struct hif_device_usb *hif_dev,$/;"	f	file:
ath9k_skb_queue_purge	ath9k/hif_usb.c	/^static inline void ath9k_skb_queue_purge(struct hif_device_usb *hif_dev,$/;"	f	file:
ath9k_spectral_scan_config	ath9k/main.c	/^int ath9k_spectral_scan_config(struct ieee80211_hw *hw,$/;"	f
ath9k_spectral_scan_trigger	ath9k/main.c	/^void ath9k_spectral_scan_trigger(struct ieee80211_hw *hw)$/;"	f
ath9k_sta_add	ath9k/main.c	/^static int ath9k_sta_add(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_sta_add_debugfs	ath9k/debug.c	/^void ath9k_sta_add_debugfs(struct ieee80211_hw *hw,$/;"	f
ath9k_sta_notify	ath9k/main.c	/^static void ath9k_sta_notify(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_sta_remove	ath9k/main.c	/^static int ath9k_sta_remove(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_sta_remove_debugfs	ath9k/debug.c	/^void ath9k_sta_remove_debugfs(struct ieee80211_hw *hw,$/;"	f
ath9k_sta_vif_iter	ath9k/main.c	/^static void ath9k_sta_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_start	ath9k/main.c	/^static int ath9k_start(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_start_btcoex	ath9k/ath9k.h	/^static inline void ath9k_start_btcoex(struct ath_softc *sc)$/;"	f
ath9k_start_btcoex	ath9k/gpio.c	/^void ath9k_start_btcoex(struct ath_softc *sc)$/;"	f
ath9k_start_rfkill_poll	ath9k/htc_drv_gpio.c	/^void ath9k_start_rfkill_poll(struct ath9k_htc_priv *priv)$/;"	f
ath9k_stop	ath9k/main.c	/^static void ath9k_stop(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_stop_btcoex	ath9k/ath9k.h	/^static inline void ath9k_stop_btcoex(struct ath_softc *sc)$/;"	f
ath9k_stop_btcoex	ath9k/gpio.c	/^void ath9k_stop_btcoex(struct ath_softc *sc)$/;"	f
ath9k_suspend	ath9k/main.c	/^static int ath9k_suspend(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_sw_scan_complete	ath9k/main.c	/^static void ath9k_sw_scan_complete(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_sw_scan_start	ath9k/main.c	/^static void ath9k_sw_scan_start(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_tasklet	ath9k/main.c	/^void ath9k_tasklet(unsigned long data)$/;"	f
ath9k_tpt_blink	ath9k/init.c	/^static const struct ieee80211_tpt_blink ath9k_tpt_blink[] = {$/;"	v	typeref:struct:ieee80211_tpt_blink	file:
ath9k_tx	ath9k/main.c	/^static void ath9k_tx(struct ieee80211_hw *hw,$/;"	f	file:
ath9k_tx_cabq	ath9k/beacon.c	/^static void ath9k_tx_cabq(struct ieee80211_hw *hw, struct sk_buff *skb)$/;"	f	file:
ath9k_tx_cleanup	ath9k/htc_drv_txrx.c	/^void ath9k_tx_cleanup(struct ath9k_htc_priv *priv)$/;"	f
ath9k_tx_failed_tasklet	ath9k/htc_drv_txrx.c	/^void ath9k_tx_failed_tasklet(unsigned long data)$/;"	f
ath9k_tx_frames_pending	ath9k/main.c	/^static bool ath9k_tx_frames_pending(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_tx_init	ath9k/htc_drv_txrx.c	/^int ath9k_tx_init(struct ath9k_htc_priv *priv)$/;"	f
ath9k_tx_last_beacon	ath9k/main.c	/^static int ath9k_tx_last_beacon(struct ieee80211_hw *hw)$/;"	f	file:
ath9k_tx_queue	ath9k/mac.h	/^enum ath9k_tx_queue {$/;"	g
ath9k_tx_queue_flags	ath9k/mac.h	/^enum ath9k_tx_queue_flags {$/;"	g
ath9k_tx_queue_info	ath9k/mac.h	/^struct ath9k_tx_queue_info {$/;"	s
ath9k_usb_bus_ops	ath9k/htc_drv_init.c	/^static const struct ath_bus_ops ath9k_usb_bus_ops = {$/;"	v	typeref:struct:ath_bus_ops	file:
ath9k_uses_beacons	ath9k/main.c	/^bool ath9k_uses_beacons(int type)$/;"	f
ath9k_vif_iter	ath9k/main.c	/^static void ath9k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f	file:
ath9k_vif_iter_data	ath9k/ath9k.h	/^struct ath9k_vif_iter_data {$/;"	s
ath9k_vif_iter_data	ath9k/htc.h	/^struct ath9k_vif_iter_data {$/;"	s
ath9k_wmi_cmd	ath9k/wmi.c	/^int ath9k_wmi_cmd(struct wmi *wmi, enum wmi_cmd_id cmd_id,$/;"	f
ath9k_wmi_cmd_issue	ath9k/wmi.c	/^static int ath9k_wmi_cmd_issue(struct wmi *wmi,$/;"	f	file:
ath9k_wmi_connect	ath9k/wmi.c	/^int ath9k_wmi_connect(struct htc_target *htc, struct wmi *wmi,$/;"	f
ath9k_wmi_ctrl_rx	ath9k/wmi.c	/^static void ath9k_wmi_ctrl_rx(void *priv, struct sk_buff *skb,$/;"	f	file:
ath9k_wmi_ctrl_tx	ath9k/wmi.c	/^static void ath9k_wmi_ctrl_tx(void *priv, struct sk_buff *skb,$/;"	f	file:
ath9k_wmi_event_drain	ath9k/wmi.c	/^void ath9k_wmi_event_drain(struct ath9k_htc_priv *priv)$/;"	f
ath9k_wmi_event_tasklet	ath9k/wmi.c	/^void ath9k_wmi_event_tasklet(unsigned long data)$/;"	f
ath9k_wmi_rsp_callback	ath9k/wmi.c	/^static void ath9k_wmi_rsp_callback(struct wmi *wmi, struct sk_buff *skb)$/;"	f	file:
ath9k_wow_add_disassoc_deauth_pattern	ath9k/main.c	/^static void ath9k_wow_add_disassoc_deauth_pattern(struct ath_softc *sc)$/;"	f	file:
ath9k_wow_add_pattern	ath9k/main.c	/^static void ath9k_wow_add_pattern(struct ath_softc *sc,$/;"	f	file:
ath9k_wow_create_keep_alive_pattern	ath9k/wow.c	/^static void ath9k_wow_create_keep_alive_pattern(struct ath_hw *ah)$/;"	f	file:
ath9k_wow_map_triggers	ath9k/main.c	/^static void ath9k_wow_map_triggers(struct ath_softc *sc,$/;"	f	file:
ath9k_wow_pattern	ath9k/ath9k.h	/^struct ath9k_wow_pattern {$/;"	s
ath_ahb_bus_ops	ath5k/ahb.c	/^static const struct ath_bus_ops ath_ahb_bus_ops = {$/;"	v	typeref:struct:ath_bus_ops	file:
ath_ahb_bus_ops	ath9k/ahb.c	/^static struct ath_bus_ops ath_ahb_bus_ops  = {$/;"	v	typeref:struct:ath_bus_ops	file:
ath_ahb_driver	ath5k/ahb.c	/^module_platform_driver(ath_ahb_driver);$/;"	v
ath_ahb_driver	ath5k/ahb.c	/^static struct platform_driver ath_ahb_driver = {$/;"	v	typeref:struct:platform_driver	file:
ath_ahb_driver	ath9k/ahb.c	/^static struct platform_driver ath_ahb_driver = {$/;"	v	typeref:struct:platform_driver	file:
ath_ahb_eeprom_read	ath9k/ahb.c	/^static bool ath_ahb_eeprom_read(struct ath_common *common, u32 off, u16 *data)$/;"	f	file:
ath_ahb_exit	ath9k/ahb.c	/^void ath_ahb_exit(void)$/;"	f
ath_ahb_exit	ath9k/ath9k.h	/^static inline void ath_ahb_exit(void) {};$/;"	f
ath_ahb_init	ath9k/ahb.c	/^int ath_ahb_init(void)$/;"	f
ath_ahb_init	ath9k/ath9k.h	/^static inline int ath_ahb_init(void) { return 0; };$/;"	f
ath_ahb_probe	ath5k/ahb.c	/^static int ath_ahb_probe(struct platform_device *pdev)$/;"	f	file:
ath_ahb_probe	ath9k/ahb.c	/^static int ath_ahb_probe(struct platform_device *pdev)$/;"	f	file:
ath_ahb_read_cachesize	ath9k/ahb.c	/^static void ath_ahb_read_cachesize(struct ath_common *common, int *csz)$/;"	f	file:
ath_ahb_remove	ath5k/ahb.c	/^static int ath_ahb_remove(struct platform_device *pdev)$/;"	f	file:
ath_ahb_remove	ath9k/ahb.c	/^static int ath_ahb_remove(struct platform_device *pdev)$/;"	f	file:
ath_alert	ath.h	185;"	d
ath_ani	ath.h	/^struct ath_ani {$/;"	s
ath_ani_calibrate	ath9k/link.c	/^void ath_ani_calibrate(unsigned long data)$/;"	f
ath_ant_comb	ath9k/ath9k.h	/^struct ath_ant_comb {$/;"	s
ath_ant_comb_scan	ath9k/antenna.c	/^void ath_ant_comb_scan(struct ath_softc *sc, struct ath_rx_status *rs)$/;"	f
ath_ant_comb_update	ath9k/antenna.c	/^void ath_ant_comb_update(struct ath_softc *sc)$/;"	f
ath_ant_div_comb_alt_check	ath9k/antenna.c	/^static inline bool ath_ant_div_comb_alt_check(u8 div_group, int alt_ratio,$/;"	f	file:
ath_ant_div_conf_fast_divbias	ath9k/antenna.c	/^static void ath_ant_div_conf_fast_divbias(struct ath_hw_antcomb_conf *ant_conf,$/;"	f	file:
ath_atx_ac	ath9k/ath9k.h	/^struct ath_atx_ac {$/;"	s
ath_atx_tid	ath9k/ath9k.h	/^struct ath_atx_tid {$/;"	s
ath_bcast_mac	ath.h	/^static const u8 ath_bcast_mac[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff};$/;"	v
ath_beacon	ath9k/ath9k.h	/^struct ath_beacon {$/;"	s
ath_beacon_config	ath9k/ath9k.h	/^struct ath_beacon_config {$/;"	s
ath_beacon_dtim_pending_cab	ath9k/recv.c	/^static bool ath_beacon_dtim_pending_cab(struct sk_buff *skb)$/;"	f	file:
ath_bt_mode	ath9k/btcoex.c	/^enum ath_bt_mode {$/;"	g	file:
ath_btcoex	ath9k/ath9k.h	/^struct ath_btcoex {$/;"	s
ath_btcoex	ath9k/htc.h	/^struct ath_btcoex {$/;"	s
ath_btcoex_config	ath9k/btcoex.c	/^struct ath_btcoex_config {$/;"	s	file:
ath_btcoex_duty_cycle_work	ath9k/htc_drv_gpio.c	/^static void ath_btcoex_duty_cycle_work(struct work_struct *work)$/;"	f	file:
ath_btcoex_hw	ath9k/btcoex.h	/^struct ath_btcoex_hw {$/;"	s
ath_btcoex_no_stomp_timer	ath9k/gpio.c	/^static void ath_btcoex_no_stomp_timer(void *arg)$/;"	f	file:
ath_btcoex_period_timer	ath9k/gpio.c	/^static void ath_btcoex_period_timer(unsigned long data)$/;"	f	file:
ath_btcoex_period_work	ath9k/htc_drv_gpio.c	/^static void ath_btcoex_period_work(struct work_struct *work)$/;"	f	file:
ath_btcoex_scheme	ath9k/btcoex.h	/^enum ath_btcoex_scheme {$/;"	g
ath_buf	ath9k/ath9k.h	/^struct ath_buf {$/;"	s
ath_buf_set_rate	ath9k/xmit.c	/^static void ath_buf_set_rate(struct ath_softc *sc, struct ath_buf *bf,$/;"	f	file:
ath_buf_state	ath9k/ath9k.h	/^struct ath_buf_state {$/;"	s
ath_bus_ops	ath5k/ath5k.h	/^struct ath_bus_ops {$/;"	s
ath_bus_ops	ath9k/hw.h	/^struct ath_bus_ops {$/;"	s
ath_bus_type	ath.h	/^enum ath_bus_type {$/;"	g
ath_bus_type	ath5k/ath5k.h	/^	enum ath_bus_type ath_bus_type;$/;"	m	struct:ath_bus_ops	typeref:enum:ath_bus_ops::ath_bus_type
ath_bus_type	ath9k/hw.h	/^	enum ath_bus_type ath_bus_type;$/;"	m	struct:ath_bus_ops	typeref:enum:ath_bus_ops::ath_bus_type
ath_cabq_update	ath9k/xmit.c	/^int ath_cabq_update(struct ath_softc *sc)$/;"	f
ath_cal_list	ath9k/hw.h	/^enum ath_cal_list {$/;"	g
ath_calcrxfilter	ath9k/recv.c	/^u32 ath_calcrxfilter(struct ath_softc *sc)$/;"	f
ath_cancel_work	ath9k/main.c	/^static void ath_cancel_work(struct ath_softc *sc)$/;"	f	file:
ath_cap	ath9k/htc.h	/^	u8 ath_cap;$/;"	m	struct:ath9k_htc_target_vif
ath_check_ani	ath9k/link.c	/^void ath_check_ani(struct ath_softc *sc)$/;"	f
ath_choose_rate_table	ath9k/rc.c	/^struct ath_rate_table *ath_choose_rate_table(struct ath_softc *sc,$/;"	f	file:
ath_cipher	ath.h	/^enum ath_cipher {$/;"	g
ath_clone_txbuf	ath9k/xmit.c	/^static struct ath_buf* ath_clone_txbuf(struct ath_softc *sc, struct ath_buf *bf)$/;"	f	file:
ath_common	ath.h	/^struct ath_common {$/;"	s
ath_complete_reset	ath9k/main.c	/^static bool ath_complete_reset(struct ath_softc *sc, bool start)$/;"	f	file:
ath_compute_num_delims	ath9k/xmit.c	/^static int ath_compute_num_delims(struct ath_softc *sc, struct ath_atx_tid *tid,$/;"	f	file:
ath_config	ath9k/ath9k.h	/^struct ath_config {$/;"	s
ath_crit	ath.h	187;"	d
ath_crypt_caps	ath.h	/^enum ath_crypt_caps {$/;"	g
ath_cycle_counters	ath.h	/^struct ath_cycle_counters {$/;"	s
ath_dbg	ath.h	256;"	d
ath_dbg	ath.h	272;"	d
ath_dbg_bb_mac_samp	ath9k/debug.h	/^struct ath_dbg_bb_mac_samp {$/;"	s
ath_debug_send_fft_sample	ath9k/debug.c	/^void ath_debug_send_fft_sample(struct ath_softc *sc,$/;"	f
ath_debug_stat_interrupt	ath9k/debug.c	/^void ath_debug_stat_interrupt(struct ath_softc *sc, enum ath9k_int status)$/;"	f
ath_debug_stat_interrupt	ath9k/debug.h	/^static inline void ath_debug_stat_interrupt(struct ath_softc *sc,$/;"	f
ath_debug_stat_rc	ath9k/rc.c	/^void ath_debug_stat_rc(struct ath_rate_priv *rc, int final_rate)$/;"	f
ath_debug_stat_rc	ath9k/rc.h	/^static inline void ath_debug_stat_rc(struct ath_rate_priv *rc, int final_rate)$/;"	f
ath_debug_stat_retries	ath9k/rc.c	/^void ath_debug_stat_retries(struct ath_rate_priv *rc, int rix,$/;"	f
ath_debug_stat_retries	ath9k/rc.h	/^static inline void ath_debug_stat_retries(struct ath_rate_priv *rc, int rix,$/;"	f
ath_debug_stat_rx	ath9k/debug.c	/^void ath_debug_stat_rx(struct ath_softc *sc, struct ath_rx_status *rs)$/;"	f
ath_debug_stat_rx	ath9k/debug.h	/^static inline void ath_debug_stat_rx(struct ath_softc *sc,$/;"	f
ath_debug_stat_tx	ath9k/debug.c	/^void ath_debug_stat_tx(struct ath_softc *sc, struct ath_buf *bf,$/;"	f
ath_debug_stat_tx	ath9k/debug.h	/^static inline void ath_debug_stat_tx(struct ath_softc *sc,$/;"	f
ath_default_world_regdomain	regd.c	/^static const struct ieee80211_regdomain *ath_default_world_regdomain(void)$/;"	f	file:
ath_deinit_leds	ath9k/ath9k.h	/^static inline void ath_deinit_leds(struct ath_softc *sc)$/;"	f
ath_deinit_leds	ath9k/gpio.c	/^void ath_deinit_leds(struct ath_softc *sc)$/;"	f
ath_desc	ath9k/mac.h	/^struct ath_desc {$/;"	s
ath_descdma	ath9k/ath9k.h	/^struct ath_descdma {$/;"	s
ath_descdma_setup	ath9k/init.c	/^int ath_descdma_setup(struct ath_softc *sc, struct ath_descdma *dd,$/;"	f
ath_detect_bt_priority	ath9k/gpio.c	/^static void ath_detect_bt_priority(struct ath_softc *sc)$/;"	f	file:
ath_detect_bt_priority	ath9k/htc_drv_gpio.c	/^static void ath_detect_bt_priority(struct ath9k_htc_priv *priv)$/;"	f	file:
ath_device_state	ath.h	/^enum ath_device_state {$/;"	g
ath_dfs_pool_stats	ath9k/dfs_debug.h	/^struct ath_dfs_pool_stats {$/;"	s
ath_dfs_stats	ath9k/dfs_debug.h	/^struct ath_dfs_stats {$/;"	s
ath_drain_all_txq	ath9k/xmit.c	/^bool ath_drain_all_txq(struct ath_softc *sc)$/;"	f
ath_drain_txq_list	ath9k/xmit.c	/^static void ath_drain_txq_list(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_draintxq	ath9k/xmit.c	/^void ath_draintxq(struct ath_softc *sc, struct ath_txq *txq)$/;"	f
ath_edma_get_buffers	ath9k/recv.c	/^static bool ath_edma_get_buffers(struct ath_softc *sc,$/;"	f	file:
ath_edma_get_next_rx_buf	ath9k/recv.c	/^static struct ath_buf *ath_edma_get_next_rx_buf(struct ath_softc *sc,$/;"	f	file:
ath_edma_start_recv	ath9k/recv.c	/^static void ath_edma_start_recv(struct ath_softc *sc)$/;"	f	file:
ath_edma_stop_recv	ath9k/recv.c	/^static void ath_edma_stop_recv(struct ath_softc *sc)$/;"	f	file:
ath_emerg	ath.h	183;"	d
ath_err	ath.h	189;"	d
ath_fft_sample_type	ath9k/ath9k.h	/^enum ath_fft_sample_type {$/;"	g
ath_fill_led_pin	ath9k/ath9k.h	/^static inline void ath_fill_led_pin(struct ath_softc *sc)$/;"	f
ath_fill_led_pin	ath9k/gpio.c	/^void ath_fill_led_pin(struct ath_softc *sc)$/;"	f
ath_flushrecv	ath9k/recv.c	/^static void ath_flushrecv(struct ath_softc *sc)$/;"	f	file:
ath_frame_info	ath9k/ath9k.h	/^struct ath_frame_info {$/;"	s
ath_gen_timer	ath9k/hw.h	/^struct ath_gen_timer {$/;"	s
ath_gen_timer_alloc	ath9k/hw.c	/^EXPORT_SYMBOL(ath_gen_timer_alloc);$/;"	v
ath_gen_timer_alloc	ath9k/hw.c	/^struct ath_gen_timer *ath_gen_timer_alloc(struct ath_hw *ah,$/;"	f
ath_gen_timer_configuration	ath9k/hw.h	/^struct ath_gen_timer_configuration {$/;"	s
ath_gen_timer_free	ath9k/hw.c	/^EXPORT_SYMBOL(ath_gen_timer_free);$/;"	v
ath_gen_timer_free	ath9k/hw.c	/^void ath_gen_timer_free(struct ath_hw *ah, struct ath_gen_timer *timer)$/;"	f
ath_gen_timer_isr	ath9k/hw.c	/^EXPORT_SYMBOL(ath_gen_timer_isr);$/;"	v
ath_gen_timer_isr	ath9k/hw.c	/^void ath_gen_timer_isr(struct ath_hw *ah)$/;"	f
ath_gen_timer_table	ath9k/hw.h	/^struct ath_gen_timer_table {$/;"	s
ath_get_next_rx_buf	ath9k/recv.c	/^static struct ath_buf *ath_get_next_rx_buf(struct ath_softc *sc,$/;"	f	file:
ath_get_rate	ath9k/rc.c	/^static void ath_get_rate(void *priv, struct ieee80211_sta *sta, void *priv_sta,$/;"	f	file:
ath_get_regpair	regd.c	/^ath_get_regpair(int regdmn)$/;"	f	file:
ath_ht20_40_fft_packet	ath9k/ath9k.h	/^struct ath_ht20_40_fft_packet {$/;"	s
ath_ht20_40_mag_info	ath9k/ath9k.h	/^struct ath_ht20_40_mag_info {$/;"	s
ath_ht20_fft_packet	ath9k/ath9k.h	/^struct ath_ht20_fft_packet {$/;"	s
ath_ht20_mag_info	ath9k/ath9k.h	/^struct ath_ht20_mag_info {$/;"	s
ath_htc_cancel_btcoex_work	ath9k/htc_drv_gpio.c	/^static void ath_htc_cancel_btcoex_work(struct ath9k_htc_priv *priv)$/;"	f	file:
ath_htc_init_btcoex_work	ath9k/htc_drv_gpio.c	/^static void ath_htc_init_btcoex_work(struct ath9k_htc_priv *priv)$/;"	f	file:
ath_htc_resume_btcoex_work	ath9k/htc_drv_gpio.c	/^static void ath_htc_resume_btcoex_work(struct ath9k_htc_priv *priv)$/;"	f	file:
ath_htc_rx_status	ath9k/mac.h	/^struct ath_htc_rx_status {$/;"	s
ath_htc_txq_update	ath9k/htc_drv_txrx.c	/^int ath_htc_txq_update(struct ath9k_htc_priv *priv, int qnum,$/;"	f
ath_hw	ath9k/hw.h	/^struct ath_hw {$/;"	s
ath_hw_antcomb_conf	ath9k/hw.h	/^struct ath_hw_antcomb_conf {$/;"	s
ath_hw_check	ath9k/link.c	/^void ath_hw_check(struct work_struct *work)$/;"	f
ath_hw_cycle_counters_update	hw.c	/^EXPORT_SYMBOL(ath_hw_cycle_counters_update);$/;"	v
ath_hw_cycle_counters_update	hw.c	/^void ath_hw_cycle_counters_update(struct ath_common *common)$/;"	f
ath_hw_get_listen_time	hw.c	/^EXPORT_SYMBOL(ath_hw_get_listen_time);$/;"	v
ath_hw_get_listen_time	hw.c	/^int32_t ath_hw_get_listen_time(struct ath_common *common)$/;"	f
ath_hw_keyreset	key.c	/^EXPORT_SYMBOL(ath_hw_keyreset);$/;"	v
ath_hw_keyreset	key.c	/^bool ath_hw_keyreset(struct ath_common *common, u16 entry)$/;"	f
ath_hw_keysetmac	key.c	/^static bool ath_hw_keysetmac(struct ath_common *common,$/;"	f	file:
ath_hw_ops	ath9k/hw.h	/^struct ath_hw_ops {$/;"	s
ath_hw_pll_rx_hang_check	ath9k/link.c	/^static bool ath_hw_pll_rx_hang_check(struct ath_softc *sc, u32 pll_sqsum)$/;"	f	file:
ath_hw_pll_work	ath9k/link.c	/^void ath_hw_pll_work(struct work_struct *work)$/;"	f
ath_hw_private_ops	ath9k/hw.h	/^struct ath_hw_private_ops {$/;"	s
ath_hw_radar_conf	ath9k/hw.h	/^struct ath_hw_radar_conf {$/;"	s
ath_hw_set_keycache_entry	key.c	/^static bool ath_hw_set_keycache_entry(struct ath_common *common, u16 entry,$/;"	f	file:
ath_hw_setbssidmask	hw.c	/^EXPORT_SYMBOL(ath_hw_setbssidmask);$/;"	v
ath_hw_setbssidmask	hw.c	/^void ath_hw_setbssidmask(struct ath_common *common)$/;"	f
ath_hw_txq_subtype	ath9k/hw.h	/^enum ath_hw_txq_subtype {$/;"	g
ath_info	ath.h	195;"	d
ath_ini_subsys	ath9k/hw.h	/^enum ath_ini_subsys {$/;"	g
ath_init_btcoex_timer	ath9k/gpio.c	/^static int ath_init_btcoex_timer(struct ath_softc *sc)$/;"	f	file:
ath_init_leds	ath9k/ath9k.h	/^static inline void ath_init_leds(struct ath_softc *sc)$/;"	f
ath_init_leds	ath9k/gpio.c	/^void ath_init_leds(struct ath_softc *sc)$/;"	f
ath_interrupt_stats	ath9k/debug.h	/^struct ath_interrupt_stats {$/;"	s
ath_is_49ghz_allowed	regd.c	/^EXPORT_SYMBOL(ath_is_49ghz_allowed);$/;"	v
ath_is_49ghz_allowed	regd.c	/^bool ath_is_49ghz_allowed(u16 regdomain)$/;"	f
ath_is_alt_ant_ratio_better	ath9k/antenna.c	/^static inline bool ath_is_alt_ant_ratio_better(int alt_ratio, int maxdelta,$/;"	f	file:
ath_is_radar_freq	regd.c	/^static bool ath_is_radar_freq(u16 center_freq)$/;"	f	file:
ath_is_rfkill_set	ath9k/gpio.c	/^static bool ath_is_rfkill_set(struct ath_softc *sc)$/;"	f	file:
ath_is_rfkill_set	ath9k/htc_drv_gpio.c	/^static bool ath_is_rfkill_set(struct ath9k_htc_priv *priv)$/;"	f	file:
ath_is_world_regd	regd.c	/^EXPORT_SYMBOL(ath_is_world_regd);$/;"	v
ath_is_world_regd	regd.c	/^bool ath_is_world_regd(struct ath_regulatory *reg)$/;"	f
ath_isr	ath9k/main.c	/^irqreturn_t ath_isr(int irq, void *dev)$/;"	f
ath_key_config	key.c	/^EXPORT_SYMBOL(ath_key_config);$/;"	v
ath_key_config	key.c	/^int ath_key_config(struct ath_common *common,$/;"	f
ath_key_delete	key.c	/^EXPORT_SYMBOL(ath_key_delete);$/;"	v
ath_key_delete	key.c	/^void ath_key_delete(struct ath_common *common, struct ieee80211_key_conf *key)$/;"	f
ath_keyval	ath.h	/^struct ath_keyval {$/;"	s
ath_led_brightness	ath9k/gpio.c	/^static void ath_led_brightness(struct led_classdev *led_cdev,$/;"	f	file:
ath_lnaconf_alt_good_scan	ath9k/antenna.c	/^static void ath_lnaconf_alt_good_scan(struct ath_ant_comb *antcomb,$/;"	f	file:
ath_lookup_legacy	ath9k/xmit.c	/^static bool ath_lookup_legacy(struct ath_buf *bf)$/;"	f	file:
ath_lookup_rate	ath9k/xmit.c	/^static u32 ath_lookup_rate(struct ath_softc *sc, struct ath_buf *bf,$/;"	f	file:
ath_mac_bb_names	ath9k/hw.c	/^} ath_mac_bb_names[] = {$/;"	v	typeref:struct:__anon5	file:
ath_max_framelen	ath9k/xmit.c	/^static int ath_max_framelen(int usec, int mcs, bool ht40, bool sgi)$/;"	f	file:
ath_mci_add_profile	ath9k/mci.c	/^static bool ath_mci_add_profile(struct ath_common *common,$/;"	f	file:
ath_mci_adjust_aggr_limit	ath9k/mci.c	/^static void ath_mci_adjust_aggr_limit(struct ath_btcoex *btcoex)$/;"	f	file:
ath_mci_buf	ath9k/mci.h	/^struct ath_mci_buf {$/;"	s
ath_mci_cal_msg	ath9k/mci.c	/^static void ath_mci_cal_msg(struct ath_softc *sc, u8 opcode, u8 *rx_payload)$/;"	f	file:
ath_mci_cleanup	ath9k/mci.c	/^void ath_mci_cleanup(struct ath_softc *sc)$/;"	f
ath_mci_coex	ath9k/mci.h	/^struct ath_mci_coex {$/;"	s
ath_mci_del_profile	ath9k/mci.c	/^static void ath_mci_del_profile(struct ath_common *common,$/;"	f	file:
ath_mci_duty_cycle	ath9k/mci.c	/^static const u8 ath_mci_duty_cycle[] = { 55, 50, 60, 70, 80, 85, 90, 95, 98 };$/;"	v	file:
ath_mci_enable	ath9k/mci.c	/^void ath_mci_enable(struct ath_softc *sc)$/;"	f
ath_mci_enable	ath9k/mci.h	/^static inline void ath_mci_enable(struct ath_softc *sc)$/;"	f
ath_mci_find_profile	ath9k/mci.c	/^ath_mci_find_profile(struct ath_mci_profile *mci,$/;"	f	file:
ath_mci_flush_profile	ath9k/mci.c	/^void ath_mci_flush_profile(struct ath_mci_profile *mci)$/;"	f
ath_mci_ftp_adjust	ath9k/gpio.c	/^static void ath_mci_ftp_adjust(struct ath_softc *sc)$/;"	f	file:
ath_mci_gpm_coex_profile_type	ath9k/ar9003_mci.h	/^enum ath_mci_gpm_coex_profile_type {$/;"	g
ath_mci_intr	ath9k/mci.c	/^void ath_mci_intr(struct ath_softc *sc)$/;"	f
ath_mci_msg	ath9k/mci.c	/^static void ath_mci_msg(struct ath_softc *sc, u8 opcode, u8 *rx_payload)$/;"	f	file:
ath_mci_process_profile	ath9k/mci.c	/^static u8 ath_mci_process_profile(struct ath_softc *sc,$/;"	f	file:
ath_mci_process_status	ath9k/mci.c	/^static u8 ath_mci_process_status(struct ath_softc *sc,$/;"	f	file:
ath_mci_profile	ath9k/mci.h	/^struct ath_mci_profile {$/;"	s
ath_mci_profile_info	ath9k/mci.h	/^struct ath_mci_profile_info {$/;"	s
ath_mci_profile_status	ath9k/mci.h	/^struct ath_mci_profile_status {$/;"	s
ath_mci_set_concur_txprio	ath9k/mci.c	/^static void ath_mci_set_concur_txprio(struct ath_softc *sc)$/;"	f	file:
ath_mci_setup	ath9k/mci.c	/^int ath_mci_setup(struct ath_softc *sc)$/;"	f
ath_mci_update_scheme	ath9k/mci.c	/^static void ath_mci_update_scheme(struct ath_softc *sc)$/;"	f	file:
ath_mci_update_stomp_txprio	ath9k/mci.c	/^static void ath_mci_update_stomp_txprio(u8 cur_txprio, u8 *stomp_prio)$/;"	f	file:
ath_nf_limits	ath9k/hw.h	/^struct ath_nf_limits {$/;"	s
ath_node	ath9k/ath9k.h	/^struct ath_node {$/;"	s
ath_node_attach	ath9k/main.c	/^static void ath_node_attach(struct ath_softc *sc, struct ieee80211_sta *sta,$/;"	f	file:
ath_node_detach	ath9k/main.c	/^static void ath_node_detach(struct ath_softc *sc, struct ieee80211_sta *sta)$/;"	f	file:
ath_notice	ath.h	193;"	d
ath_opmode_init	ath9k/recv.c	/^static void ath_opmode_init(struct ath_softc *sc)$/;"	f	file:
ath_opmode_to_string	ath.h	/^static inline const char *ath_opmode_to_string(enum nl80211_iftype opmode)$/;"	f
ath_opmode_to_string	debug.c	/^EXPORT_SYMBOL(ath_opmode_to_string);$/;"	v
ath_opmode_to_string	debug.c	/^const char *ath_opmode_to_string(enum nl80211_iftype opmode)$/;"	f
ath_ops	ath.h	/^struct ath_ops {$/;"	s
ath_paprd_activate	ath9k/link.c	/^static void ath_paprd_activate(struct ath_softc *sc)$/;"	f	file:
ath_paprd_calibrate	ath9k/link.c	/^void ath_paprd_calibrate(struct work_struct *work)$/;"	f
ath_paprd_send_frame	ath9k/link.c	/^static bool ath_paprd_send_frame(struct ath_softc *sc, struct sk_buff *skb, int chain)$/;"	f	file:
ath_pci_aspm_init	ath9k/pci.c	/^static void ath_pci_aspm_init(struct ath_common *common)$/;"	f	file:
ath_pci_bus_ops	ath5k/pci.c	/^static const struct ath_bus_ops ath_pci_bus_ops = {$/;"	v	typeref:struct:ath_bus_ops	file:
ath_pci_bus_ops	ath9k/pci.c	/^static const struct ath_bus_ops ath_pci_bus_ops = {$/;"	v	typeref:struct:ath_bus_ops	file:
ath_pci_driver	ath9k/pci.c	/^static struct pci_driver ath_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
ath_pci_eeprom_read	ath9k/pci.c	/^static bool ath_pci_eeprom_read(struct ath_common *common, u32 off, u16 *data)$/;"	f	file:
ath_pci_exit	ath9k/ath9k.h	/^static inline void ath_pci_exit(void) {};$/;"	f
ath_pci_exit	ath9k/pci.c	/^void ath_pci_exit(void)$/;"	f
ath_pci_id_table	ath9k/pci.c	/^static DEFINE_PCI_DEVICE_TABLE(ath_pci_id_table) = {$/;"	v	file:
ath_pci_init	ath9k/ath9k.h	/^static inline int ath_pci_init(void) { return 0; };$/;"	f
ath_pci_init	ath9k/pci.c	/^int ath_pci_init(void)$/;"	f
ath_pci_probe	ath9k/pci.c	/^static int ath_pci_probe(struct pci_dev *pdev, const struct pci_device_id *id)$/;"	f	file:
ath_pci_read_cachesize	ath9k/pci.c	/^static void ath_pci_read_cachesize(struct ath_common *common, int *csz)$/;"	f	file:
ath_pci_remove	ath9k/pci.c	/^static void ath_pci_remove(struct pci_dev *pdev)$/;"	f	file:
ath_pci_resume	ath9k/pci.c	/^static int ath_pci_resume(struct device *device)$/;"	f	file:
ath_pci_suspend	ath9k/pci.c	/^static int ath_pci_suspend(struct device *device)$/;"	f	file:
ath_pkt_duration	ath9k/xmit.c	/^static u32 ath_pkt_duration(struct ath_softc *sc, u8 rix, int pktlen,$/;"	f	file:
ath_prepare_reset	ath9k/main.c	/^static bool ath_prepare_reset(struct ath_softc *sc)$/;"	f	file:
ath_printk	main.c	/^EXPORT_SYMBOL(ath_printk);$/;"	v
ath_printk	main.c	/^void ath_printk(const char *level, const struct ath_common* common,$/;"	f
ath_process_fft	ath9k/recv.c	/^static int ath_process_fft(struct ath_softc *sc, struct ieee80211_hdr *hdr,$/;"	f	file:
ath_radar_data	ath9k/dfs.c	/^struct ath_radar_data {$/;"	s	file:
ath_radar_info	ath9k/ath9k.h	/^struct ath_radar_info {$/;"	s
ath_rate_add_sta_debugfs	ath9k/rc.c	/^static void ath_rate_add_sta_debugfs(void *priv, void *priv_sta,$/;"	f	file:
ath_rate_alloc	ath9k/rc.c	/^static void *ath_rate_alloc(struct ieee80211_hw *hw, struct dentry *debugfsdir)$/;"	f	file:
ath_rate_alloc_sta	ath9k/rc.c	/^static void *ath_rate_alloc_sta(void *priv, struct ieee80211_sta *sta, gfp_t gfp)$/;"	f	file:
ath_rate_control_register	ath9k/rc.c	/^int ath_rate_control_register(void)$/;"	f
ath_rate_control_register	ath9k/rc.h	/^static inline int ath_rate_control_register(void)$/;"	f
ath_rate_control_unregister	ath9k/rc.c	/^void ath_rate_control_unregister(void)$/;"	f
ath_rate_control_unregister	ath9k/rc.h	/^static inline void ath_rate_control_unregister(void)$/;"	f
ath_rate_free	ath9k/rc.c	/^static void ath_rate_free(void *priv)$/;"	f	file:
ath_rate_free_sta	ath9k/rc.c	/^static void ath_rate_free_sta(void *priv, struct ieee80211_sta *sta,$/;"	f	file:
ath_rate_init	ath9k/rc.c	/^static void ath_rate_init(void *priv, struct ieee80211_supported_band *sband,$/;"	f	file:
ath_rate_ops	ath9k/rc.c	/^static struct rate_control_ops ath_rate_ops = {$/;"	v	typeref:struct:rate_control_ops	file:
ath_rate_priv	ath9k/rc.h	/^struct ath_rate_priv {$/;"	s
ath_rate_remove_sta_debugfs	ath9k/rc.c	/^static void ath_rate_remove_sta_debugfs(void *priv, void *priv_sta)$/;"	f	file:
ath_rate_table	ath9k/rc.h	/^struct ath_rate_table {$/;"	s
ath_rate_update	ath9k/rc.c	/^static void ath_rate_update(void *priv, struct ieee80211_supported_band *sband,$/;"	f	file:
ath_rateset	ath9k/rc.h	/^struct ath_rateset {$/;"	s
ath_rc_build_ht_caps	ath9k/rc.c	/^static u8 ath_rc_build_ht_caps(struct ath_softc *sc, struct ieee80211_sta *sta)$/;"	f	file:
ath_rc_check_ht	ath9k/rc.c	/^static inline bool ath_rc_check_ht(u8 rate, u8 dot11rate, u16 rate_flags,$/;"	f	file:
ath_rc_check_legacy	ath9k/rc.c	/^static inline bool ath_rc_check_legacy(u8 rate, u8 dot11rate, u16 rate_flags,$/;"	f	file:
ath_rc_get_highest_rix	ath9k/rc.c	/^static u8 ath_rc_get_highest_rix(struct ath_rate_priv *ath_rc_priv,$/;"	f	file:
ath_rc_get_lower_rix	ath9k/rc.c	/^ath_rc_get_lower_rix(struct ath_rate_priv *ath_rc_priv,$/;"	f	file:
ath_rc_get_nextvalid_txrate	ath9k/rc.c	/^int ath_rc_get_nextvalid_txrate(const struct ath_rate_table *rate_table,$/;"	f	file:
ath_rc_get_rateindex	ath9k/rc.c	/^static int ath_rc_get_rateindex(struct ath_rate_priv *ath_rc_priv,$/;"	f	file:
ath_rc_init	ath9k/rc.c	/^static void ath_rc_init(struct ath_softc *sc,$/;"	f	file:
ath_rc_init_validrates	ath9k/rc.c	/^static u8 ath_rc_init_validrates(struct ath_rate_priv *ath_rc_priv)$/;"	f	file:
ath_rc_rate_set_rtscts	ath9k/rc.c	/^static void ath_rc_rate_set_rtscts(struct ath_softc *sc,$/;"	f	file:
ath_rc_rate_set_series	ath9k/rc.c	/^static void ath_rc_rate_set_series(const struct ath_rate_table *rate_table,$/;"	f	file:
ath_rc_setvalid_rates	ath9k/rc.c	/^static u8 ath_rc_setvalid_rates(struct ath_rate_priv *ath_rc_priv, bool legacy)$/;"	f	file:
ath_rc_sort_validrates	ath9k/rc.c	/^static void ath_rc_sort_validrates(struct ath_rate_priv *ath_rc_priv)$/;"	f	file:
ath_rc_stats	ath9k/rc.h	/^struct ath_rc_stats {$/;"	s
ath_rc_tx_status	ath9k/rc.c	/^static void ath_rc_tx_status(struct ath_softc *sc,$/;"	f	file:
ath_rc_update_ht	ath9k/rc.c	/^static void ath_rc_update_ht(struct ath_softc *sc,$/;"	f	file:
ath_rc_update_per	ath9k/rc.c	/^static void ath_rc_update_per(struct ath_softc *sc,$/;"	f	file:
ath_rc_valid_phyrate	ath9k/rc.c	/^static int ath_rc_valid_phyrate(u32 phy, u32 capflag, int ignore_cw)$/;"	f	file:
ath_read_cachesize	ath9k/ath9k.h	/^static inline void ath_read_cachesize(struct ath_common *common, int *csz)$/;"	f
ath_read_cachesize	ath9k/htc.h	/^static inline void ath_read_cachesize(struct ath_common *common, int *csz)$/;"	f
ath_reg_apply_active_scan_flags	regd.c	/^ath_reg_apply_active_scan_flags(struct wiphy *wiphy,$/;"	f	file:
ath_reg_apply_beaconing_flags	regd.c	/^ath_reg_apply_beaconing_flags(struct wiphy *wiphy,$/;"	f	file:
ath_reg_apply_radar_flags	regd.c	/^static void ath_reg_apply_radar_flags(struct wiphy *wiphy)$/;"	f	file:
ath_reg_apply_world_flags	regd.c	/^static void ath_reg_apply_world_flags(struct wiphy *wiphy,$/;"	f	file:
ath_reg_notifier_apply	regd.c	/^EXPORT_SYMBOL(ath_reg_notifier_apply);$/;"	v
ath_reg_notifier_apply	regd.c	/^void ath_reg_notifier_apply(struct wiphy *wiphy,$/;"	f
ath_regd_find_country	regd.c	/^ath_regd_find_country(u16 countryCode)$/;"	f	file:
ath_regd_find_country_by_name	regd.c	/^static u16 ath_regd_find_country_by_name(char *alpha2)$/;"	f	file:
ath_regd_find_country_by_rd	regd.c	/^ath_regd_find_country_by_rd(int regdmn)$/;"	f	file:
ath_regd_get_band_ctl	regd.c	/^EXPORT_SYMBOL(ath_regd_get_band_ctl);$/;"	v
ath_regd_get_band_ctl	regd.c	/^u32 ath_regd_get_band_ctl(struct ath_regulatory *reg,$/;"	f
ath_regd_get_default_country	regd.c	/^static u16 ath_regd_get_default_country(u16 rd)$/;"	f	file:
ath_regd_get_eepromRD	regd.c	/^static u16 ath_regd_get_eepromRD(struct ath_regulatory *reg)$/;"	f	file:
ath_regd_init	regd.c	/^EXPORT_SYMBOL(ath_regd_init);$/;"	v
ath_regd_init	regd.c	/^ath_regd_init(struct ath_regulatory *reg,$/;"	f
ath_regd_init_wiphy	regd.c	/^ath_regd_init_wiphy(struct ath_regulatory *reg,$/;"	f	file:
ath_regd_is_eeprom_valid	regd.c	/^static bool ath_regd_is_eeprom_valid(struct ath_regulatory *reg)$/;"	f	file:
ath_regd_sanitize	regd.c	/^static void ath_regd_sanitize(struct ath_regulatory *reg)$/;"	f	file:
ath_regulatory	ath.h	/^struct ath_regulatory {$/;"	s
ath_reserve_key_cache_slot	key.c	/^static int ath_reserve_key_cache_slot(struct ath_common *common,$/;"	f	file:
ath_reserve_key_cache_slot_tkip	key.c	/^static int ath_reserve_key_cache_slot_tkip(struct ath_common *common)$/;"	f	file:
ath_reset	ath9k/main.c	/^static int ath_reset(struct ath_softc *sc)$/;"	f	file:
ath_reset_internal	ath9k/main.c	/^static int ath_reset_internal(struct ath_softc *sc, struct ath9k_channel *hchan)$/;"	f	file:
ath_reset_type	ath9k/debug.h	/^enum ath_reset_type {$/;"	g
ath_reset_work	ath9k/main.c	/^void ath_reset_work(struct work_struct *work)$/;"	f
ath_restart_work	ath9k/main.c	/^static void ath_restart_work(struct ath_softc *sc)$/;"	f	file:
ath_rf_names	ath9k/hw.c	/^} ath_rf_names[] = {$/;"	v	typeref:struct:__anon6	file:
ath_rx	ath9k/ath9k.h	/^struct ath_rx {$/;"	s
ath_rx_addbuffer_edma	ath9k/recv.c	/^static void ath_rx_addbuffer_edma(struct ath_softc *sc,$/;"	f	file:
ath_rx_buf_link	ath9k/recv.c	/^static void ath_rx_buf_link(struct ath_softc *sc, struct ath_buf *bf)$/;"	f	file:
ath_rx_buf_relink	ath9k/recv.c	/^static void ath_rx_buf_relink(struct ath_softc *sc, struct ath_buf *bf)$/;"	f	file:
ath_rx_cleanup	ath9k/recv.c	/^void ath_rx_cleanup(struct ath_softc *sc)$/;"	f
ath_rx_edma	ath9k/ath9k.h	/^struct ath_rx_edma {$/;"	s
ath_rx_edma_buf_link	ath9k/recv.c	/^static bool ath_rx_edma_buf_link(struct ath_softc *sc,$/;"	f	file:
ath_rx_edma_cleanup	ath9k/recv.c	/^static void ath_rx_edma_cleanup(struct ath_softc *sc)$/;"	f	file:
ath_rx_edma_init	ath9k/recv.c	/^static int ath_rx_edma_init(struct ath_softc *sc, int nbufs)$/;"	f	file:
ath_rx_edma_init_queue	ath9k/recv.c	/^static void ath_rx_edma_init_queue(struct ath_rx_edma *rx_edma, int size)$/;"	f	file:
ath_rx_init	ath9k/recv.c	/^int ath_rx_init(struct ath_softc *sc, int nbufs)$/;"	f
ath_rx_poll	ath9k/link.c	/^void ath_rx_poll(unsigned long data)$/;"	f
ath_rx_ps	ath9k/recv.c	/^static void ath_rx_ps(struct ath_softc *sc, struct sk_buff *skb, bool mybeacon)$/;"	f	file:
ath_rx_ps_beacon	ath9k/recv.c	/^static void ath_rx_ps_beacon(struct ath_softc *sc, struct sk_buff *skb)$/;"	f	file:
ath_rx_remove_buffer	ath9k/recv.c	/^static void ath_rx_remove_buffer(struct ath_softc *sc,$/;"	f	file:
ath_rx_stats	ath9k/debug.h	/^struct ath_rx_stats {$/;"	s
ath_rx_stats	ath9k/htc.h	/^struct ath_rx_stats {$/;"	s
ath_rx_status	ath9k/mac.h	/^struct ath_rx_status {$/;"	s
ath_rx_tasklet	ath9k/recv.c	/^int ath_rx_tasklet(struct ath_softc *sc, int flush, bool hp)$/;"	f
ath_rxbuf_alloc	main.c	/^EXPORT_SYMBOL(ath_rxbuf_alloc);$/;"	v
ath_rxbuf_alloc	main.c	/^struct sk_buff *ath_rxbuf_alloc(struct ath_common *common,$/;"	f
ath_select_ant_div_from_quick_scan	ath9k/antenna.c	/^static void ath_select_ant_div_from_quick_scan(struct ath_ant_comb *antcomb,$/;"	f	file:
ath_send_bar	ath9k/xmit.c	/^static void ath_send_bar(struct ath_atx_tid *tid, u16 seqno)$/;"	f	file:
ath_set_channel	ath9k/main.c	/^static int ath_set_channel(struct ath_softc *sc, struct ieee80211_hw *hw,$/;"	f	file:
ath_set_rates	ath9k/xmit.c	/^static void ath_set_rates(struct ieee80211_vif *vif, struct ieee80211_sta *sta,$/;"	f	file:
ath_setdefantenna	ath9k/recv.c	/^static void ath_setdefantenna(struct ath_softc *sc, u32 antenna)$/;"	f	file:
ath_setkey_tkip	key.c	/^static int ath_setkey_tkip(struct ath_common *common, u16 keyix, const u8 *key,$/;"	f	file:
ath_softc	ath9k/ath9k.h	/^struct ath_softc {$/;"	s
ath_spec_scan	ath9k/hw.h	/^struct ath_spec_scan {$/;"	s
ath_start_ani	ath9k/link.c	/^void ath_start_ani(struct ath_softc *sc)$/;"	f
ath_start_rfkill_poll	ath9k/gpio.c	/^void ath_start_rfkill_poll(struct ath_softc *sc)$/;"	f
ath_start_rx_poll	ath9k/link.c	/^void ath_start_rx_poll(struct ath_softc *sc, u8 nbeacon)$/;"	f
ath_startrecv	ath9k/recv.c	/^int ath_startrecv(struct ath_softc *sc)$/;"	f
ath_stats	ath9k/debug.h	/^struct ath_stats {$/;"	s
ath_stats	carl9170/debug.h	/^struct ath_stats {$/;"	s
ath_stomp_type	ath9k/btcoex.h	/^enum ath_stomp_type {$/;"	g
ath_stop_ani	ath9k/link.c	/^void ath_stop_ani(struct ath_softc *sc)$/;"	f
ath_stoprecv	ath9k/recv.c	/^bool ath_stoprecv(struct ath_softc *sc)$/;"	f
ath_tid_drain	ath9k/xmit.c	/^static void ath_tid_drain(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx	ath9k/ath9k.h	/^struct ath_tx {$/;"	s
ath_tx_addto_baw	ath9k/xmit.c	/^static void ath_tx_addto_baw(struct ath_softc *sc, struct ath_atx_tid *tid,$/;"	f	file:
ath_tx_aggr_check	ath9k/rc.c	/^static bool ath_tx_aggr_check(struct ath_softc *sc, struct ieee80211_sta *sta,$/;"	f	file:
ath_tx_aggr_resume	ath9k/xmit.c	/^void ath_tx_aggr_resume(struct ath_softc *sc, struct ieee80211_sta *sta,$/;"	f
ath_tx_aggr_sleep	ath9k/xmit.c	/^void ath_tx_aggr_sleep(struct ieee80211_sta *sta, struct ath_softc *sc,$/;"	f
ath_tx_aggr_start	ath9k/xmit.c	/^int ath_tx_aggr_start(struct ath_softc *sc, struct ieee80211_sta *sta,$/;"	f
ath_tx_aggr_stop	ath9k/xmit.c	/^void ath_tx_aggr_stop(struct ath_softc *sc, struct ieee80211_sta *sta, u16 tid)$/;"	f
ath_tx_aggr_wakeup	ath9k/xmit.c	/^void ath_tx_aggr_wakeup(struct ath_softc *sc, struct ath_node *an)$/;"	f
ath_tx_cleanupq	ath9k/xmit.c	/^void ath_tx_cleanupq(struct ath_softc *sc, struct ath_txq *txq)$/;"	f
ath_tx_complete	ath9k/xmit.c	/^static void ath_tx_complete(struct ath_softc *sc, struct sk_buff *skb,$/;"	f	file:
ath_tx_complete_aggr	ath9k/xmit.c	/^static void ath_tx_complete_aggr(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_complete_buf	ath9k/xmit.c	/^static void ath_tx_complete_buf(struct ath_softc *sc, struct ath_buf *bf,$/;"	f	file:
ath_tx_complete_poll_work	ath9k/link.c	/^void ath_tx_complete_poll_work(struct work_struct *work)$/;"	f
ath_tx_control	ath9k/ath9k.h	/^struct ath_tx_control {$/;"	s
ath_tx_count_frames	ath9k/xmit.c	/^static void ath_tx_count_frames(struct ath_softc *sc, struct ath_buf *bf,$/;"	f	file:
ath_tx_edma_init	ath9k/xmit.c	/^static int ath_tx_edma_init(struct ath_softc *sc)$/;"	f	file:
ath_tx_edma_tasklet	ath9k/xmit.c	/^void ath_tx_edma_tasklet(struct ath_softc *sc)$/;"	f
ath_tx_fill_desc	ath9k/xmit.c	/^static void ath_tx_fill_desc(struct ath_softc *sc, struct ath_buf *bf,$/;"	f	file:
ath_tx_flush_tid	ath9k/xmit.c	/^static void ath_tx_flush_tid(struct ath_softc *sc, struct ath_atx_tid *tid)$/;"	f	file:
ath_tx_form_aggr	ath9k/xmit.c	/^static enum ATH_AGGR_STATUS ath_tx_form_aggr(struct ath_softc *sc,$/;"	f	file:
ath_tx_get_buffer	ath9k/xmit.c	/^static struct ath_buf *ath_tx_get_buffer(struct ath_softc *sc)$/;"	f	file:
ath_tx_info	ath9k/mac.h	/^struct ath_tx_info {$/;"	s
ath_tx_init	ath9k/xmit.c	/^int ath_tx_init(struct ath_softc *sc, int nbufs)$/;"	f
ath_tx_node_cleanup	ath9k/xmit.c	/^void ath_tx_node_cleanup(struct ath_softc *sc, struct ath_node *an)$/;"	f
ath_tx_node_init	ath9k/xmit.c	/^void ath_tx_node_init(struct ath_softc *sc, struct ath_node *an)$/;"	f
ath_tx_process_buffer	ath9k/xmit.c	/^static void ath_tx_process_buffer(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_processq	ath9k/xmit.c	/^static void ath_tx_processq(struct ath_softc *sc, struct ath_txq *txq)$/;"	f	file:
ath_tx_queue_tid	ath9k/xmit.c	/^static void ath_tx_queue_tid(struct ath_txq *txq, struct ath_atx_tid *tid)$/;"	f	file:
ath_tx_rc_status	ath9k/xmit.c	/^static void ath_tx_rc_status(struct ath_softc *sc, struct ath_buf *bf,$/;"	f	file:
ath_tx_return_buffer	ath9k/xmit.c	/^static void ath_tx_return_buffer(struct ath_softc *sc, struct ath_buf *bf)$/;"	f	file:
ath_tx_sched_aggr	ath9k/xmit.c	/^static void ath_tx_sched_aggr(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_send_ampdu	ath9k/xmit.c	/^static void ath_tx_send_ampdu(struct ath_softc *sc, struct ath_atx_tid *tid,$/;"	f	file:
ath_tx_send_normal	ath9k/xmit.c	/^static void ath_tx_send_normal(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_set_retry	ath9k/xmit.c	/^static void ath_tx_set_retry(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_setup_buffer	ath9k/xmit.c	/^static struct ath_buf *ath_tx_setup_buffer(struct ath_softc *sc,$/;"	f	file:
ath_tx_start	ath9k/xmit.c	/^int ath_tx_start(struct ieee80211_hw *hw, struct sk_buff *skb,$/;"	f
ath_tx_stats	ath9k/debug.h	/^struct ath_tx_stats {$/;"	s
ath_tx_stats	ath9k/htc.h	/^struct ath_tx_stats {$/;"	s
ath_tx_status	ath9k/mac.h	/^struct ath_tx_status {$/;"	s
ath_tx_status	ath9k/rc.c	/^static void ath_tx_status(void *priv, struct ieee80211_supported_band *sband,$/;"	f	file:
ath_tx_tasklet	ath9k/xmit.c	/^void ath_tx_tasklet(struct ath_softc *sc)$/;"	f
ath_tx_txqaddbuf	ath9k/xmit.c	/^static void ath_tx_txqaddbuf(struct ath_softc *sc, struct ath_txq *txq,$/;"	f	file:
ath_tx_update_baw	ath9k/xmit.c	/^static void ath_tx_update_baw(struct ath_softc *sc, struct ath_atx_tid *tid,$/;"	f	file:
ath_txchainmask_reduction	ath9k/xmit.c	/^u8 ath_txchainmask_reduction(struct ath_softc *sc, u8 chainmask, u32 rate)$/;"	f
ath_txgain_tab	ath9k/ar9003_hw.c	/^typedef void (*ath_txgain_tab)(struct ath_hw *ah);$/;"	t	file:
ath_txq	ath9k/ath9k.h	/^struct ath_txq {$/;"	s
ath_txq_schedule	ath9k/xmit.c	/^void ath_txq_schedule(struct ath_softc *sc, struct ath_txq *txq)$/;"	f
ath_txq_setup	ath9k/xmit.c	/^struct ath_txq *ath_txq_setup(struct ath_softc *sc, int qtype, int subtype)$/;"	f
ath_txq_update	ath9k/xmit.c	/^int ath_txq_update(struct ath_softc *sc, int qnum,$/;"	f
ath_txstatus_setup	ath9k/xmit.c	/^static int ath_txstatus_setup(struct ath_softc *sc, int size)$/;"	f	file:
ath_update_max_aggr_framelen	ath9k/xmit.c	/^void ath_update_max_aggr_framelen(struct ath_softc *sc, int queue, int txop)$/;"	f
ath_update_survey_nf	ath9k/link.c	/^void ath_update_survey_nf(struct ath_softc *sc, int channel)$/;"	f
ath_update_survey_stats	ath9k/link.c	/^int ath_update_survey_stats(struct ath_softc *sc)$/;"	f
ath_usb_dev	ath9k/reg.h	/^enum ath_usb_dev {$/;"	g
ath_usb_eeprom_read	ath9k/htc_drv_init.c	/^static bool ath_usb_eeprom_read(struct ath_common *common, u32 off, u16 *data)$/;"	f	file:
ath_usb_read_cachesize	ath9k/htc_drv_init.c	/^static void ath_usb_read_cachesize(struct ath_common *common, int *csz)$/;"	f	file:
ath_vif	ath9k/ath9k.h	/^struct ath_vif {$/;"	s
ath_warn	ath.h	191;"	d
ath_world_regdom_60_61_62	regd.c	/^static const struct ieee80211_regdomain ath_world_regdom_60_61_62 = {$/;"	v	typeref:struct:ieee80211_regdomain	file:
ath_world_regdom_63_65	regd.c	/^static const struct ieee80211_regdomain ath_world_regdom_63_65 = {$/;"	v	typeref:struct:ieee80211_regdomain	file:
ath_world_regdom_64	regd.c	/^static const struct ieee80211_regdomain ath_world_regdom_64 = {$/;"	v	typeref:struct:ieee80211_regdomain	file:
ath_world_regdom_66_69	regd.c	/^static const struct ieee80211_regdomain ath_world_regdom_66_69 = {$/;"	v	typeref:struct:ieee80211_regdomain	file:
ath_world_regdom_67_68_6A_6C	regd.c	/^static const struct ieee80211_regdomain ath_world_regdom_67_68_6A_6C = {$/;"	v	typeref:struct:ieee80211_regdomain	file:
ath_world_regdomain	regd.c	/^ieee80211_regdomain *ath_world_regdomain(struct ath_regulatory *reg)$/;"	f	file:
atim_rx_failure_cnt	ath6kl/wmi.h	/^	__le16 atim_rx_failure_cnt;$/;"	m	struct:pm_stats
atim_tx_failure_cnt	ath6kl/wmi.h	/^	__le16 atim_tx_failure_cnt;$/;"	m	struct:pm_stats
atim_window	ath9k/hw.h	/^	u32 atim_window;$/;"	m	struct:ath_hw
attr	ar5523/ar5523_hw.h	/^	struct ar5523_cmd_txq_attr attr;$/;"	m	struct:ar5523_cmd_txq_setup	typeref:struct:ar5523_cmd_txq_setup::ar5523_cmd_txq_attr
attr	carl9170/debug.c	/^	umode_t attr;$/;"	m	struct:carl9170_debugfs_fops	file:
auth	ath6kl/core.h	/^	u8 auth;$/;"	m	struct:ath6kl_sta
auth	ath6kl/wmi.h	/^			u8 auth;$/;"	m	struct:wmi_connect_event::__anon29::__anon31
auth_mode	ath6kl/core.h	/^	u8 auth_mode;$/;"	m	struct:ath6kl_vif
auth_mode	ath6kl/wmi.h	/^	u8 auth_mode;$/;"	m	struct:wmi_connect_cmd
auth_mode	ath6kl/wmi.h	/^enum auth_mode {$/;"	g
auth_mode	wil6210/wmi.h	/^	u8 auth_mode;$/;"	m	struct:wmi_connect_cmd
auth_mode	wil6210/wmi.h	/^	u8 auth_mode;$/;"	m	struct:wmi_mac_addr_resp_event
av_bcbuf	ath9k/ath9k.h	/^	struct ath_buf *av_bcbuf;$/;"	m	struct:ath_vif	typeref:struct:ath_vif::ath_buf
av_bslot	ath9k/ath9k.h	/^	int av_bslot;$/;"	m	struct:ath_vif
avail_idx_map	ath6kl/core.h	/^	u8 avail_idx_map;$/;"	m	struct:ath6kl
avgbrssi	ath9k/ani.h	/^	u32 avgbrssi;$/;"	m	struct:ar5416Stats
awake	ath6kl/wmi.h	/^	__le32 awake;$/;"	m	struct:wmi_set_host_sleep_mode_cmd
axq_acq	ath9k/ath9k.h	/^	struct list_head axq_acq;$/;"	m	struct:ath_txq	typeref:struct:ath_txq::list_head
axq_ampdu_depth	ath9k/ath9k.h	/^	u32 axq_ampdu_depth;$/;"	m	struct:ath_txq
axq_depth	ath9k/ath9k.h	/^	u32 axq_depth;$/;"	m	struct:ath_txq
axq_link	ath9k/ath9k.h	/^	void *axq_link;$/;"	m	struct:ath_txq
axq_lock	ath9k/ath9k.h	/^	spinlock_t axq_lock;$/;"	m	struct:ath_txq
axq_q	ath9k/ath9k.h	/^	struct list_head axq_q;$/;"	m	struct:ath_txq	typeref:struct:ath_txq::list_head
axq_qnum	ath9k/ath9k.h	/^	u32 axq_qnum; \/* ath9k hardware queue number *\/$/;"	m	struct:ath_txq
axq_tx_inprogress	ath9k/ath9k.h	/^	bool axq_tx_inprogress;$/;"	m	struct:ath_txq
b11	wil6210/txrx.h	/^	u8  b11;       \/* 0..6: mac_length; 7:ip_version *\/$/;"	m	struct:vring_tx_dma
b11	wil6210/txrx.h	/^	u8  b11;$/;"	m	struct:vring_rx_dma
bChannel	ath9k/eeprom.h	/^	u8 bChannel;$/;"	m	struct:cal_ctl_edges
bChannel	ath9k/eeprom.h	/^	u8 bChannel;$/;"	m	struct:cal_target_power_ht
bChannel	ath9k/eeprom.h	/^	u8 bChannel;$/;"	m	struct:cal_target_power_leg
ba_end	carl9170/wlan.h	/^			u8 ba_end:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon40::__anon41
ba_filter	carl9170/carl9170.h	/^		bool ba_filter;$/;"	m	struct:ar9170::__anon48
ba_high	ath9k/debug.h	/^		u32 ba_high;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
ba_high	ath9k/mac.h	/^	u32 ba_high;$/;"	m	struct:ath_tx_status
ba_low	ath9k/debug.h	/^		u32 ba_low;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
ba_low	ath9k/mac.h	/^	u32 ba_low;$/;"	m	struct:ath_tx_status
ba_param_set	wil6210/wmi.h	/^	__le16 ba_param_set;	\/* ieee80211_ba_parameterset as it received *\/$/;"	m	struct:wmi_rcp_addba_req_event
ba_param_set	wil6210/wmi.h	/^	__le16 ba_param_set;	\/* ieee80211_ba_parameterset field to send *\/$/;"	m	struct:wmi_rcp_addba_resp_cmd
ba_param_set	wil6210/wmi.h	/^	__le16 ba_param_set;$/;"	m	struct:wmi_rcp_addba_req_cmd
ba_seq_ctrl	wil6210/wmi.h	/^	__le16 ba_seq_ctrl;	\/* ieee80211_ba_seqstrl field as it received *\/$/;"	m	struct:wmi_rcp_addba_req_event
ba_seq_ctrl	wil6210/wmi.h	/^	__le16 ba_seq_ctrl;$/;"	m	struct:wmi_rcp_addba_req_cmd
ba_timeout	wil6210/wmi.h	/^	__le16 ba_timeout;$/;"	m	struct:wmi_rcp_addba_req_cmd
ba_timeout	wil6210/wmi.h	/^	__le16 ba_timeout;$/;"	m	struct:wmi_rcp_addba_req_event
ba_timeout	wil6210/wmi.h	/^	__le16 ba_timeout;$/;"	m	struct:wmi_rcp_addba_resp_cmd
ba_timeout	wil6210/wmi.h	/^	__le16 ba_timeout;$/;"	m	struct:wmi_vring_ba_en_cmd
ba_timeout	wil6210/wmi.h	/^	__le16 ba_timeout;$/;"	m	struct:wmi_vring_ba_status_event
backoff	carl9170/wlan.h	/^			u8 backoff:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon40::__anon41
band	ar5523/ar5523.h	/^	struct ieee80211_supported_band band;$/;"	m	struct:ar5523	typeref:struct:ar5523::ieee80211_supported_band
band	ath6kl/wmi.h	/^	u8 band;$/;"	m	struct:wmi_set_htcap_cmd
band	ath9k/htc.h	/^	u8 band;$/;"	m	struct:ath9k_htc_target_rate_mask
bandwidth	carl9170/wlan.h	/^			u8 bandwidth:2;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon42::__anon43
bank	ath5k/rfbuffer.h	/^	u8			bank;$/;"	m	struct:ath5k_rf_reg
bank0	ath9k/ar5008_phy.c	/^static const struct ar5416IniArray bank0 = STATIC_INI_ARRAY(ar5416Bank0);$/;"	v	typeref:struct:ar5416IniArray	file:
bank1	ath9k/ar5008_phy.c	/^static const struct ar5416IniArray bank1 = STATIC_INI_ARRAY(ar5416Bank1);$/;"	v	typeref:struct:ar5416IniArray	file:
bank2	ath9k/ar5008_phy.c	/^static const struct ar5416IniArray bank2 = STATIC_INI_ARRAY(ar5416Bank2);$/;"	v	typeref:struct:ar5416IniArray	file:
bank3	ath9k/ar5008_phy.c	/^static const struct ar5416IniArray bank3 = STATIC_INI_ARRAY(ar5416Bank3);$/;"	v	typeref:struct:ar5416IniArray	file:
bank7	ath9k/ar5008_phy.c	/^static const struct ar5416IniArray bank7 = STATIC_INI_ARRAY(ar5416Bank7);$/;"	v	typeref:struct:ar5416IniArray	file:
bar_index	ath9k/ath9k.h	/^	int bar_index;$/;"	m	struct:ath_atx_tid
bar_list	carl9170/carl9170.h	/^	struct list_head bar_list[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170	typeref:struct:ar9170::list_head
bar_list_lock	carl9170/carl9170.h	/^	spinlock_t bar_list_lock[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170
base	wil6210/wil6210.h	/^	u32 base;$/;"	m	struct:wil6210_mbox_ring
baseEepHeader	ath9k/ar9003_eeprom.h	/^	struct ar9300_base_eep_hdr baseEepHeader;$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_base_eep_hdr
baseEepHeader	ath9k/eeprom.h	/^	struct base_eep_ar9287_header baseEepHeader;$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::base_eep_ar9287_header
baseEepHeader	ath9k/eeprom.h	/^	struct base_eep_header baseEepHeader;$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::base_eep_header
baseEepHeader	ath9k/eeprom.h	/^	struct base_eep_header_4k baseEepHeader;$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::base_eep_header_4k
base_eep_ar9287_header	ath9k/eeprom.h	/^struct base_eep_ar9287_header {$/;"	s
base_eep_header	ath9k/eeprom.h	/^struct base_eep_header {$/;"	s
base_eep_header_4k	ath9k/eeprom.h	/^struct base_eep_header_4k {$/;"	s
base_ext1	ath9k/ar9003_eeprom.h	/^	struct ar9300_BaseExtension_1 base_ext1;$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_BaseExtension_1
base_ext2	ath9k/ar9003_eeprom.h	/^	struct ar9300_BaseExtension_2 base_ext2;$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_BaseExtension_2
baw_head	ath9k/ath9k.h	/^	int baw_head;   \/* first un-acked tx buffer *\/$/;"	m	struct:ath_atx_tid
baw_size	ath9k/ath9k.h	/^	u16 baw_size;$/;"	m	struct:ath_atx_tid
baw_tail	ath9k/ath9k.h	/^	int baw_tail;   \/* next unused tx buffer slot *\/$/;"	m	struct:ath_atx_tid
bb_hang_rx_ofdm	ath9k/hw.h	/^	u8 bb_hang_rx_ofdm; \/* true if bb hang due to rx_ofdm *\/$/;"	m	struct:ath_hw
bb_mac_samp	ath9k/debug.h	/^	struct ath_dbg_bb_mac_samp bb_mac_samp[ATH_DBG_MAX_SAMPLES];$/;"	m	struct:ath9k_debug	typeref:struct:ath9k_debug::ath_dbg_bb_mac_samp
bb_scale_smrt_antenna	ath9k/eeprom.h	/^	u8 bb_scale_smrt_antenna;$/;"	m	struct:modal_eep_4k_header
bb_watchdog	ath9k/debug.h	/^	u32 bb_watchdog;$/;"	m	struct:ath_interrupt_stats
bb_watchdog_last_status	ath9k/hw.h	/^	u32 bb_watchdog_last_status;$/;"	m	struct:ath_hw
bb_watchdog_timeout_ms	ath9k/hw.h	/^	u32 bb_watchdog_timeout_ms; \/* in ms, 0 to disable *\/$/;"	m	struct:ath_hw
bbuf	ath5k/base.h	/^	struct ath5k_buf	*bbuf; \/* beacon buffer *\/$/;"	m	struct:ath5k_vif	typeref:struct:ath5k_vif::ath5k_buf
bbuf	ath9k/ath9k.h	/^	struct list_head bbuf;$/;"	m	struct:ath_beacon	typeref:struct:ath_beacon::list_head
bc_tstamp	ath9k/ath9k.h	/^	u32 bc_tstamp;$/;"	m	struct:ath_beacon
bcast_addr	ath6kl/cfg80211.c	/^static const u8 bcast_addr[ETH_ALEN] = { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff };$/;"	v	file:
bcast_byte	ath6kl/wmi.h	/^	__le32 bcast_byte;$/;"	m	struct:rx_stats
bcast_byte	ath6kl/wmi.h	/^	__le32 bcast_byte;$/;"	m	struct:tx_stats
bcast_pkt	ath6kl/wmi.h	/^	__le32 bcast_pkt;$/;"	m	struct:rx_stats
bcast_pkt	ath6kl/wmi.h	/^	__le32 bcast_pkt;$/;"	m	struct:tx_stats
bcbuf	ath5k/ath5k.h	/^	struct list_head	bcbuf;		\/* beacon buffer *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::list_head
bcn_addr	carl9170/fwcmd.h	/^	__le32		bcn_addr;$/;"	m	struct:carl9170_bcn_ctrl_cmd
bcn_addr	carl9170/fwdesc.h	/^	__le32 bcn_addr;$/;"	m	struct:carl9170fw_otus_desc
bcn_ctrl	carl9170/fwcmd.h	/^		struct carl9170_bcn_ctrl_cmd	bcn_ctrl;$/;"	m	union:carl9170_cmd::__anon37	typeref:struct:carl9170_cmd::__anon37::carl9170_bcn_ctrl_cmd
bcn_len	carl9170/fwcmd.h	/^	__le32		bcn_len;$/;"	m	struct:carl9170_bcn_ctrl_cmd
bcn_len	carl9170/fwdesc.h	/^	__le16 bcn_len;$/;"	m	struct:carl9170fw_otus_desc
bcn_rx_failure_cnt	ath6kl/wmi.h	/^	__le16 bcn_rx_failure_cnt;$/;"	m	struct:pm_stats
bcon_interval	wil6210/wmi.h	/^	__le16 bcon_interval; \/* base to listen\/search duration calculation *\/$/;"	m	struct:wmi_p2p_cfg_cmd
bcon_interval	wil6210/wmi.h	/^	__le16 bcon_interval;$/;"	m	struct:wmi_bcon_ctrl_cmd
bcon_interval	wil6210/wmi.h	/^	__le16 bcon_interval;$/;"	m	struct:wmi_pcp_start_cmd
bcon_tasklet	ath9k/ath9k.h	/^	struct tasklet_struct bcon_tasklet;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::tasklet_struct
bdma	ath9k/ath9k.h	/^	struct ath_descdma bdma;$/;"	m	struct:ath_beacon	typeref:struct:ath_beacon::ath_descdma
beacon	ath9k/ath9k.h	/^	struct ath_beacon beacon;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_beacon
beacon	carl9170/carl9170.h	/^	struct sk_buff *beacon;$/;"	m	struct:carl9170_vif_info	typeref:struct:carl9170_vif_info::sk_buff
beacon_addr	carl9170/carl9170.h	/^		u32 beacon_addr;$/;"	m	struct:ar9170::__anon48
beacon_configured	ath9k/htc.h	/^	bool beacon_configured;$/;"	m	struct:ath9k_htc_vif
beacon_enabled	carl9170/carl9170.h	/^	unsigned int beacon_enabled;$/;"	m	struct:ar9170
beacon_ep	ath9k/htc.h	/^	enum htc_endpoint_id beacon_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
beacon_ie_len	ath6kl/wmi.h	/^	u8 beacon_ie_len;$/;"	m	struct:wmi_connect_event
beacon_ie_len	wil6210/wmi.h	/^	u8 beacon_ie_len;$/;"	m	struct:wmi_connect_event
beacon_interval	ath9k/ath9k.h	/^	int beacon_interval;$/;"	m	struct:ath_beacon_config
beacon_interval	ath9k/htc.h	/^	u16 beacon_interval;$/;"	m	struct:htc_beacon_config
beacon_interval	wil6210/wmi.h	/^	__le16 beacon_interval;$/;"	m	struct:wmi_connect_event
beacon_intvl	ath6kl/wmi.h	/^			__le16 beacon_intvl;$/;"	m	struct:wmi_connect_event::__anon29::__anon30
beacon_intvl	ath6kl/wmi.h	/^	__le32 beacon_intvl;$/;"	m	struct:set_beacon_int_cmd
beacon_iter	carl9170/carl9170.h	/^	struct carl9170_vif_info __rcu *beacon_iter;$/;"	m	struct:ar9170	typeref:struct:ar9170::__rcu
beacon_lock	ath9k/htc.h	/^	spinlock_t beacon_lock;$/;"	m	struct:ath9k_htc_priv
beacon_lock	carl9170/carl9170.h	/^	spinlock_t beacon_lock;$/;"	m	struct:ar9170
beacon_max_len	carl9170/carl9170.h	/^		unsigned int beacon_max_len;$/;"	m	struct:ar9170::__anon48
beacon_pending	ath9k/wmi.h	/^	u8 beacon_pending;$/;"	m	struct:wmi_event_swba
beacon_qi	ath9k/ath9k.h	/^	struct ath9k_tx_queue_info beacon_qi;$/;"	m	struct:ath_beacon	typeref:struct:ath_beacon::ath9k_tx_queue_info
beaconq	ath9k/ath9k.h	/^	u32 beaconq;$/;"	m	struct:ath_beacon
beaconq	ath9k/htc.h	/^	int beaconq;$/;"	m	struct:ath9k_htc_priv
beacons	ath5k/ath5k.h	/^	unsigned int beacons;$/;"	m	struct:ath5k_statistics
beacons	ath9k/ani.h	/^	u32 beacons;$/;"	m	struct:ath9k_mib_stats
beacontq	ath5k/ath5k.h	/^	struct tasklet_struct	beacontq;	\/* beacon intr tasklet *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::tasklet_struct
bf	ath9k/ath9k.h	/^	struct ath_buf *bf;$/;"	m	struct:ath_frame_info	typeref:struct:ath_frame_info::ath_buf
bf_addr	ath9k/mci.h	/^	void *bf_addr;		\/* virtual addr of desc *\/$/;"	m	struct:ath_mci_buf
bf_buf_addr	ath9k/ath9k.h	/^	dma_addr_t bf_buf_addr;	\/* physical addr of data buffer, for DMA *\/$/;"	m	struct:ath_buf
bf_daddr	ath9k/ath9k.h	/^	dma_addr_t bf_daddr;		\/* physical addr of desc *\/$/;"	m	struct:ath_buf
bf_desc	ath9k/ath9k.h	/^	void *bf_desc;			\/* virtual addr of desc *\/$/;"	m	struct:ath_buf
bf_is_ampdu_not_probing	ath9k/xmit.c	/^static bool bf_is_ampdu_not_probing(struct ath_buf *bf)$/;"	f	file:
bf_isaggr	ath9k/ath9k.h	95;"	d
bf_isampdu	ath9k/ath9k.h	94;"	d
bf_lastbf	ath9k/ath9k.h	/^	struct ath_buf *bf_lastbf;	\/* last buf of this unit (a frame or$/;"	m	struct:ath_buf	typeref:struct:ath_buf::ath_buf
bf_len	ath9k/mci.h	/^	u32 bf_len;		\/* len of data *\/$/;"	m	struct:ath_mci_buf
bf_mcs	wil6210/wil6210.h	/^	u16 bf_mcs; \/* last BF, used for Tx *\/$/;"	m	struct:wil6210_stats
bf_mcs	wil6210/wmi.h	/^	__le16 bf_mcs;$/;"	m	struct:wmi_notify_req_done_event
bf_mpdu	ath9k/ath9k.h	/^	struct sk_buff *bf_mpdu;	\/* enclosing frame structure *\/$/;"	m	struct:ath_buf	typeref:struct:ath_buf::sk_buff
bf_next	ath9k/ath9k.h	/^	struct ath_buf *bf_next;	\/* next subframe in the aggregate *\/$/;"	m	struct:ath_buf	typeref:struct:ath_buf::ath_buf
bf_paddr	ath9k/mci.h	/^	dma_addr_t bf_paddr;    \/* physical addr of buffer *\/$/;"	m	struct:ath_mci_buf
bf_stale	ath9k/ath9k.h	/^	bool bf_stale;$/;"	m	struct:ath_buf
bf_state	ath9k/ath9k.h	/^	struct ath_buf_state bf_state;$/;"	m	struct:ath_buf	typeref:struct:ath_buf::ath_buf_state
bf_type	ath9k/ath9k.h	/^	u8 bf_type;$/;"	m	struct:ath_buf_state
bfs_paprd	ath9k/ath9k.h	/^	u8 bfs_paprd;$/;"	m	struct:ath_buf_state
bfs_paprd_timestamp	ath9k/ath9k.h	/^	unsigned long bfs_paprd_timestamp;$/;"	m	struct:ath_buf_state
bg_period	ath6kl/wmi.h	/^	__le16 bg_period;$/;"	m	struct:wmi_scan_params_cmd
bg_scan_period	ath6kl/core.h	/^	u16 bg_scan_period;$/;"	m	struct:ath6kl_vif
bhalq	ath5k/ath5k.h	/^	unsigned int		bhalq,		\/* SW q for outgoing beacons *\/$/;"	m	struct:ath5k_hw
bias	ath6kl/wmi.h	/^	s8 bias;$/;"	m	struct:bss_bias
bias	ath6kl/wmi.h	/^	s8 bias;$/;"	m	struct:wmi_bss_roam_info
binBuildNumber	ath9k/eeprom.h	/^	u32 binBuildNumber;$/;"	m	struct:base_eep_ar9287_header
binBuildNumber	ath9k/eeprom.h	/^	u32 binBuildNumber;$/;"	m	struct:base_eep_header
binBuildNumber	ath9k/eeprom.h	/^	u32 binBuildNumber;$/;"	m	struct:base_eep_header_4k
bintval	ath5k/ath5k.h	/^				bintval,	\/* beacon interval in TU *\/$/;"	m	struct:ath5k_hw
bitmap	ath6kl/wmi.h	/^	__le16 bitmap;$/;"	m	struct:wmi_ap_apsd_buffered_traffic_cmd
bitmap	carl9170/carl9170.h	/^	unsigned long bitmap[CARL9170_BAW_SIZE];$/;"	m	struct:carl9170_sta_tid
bitmap_weight	ath9k/ath9k.h	/^	u8 bitmap_weight;$/;"	m	struct:fft_sample_ht20
bits	ar5523/ar5523_hw.h	/^	__be32	bits;$/;"	m	struct:ar5523_cmd_rx_filter
bits_per_symbol	ath9k/xmit.c	/^static u16 bits_per_symbol[][2] = {$/;"	v	file:
blinkrate	ar5523/ar5523_hw.h	/^	__be32	blinkrate;$/;"	m	struct:ar5523_cmd_ledblink
block	ath5k/ath5k.h	/^	spinlock_t		block;		\/* protects beacon *\/$/;"	m	struct:ath5k_hw
block_mask	ath6kl/htc.h	/^	u32 block_mask;$/;"	m	struct:htc_target
block_size	ath6kl/core.h	/^	u32 block_size;$/;"	m	struct:ath6kl_mbox_info
block_sz	ath6kl/htc.h	/^	u32 block_sz;$/;"	m	struct:htc_target
blueToothOptions	ath9k/ar9003_eeprom.h	/^	u8 blueToothOptions;$/;"	m	struct:ar9300_base_eep_hdr
blueToothOptions	ath9k/eeprom.h	/^	u16 blueToothOptions;$/;"	m	struct:base_eep_ar9287_header
blueToothOptions	ath9k/eeprom.h	/^	u16 blueToothOptions;$/;"	m	struct:base_eep_header
blueToothOptions	ath9k/eeprom.h	/^	u16 blueToothOptions;$/;"	m	struct:base_eep_header_4k
bluetooth_options	carl9170/eeprom.h	/^	__le16	bluetooth_options;$/;"	m	struct:ar9170_eeprom
bmi	ath6kl/core.h	/^	struct ath6kl_bmi bmi;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::ath6kl_bmi
bmi_read	ath6kl/hif.h	/^	int (*bmi_read)(struct ath6kl *ar, u8 *buf, u32 len);$/;"	m	struct:ath6kl_hif_ops
bmi_write	ath6kl/hif.h	/^	int (*bmi_write)(struct ath6kl *ar, u8 *buf, u32 len);$/;"	m	struct:ath6kl_hif_ops
bmiss	ath9k/debug.h	/^	u32 bmiss;$/;"	m	struct:ath_interrupt_stats
bmiss_cnt	ath9k/htc.h	/^	u32 bmiss_cnt;$/;"	m	struct:htc_beacon_config
bmiss_time	ath6kl/wmi.h	/^	__le16 bmiss_time;$/;"	m	struct:wmi_bmiss_time_cmd
bmiss_time_t	ath6kl/core.h	/^	u16 bmiss_time_t;$/;"	m	struct:ath6kl_vif
bmiss_timeout	ath9k/ath9k.h	/^	u16 bmiss_timeout;$/;"	m	struct:ath_beacon_config
bmiss_timeout	ath9k/htc.h	/^	u16 bmiss_timeout;$/;"	m	struct:htc_beacon_config
bmisscnt	ath9k/ath9k.h	/^	u32 bmisscnt;$/;"	m	struct:ath_beacon
bmisscount	ath5k/ath5k.h	/^				bmisscount,	\/* missed beacon transmits *\/$/;"	m	struct:ath5k_hw
bnr	ath9k/debug.h	/^	u32 bnr;$/;"	m	struct:ath_interrupt_stats
board_addr	ath6kl/core.h	/^		u32 board_addr;$/;"	m	struct:ath6kl::ath6kl_hw
board_ext_data_addr	ath6kl/core.h	/^		u32 board_ext_data_addr;$/;"	m	struct:ath6kl::ath6kl_hw
bogoclock_addr	carl9170/fwdesc.h	/^	__le32 bogoclock_addr;$/;"	m	struct:carl9170fw_dbg_desc
brightness	ath9k/htc.h	/^	enum led_brightness brightness;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::led_brightness
bs_bmissthreshold	ath9k/hw.h	/^	u16 bs_bmissthreshold;$/;"	m	struct:ath9k_beacon_state
bs_cfpmaxduration	ath9k/hw.h	/^	u16 bs_cfpmaxduration;$/;"	m	struct:ath9k_beacon_state
bs_cfpnext	ath9k/hw.h	/^	u32 bs_cfpnext;$/;"	m	struct:ath9k_beacon_state
bs_cfpperiod	ath9k/hw.h	/^	u16 bs_cfpperiod;$/;"	m	struct:ath9k_beacon_state
bs_dtimperiod	ath9k/hw.h	/^	u32 bs_dtimperiod;$/;"	m	struct:ath9k_beacon_state
bs_intval	ath9k/hw.h	/^	u32 bs_intval;$/;"	m	struct:ath9k_beacon_state
bs_nextdtim	ath9k/hw.h	/^	u32 bs_nextdtim;$/;"	m	struct:ath9k_beacon_state
bs_nexttbtt	ath9k/hw.h	/^	u32 bs_nexttbtt;$/;"	m	struct:ath9k_beacon_state
bs_sleepduration	ath9k/hw.h	/^	u32 bs_sleepduration;$/;"	m	struct:ath9k_beacon_state
bs_timoffset	ath9k/hw.h	/^	u16 bs_timoffset;$/;"	m	struct:ath9k_beacon_state
bs_tsfoor_threshold	ath9k/hw.h	/^	u32 bs_tsfoor_threshold;$/;"	m	struct:ath9k_beacon_state
bsent	ath5k/ath5k.h	/^				bsent;$/;"	m	struct:ath5k_hw
bslot	ath5k/ath5k.h	/^	struct ieee80211_vif	*bslot[ATH_BCBUF];$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_vif
bslot	ath5k/base.h	/^	int			bslot;$/;"	m	struct:ath5k_vif
bslot	ath9k/ath9k.h	/^	struct ieee80211_vif *bslot[ATH_BCBUF];$/;"	m	struct:ath_beacon	typeref:struct:ath_beacon::ieee80211_vif
bslot	ath9k/htc.h	/^	int bslot;$/;"	m	struct:ath9k_htc_vif
bslot	ath9k/htc.h	/^	struct ieee80211_vif *bslot[ATH9K_HTC_MAX_BCN_VIF];$/;"	m	struct:htc_beacon_config	typeref:struct:htc_beacon_config::ieee80211_vif
bsn	carl9170/carl9170.h	/^	u16 bsn;	\/* base of the tx\/agg bitmap *\/$/;"	m	struct:carl9170_sta_tid
bss	ath6kl/wmi.h	/^		struct bss_bias_info bss; \/* WMI_SET_HOST_BIAS *\/$/;"	m	union:roam_ctrl_cmd::__anon33	typeref:struct:roam_ctrl_cmd::__anon33::bss_bias_info
bss_bias	ath6kl/wmi.h	/^	struct bss_bias bss_bias[0];$/;"	m	struct:bss_bias_info	typeref:struct:bss_bias_info::bss_bias
bss_bias	ath6kl/wmi.h	/^struct bss_bias {$/;"	s
bss_bias_info	ath6kl/wmi.h	/^struct bss_bias_info {$/;"	s
bss_ch	ath6kl/core.h	/^	u16 bss_ch;$/;"	m	struct:ath6kl_vif
bss_filter	ath6kl/wmi.h	/^	u8 bss_filter;$/;"	m	struct:wmi_bss_filter_cmd
bss_flags	ath6kl/wmi.h	/^	u8 bss_flags; \/* enum wmi_bss_flags *\/$/;"	m	struct:wmi_neighbor_info
bssid	ar5523/ar5523_hw.h	/^	__be32	bssid;$/;"	m	struct:ar5523_cmd_create_connection
bssid	ar5523/ar5523_hw.h	/^	__u8	bssid[6];$/;"	m	struct:ar5523_cmd_set_associd
bssid	ath6kl/core.h	/^	u8 bssid[ETH_ALEN];$/;"	m	struct:ath6kl_vif
bssid	ath6kl/wmi.h	/^			u8 bssid[ETH_ALEN];$/;"	m	struct:wmi_connect_event::__anon29::__anon30
bssid	ath6kl/wmi.h	/^			u8 bssid[ETH_ALEN];$/;"	m	struct:wmi_connect_event::__anon29::__anon32
bssid	ath6kl/wmi.h	/^		u8 bssid[ETH_ALEN]; \/* WMI_FORCE_ROAM *\/$/;"	m	union:roam_ctrl_cmd::__anon33
bssid	ath6kl/wmi.h	/^	u8 bssid[ETH_ALEN];$/;"	m	struct:bss_bias
bssid	ath6kl/wmi.h	/^	u8 bssid[ETH_ALEN];$/;"	m	struct:wmi_ap_info_v1
bssid	ath6kl/wmi.h	/^	u8 bssid[ETH_ALEN];$/;"	m	struct:wmi_bss_info_hdr2
bssid	ath6kl/wmi.h	/^	u8 bssid[ETH_ALEN];$/;"	m	struct:wmi_bss_roam_info
bssid	ath6kl/wmi.h	/^	u8 bssid[ETH_ALEN];$/;"	m	struct:wmi_connect_cmd
bssid	ath6kl/wmi.h	/^	u8 bssid[ETH_ALEN];$/;"	m	struct:wmi_disconnect_event
bssid	ath6kl/wmi.h	/^	u8 bssid[ETH_ALEN];$/;"	m	struct:wmi_neighbor_info
bssid	ath6kl/wmi.h	/^	u8 bssid[ETH_ALEN];$/;"	m	struct:wmi_opt_rx_info_hdr
bssid	ath6kl/wmi.h	/^	u8 bssid[ETH_ALEN];$/;"	m	struct:wmi_reconnect_cmd
bssid	ath6kl/wmi.h	/^	u8 bssid[ETH_ALEN];$/;"	m	struct:wmi_setpmkid_cmd
bssid	ath9k/htc.h	/^	u8 bssid[ETH_ALEN];$/;"	m	struct:ath9k_htc_target_sta
bssid	carl9170/fwcmd.h	/^	u8		bssid[6];$/;"	m	struct:carl9170_wol_cmd
bssid	wil6210/wmi.h	/^	u8 bssid[WMI_MAC_LEN];		\/* mandatory if set *\/$/;"	m	struct:wmi_reconnect_cmd
bssid	wil6210/wmi.h	/^	u8 bssid[WMI_MAC_LEN];		\/* set if known *\/$/;"	m	struct:wmi_disconnect_event
bssid	wil6210/wmi.h	/^	u8 bssid[WMI_MAC_LEN];$/;"	m	struct:wmi_connect_cmd
bssid	wil6210/wmi.h	/^	u8 bssid[WMI_MAC_LEN];$/;"	m	struct:wmi_connect_event
bssid	wil6210/wmi.h	/^	u8 bssid[WMI_MAC_LEN];$/;"	m	struct:wmi_get_status_done_event
bssid_list	ath6kl/wmi.h	/^	u8 bssid_list[ETH_ALEN][1];$/;"	m	struct:wmi_pmkid_list_reply
bssidmask	ath.h	/^	u8 bssidmask[ETH_ALEN];$/;"	m	struct:ath_common
bssidmask	ath5k/ath5k.h	/^	u8			bssidmask[ETH_ALEN];$/;"	m	struct:ath5k_hw
bswAtten	ath9k/eeprom.h	/^	u8 bswAtten[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
bswAtten	ath9k/eeprom.h	/^	u8 bswAtten[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
bswAtten	ath9k/eeprom.h	/^	u8 bswAtten[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
bswAtten	carl9170/eeprom.h	/^	u8	bswAtten[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
bswMargin	ath9k/eeprom.h	/^	u8 bswMargin[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
bswMargin	ath9k/eeprom.h	/^	u8 bswMargin[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
bswMargin	ath9k/eeprom.h	/^	u8 bswMargin[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
bswMargin	carl9170/eeprom.h	/^	u8	bswMargin[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
bt_coex_mode	ath9k/btcoex.h	/^	u32 bt_coex_mode; 	\/* Register setting for AR_BT_COEX_MODE *\/$/;"	m	struct:ath_btcoex_hw
bt_coex_mode2	ath9k/btcoex.h	/^	u32 bt_coex_mode2; 	\/* Register setting for AR_BT_COEX_MODE2 *\/$/;"	m	struct:ath_btcoex_hw
bt_coex_prep	ath9k/hw.h	/^	void (*bt_coex_prep)(struct ath_common *common);$/;"	m	struct:ath_bus_ops
bt_coex_weights	ath9k/btcoex.h	/^	u32 bt_coex_weights; 	\/* Register setting for AR_BT_COEX_WEIGHT *\/$/;"	m	struct:ath_btcoex_hw
bt_first_slot_time	ath9k/btcoex.c	/^	u8 bt_first_slot_time;$/;"	m	struct:ath_btcoex_config	file:
bt_hold_rx_clear	ath9k/btcoex.c	/^	bool bt_hold_rx_clear;$/;"	m	struct:ath_btcoex_config	file:
bt_mode	ath9k/btcoex.c	/^	enum ath_bt_mode bt_mode; \/* coexistence mode *\/$/;"	m	struct:ath_btcoex_config	typeref:enum:ath_btcoex_config::ath_bt_mode	file:
bt_op_flags	ath9k/ath9k.h	/^enum bt_op_flags {$/;"	g
bt_priority_cnt	ath9k/ath9k.h	/^	u32 bt_priority_cnt;$/;"	m	struct:ath_btcoex
bt_priority_cnt	ath9k/htc.h	/^	u32 bt_priority_cnt;$/;"	m	struct:ath_btcoex
bt_priority_time	ath9k/ath9k.h	/^	unsigned long bt_priority_time;$/;"	m	struct:ath_btcoex
bt_priority_time	ath9k/btcoex.c	/^	u8 bt_priority_time;$/;"	m	struct:ath_btcoex_config	file:
bt_priority_time	ath9k/htc.h	/^	unsigned long bt_priority_time;$/;"	m	struct:ath_btcoex
bt_quiet_collision	ath9k/btcoex.c	/^	bool bt_quiet_collision;$/;"	m	struct:ath_btcoex_config	file:
bt_rxclear_polarity	ath9k/btcoex.c	/^	bool bt_rxclear_polarity; \/* invert rx_clear as WLAN_ACTIVE*\/$/;"	m	struct:ath_btcoex_config	file:
bt_state	ath9k/btcoex.h	/^	u8 bt_state;$/;"	m	struct:ath9k_hw_mci
bt_stomp_type	ath9k/ath9k.h	/^	int bt_stomp_type; \/* Types of BT stomping *\/$/;"	m	struct:ath_btcoex
bt_stomp_type	ath9k/htc.h	/^	int bt_stomp_type; \/* Types of BT stomping *\/$/;"	m	struct:ath_btcoex
bt_time_extend	ath9k/btcoex.c	/^	u8 bt_time_extend;$/;"	m	struct:ath_btcoex_config	file:
bt_txframe_extend	ath9k/btcoex.c	/^	bool bt_txframe_extend;$/;"	m	struct:ath_btcoex_config	file:
bt_txstate_extend	ath9k/btcoex.c	/^	bool bt_txstate_extend;$/;"	m	struct:ath_btcoex_config	file:
bt_ver_major	ath9k/btcoex.h	/^	u8 bt_ver_major;$/;"	m	struct:ath9k_hw_mci
bt_ver_minor	ath9k/btcoex.h	/^	u8 bt_ver_minor;$/;"	m	struct:ath9k_hw_mci
bt_version_known	ath9k/btcoex.h	/^	bool bt_version_known;$/;"	m	struct:ath9k_hw_mci
bt_wait_time	ath9k/ath9k.h	/^	u32 bt_wait_time;$/;"	m	struct:ath_btcoex
bt_weight	ath9k/btcoex.h	/^	u32 bt_weight[AR9300_NUM_BT_WEIGHTS];$/;"	m	struct:ath_btcoex_hw
btactive_gpio	ath9k/btcoex.h	/^	u8 btactive_gpio;$/;"	m	struct:ath_btcoex_hw
btcoex	ath9k/ath9k.h	/^	struct ath_btcoex btcoex;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_btcoex
btcoex	ath9k/htc.h	/^	struct ath_btcoex btcoex;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ath_btcoex
btcoex_enabled	ath.h	/^	bool btcoex_enabled;$/;"	m	struct:ath_common
btcoex_hw	ath9k/hw.h	/^	struct ath_btcoex_hw btcoex_hw;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_btcoex_hw
btcoex_lock	ath9k/ath9k.h	/^	spinlock_t btcoex_lock;$/;"	m	struct:ath_btcoex
btcoex_no_stomp	ath9k/ath9k.h	/^	u32 btcoex_no_stomp; \/* in usec *\/$/;"	m	struct:ath_btcoex
btcoex_no_stomp	ath9k/htc.h	/^	u32 btcoex_no_stomp;$/;"	m	struct:ath_btcoex
btcoex_period	ath9k/ath9k.h	/^	u32 btcoex_period; \/* in msec *\/$/;"	m	struct:ath_btcoex
btcoex_period	ath9k/htc.h	/^	u32 btcoex_period;$/;"	m	struct:ath_btcoex
btpriority_gpio	ath9k/btcoex.h	/^	u8 btpriority_gpio;$/;"	m	struct:ath_btcoex_hw
btscan_no_stomp	ath9k/ath9k.h	/^	u32 btscan_no_stomp; \/* in usec *\/$/;"	m	struct:ath_btcoex
btscan_no_stomp	ath9k/htc.h	/^	u32 btscan_no_stomp;$/;"	m	struct:ath_btcoex
buf	ath6kl/core.h	/^	u8 buf[0];$/;"	m	struct:ath6kl_mgmt_buff
buf	ath6kl/hif.h	/^	u8 *buf;$/;"	m	struct:hif_scatter_item
buf	ath6kl/htc.h	/^	u8 *buf;$/;"	m	struct:htc_control_buffer
buf	ath6kl/htc.h	/^	u8 *buf;$/;"	m	struct:htc_packet
buf	ath9k/hif_usb.h	/^	u8 *buf;$/;"	m	struct:tx_buf
buf_addr	ath9k/mac.h	/^	dma_addr_t buf_addr[4];$/;"	m	struct:ath_tx_info
buf_completed	ath9k/htc.h	/^	u32 buf_completed;$/;"	m	struct:ath_tx_stats
buf_hold	ath9k/ath9k.h	/^	struct ath_buf *buf_hold;$/;"	m	struct:ath_rx	typeref:struct:ath_rx::ath_buf
buf_len	ath6kl/htc.h	/^	u32 buf_len;$/;"	m	struct:htc_packet
buf_len	ath6kl/htc.h	/^	u8 buf_len;$/;"	m	struct:htc_service_connect_resp
buf_len	ath9k/mac.h	/^	int buf_len[4];$/;"	m	struct:ath_tx_info
buf_needs_bounce	ath6kl/sdio.c	/^static inline bool buf_needs_bounce(u8 *buf)$/;"	f	file:
buf_q	ath9k/ath9k.h	/^	struct sk_buff_head buf_q;$/;"	m	struct:ath_atx_tid	typeref:struct:ath_atx_tid::sk_buff_head
buf_queued	ath9k/htc.h	/^	u32 buf_queued;$/;"	m	struct:ath_tx_stats
buf_start	ath6kl/htc.h	/^	u8 *buf_start;$/;"	m	struct:htc_packet
buf_tx	ar5523/ar5523.h	/^	void			*buf_tx;$/;"	m	struct:ar5523_tx_cmd
buffer	ath6kl/hif.h	/^	u8 *buffer;$/;"	m	struct:bus_request
buffer_addr	ath6kl/target.h	/^	__le32 buffer_addr;$/;"	m	struct:ath6kl_dbglog_buf
buffer_type	ath9k/ath9k.h	/^enum buffer_type {$/;"	g
buflen	ar5523/ar5523_hw.h	/^	__be32	buflen;		\/* payload length *\/$/;"	m	struct:ar5523_tx_desc
bufptr	ath5k/ath5k.h	/^	struct ath5k_buf	*bufptr;	\/* allocated buffer ptr *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_buf
bufsize	ath6kl/target.h	/^	__le32 bufsize;$/;"	m	struct:ath6kl_dbglog_buf
bug_counter	carl9170/carl9170.h	/^		unsigned int bug_counter;$/;"	m	struct:ar9170::__anon48
build	wil6210/wmi.h	/^	__le16 build;$/;"	m	struct:wmi_fw_ver_event
build_htc_txctrl_packet	ath6kl/htc_pipe.c	/^static struct htc_packet *build_htc_txctrl_packet(void)$/;"	f	file:
build_number	carl9170/eeprom.h	/^	__le32	build_number;$/;"	m	struct:ar9170_eeprom
burst	carl9170/wlan.h	/^			u8 burst:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon40::__anon41
bursttime	ar5523/ar5523_hw.h	/^	__be32	bursttime;$/;"	m	struct:ar5523_cmd_txq_attr
bus_ops	ath.h	/^	const struct ath_bus_ops *bus_ops;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_bus_ops
bus_req	ath6kl/sdio.c	/^	struct bus_request bus_req[BUS_REQUEST_MAX_NUM];$/;"	m	struct:ath6kl_sdio	typeref:struct:ath6kl_sdio::bus_request	file:
bus_req_freeq	ath6kl/sdio.c	/^	struct list_head bus_req_freeq;$/;"	m	struct:ath6kl_sdio	typeref:struct:ath6kl_sdio::list_head	file:
bus_request	ath6kl/hif.h	/^struct bus_request {$/;"	s
busrequest	ath6kl/hif.h	/^	struct bus_request *busrequest;$/;"	m	struct:hif_scatter_req	typeref:struct:hif_scatter_req::bus_request
bwinfo_discards	ath9k/dfs_debug.h	/^	u32 bwinfo_discards;$/;"	m	struct:ath_dfs_stats
byte	ath6kl/wmi.h	/^	__le32 byte;$/;"	m	struct:rx_stats
byte	ath6kl/wmi.h	/^	__le32 byte;$/;"	m	struct:tx_stats
byte_count	ath6kl/bmi.h	/^	__le32 byte_count;   \/* size of this structure *\/$/;"	m	struct:ath6kl_bmi_target_info
cab	carl9170/wlan.h	/^	u8 cab:1;$/;"	m	struct:carl9170_tx_superdesc
cab_ep	ath9k/htc.h	/^	enum htc_endpoint_id cab_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
cab_ep_queue	ath9k/htc.h	/^	struct sk_buff_head cab_ep_queue;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
cab_queued	ath9k/htc.h	/^	u32 cab_queued;$/;"	m	struct:ath_tx_stats
cabend	ath9k/debug.h	/^	u32 cabend;$/;"	m	struct:ath_interrupt_stats
cabq	ath5k/ath5k.h	/^	struct ath5k_txq	*cabq;		\/* content after beacon *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_txq
cabq	ath9k/ath9k.h	/^	struct ath_txq *cabq;$/;"	m	struct:ath_beacon	typeref:struct:ath_beacon::ath_txq
cabq	ath9k/htc.h	/^	int cabq;$/;"	m	struct:ath9k_htc_priv
cabqReadytime	ath9k/ath9k.h	/^	u8 cabqReadytime;$/;"	m	struct:ath_config
cac_indication	ath6kl/wmi.h	/^	u8 cac_indication;$/;"	m	struct:wmi_cac_event
cac_indication	ath6kl/wmi.h	/^enum cac_indication {$/;"	g
cache	carl9170/carl9170.h	/^		u16 cache[CARL9170_HWRNG_CACHE_SIZE \/ sizeof(u16)];$/;"	m	struct:ar9170::__anon53
cache_idx	carl9170/carl9170.h	/^		unsigned int cache_idx;$/;"	m	struct:ar9170::__anon53
cachelsz	ath.h	/^	u16 cachelsz;$/;"	m	struct:ath_common
calCollect	ath9k/calib.h	/^	void (*calCollect) (struct ath_hw *);$/;"	m	struct:ath9k_percal_data
calCountMax	ath9k/calib.h	/^	u32 calCountMax;$/;"	m	struct:ath9k_percal_data
calData	ath9k/calib.h	/^	const struct ath9k_percal_data *calData;$/;"	m	struct:ath9k_cal_list	typeref:struct:ath9k_cal_list::ath9k_percal_data
calDataClose	ath9k/eeprom.h	/^	struct cal_data_per_freq_ar9287 calDataClose;$/;"	m	union:cal_data_per_freq_ar9287_u	typeref:struct:cal_data_per_freq_ar9287_u::cal_data_per_freq_ar9287
calDataOpen	ath9k/eeprom.h	/^	struct cal_data_op_loop_ar9287 calDataOpen;$/;"	m	union:cal_data_per_freq_ar9287_u	typeref:struct:cal_data_per_freq_ar9287_u::cal_data_op_loop_ar9287
calDataPerFreqOpLoop	ath9k/eeprom.h	/^struct calDataPerFreqOpLoop {$/;"	s
calFreqPier2G	ath9k/ar9003_eeprom.h	/^	u8 calFreqPier2G[AR9300_NUM_2G_CAL_PIERS];$/;"	m	struct:ar9300_eeprom
calFreqPier2G	ath9k/eeprom.h	/^	u8 calFreqPier2G[AR5416_EEP4K_NUM_2G_CAL_PIERS];$/;"	m	struct:ar5416_eeprom_4k
calFreqPier2G	ath9k/eeprom.h	/^	u8 calFreqPier2G[AR5416_NUM_2G_CAL_PIERS];$/;"	m	struct:ar5416_eeprom_def
calFreqPier2G	ath9k/eeprom.h	/^	u8 calFreqPier2G[AR9287_NUM_2G_CAL_PIERS];$/;"	m	struct:ar9287_eeprom
calFreqPier5G	ath9k/ar9003_eeprom.h	/^	u8 calFreqPier5G[AR9300_NUM_5G_CAL_PIERS];$/;"	m	struct:ar9300_eeprom
calFreqPier5G	ath9k/eeprom.h	/^	u8 calFreqPier5G[AR5416_NUM_5G_CAL_PIERS];$/;"	m	struct:ar5416_eeprom_def
calNext	ath9k/calib.h	/^	struct ath9k_cal_list *calNext;$/;"	m	struct:ath9k_cal_list	typeref:struct:ath9k_cal_list::ath9k_cal_list
calNumSamples	ath9k/calib.h	/^	u32 calNumSamples;$/;"	m	struct:ath9k_percal_data
calPierData2G	ath9k/ar9003_eeprom.h	/^	 calPierData2G[AR9300_MAX_CHAINS][AR9300_NUM_2G_CAL_PIERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_cal_data_per_freq_op_loop
calPierData2G	ath9k/eeprom.h	/^	 calPierData2G[AR5416_MAX_CHAINS][AR5416_NUM_2G_CAL_PIERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_data_per_freq
calPierData2G	ath9k/eeprom.h	/^	calPierData2G[AR5416_EEP4K_MAX_CHAINS][AR5416_EEP4K_NUM_2G_CAL_PIERS];$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::cal_data_per_freq_4k
calPierData2G	ath9k/eeprom.h	/^	calPierData2G[AR9287_MAX_CHAINS][AR9287_NUM_2G_CAL_PIERS];$/;"	m	struct:ar9287_eeprom	typeref:union:ar9287_eeprom::cal_data_per_freq_ar9287_u
calPierData5G	ath9k/ar9003_eeprom.h	/^	 calPierData5G[AR9300_MAX_CHAINS][AR9300_NUM_5G_CAL_PIERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_cal_data_per_freq_op_loop
calPierData5G	ath9k/eeprom.h	/^	 calPierData5G[AR5416_MAX_CHAINS][AR5416_NUM_5G_CAL_PIERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_data_per_freq
calPostProc	ath9k/calib.h	/^	void (*calPostProc) (struct ath_hw *, u8);$/;"	m	struct:ath9k_percal_data
calState	ath9k/calib.h	/^	enum ath9k_cal_state calState;$/;"	m	struct:ath9k_cal_list	typeref:enum:ath9k_cal_list::ath9k_cal_state
calTargetPower2G	ath9k/ar9003_eeprom.h	/^	 calTargetPower2G[AR9300_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_legacy
calTargetPower2G	ath9k/eeprom.h	/^	 calTargetPower2G[AR5416_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_leg
calTargetPower2G	ath9k/eeprom.h	/^	calTargetPower2G[AR5416_EEP4K_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::cal_target_power_leg
calTargetPower2G	ath9k/eeprom.h	/^	calTargetPower2G[AR9287_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::cal_target_power_leg
calTargetPower2GHT20	ath9k/ar9003_eeprom.h	/^	 calTargetPower2GHT20[AR9300_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_ht
calTargetPower2GHT20	ath9k/eeprom.h	/^	 calTargetPower2GHT20[AR5416_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_ht
calTargetPower2GHT20	ath9k/eeprom.h	/^	calTargetPower2GHT20[AR5416_EEP4K_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::cal_target_power_ht
calTargetPower2GHT20	ath9k/eeprom.h	/^	calTargetPower2GHT20[AR9287_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::cal_target_power_ht
calTargetPower2GHT40	ath9k/ar9003_eeprom.h	/^	 calTargetPower2GHT40[AR9300_NUM_2G_40_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_ht
calTargetPower2GHT40	ath9k/eeprom.h	/^	 calTargetPower2GHT40[AR5416_NUM_2G_40_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_ht
calTargetPower2GHT40	ath9k/eeprom.h	/^	calTargetPower2GHT40[AR5416_EEP4K_NUM_2G_40_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::cal_target_power_ht
calTargetPower2GHT40	ath9k/eeprom.h	/^	calTargetPower2GHT40[AR9287_NUM_2G_40_TARGET_POWERS];$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::cal_target_power_ht
calTargetPower5G	ath9k/ar9003_eeprom.h	/^	 calTargetPower5G[AR9300_NUM_5G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_legacy
calTargetPower5G	ath9k/eeprom.h	/^	 calTargetPower5G[AR5416_NUM_5G_20_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_leg
calTargetPower5GHT20	ath9k/ar9003_eeprom.h	/^	 calTargetPower5GHT20[AR9300_NUM_5G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_ht
calTargetPower5GHT20	ath9k/eeprom.h	/^	 calTargetPower5GHT20[AR5416_NUM_5G_20_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_ht
calTargetPower5GHT40	ath9k/ar9003_eeprom.h	/^	 calTargetPower5GHT40[AR9300_NUM_5G_40_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_ht
calTargetPower5GHT40	ath9k/eeprom.h	/^	 calTargetPower5GHT40[AR5416_NUM_5G_40_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_ht
calTargetPowerCck	ath9k/ar9003_eeprom.h	/^	 calTargetPowerCck[AR9300_NUM_2G_CCK_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_tgt_pow_legacy
calTargetPowerCck	ath9k/eeprom.h	/^	 calTargetPowerCck[AR5416_NUM_2G_CCK_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_target_power_leg
calTargetPowerCck	ath9k/eeprom.h	/^	calTargetPowerCck[AR5416_EEP4K_NUM_2G_CCK_TARGET_POWERS];$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::cal_target_power_leg
calTargetPowerCck	ath9k/eeprom.h	/^	calTargetPowerCck[AR9287_NUM_2G_CCK_TARGET_POWERS];$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::cal_target_power_leg
calTarget_freqbin_2G	ath9k/ar9003_eeprom.h	/^	u8 calTarget_freqbin_2G[AR9300_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calTarget_freqbin_2GHT20	ath9k/ar9003_eeprom.h	/^	u8 calTarget_freqbin_2GHT20[AR9300_NUM_2G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calTarget_freqbin_2GHT40	ath9k/ar9003_eeprom.h	/^	u8 calTarget_freqbin_2GHT40[AR9300_NUM_2G_40_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calTarget_freqbin_5G	ath9k/ar9003_eeprom.h	/^	u8 calTarget_freqbin_5G[AR9300_NUM_5G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calTarget_freqbin_5GHT20	ath9k/ar9003_eeprom.h	/^	u8 calTarget_freqbin_5GHT20[AR9300_NUM_5G_20_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calTarget_freqbin_5GHT40	ath9k/ar9003_eeprom.h	/^	u8 calTarget_freqbin_5GHT40[AR9300_NUM_5G_40_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calTarget_freqbin_Cck	ath9k/ar9003_eeprom.h	/^	u8 calTarget_freqbin_Cck[AR9300_NUM_2G_CCK_TARGET_POWERS];$/;"	m	struct:ar9300_eeprom
calType	ath9k/calib.h	/^	u32 calType;$/;"	m	struct:ath9k_percal_data
cal_ctl_data	ath9k/eeprom.h	/^struct cal_ctl_data {$/;"	s
cal_ctl_data_2g	ath9k/ar9003_eeprom.h	/^struct cal_ctl_data_2g {$/;"	s
cal_ctl_data_4k	ath9k/eeprom.h	/^struct cal_ctl_data_4k {$/;"	s
cal_ctl_data_5g	ath9k/ar9003_eeprom.h	/^struct cal_ctl_data_5g {$/;"	s
cal_ctl_data_ar9287	ath9k/eeprom.h	/^struct cal_ctl_data_ar9287 {$/;"	s
cal_ctl_edges	ath9k/eeprom.h	/^struct cal_ctl_edges {$/;"	s
cal_data_op_loop_ar9287	ath9k/eeprom.h	/^struct cal_data_op_loop_ar9287 {$/;"	s
cal_data_per_freq	ath9k/eeprom.h	/^struct cal_data_per_freq {$/;"	s
cal_data_per_freq_4k	ath9k/eeprom.h	/^struct cal_data_per_freq_4k {$/;"	s
cal_data_per_freq_ar9287	ath9k/eeprom.h	/^struct cal_data_per_freq_ar9287 {$/;"	s
cal_data_per_freq_ar9287_u	ath9k/eeprom.h	/^union cal_data_per_freq_ar9287_u {$/;"	u
cal_freq_pier_2G	carl9170/eeprom.h	/^	u8	cal_freq_pier_2G[AR5416_NUM_2G_CAL_PIERS];$/;"	m	struct:ar9170_eeprom
cal_freq_pier_5G	carl9170/eeprom.h	/^	u8	cal_freq_pier_5G[AR5416_NUM_5G_CAL_PIERS];$/;"	m	struct:ar9170_eeprom
cal_list	ath9k/hw.h	/^	struct ath9k_cal_list *cal_list;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_cal_list
cal_list_curr	ath9k/hw.h	/^	struct ath9k_cal_list *cal_list_curr;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_cal_list
cal_list_last	ath9k/hw.h	/^	struct ath9k_cal_list *cal_list_last;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_cal_list
cal_pier_data_2G	carl9170/eeprom.h	/^		cal_pier_data_2G[AR5416_MAX_CHAINS][AR5416_NUM_2G_CAL_PIERS];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::
cal_pier_data_5G	carl9170/eeprom.h	/^		cal_pier_data_5G[AR5416_MAX_CHAINS][AR5416_NUM_5G_CAL_PIERS],$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_calibration_data_per_freq
cal_samples	ath9k/hw.h	/^	u16 cal_samples;$/;"	m	struct:ath_hw
cal_target_power_ht	ath9k/eeprom.h	/^struct cal_target_power_ht {$/;"	s
cal_target_power_leg	ath9k/eeprom.h	/^struct cal_target_power_leg {$/;"	s
cal_tgt_pow_ht	ath9k/ar9003_eeprom.h	/^struct cal_tgt_pow_ht {$/;"	s
cal_tgt_pow_legacy	ath9k/ar9003_eeprom.h	/^struct cal_tgt_pow_legacy {$/;"	s
cal_tgt_pwr_2G_cck	carl9170/eeprom.h	/^		cal_tgt_pwr_2G_cck[AR5416_NUM_2G_CCK_TARGET_PWRS],$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_calibration_target_power_legacy
cal_tgt_pwr_2G_ht20	carl9170/eeprom.h	/^		cal_tgt_pwr_2G_ht20[AR5416_NUM_2G_OFDM_TARGET_PWRS],$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_calibration_target_power_ht
cal_tgt_pwr_2G_ht40	carl9170/eeprom.h	/^		cal_tgt_pwr_2G_ht40[AR5416_NUM_2G_OFDM_TARGET_PWRS];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::
cal_tgt_pwr_2G_ofdm	carl9170/eeprom.h	/^		cal_tgt_pwr_2G_ofdm[AR5416_NUM_2G_OFDM_TARGET_PWRS];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::
cal_tgt_pwr_5G	carl9170/eeprom.h	/^		cal_tgt_pwr_5G[AR5416_NUM_5G_TARGET_PWRS];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_calibration_target_power_legacy
cal_tgt_pwr_5G_ht20	carl9170/eeprom.h	/^		cal_tgt_pwr_5G_ht20[AR5416_NUM_5G_TARGET_PWRS],$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_calibration_target_power_ht
cal_tgt_pwr_5G_ht40	carl9170/eeprom.h	/^		cal_tgt_pwr_5G_ht40[AR5416_NUM_5G_TARGET_PWRS];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::
caldata	ath9k/ath9k.h	/^	struct ath9k_hw_cal_data caldata;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath9k_hw_cal_data
caldata	ath9k/htc.h	/^	struct ath9k_hw_cal_data caldata;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ath9k_hw_cal_data
caldata	ath9k/hw.h	/^	struct ath9k_hw_cal_data *caldata;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_hw_cal_data
caldone	ath.h	/^	bool caldone;$/;"	m	struct:ath_ani
calib_work	ath5k/ath5k.h	/^	struct work_struct	calib_work;	\/* deferred phy calibration *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::work_struct
calibrate	ath9k/hw.h	/^	bool (*calibrate)(struct ath_hw *ah,$/;"	m	struct:ath_hw_ops
cap	ath6kl/core.h	/^		enum wmi_phy_cap cap;$/;"	m	struct:ath6kl::ath6kl_hw	typeref:enum:ath6kl::ath6kl_hw::wmi_phy_cap
cap_eeprom	ath5k/ath5k.h	/^	struct ath5k_eeprom_info	cap_eeprom;$/;"	m	struct:ath5k_capabilities	typeref:struct:ath5k_capabilities::ath5k_eeprom_info
cap_has_mrr_support	ath5k/ath5k.h	/^	bool cap_has_mrr_support;$/;"	m	struct:ath5k_capabilities
cap_has_phyerr_counters	ath5k/ath5k.h	/^	bool cap_has_phyerr_counters;$/;"	m	struct:ath5k_capabilities
cap_info	ath6kl/core.h	/^	unsigned short cap_info;$/;"	m	struct:ath6kl_htcap
cap_needs_2GHz_ovr	ath5k/ath5k.h	/^	bool cap_needs_2GHz_ovr;$/;"	m	struct:ath5k_capabilities
cap_queues	ath5k/ath5k.h	/^	} cap_queues;$/;"	m	struct:ath5k_capabilities	typeref:struct:ath5k_capabilities::__anon56
cap_range	ath5k/ath5k.h	/^	} cap_range;$/;"	m	struct:ath5k_capabilities	typeref:struct:ath5k_capabilities::__anon55
capflags	ath9k/htc.h	/^	__be32 capflags;$/;"	m	struct:ath9k_htc_target_rate
caps	ath9k/hw.h	/^	struct ath9k_hw_capabilities caps;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_hw_capabilities
carl9170-objs	carl9170/Makefile	/^carl9170-objs := main.o usb.o cmd.o mac.o phy.o led.o fw.o tx.o rx.o$/;"	m
carl9170_2ghz_chantable	carl9170/main.c	/^static struct ieee80211_channel carl9170_2ghz_chantable[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
carl9170_5ghz_chantable	carl9170/main.c	/^static struct ieee80211_channel carl9170_5ghz_chantable[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
carl9170_a_ratetable	carl9170/main.c	83;"	d	file:
carl9170_a_ratetable_size	carl9170/main.c	84;"	d	file:
carl9170_alloc	carl9170/main.c	/^void *carl9170_alloc(size_t priv_size)$/;"	f
carl9170_alloc_dev_space	carl9170/tx.c	/^static int carl9170_alloc_dev_space(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_ampdu_check	carl9170/rx.c	/^static bool carl9170_ampdu_check(struct ar9170 *ar, u8 *buf, u8 ms,$/;"	f	file:
carl9170_ampdu_gc	carl9170/main.c	/^static void carl9170_ampdu_gc(struct ar9170 *ar)$/;"	f	file:
carl9170_ampdu_work	carl9170/main.c	/^static void carl9170_ampdu_work(struct work_struct *work)$/;"	f	file:
carl9170_async_regwrite	carl9170/cmd.h	153;"	d
carl9170_async_regwrite_begin	carl9170/cmd.h	131;"	d
carl9170_async_regwrite_finish	carl9170/cmd.h	163;"	d
carl9170_async_regwrite_flush	carl9170/cmd.h	139;"	d
carl9170_async_regwrite_get_buf	carl9170/cmd.h	120;"	d
carl9170_async_regwrite_result	carl9170/cmd.h	170;"	d
carl9170_ba_check	carl9170/rx.c	/^static void carl9170_ba_check(struct ar9170 *ar, void *data, unsigned int len)$/;"	f	file:
carl9170_ba_stats	carl9170/carl9170.h	/^struct carl9170_ba_stats {$/;"	s
carl9170_band_2GHz	carl9170/main.c	/^static struct ieee80211_supported_band carl9170_band_2GHz = {$/;"	v	typeref:struct:ieee80211_supported_band	file:
carl9170_band_5GHz	carl9170/main.c	/^static struct ieee80211_supported_band carl9170_band_5GHz = {$/;"	v	typeref:struct:ieee80211_supported_band	file:
carl9170_bar_check	carl9170/tx.c	/^static void carl9170_bar_check(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_bar_list_entry	carl9170/carl9170.h	/^struct carl9170_bar_list_entry {$/;"	s
carl9170_bcn_ctrl	carl9170/cmd.c	/^int carl9170_bcn_ctrl(struct ar9170 *ar, const unsigned int vif_id,$/;"	f
carl9170_bcn_ctrl_cmd	carl9170/fwcmd.h	/^struct carl9170_bcn_ctrl_cmd {$/;"	s
carl9170_bw	carl9170/phy.c	/^enum carl9170_bw {$/;"	g	file:
carl9170_calc_ctl	carl9170/phy.c	/^static void carl9170_calc_ctl(struct ar9170 *ar, u32 freq, enum carl9170_bw bw)$/;"	f	file:
carl9170_cancel_worker	carl9170/main.c	/^static void carl9170_cancel_worker(struct ar9170 *ar)$/;"	f	file:
carl9170_check_queue_stop_timeout	carl9170/tx.c	/^static void carl9170_check_queue_stop_timeout(struct ar9170 *ar)$/;"	f	file:
carl9170_check_sequence	carl9170/rx.c	/^static int carl9170_check_sequence(struct ar9170 *ar, unsigned int seq)$/;"	f	file:
carl9170_cmd	carl9170/fwcmd.h	/^struct carl9170_cmd {$/;"	s
carl9170_cmd_buf	carl9170/cmd.c	/^struct carl9170_cmd *carl9170_cmd_buf(struct ar9170 *ar,$/;"	f
carl9170_cmd_callback	carl9170/rx.c	/^static void carl9170_cmd_callback(struct ar9170 *ar, u32 len, void *buffer)$/;"	f	file:
carl9170_cmd_head	carl9170/fwcmd.h	/^struct carl9170_cmd_head {$/;"	s
carl9170_cmd_oids	carl9170/fwcmd.h	/^enum carl9170_cmd_oids {$/;"	g
carl9170_collect_tally	carl9170/cmd.c	/^int carl9170_collect_tally(struct ar9170 *ar)$/;"	f
carl9170_dbg_message	carl9170/rx.c	/^static void carl9170_dbg_message(struct ar9170 *ar, const char *buf, u32 len)$/;"	f	file:
carl9170_debug	carl9170/debug.h	/^struct carl9170_debug {$/;"	s
carl9170_debug_mem_rbe	carl9170/debug.h	/^struct carl9170_debug_mem_rbe {$/;"	s
carl9170_debugfs_ampdu_state_read	carl9170/debug.c	/^static char *carl9170_debugfs_ampdu_state_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_bug_read	carl9170/debug.c	/^static char *carl9170_debugfs_bug_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_bug_write	carl9170/debug.c	/^static ssize_t carl9170_debugfs_bug_write(struct ar9170 *ar, const char *buf,$/;"	f	file:
carl9170_debugfs_erp_read	carl9170/debug.c	/^static char *carl9170_debugfs_erp_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_erp_write	carl9170/debug.c	/^static ssize_t carl9170_debugfs_erp_write(struct ar9170 *ar, const char *buf,$/;"	f	file:
carl9170_debugfs_fops	carl9170/debug.c	/^struct carl9170_debugfs_fops {$/;"	s	file:
carl9170_debugfs_format_frame	carl9170/debug.c	/^static void carl9170_debugfs_format_frame(struct ar9170 *ar,$/;"	f	file:
carl9170_debugfs_hw_ioread32_read	carl9170/debug.c	/^static char *carl9170_debugfs_hw_ioread32_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_hw_ioread32_write	carl9170/debug.c	/^static ssize_t carl9170_debugfs_hw_ioread32_write(struct ar9170 *ar,$/;"	f	file:
carl9170_debugfs_hw_iowrite32_write	carl9170/debug.c	/^static ssize_t carl9170_debugfs_hw_iowrite32_write(struct ar9170 *ar,$/;"	f	file:
carl9170_debugfs_mem_usage_read	carl9170/debug.c	/^static char *carl9170_debugfs_mem_usage_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_phy_noise_read	carl9170/debug.c	/^static char *carl9170_debugfs_phy_noise_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_qos_stat_read	carl9170/debug.c	/^static char *carl9170_debugfs_qos_stat_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_queue_dump	carl9170/debug.c	/^static void carl9170_debugfs_queue_dump(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_read	carl9170/debug.c	/^static ssize_t carl9170_debugfs_read(struct file *file, char __user *userbuf,$/;"	f	file:
carl9170_debugfs_register	carl9170/debug.c	/^void carl9170_debugfs_register(struct ar9170 *ar)$/;"	f
carl9170_debugfs_sta_psm_read	carl9170/debug.c	/^static char *carl9170_debugfs_sta_psm_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_tx_stuck_read	carl9170/debug.c	/^static char *carl9170_debugfs_tx_stuck_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_unregister	carl9170/debug.c	/^void carl9170_debugfs_unregister(struct ar9170 *ar)$/;"	f
carl9170_debugfs_vif_dump_read	carl9170/debug.c	/^static char *carl9170_debugfs_vif_dump_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_write	carl9170/debug.c	/^static ssize_t carl9170_debugfs_write(struct file *file,$/;"	f	file:
carl9170_def_val	carl9170/phy.c	/^static u32 carl9170_def_val(u32 reg, bool is_2ghz, bool is_40mhz)$/;"	f	file:
carl9170_device_features	carl9170/carl9170.h	/^enum carl9170_device_features {$/;"	g
carl9170_device_state	carl9170/carl9170.h	/^enum carl9170_device_state {$/;"	g
carl9170_disable_key	carl9170/mac.c	/^int carl9170_disable_key(struct ar9170 *ar, const u8 id)$/;"	f
carl9170_disable_key_cmd	carl9170/fwcmd.h	/^struct carl9170_disable_key_cmd {$/;"	s
carl9170_driver	carl9170/usb.c	/^module_usb_driver(carl9170_driver);$/;"	v
carl9170_driver	carl9170/usb.c	/^static struct usb_driver carl9170_driver = {$/;"	v	typeref:struct:usb_driver	file:
carl9170_echo_test	carl9170/cmd.c	/^int carl9170_echo_test(struct ar9170 *ar, const u32 v)$/;"	f
carl9170_erp_modes	carl9170/carl9170.h	/^enum carl9170_erp_modes {$/;"	g
carl9170_exec_cmd	carl9170/usb.c	/^int carl9170_exec_cmd(struct ar9170 *ar, const enum carl9170_cmd_oids cmd,$/;"	f
carl9170_find_freq_idx	carl9170/phy.c	/^static int carl9170_find_freq_idx(int nfreqs, u8 *freqs, u8 f)$/;"	f	file:
carl9170_find_fw_desc	carl9170/fw.c	/^carl9170_find_fw_desc(struct ar9170 *ar, const __u8 *fw_data, const size_t len)$/;"	f	file:
carl9170_find_ie	carl9170/rx.c	/^static u8 *carl9170_find_ie(u8 *data, unsigned int len, u8 ie)$/;"	f	file:
carl9170_flush	carl9170/main.c	/^static void carl9170_flush(struct ar9170 *ar, bool drop_queued)$/;"	f	file:
carl9170_flush_ba	carl9170/main.c	/^static void carl9170_flush_ba(struct ar9170 *ar)$/;"	f	file:
carl9170_flush_cab	carl9170/cmd.h	/^static inline int carl9170_flush_cab(struct ar9170 *ar,$/;"	f
carl9170_free	carl9170/main.c	/^void carl9170_free(struct ar9170 *ar)$/;"	f
carl9170_fw	carl9170/fw.c	/^static int carl9170_fw(struct ar9170 *ar, const __u8 *data, size_t len)$/;"	f	file:
carl9170_fw_checksum	carl9170/fw.c	/^static int carl9170_fw_checksum(struct ar9170 *ar, const __u8 *data,$/;"	f	file:
carl9170_fw_find_desc	carl9170/fw.c	/^static const void *carl9170_fw_find_desc(struct ar9170 *ar, const u8 descid[4],$/;"	f	file:
carl9170_fw_info	carl9170/fw.c	/^static void carl9170_fw_info(struct ar9170 *ar)$/;"	f	file:
carl9170_fw_set_if_combinations	carl9170/fw.c	/^static void carl9170_fw_set_if_combinations(struct ar9170 *ar,$/;"	f	file:
carl9170_fw_tx_sequence	carl9170/fw.c	/^static int carl9170_fw_tx_sequence(struct ar9170 *ar)$/;"	f	file:
carl9170_fw_verify_descs	carl9170/fw.c	/^static int carl9170_fw_verify_descs(struct ar9170 *ar,$/;"	f	file:
carl9170_g_ratetable	carl9170/main.c	81;"	d	file:
carl9170_g_ratetable_size	carl9170/main.c	82;"	d	file:
carl9170_get_hdr	carl9170/carl9170.h	/^static inline struct ieee80211_hdr *carl9170_get_hdr(struct sk_buff *skb)$/;"	f
carl9170_get_heavy_clip	carl9170/phy.c	/^static u8 carl9170_get_heavy_clip(struct ar9170 *ar, u32 freq,$/;"	f	file:
carl9170_get_hw_dyn_params	carl9170/phy.c	/^carl9170_get_hw_dyn_params(struct ieee80211_channel *channel,$/;"	f	file:
carl9170_get_main_vif	carl9170/carl9170.h	/^static inline struct ieee80211_vif *carl9170_get_main_vif(struct ar9170 *ar)$/;"	f
carl9170_get_max_edge_power	carl9170/phy.c	/^static u8 carl9170_get_max_edge_power(struct ar9170 *ar,$/;"	f	file:
carl9170_get_noisefloor	carl9170/phy.c	/^int carl9170_get_noisefloor(struct ar9170 *ar)$/;"	f
carl9170_get_priv	carl9170/carl9170.h	/^static inline struct ar9170 *carl9170_get_priv(struct carl9170_vif *carl_vif)$/;"	f
carl9170_get_queue	carl9170/tx.c	/^static inline unsigned int carl9170_get_queue(struct ar9170 *ar,$/;"	f	file:
carl9170_get_queued_skb	carl9170/tx.c	/^static struct sk_buff *carl9170_get_queued_skb(struct ar9170 *ar, u8 cookie,$/;"	f	file:
carl9170_get_seq	carl9170/carl9170.h	/^static inline u16 carl9170_get_seq(struct sk_buff *skb)$/;"	f
carl9170_get_tid	carl9170/carl9170.h	/^static inline u16 carl9170_get_tid(struct sk_buff *skb)$/;"	f
carl9170_get_vif	carl9170/carl9170.h	/^carl9170_get_vif(struct carl9170_vif_info *priv)$/;"	f
carl9170_gpio	carl9170/fwcmd.h	/^struct carl9170_gpio {$/;"	s
carl9170_handle_command_response	carl9170/rx.c	/^void carl9170_handle_command_response(struct ar9170 *ar, void *buf, u32 len)$/;"	f
carl9170_handle_mpdu	carl9170/rx.c	/^static int carl9170_handle_mpdu(struct ar9170 *ar, u8 *buf, int len,$/;"	f	file:
carl9170_handle_ps	carl9170/rx.c	/^static void carl9170_handle_ps(struct ar9170 *ar, struct carl9170_rsp *rsp)$/;"	f	file:
carl9170_init_interface	carl9170/main.c	/^static int carl9170_init_interface(struct ar9170 *ar,$/;"	f	file:
carl9170_init_mac	carl9170/mac.c	/^int carl9170_init_mac(struct ar9170 *ar)$/;"	f
carl9170_init_phy	carl9170/phy.c	/^static int carl9170_init_phy(struct ar9170 *ar, enum ieee80211_band band)$/;"	f	file:
carl9170_init_phy_from_eeprom	carl9170/phy.c	/^static int carl9170_init_phy_from_eeprom(struct ar9170 *ar,$/;"	f	file:
carl9170_init_power_cal	carl9170/phy.c	/^static int carl9170_init_power_cal(struct ar9170 *ar)$/;"	f	file:
carl9170_init_rf_bank4_pwr	carl9170/phy.c	/^static int carl9170_init_rf_bank4_pwr(struct ar9170 *ar, bool band5ghz,$/;"	f	file:
carl9170_init_rf_banks_0_7	carl9170/phy.c	/^static int carl9170_init_rf_banks_0_7(struct ar9170 *ar, bool band5ghz)$/;"	f	file:
carl9170_interpolate_s32	carl9170/phy.c	/^static s32 carl9170_interpolate_s32(s32 x, s32 x1, s32 y1, s32 x2, s32 y2)$/;"	f	file:
carl9170_interpolate_u8	carl9170/phy.c	/^static u8 carl9170_interpolate_u8(u8 x, u8 x1, u8 y1, u8 x2, u8 y2)$/;"	f	file:
carl9170_interpolate_val	carl9170/phy.c	/^static u8 carl9170_interpolate_val(u8 x, u8 *x_array, u8 *y_array)$/;"	f	file:
carl9170_led	carl9170/carl9170.h	/^struct carl9170_led {$/;"	s
carl9170_led_init	carl9170/led.c	/^int carl9170_led_init(struct ar9170 *ar)$/;"	f
carl9170_led_register	carl9170/led.c	/^int carl9170_led_register(struct ar9170 *ar)$/;"	f
carl9170_led_register_led	carl9170/led.c	/^static int carl9170_led_register_led(struct ar9170 *ar, int i, char *name,$/;"	f	file:
carl9170_led_set_brightness	carl9170/led.c	/^static void carl9170_led_set_brightness(struct led_classdev *led,$/;"	f	file:
carl9170_led_set_state	carl9170/led.c	/^int carl9170_led_set_state(struct ar9170 *ar, const u32 led_state)$/;"	f
carl9170_led_unregister	carl9170/led.c	/^void carl9170_led_unregister(struct ar9170 *ar)$/;"	f
carl9170_led_update	carl9170/led.c	/^static void carl9170_led_update(struct work_struct *work)$/;"	f	file:
carl9170_mac_reset	carl9170/cmd.c	/^int carl9170_mac_reset(struct ar9170 *ar)$/;"	f
carl9170_mod_virtual_mac	carl9170/mac.c	/^int carl9170_mod_virtual_mac(struct ar9170 *ar, const unsigned int id,$/;"	f
carl9170_op_add_interface	carl9170/main.c	/^static int carl9170_op_add_interface(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_ampdu_action	carl9170/main.c	/^static int carl9170_op_ampdu_action(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_bss_info_changed	carl9170/main.c	/^static void carl9170_op_bss_info_changed(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_conf_tx	carl9170/main.c	/^static int carl9170_op_conf_tx(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_config	carl9170/main.c	/^static int carl9170_op_config(struct ieee80211_hw *hw, u32 changed)$/;"	f	file:
carl9170_op_configure_filter	carl9170/main.c	/^static void carl9170_op_configure_filter(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_flush	carl9170/main.c	/^static void carl9170_op_flush(struct ieee80211_hw *hw, u32 queues, bool drop)$/;"	f	file:
carl9170_op_get_stats	carl9170/main.c	/^static int carl9170_op_get_stats(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_get_survey	carl9170/main.c	/^static int carl9170_op_get_survey(struct ieee80211_hw *hw, int idx,$/;"	f	file:
carl9170_op_get_tsf	carl9170/main.c	/^static u64 carl9170_op_get_tsf(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_prepare_multicast	carl9170/main.c	/^static u64 carl9170_op_prepare_multicast(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_remove_interface	carl9170/main.c	/^static void carl9170_op_remove_interface(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_set_key	carl9170/main.c	/^static int carl9170_op_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,$/;"	f	file:
carl9170_op_sta_add	carl9170/main.c	/^static int carl9170_op_sta_add(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_sta_notify	carl9170/main.c	/^static void carl9170_op_sta_notify(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_sta_remove	carl9170/main.c	/^static int carl9170_op_sta_remove(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_start	carl9170/main.c	/^static int carl9170_op_start(struct ieee80211_hw *hw)$/;"	f	file:
carl9170_op_stop	carl9170/main.c	/^static void carl9170_op_stop(struct ieee80211_hw *hw)$/;"	f	file:
carl9170_op_tx	carl9170/tx.c	/^void carl9170_op_tx(struct ieee80211_hw *hw,$/;"	f
carl9170_ops	carl9170/main.c	/^static const struct ieee80211_ops carl9170_ops = {$/;"	v	typeref:struct:ieee80211_ops	file:
carl9170_parse_eeprom	carl9170/main.c	/^static int carl9170_parse_eeprom(struct ar9170 *ar)$/;"	f	file:
carl9170_parse_firmware	carl9170/fw.c	/^int carl9170_parse_firmware(struct ar9170 *ar)$/;"	f
carl9170_phy_freq_entry	carl9170/phy.c	/^struct carl9170_phy_freq_entry {$/;"	s	file:
carl9170_phy_freq_params	carl9170/phy.c	/^static const struct carl9170_phy_freq_entry carl9170_phy_freq_params[] = {$/;"	v	typeref:struct:carl9170_phy_freq_entry	file:
carl9170_phy_freq_params	carl9170/phy.c	/^struct carl9170_phy_freq_params {$/;"	s	file:
carl9170_phy_init	carl9170/phy.c	/^struct carl9170_phy_init {$/;"	s	file:
carl9170_pick_beaconing_vif	carl9170/tx.c	/^static struct carl9170_vif_info *carl9170_pick_beaconing_vif(struct ar9170 *ar)$/;"	f	file:
carl9170_ping_work	carl9170/main.c	/^static void carl9170_ping_work(struct work_struct *work)$/;"	f	file:
carl9170_powersave	carl9170/cmd.c	/^int carl9170_powersave(struct ar9170 *ar, const bool ps)$/;"	f
carl9170_ps_beacon	carl9170/rx.c	/^static void carl9170_ps_beacon(struct ar9170 *ar, void *data, unsigned int len)$/;"	f	file:
carl9170_ps_check	carl9170/main.c	/^void carl9170_ps_check(struct ar9170 *ar)$/;"	f
carl9170_ps_off_override_reasons	carl9170/carl9170.h	/^enum carl9170_ps_off_override_reasons {$/;"	g
carl9170_ps_update	carl9170/main.c	/^static int carl9170_ps_update(struct ar9170 *ar)$/;"	f	file:
carl9170_ps_work	carl9170/main.c	/^static void carl9170_ps_work(struct work_struct *work)$/;"	f	file:
carl9170_psm	carl9170/fwcmd.h	/^struct carl9170_psm {$/;"	s
carl9170_read_eeprom	carl9170/main.c	/^static int carl9170_read_eeprom(struct ar9170 *ar)$/;"	f	file:
carl9170_read_mreg	carl9170/cmd.c	/^int carl9170_read_mreg(struct ar9170 *ar, const int nregs,$/;"	f
carl9170_read_reg	carl9170/cmd.c	/^int carl9170_read_reg(struct ar9170 *ar, u32 reg, u32 *val)$/;"	f
carl9170_reboot	carl9170/cmd.c	/^int carl9170_reboot(struct ar9170 *ar)$/;"	f
carl9170_reg_list	carl9170/fwcmd.h	/^struct carl9170_reg_list {$/;"	s
carl9170_reg_notifier	carl9170/main.c	/^static void carl9170_reg_notifier(struct wiphy *wiphy,$/;"	f	file:
carl9170_register	carl9170/main.c	/^int carl9170_register(struct ar9170 *ar)$/;"	f
carl9170_register_hwrng	carl9170/main.c	/^static int carl9170_register_hwrng(struct ar9170 *ar)$/;"	f	file:
carl9170_register_wps_button	carl9170/main.c	/^static int carl9170_register_wps_button(struct ar9170 *ar)$/;"	f	file:
carl9170_regwrite	carl9170/cmd.h	87;"	d
carl9170_regwrite_begin	carl9170/cmd.h	82;"	d
carl9170_regwrite_finish	carl9170/cmd.h	105;"	d
carl9170_regwrite_result	carl9170/cmd.h	115;"	d
carl9170_release_dev_space	carl9170/tx.c	/^static void carl9170_release_dev_space(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_release_firmware	carl9170/usb.c	/^static void carl9170_release_firmware(struct ar9170 *ar)$/;"	f	file:
carl9170_restart	carl9170/main.c	/^void carl9170_restart(struct ar9170 *ar, const enum carl9170_restart_reasons r)$/;"	f
carl9170_restart_reasons	carl9170/carl9170.h	/^enum carl9170_restart_reasons {$/;"	g
carl9170_restart_work	carl9170/main.c	/^static void carl9170_restart_work(struct work_struct *work)$/;"	f	file:
carl9170_rf_init	carl9170/fwcmd.h	/^struct carl9170_rf_init {$/;"	s
carl9170_rf_init_result	carl9170/fwcmd.h	/^struct carl9170_rf_init_result {$/;"	s
carl9170_rf_initval	carl9170/phy.c	/^static struct carl9170_rf_initvals carl9170_rf_initval[] = {$/;"	v	typeref:struct:carl9170_rf_initvals	file:
carl9170_rf_initvals	carl9170/phy.c	/^struct carl9170_rf_initvals {$/;"	s	file:
carl9170_rng_get	carl9170/main.c	/^static int carl9170_rng_get(struct ar9170 *ar)$/;"	f	file:
carl9170_rng_read	carl9170/main.c	/^static int carl9170_rng_read(struct hwrng *rng, u32 *data)$/;"	f	file:
carl9170_rsp	carl9170/fwcmd.h	/^struct carl9170_rsp {$/;"	s
carl9170_rx	carl9170/rx.c	/^void carl9170_rx(struct ar9170 *ar, void *buf, unsigned int len)$/;"	f
carl9170_rx_copy_data	carl9170/rx.c	/^static struct sk_buff *carl9170_rx_copy_data(u8 *buf, int len)$/;"	f	file:
carl9170_rx_filter	carl9170/cmd.h	/^static inline int carl9170_rx_filter(struct ar9170 *ar,$/;"	f
carl9170_rx_filter_cmd	carl9170/fwcmd.h	/^struct carl9170_rx_filter_cmd {$/;"	s
carl9170_rx_mac_status	carl9170/rx.c	/^static int carl9170_rx_mac_status(struct ar9170 *ar,$/;"	f	file:
carl9170_rx_phy_status	carl9170/rx.c	/^static void carl9170_rx_phy_status(struct ar9170 *ar,$/;"	f	file:
carl9170_rx_stream	carl9170/rx.c	/^static void carl9170_rx_stream(struct ar9170 *ar, void *buf, unsigned int len)$/;"	f	file:
carl9170_rx_untie_cmds	carl9170/rx.c	/^static void carl9170_rx_untie_cmds(struct ar9170 *ar, const u8 *respbuf,$/;"	f	file:
carl9170_rx_untie_data	carl9170/rx.c	/^static void carl9170_rx_untie_data(struct ar9170 *ar, u8 *buf, int len)$/;"	f	file:
carl9170_set_ampdu_params	carl9170/tx.c	/^static void carl9170_set_ampdu_params(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_set_beacon_timers	carl9170/mac.c	/^int carl9170_set_beacon_timers(struct ar9170 *ar)$/;"	f
carl9170_set_channel	carl9170/phy.c	/^int carl9170_set_channel(struct ar9170 *ar, struct ieee80211_channel *channel,$/;"	f
carl9170_set_dyn_sifs_ack	carl9170/mac.c	/^int carl9170_set_dyn_sifs_ack(struct ar9170 *ar)$/;"	f
carl9170_set_freq_cal_data	carl9170/phy.c	/^static int carl9170_set_freq_cal_data(struct ar9170 *ar,$/;"	f	file:
carl9170_set_hwretry_limit	carl9170/mac.c	/^int carl9170_set_hwretry_limit(struct ar9170 *ar, const unsigned int max_retry)$/;"	f
carl9170_set_immba	carl9170/tx.c	/^static void carl9170_set_immba(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_set_key_cmd	carl9170/fwcmd.h	/^struct carl9170_set_key_cmd {$/;"	s
carl9170_set_mac_rates	carl9170/mac.c	/^int carl9170_set_mac_rates(struct ar9170 *ar)$/;"	f
carl9170_set_mac_reg	carl9170/mac.c	/^static int carl9170_set_mac_reg(struct ar9170 *ar,$/;"	f	file:
carl9170_set_mac_tpc	carl9170/mac.c	/^int carl9170_set_mac_tpc(struct ar9170 *ar, struct ieee80211_channel *channel)$/;"	f
carl9170_set_operating_mode	carl9170/mac.c	/^int carl9170_set_operating_mode(struct ar9170 *ar)$/;"	f
carl9170_set_power_cal	carl9170/phy.c	/^static void carl9170_set_power_cal(struct ar9170 *ar, u32 freq,$/;"	f	file:
carl9170_set_qos	carl9170/mac.c	/^int carl9170_set_qos(struct ar9170 *ar)$/;"	f
carl9170_set_rts_cts_rate	carl9170/mac.c	/^int carl9170_set_rts_cts_rate(struct ar9170 *ar)$/;"	f
carl9170_set_slot_time	carl9170/mac.c	/^int carl9170_set_slot_time(struct ar9170 *ar)$/;"	f
carl9170_set_state	carl9170/carl9170.h	/^static inline void carl9170_set_state(struct ar9170 *ar,$/;"	f
carl9170_set_state_when	carl9170/carl9170.h	/^static inline void carl9170_set_state_when(struct ar9170 *ar,$/;"	f
carl9170_sta_info	carl9170/carl9170.h	/^struct carl9170_sta_info {$/;"	s
carl9170_sta_tid	carl9170/carl9170.h	/^struct carl9170_sta_tid {$/;"	s
carl9170_stat_work	carl9170/main.c	/^static void carl9170_stat_work(struct work_struct *work)$/;"	f	file:
carl9170_tally_rsp	carl9170/fwcmd.h	/^struct carl9170_tally_rsp {$/;"	s
carl9170_tid_state	carl9170/carl9170.h	/^enum carl9170_tid_state {$/;"	g
carl9170_tsf_rsp	carl9170/fwcmd.h	/^struct carl9170_tsf_rsp {$/;"	s
carl9170_tx	carl9170/tx.c	/^static void carl9170_tx(struct ar9170 *ar)$/;"	f	file:
carl9170_tx_accounting	carl9170/tx.c	/^static void carl9170_tx_accounting(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_tx_accounting_free	carl9170/tx.c	/^static void carl9170_tx_accounting_free(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_tx_ampdu	carl9170/tx.c	/^static void carl9170_tx_ampdu(struct ar9170 *ar)$/;"	f	file:
carl9170_tx_ampdu_queue	carl9170/tx.c	/^static bool carl9170_tx_ampdu_queue(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_ampdu_timeout	carl9170/tx.c	/^static void carl9170_tx_ampdu_timeout(struct ar9170 *ar)$/;"	f	file:
carl9170_tx_bar_status	carl9170/tx.c	/^static void carl9170_tx_bar_status(struct ar9170 *ar, struct sk_buff *skb,$/;"	f	file:
carl9170_tx_beacon_physet	carl9170/tx.c	/^static bool carl9170_tx_beacon_physet(struct ar9170 *ar, struct sk_buff *skb,$/;"	f	file:
carl9170_tx_callback	carl9170/tx.c	/^void carl9170_tx_callback(struct ar9170 *ar, struct sk_buff *skb)$/;"	f
carl9170_tx_cts_check	carl9170/tx.c	/^static bool carl9170_tx_cts_check(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_drop	carl9170/tx.c	/^void carl9170_tx_drop(struct ar9170 *ar, struct sk_buff *skb)$/;"	f
carl9170_tx_fill_rateinfo	carl9170/tx.c	/^static void carl9170_tx_fill_rateinfo(struct ar9170 *ar, unsigned int rix,$/;"	f	file:
carl9170_tx_frames_pending	carl9170/main.c	/^static bool carl9170_tx_frames_pending(struct ieee80211_hw *hw)$/;"	f	file:
carl9170_tx_get_skb	carl9170/tx.c	/^void carl9170_tx_get_skb(struct sk_buff *skb)$/;"	f
carl9170_tx_info	carl9170/carl9170.h	/^struct carl9170_tx_info {$/;"	s
carl9170_tx_janitor	carl9170/tx.c	/^void carl9170_tx_janitor(struct work_struct *work)$/;"	f
carl9170_tx_physet	carl9170/tx.c	/^static __le32 carl9170_tx_physet(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_pick_skb	carl9170/tx.c	/^static struct sk_buff *carl9170_tx_pick_skb(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_prepare	carl9170/tx.c	/^static int carl9170_tx_prepare(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_process_status	carl9170/tx.c	/^void carl9170_tx_process_status(struct ar9170 *ar,$/;"	f
carl9170_tx_ps_drop	carl9170/tx.c	/^static bool carl9170_tx_ps_drop(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_tx_ps_unblock	carl9170/tx.c	/^static void carl9170_tx_ps_unblock(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_tx_put_skb	carl9170/tx.c	/^int carl9170_tx_put_skb(struct sk_buff *skb)$/;"	f
carl9170_tx_queue_stats	carl9170/carl9170.h	/^struct carl9170_tx_queue_stats {$/;"	s
carl9170_tx_rate_check	carl9170/tx.c	/^static bool carl9170_tx_rate_check(struct ar9170 *ar, struct sk_buff *_dest,$/;"	f	file:
carl9170_tx_rate_tpc_chains	carl9170/tx.c	/^static void carl9170_tx_rate_tpc_chains(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_release	carl9170/tx.c	/^static void carl9170_tx_release(struct kref *ref)$/;"	f	file:
carl9170_tx_rts_check	carl9170/tx.c	/^static bool carl9170_tx_rts_check(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_scheduler	carl9170/tx.c	/^void carl9170_tx_scheduler(struct ar9170 *ar)$/;"	f
carl9170_tx_shift_bm	carl9170/tx.c	/^static void carl9170_tx_shift_bm(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_status	carl9170/fwcmd.h	/^struct carl9170_tx_status {$/;"	s
carl9170_tx_status	carl9170/tx.c	/^void carl9170_tx_status(struct ar9170 *ar, struct sk_buff *skb,$/;"	f
carl9170_tx_status_process_ampdu	carl9170/tx.c	/^static void carl9170_tx_status_process_ampdu(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_superdesc	carl9170/wlan.h	/^struct carl9170_tx_superdesc {$/;"	s
carl9170_tx_superframe	carl9170/wlan.h	/^struct carl9170_tx_superframe {$/;"	s
carl9170_u32_list	carl9170/fwcmd.h	/^struct carl9170_u32_list {$/;"	s
carl9170_unregister	carl9170/main.c	/^void carl9170_unregister(struct ar9170 *ar)$/;"	f
carl9170_unregister_hwrng	carl9170/main.c	/^static void carl9170_unregister_hwrng(struct ar9170 *ar)$/;"	f	file:
carl9170_update_beacon	carl9170/tx.c	/^int carl9170_update_beacon(struct ar9170 *ar, const bool submit)$/;"	f
carl9170_update_multicast	carl9170/mac.c	/^int carl9170_update_multicast(struct ar9170 *ar, const u64 mc_hash)$/;"	f
carl9170_update_survey	carl9170/main.c	/^static int carl9170_update_survey(struct ar9170 *ar, bool flush, bool noise)$/;"	f	file:
carl9170_upload_key	carl9170/mac.c	/^int carl9170_upload_key(struct ar9170 *ar, const u8 id, const u8 *mac,$/;"	f
carl9170_usb_alloc_rx_urb	carl9170/usb.c	/^static struct urb *carl9170_usb_alloc_rx_urb(struct ar9170 *ar, gfp_t gfp)$/;"	f	file:
carl9170_usb_cancel_urbs	carl9170/usb.c	/^static void carl9170_usb_cancel_urbs(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_cmd_complete	carl9170/usb.c	/^static void carl9170_usb_cmd_complete(struct urb *urb)$/;"	f	file:
carl9170_usb_disconnect	carl9170/usb.c	/^static void carl9170_usb_disconnect(struct usb_interface *intf)$/;"	f	file:
carl9170_usb_firmware_failed	carl9170/usb.c	/^static void carl9170_usb_firmware_failed(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_firmware_finish	carl9170/usb.c	/^static void carl9170_usb_firmware_finish(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_firmware_step2	carl9170/usb.c	/^static void carl9170_usb_firmware_step2(const struct firmware *fw,$/;"	f	file:
carl9170_usb_flush	carl9170/usb.c	/^static int carl9170_usb_flush(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_handle_tx_err	carl9170/usb.c	/^void carl9170_usb_handle_tx_err(struct ar9170 *ar)$/;"	f
carl9170_usb_ids	carl9170/usb.c	/^static struct usb_device_id carl9170_usb_ids[] = {$/;"	v	typeref:struct:usb_device_id	file:
carl9170_usb_init_device	carl9170/usb.c	/^static int carl9170_usb_init_device(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_init_rx_bulk_urbs	carl9170/usb.c	/^static int carl9170_usb_init_rx_bulk_urbs(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_load_firmware	carl9170/usb.c	/^static int carl9170_usb_load_firmware(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_open	carl9170/usb.c	/^int carl9170_usb_open(struct ar9170 *ar)$/;"	f
carl9170_usb_probe	carl9170/usb.c	/^static int carl9170_usb_probe(struct usb_interface *intf,$/;"	f	file:
carl9170_usb_reset	carl9170/usb.c	/^void carl9170_usb_reset(struct ar9170 *ar)$/;"	f
carl9170_usb_restart	carl9170/usb.c	/^int carl9170_usb_restart(struct ar9170 *ar)$/;"	f
carl9170_usb_resume	carl9170/usb.c	/^static int carl9170_usb_resume(struct usb_interface *intf)$/;"	f	file:
carl9170_usb_rx_complete	carl9170/usb.c	/^static void carl9170_usb_rx_complete(struct urb *urb)$/;"	f	file:
carl9170_usb_rx_irq_complete	carl9170/usb.c	/^static void carl9170_usb_rx_irq_complete(struct urb *urb)$/;"	f	file:
carl9170_usb_rx_work	carl9170/usb.c	/^static void carl9170_usb_rx_work(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_send_rx_irq_urb	carl9170/usb.c	/^static int carl9170_usb_send_rx_irq_urb(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_stop	carl9170/usb.c	/^void carl9170_usb_stop(struct ar9170 *ar)$/;"	f
carl9170_usb_submit_cmd_urb	carl9170/usb.c	/^static int carl9170_usb_submit_cmd_urb(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_submit_data_urb	carl9170/usb.c	/^static void carl9170_usb_submit_data_urb(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_submit_rx_urb	carl9170/usb.c	/^static int carl9170_usb_submit_rx_urb(struct ar9170 *ar, gfp_t gfp)$/;"	f	file:
carl9170_usb_suspend	carl9170/usb.c	/^static int carl9170_usb_suspend(struct usb_interface *intf,$/;"	f	file:
carl9170_usb_tasklet	carl9170/usb.c	/^static void carl9170_usb_tasklet(unsigned long data)$/;"	f	file:
carl9170_usb_tx	carl9170/usb.c	/^void carl9170_usb_tx(struct ar9170 *ar, struct sk_buff *skb)$/;"	f
carl9170_usb_tx_data_complete	carl9170/usb.c	/^static void carl9170_usb_tx_data_complete(struct urb *urb)$/;"	f	file:
carl9170_vif	carl9170/carl9170.h	/^struct carl9170_vif {$/;"	s
carl9170_vif_info	carl9170/carl9170.h	/^struct carl9170_vif_info {$/;"	s
carl9170_wol_cmd	carl9170/fwcmd.h	/^struct carl9170_wol_cmd {$/;"	s
carl9170_write_reg	carl9170/cmd.c	/^int carl9170_write_reg(struct ar9170 *ar, const u32 reg, const u32 val)$/;"	f
carl9170_write_reg	carl9170/fwcmd.h	/^struct carl9170_write_reg {$/;"	s
carl9170_zap_queues	carl9170/main.c	/^static void carl9170_zap_queues(struct ar9170 *ar)$/;"	f	file:
carl9170fw_chk_desc	carl9170/fwdesc.h	/^struct carl9170fw_chk_desc {$/;"	s
carl9170fw_dbg_desc	carl9170/fwdesc.h	/^struct carl9170fw_dbg_desc {$/;"	s
carl9170fw_desc_cmp	carl9170/fwdesc.h	/^static inline bool carl9170fw_desc_cmp(const struct carl9170fw_desc_head *head,$/;"	f
carl9170fw_desc_head	carl9170/fwdesc.h	/^struct carl9170fw_desc_head {$/;"	s
carl9170fw_feature_list	carl9170/fwdesc.h	/^enum carl9170fw_feature_list {$/;"	g
carl9170fw_fill_desc	carl9170/fwdesc.h	/^static inline void carl9170fw_fill_desc(struct carl9170fw_desc_head *head,$/;"	f
carl9170fw_fix_desc	carl9170/fwdesc.h	/^struct carl9170fw_fix_desc {$/;"	s
carl9170fw_fix_entry	carl9170/fwdesc.h	/^struct carl9170fw_fix_entry {$/;"	s
carl9170fw_for_each_hdr	carl9170/fwdesc.h	241;"	d
carl9170fw_last_desc	carl9170/fwdesc.h	/^struct carl9170fw_last_desc {$/;"	s
carl9170fw_motd_desc	carl9170/fwdesc.h	/^struct carl9170fw_motd_desc {$/;"	s
carl9170fw_otus_desc	carl9170/fwdesc.h	/^struct carl9170fw_otus_desc {$/;"	s
carl9170fw_size_check	carl9170/fwdesc.h	/^static inline bool carl9170fw_size_check(unsigned int len)$/;"	f
carl9170fw_supports	carl9170/fwdesc.h	/^static inline bool carl9170fw_supports(__le32 list, u8 feature)$/;"	f
carl9170fw_txsq_desc	carl9170/fwdesc.h	/^struct carl9170fw_txsq_desc {$/;"	s
carl9170fw_wol_desc	carl9170/fwdesc.h	/^struct carl9170fw_wol_desc {$/;"	s
cc	ath9k/debug.h	/^	struct ath_cycle_counters cc;$/;"	m	struct:ath_dbg_bb_mac_samp	typeref:struct:ath_dbg_bb_mac_samp::ath_cycle_counters
cc_ani	ath.h	/^	struct ath_cycle_counters cc_ani;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_cycle_counters
cc_lock	ath.h	/^	spinlock_t cc_lock;$/;"	m	struct:ath_common
cc_survey	ath.h	/^	struct ath_cycle_counters cc_survey;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_cycle_counters
cca	carl9170/carl9170.h	/^		u64 cca;	\/* usec *\/$/;"	m	struct:ar9170::__anon49
cca	carl9170/fwcmd.h	/^	__le32 cca;$/;"	m	struct:carl9170_tally_rsp
cckNoiseImmunityLevel	ath9k/ani.h	/^	u8 cckNoiseImmunityLevel;$/;"	m	struct:ar5416AniState
cckPhyErrCount	ath9k/ani.h	/^	u32 cckPhyErrCount;$/;"	m	struct:ar5416AniState
cck_errors	ath5k/ani.h	/^	unsigned int		cck_errors;$/;"	m	struct:ath5k_ani_state
cck_level_table	ath9k/ani.c	/^static const struct ani_cck_level_entry cck_level_table[] = {$/;"	v	typeref:struct:ani_cck_level_entry	file:
cck_trig_high	ath9k/hw.h	/^	u32 cck_trig_high;$/;"	m	struct:ath9k_ops_config
cck_trig_low	ath9k/hw.h	/^	u32 cck_trig_low;$/;"	m	struct:ath9k_ops_config
cck_weak_sig	ath5k/ani.h	/^	bool			cck_weak_sig;$/;"	m	struct:ath5k_ani_state
ccmp_fmt_err	ath6kl/core.h	/^	u64 ccmp_fmt_err;$/;"	m	struct:target_stats
ccmp_fmt_err	ath6kl/wmi.h	/^	__le32 ccmp_fmt_err;$/;"	m	struct:tkip_ccmp_stats
ccmp_replays	ath6kl/core.h	/^	u64 ccmp_replays;$/;"	m	struct:target_stats
ccmp_replays	ath6kl/wmi.h	/^	__le32 ccmp_replays;$/;"	m	struct:tkip_ccmp_stats
cfgctl	ar5523/ar5523_hw.h	/^	__be32	cfgctl;$/;"	m	struct:ar5523_cmd_reset
ch	ath6kl/wmi.h	/^			__le16 ch;$/;"	m	struct:wmi_connect_event::__anon29::__anon30
ch	ath6kl/wmi.h	/^			__le16 ch;$/;"	m	struct:wmi_connect_event::__anon29::__anon32
ch	ath6kl/wmi.h	/^	__le16 ch; \/* frequency in MHz *\/$/;"	m	struct:wmi_bss_info_hdr2
ch	ath6kl/wmi.h	/^	__le16 ch;$/;"	m	struct:wmi_connect_cmd
ch	ath6kl/wmi.h	/^	__le16 ch;$/;"	m	struct:wmi_opt_rx_info_hdr
ch_hint	ath6kl/core.h	/^	u16 ch_hint;$/;"	m	struct:ath6kl_vif
ch_list	ath6kl/wmi.h	/^	__le16 ch_list[1];$/;"	m	struct:wmi_begin_scan_cmd
ch_list	ath6kl/wmi.h	/^	__le16 ch_list[1];$/;"	m	struct:wmi_channel_list_reply
ch_list	ath6kl/wmi.h	/^	__le16 ch_list[1];$/;"	m	struct:wmi_start_scan_cmd
chains	carl9170/wlan.h	/^			u8 chains:3;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon42::__anon43
chan	ath9k/hw.h	/^	struct ieee80211_channel *chan;$/;"	m	struct:ath9k_channel	typeref:struct:ath9k_channel::ieee80211_channel
chan_centers	ath9k/hw.h	/^struct chan_centers {$/;"	s
chan_fail	carl9170/carl9170.h	/^	unsigned int chan_fail;$/;"	m	struct:ar9170
chanmode	ath9k/hw.h	/^	u32 chanmode;$/;"	m	struct:ath9k_channel
chanmode	ath9k/hw.h	/^	u32 chanmode;$/;"	m	struct:ath9k_hw_cal_data
channel	ar5523/ar5523_hw.h	/^	__be32	channel;$/;"	m	struct:ar5523_rx_desc
channel	ath6kl/wmi.h	/^	__le16 channel;$/;"	m	struct:wmi_ap_info_v1
channel	ath6kl/wmi.h	/^	__le16 channel;$/;"	m	struct:wmi_reconnect_cmd
channel	ath6kl/wmi.h	/^	u8 channel;$/;"	m	struct:wmi_rx_meta_v1
channel	ath9k/hw.h	/^	u16 channel;$/;"	m	struct:ath9k_channel
channel	ath9k/hw.h	/^	u16 channel;$/;"	m	struct:ath9k_hw_cal_data
channel	carl9170/carl9170.h	/^	struct ieee80211_channel *channel;$/;"	m	struct:ar9170	typeref:struct:ar9170::ieee80211_channel
channel	carl9170/eeprom.h	/^	u8	channel;$/;"	m	struct:ar9170_calctl_edges
channel	wil6210/wmi.h	/^		u8 channel;$/;"	m	struct:wmi_start_scan_cmd::__anon68
channel	wil6210/wmi.h	/^	u8 channel;			\/* hint *\/$/;"	m	struct:wmi_reconnect_cmd
channel	wil6210/wmi.h	/^	u8 channel;	\/* From Radio MNGR *\/$/;"	m	struct:wmi_rx_mgmt_info
channel	wil6210/wmi.h	/^	u8 channel;$/;"	m	struct:wmi_connect_cmd
channel	wil6210/wmi.h	/^	u8 channel;$/;"	m	struct:wmi_connect_event
channel	wil6210/wmi.h	/^	u8 channel;$/;"	m	struct:wmi_get_pcp_channel_event
channel	wil6210/wmi.h	/^	u8 channel;$/;"	m	struct:wmi_get_status_done_event
channel	wil6210/wmi.h	/^	u8 channel;$/;"	m	struct:wmi_p2p_cfg_cmd
channel	wil6210/wmi.h	/^	u8 channel;$/;"	m	struct:wmi_pcp_start_cmd
channel	wil6210/wmi.h	/^	u8 channel;$/;"	m	struct:wmi_set_pcp_channel_cmd
channel	wil6210/wmi.h	/^	u8 channel;$/;"	m	struct:wmi_sniffer_cfg
channelFlags	ath9k/hw.h	/^	u32 channelFlags;$/;"	m	struct:ath9k_channel
channelFlags	ath9k/hw.h	/^	u32 channelFlags;$/;"	m	struct:ath9k_hw_cal_data
channel_detector	ath9k/dfs_pattern_detector.c	/^struct channel_detector {$/;"	s	file:
channel_detector_create	ath9k/dfs_pattern_detector.c	/^channel_detector_create(struct dfs_pattern_detector *dpd, u16 freq)$/;"	f	file:
channel_detector_exit	ath9k/dfs_pattern_detector.c	/^static void channel_detector_exit(struct dfs_pattern_detector *dpd,$/;"	f	file:
channel_detector_get	ath9k/dfs_pattern_detector.c	/^channel_detector_get(struct dfs_pattern_detector *dpd, u16 freq)$/;"	f	file:
channel_detector_reset	ath9k/dfs_pattern_detector.c	/^static void channel_detector_reset(struct dfs_pattern_detector *dpd,$/;"	f	file:
channel_detectors	ath9k/dfs_pattern_detector.h	/^	struct list_head channel_detectors;$/;"	m	struct:dfs_pattern_detector	typeref:struct:dfs_pattern_detector::list_head
channel_list	wil6210/wmi.h	/^	} channel_list[0];	\/* channels ID's *\/$/;"	m	struct:wmi_start_scan_cmd	typeref:struct:wmi_start_scan_cmd::__anon68
channelchange	ar5523/ar5523_hw.h	/^	__be32	channelchange;$/;"	m	struct:ar5523_cmd_reset
channels	ar5523/ar5523.h	/^	struct ieee80211_channel channels[14];$/;"	m	struct:ar5523	typeref:struct:ar5523::ieee80211_channel
channels	ath5k/ath5k.h	/^	struct ieee80211_channel channels[ATH_CHAN_MAX];$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_channel
channels	ath9k/hw.h	/^	struct ath9k_channel channels[ATH9K_NUM_CHANNELS];$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_channel
check_cookie	ath9k/htc_drv_txrx.c	/^static inline bool check_cookie(struct ath9k_htc_priv *priv,$/;"	f	file:
check_device_tree	ath6kl/init.c	/^static bool check_device_tree(struct ath6kl *ar)$/;"	f	file:
check_eeprom	ath9k/eeprom.h	/^	int (*check_eeprom)(struct ath_hw *hw);$/;"	m	struct:eeprom_ops
check_index	ath9k/hif_usb.c	/^static inline bool check_index(struct sk_buff *skb, u8 idx)$/;"	f	file:
check_packet	ath9k/htc_drv_txrx.c	/^static inline bool check_packet(struct ath9k_htc_priv *priv, struct sk_buff *skb)$/;"	f	file:
checkani_timer	ath.h	/^	unsigned int checkani_timer;$/;"	m	struct:ath_ani
checksum	ath9k/eeprom.h	/^	u16 checksum;$/;"	m	struct:base_eep_ar9287_header
checksum	ath9k/eeprom.h	/^	u16 checksum;$/;"	m	struct:base_eep_header
checksum	ath9k/eeprom.h	/^	u16 checksum;$/;"	m	struct:base_eep_header_4k
checksum	carl9170/eeprom.h	/^	__le16	checksum;$/;"	m	struct:ar9170_eeprom
chip_fullsleep	ath9k/hw.h	/^	bool chip_fullsleep;$/;"	m	struct:ath_hw
chk_irq_status_cnt	ath6kl/htc.h	/^	int chk_irq_status_cnt;$/;"	m	struct:htc_target
cid	wil6210/wmi.h	/^	u8 cid;$/;"	m	struct:wmi_connect_event
cid	wil6210/wmi.h	/^	u8 cid;$/;"	m	struct:wmi_data_port_open_event
cid	wil6210/wmi.h	/^	u8 cid;$/;"	m	struct:wmi_get_status_done_event
cid	wil6210/wmi.h	/^	u8 cid;$/;"	m	struct:wmi_notify_req_cmd
cid	wil6210/wmi.h	/^	u8 cid;$/;"	m	struct:wmi_rx_mgmt_info
cid	wil6210/wmi.h	/^	u8 cid;$/;"	m	struct:wmi_wbe_link_down_event
cidxtid	wil6210/wmi.h	/^	u8 cidxtid;$/;"	m	struct:wmi_delba_event
cidxtid	wil6210/wmi.h	/^	u8 cidxtid;$/;"	m	struct:wmi_rcp_addba_req_cmd
cidxtid	wil6210/wmi.h	/^	u8 cidxtid;$/;"	m	struct:wmi_rcp_addba_req_event
cidxtid	wil6210/wmi.h	/^	u8 cidxtid;$/;"	m	struct:wmi_rcp_addba_resp_cmd
cidxtid	wil6210/wmi.h	/^	u8 cidxtid;$/;"	m	struct:wmi_rcp_addba_resp_sent_event
cidxtid	wil6210/wmi.h	/^	u8 cidxtid;$/;"	m	struct:wmi_rcp_delba_cmd
cidxtid	wil6210/wmi.h	/^	u8 cidxtid;$/;"	m	struct:wmi_vring_cfg
cipher	ath6kl/core.h	/^	u32 cipher;$/;"	m	struct:ath6kl_key
cipher	ath6kl/wmi.h	/^			__le16 cipher;$/;"	m	struct:wmi_connect_event::__anon29::__anon31
cipher_suites	ath6kl/cfg80211.c	/^static const u32 cipher_suites[] = {$/;"	v	file:
cleanup	ath6kl/htc.h	/^	void (*cleanup)(struct htc_target *target);$/;"	m	struct:ath6kl_htc_ops
cleanup_scatter	ath6kl/hif.h	/^	void (*cleanup_scatter)(struct ath6kl *ar);$/;"	m	struct:ath6kl_hif_ops
cleanup_timer	ath9k/htc.h	/^	struct timer_list cleanup_timer;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::timer_list
clear	carl9170/carl9170.h	/^	bool clear;$/;"	m	struct:carl9170_ba_stats
clear_ps_filter	ath9k/ath9k.h	/^	bool clear_ps_filter;$/;"	m	struct:ath_atx_ac
clockrate	ath.h	/^	unsigned int clockrate;$/;"	m	struct:ath_common
cmd	ath6kl/usb.c	/^	__le32 cmd;$/;"	m	struct:ath6kl_usb_ctrl_diag_cmd_read	file:
cmd	ath6kl/usb.c	/^	__le32 cmd;$/;"	m	struct:ath6kl_usb_ctrl_diag_cmd_write	file:
cmd	ath6kl/wmi.h	/^	u8 cmd;			\/* operation to perform (WMI_AP_*) *\/$/;"	m	struct:wmi_ap_set_mlme_cmd
cmd	carl9170/carl9170.h	/^		struct carl9170_cmd cmd;$/;"	m	union:ar9170::__anon50	typeref:struct:ar9170::__anon50::carl9170_cmd
cmd	carl9170/fwcmd.h	/^			u8	cmd;$/;"	m	struct:carl9170_cmd_head::__anon35::__anon36
cmd_buf	ath6kl/core.h	/^	u8 *cmd_buf;$/;"	m	struct:ath6kl_bmi
cmd_buf	ath9k/hif_usb.h	/^struct cmd_buf {$/;"	s
cmd_buf	carl9170/carl9170.h	/^		__le32 cmd_buf[PAYLOAD_MAX + 1];$/;"	m	union:ar9170::__anon50
cmd_bufs	carl9170/carl9170.h	/^		unsigned int cmd_bufs;$/;"	m	struct:ar9170::__anon48
cmd_bufs	carl9170/fwdesc.h	/^	u8 cmd_bufs;$/;"	m	struct:carl9170fw_otus_desc
cmd_credits	ath6kl/core.h	/^	u32 cmd_credits;$/;"	m	struct:ath6kl_bmi
cmd_id	ath6kl/wmi.h	/^	__le16 cmd_id;$/;"	m	struct:wmi_cmd_error_event
cmd_id	ath6kl/wmi.h	/^	__le16 cmd_id;$/;"	m	struct:wmi_cmd_hdr
cmd_id	ath6kl/wmi.h	/^	__le32 cmd_id;$/;"	m	struct:wmix_cmd_hdr
cmd_lock	carl9170/carl9170.h	/^	spinlock_t cmd_lock;$/;"	m	struct:ar9170
cmd_rsp_buf	ath9k/wmi.h	/^	u8 *cmd_rsp_buf;$/;"	m	struct:wmi
cmd_rsp_len	ath9k/wmi.h	/^	u32 cmd_rsp_len;$/;"	m	struct:wmi
cmd_seq	carl9170/carl9170.h	/^	int cmd_seq;$/;"	m	struct:ar9170
cmd_wait	ath9k/htc_hst.h	/^	struct completion cmd_wait;$/;"	m	struct:htc_target	typeref:struct:htc_target::completion
cmd_wait	ath9k/wmi.h	/^	struct completion cmd_wait;$/;"	m	struct:wmi	typeref:struct:wmi::completion
cmd_wait	carl9170/carl9170.h	/^	struct completion cmd_wait;$/;"	m	struct:ar9170	typeref:struct:ar9170::completion
cnt	ath9k/wmi.h	/^	u8 cnt;$/;"	m	struct:wmi_event_txstatus
cnt	carl9170/wlan.h	/^	u8 cnt;$/;"	m	struct:_carl9170_tx_superdesc
cnt	carl9170/wlan.h	/^	u8 cnt;$/;"	m	struct:carl9170_tx_superdesc
cntl	ath6kl/common.h	/^	u8 cntl;$/;"	m	struct:ath6kl_llc_snap_hdr
cntr_int_status_en	ath6kl/hif.h	/^	u8 cntr_int_status_en;$/;"	m	struct:ath6kl_irq_enable_reg
code	ar5523/ar5523_hw.h	/^	__be32		code;$/;"	m	struct:ar5523_cmd_hdr
code	ar5523/ar5523_hw.h	/^	__be32	code;		\/* WDCMSG_DATA_AVAIL *\/$/;"	m	struct:ar5523_rx_desc
coeff	ath9k/ar9003_calib.c	/^struct coeff {$/;"	s	file:
coeff_exp	carl9170/phy.c	/^	u8 coeff_exp;$/;"	m	struct:carl9170_phy_freq_params	file:
coeff_exp_shgi	carl9170/phy.c	/^	u8 coeff_exp_shgi;$/;"	m	struct:carl9170_phy_freq_params	file:
coeff_man	carl9170/phy.c	/^	u16 coeff_man;$/;"	m	struct:carl9170_phy_freq_params	file:
coeff_man_shgi	carl9170/phy.c	/^	u16 coeff_man_shgi;$/;"	m	struct:carl9170_phy_freq_params	file:
coex_period_work	ath9k/htc.h	/^	struct delayed_work coex_period_work;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::delayed_work
col	ath5k/rfbuffer.h	/^	u8	col;$/;"	m	struct:ath5k_rfb_field
command_id	ath9k/wmi.h	/^	__be16 command_id;$/;"	m	struct:wmi_cmd_hdr
common	ath5k/ath5k.h	/^	struct ath_common       common;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath_common
common	ath9k/hw.h	/^	struct ath_common common;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_common
common	carl9170/carl9170.h	/^	struct ath_common common;$/;"	m	struct:ar9170	typeref:struct:ar9170::ath_common
complete	ath6kl/hif.h	/^	void (*complete) (struct htc_target *, struct hif_scatter_req *);$/;"	m	struct:hif_scatter_req
complete	ath9k/init.c	/^	struct completion complete;$/;"	m	struct:ath9k_eeprom_ctx	typeref:struct:ath9k_eeprom_ctx::completion	file:
complete_q	ath9k/ath9k.h	/^	struct sk_buff_head complete_q;$/;"	m	struct:ath_txq	typeref:struct:ath_txq::sk_buff_head
completed	ath9k/debug.h	/^	u32 completed;$/;"	m	struct:ath_tx_stats
completion	ath6kl/htc.h	/^	void (*completion) (struct htc_target *, struct htc_packet *);$/;"	m	struct:htc_packet
compute_pll_control	ath9k/hw.h	/^	u32 (*compute_pll_control)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
con_flags	ath9k/htc_hst.h	/^	__be16 con_flags;$/;"	m	struct:htc_conn_svc_msg
con_flags	ath9k/htc_hst.h	/^	u16 con_flags;$/;"	m	struct:htc_service_connreq
concur_tx	ath9k/btcoex.h	/^	bool concur_tx;$/;"	m	struct:ath9k_hw_mci
conf_flags	ath6kl/core.h	/^	u16 conf_flags;$/;"	m	struct:ath6kl
config	ath6kl/wmi.h	/^	__le32 config;$/;"	m	struct:ath6kl_wmix_dbglog_cfg_module_cmd
config	ath9k/ath9k.h	/^	struct ath_config config;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_config
config	ath9k/btcoex.h	/^	u32 config;$/;"	m	struct:ath9k_hw_mci
config	ath9k/hw.h	/^	struct ath9k_ops_config config;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_ops_config
config_pci_powersave	ath9k/hw.h	/^	void (*config_pci_powersave)(struct ath_hw *ah,$/;"	m	struct:ath_hw_ops
configured	ath6kl/wmi.h	/^	__le32 configured;$/;"	m	struct:wmi_get_keepalive_cmd
conn_flags	ath6kl/htc.h	/^	__le16 conn_flags;$/;"	m	struct:htc_conn_service_msg
conn_flags	ath6kl/htc.h	/^	u16 conn_flags;$/;"	m	struct:htc_service_connect_req
conn_flags	ath6kl/htc.h	/^	u32 conn_flags;$/;"	m	struct:htc_endpoint
conn_handle	ath9k/mci.h	/^	u8 conn_handle;$/;"	m	struct:ath_mci_profile_info
conn_handle	ath9k/mci.h	/^	u8 conn_handle;$/;"	m	struct:ath_mci_profile_status
conn_rsp_epid	ath9k/htc_hst.h	/^	enum htc_endpoint_id conn_rsp_epid;$/;"	m	struct:htc_target	typeref:enum:htc_target::htc_endpoint_id
conn_service	ath6kl/htc.h	/^	int (*conn_service)(struct htc_target *target,$/;"	m	struct:ath6kl_htc_ops
connattr	ar5523/ar5523_hw.h	/^	struct ar5523_cmd_connection_attr	connattr;$/;"	m	struct:ar5523_cmd_create_connection	typeref:struct:ar5523_cmd_create_connection::ar5523_cmd_connection_attr
connect_ctrl_flags	ath6kl/core.h	/^	u32 connect_ctrl_flags;$/;"	m	struct:ath6kl
connect_timer	wil6210/wil6210.h	/^	struct timer_list connect_timer;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::timer_list
connect_worker	wil6210/wil6210.h	/^	struct work_struct connect_worker;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::work_struct
connected	ar5523/ar5523_hw.h	/^	__be32	connected;$/;"	m	struct:ar5523_cmd_ledstate
connid	ar5523/ar5523_hw.h	/^	__be32	connid;		\/* tx connection id *\/$/;"	m	struct:ar5523_tx_desc
connid	ar5523/ar5523_hw.h	/^	__be32	connid;$/;"	m	struct:ar5523_cmd_create_connection
connid	ar5523/ar5523_hw.h	/^	__be32	connid;$/;"	m	struct:ar5523_cmd_rates
connix	ar5523/ar5523_hw.h	/^	__be32	connix;		\/* key table ix for bss traffic *\/$/;"	m	struct:ar5523_rx_desc
cont_status	ath9k/btcoex.h	/^	u32 cont_status;$/;"	m	struct:ath9k_hw_mci
context	ath6kl/htc.h	/^	struct htc_target *context;$/;"	m	struct:htc_packet	typeref:struct:htc_packet::htc_target
control	ath9k/htc_hst.h	/^	u8 control[4];$/;"	m	struct:htc_frame_hdr
control_dl_pipe	ath9k/htc_hst.h	/^	u8 control_dl_pipe;$/;"	m	struct:ath9k_htc_hif
control_edges	carl9170/eeprom.h	/^		control_edges[AR5416_MAX_CHAINS][AR5416_NUM_BAND_EDGES];$/;"	m	struct:ar9170_calctl_data	typeref:struct:ar9170_calctl_data::ar9170_calctl_edges
control_ul_pipe	ath9k/htc_hst.h	/^	u8 control_ul_pipe;$/;"	m	struct:ath9k_htc_hif
cookie	ath6kl/wmi.h	/^	__le32 cookie;$/;"	m	struct:wmix_hb_challenge_resp_cmd
cookie	ath9k/htc.h	/^	u8 cookie;$/;"	m	struct:tx_frame_hdr
cookie	ath9k/htc.h	/^	u8 cookie;$/;"	m	struct:tx_mgmt_hdr
cookie	ath9k/wmi.h	/^	u8 cookie;$/;"	m	struct:__wmi_event_txstatus
cookie	carl9170/fwcmd.h	/^	u8 cookie;$/;"	m	struct:_carl9170_tx_status
cookie	carl9170/fwcmd.h	/^	u8 cookie;$/;"	m	struct:carl9170_tx_status
cookie	carl9170/wlan.h	/^	u8 cookie;$/;"	m	struct:_carl9170_tx_superdesc
cookie	carl9170/wlan.h	/^	u8 cookie;$/;"	m	struct:carl9170_tx_superdesc
cookie_count	ath6kl/core.h	/^	u32 cookie_count;$/;"	m	struct:ath6kl
cookie_list	ath6kl/core.h	/^	struct ath6kl_cookie *cookie_list;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::ath6kl_cookie
cookie_mem	ath6kl/core.h	/^	struct ath6kl_cookie cookie_mem[MAX_COOKIE_NUM];$/;"	m	struct:ath6kl	typeref:struct:ath6kl::ath6kl_cookie
count	ath6kl/target.h	/^	__le32 count;$/;"	m	struct:ath6kl_dbglog_buf
count	ath9k/ath9k.h	/^	u16 count;$/;"	m	struct:ath_ant_comb
count	ath9k/dfs_pri_detector.h	/^	u32 count;$/;"	m	struct:pri_detector
count	ath9k/dfs_pri_detector.h	/^	u32 count;$/;"	m	struct:pri_sequence
count	ath9k/hw.h	/^	u8 count;$/;"	m	struct:ath_spec_scan
count	ath9k/wmi.h	/^	int count;$/;"	m	struct:ath9k_htc_tx_event
count	carl9170/carl9170.h	/^	unsigned int count;$/;"	m	struct:carl9170_tx_queue_stats
count_falses	ath9k/dfs_pri_detector.h	/^	u32 count_falses;$/;"	m	struct:pri_sequence
counter	carl9170/carl9170.h	/^	unsigned int counter;$/;"	m	struct:carl9170_sta_tid
counter_addr	carl9170/fwdesc.h	/^	__le32 counter_addr;$/;"	m	struct:carl9170fw_dbg_desc
counter_int_status	ath6kl/hif.h	/^	u8 counter_int_status;$/;"	m	struct:ath6kl_irq_proc_registers
countryCode	ath9k/eeprom.h	/^	u16 countryCode;$/;"	m	struct:ath9k_country_entry
countryCode	regd.h	/^	u16 countryCode;$/;"	m	struct:country_code_to_enum_rd
country_code	ath.h	/^	u16 country_code;$/;"	m	struct:ath_regulatory
country_code_to_enum_rd	regd.h	/^struct country_code_to_enum_rd {$/;"	s
coverage_class	ath9k/hw.h	/^	int coverage_class;$/;"	m	struct:ath_hw
cpu_clock	carl9170/hw.h	/^enum cpu_clock {$/;"	g
cpu_int_status	ath6kl/hif.h	/^	u8 cpu_int_status;$/;"	m	struct:ath6kl_irq_proc_registers
cpu_int_status_en	ath6kl/hif.h	/^	u8 cpu_int_status_en;$/;"	m	struct:ath6kl_irq_enable_reg
crc_err	ath6kl/wmi.h	/^	__le32 crc_err;$/;"	m	struct:rx_stats
crc_err	ath9k/debug.h	/^	u32 crc_err;$/;"	m	struct:ath_rx_stats
create	ath6kl/htc.h	/^	void* (*create)(struct ath6kl *ar);$/;"	m	struct:ath6kl_htc_ops
create_buf_file_handler	ath9k/debug.c	/^static struct dentry *create_buf_file_handler(const char *filename,$/;"	f	file:
create_pa_curve	ath9k/ar9003_paprd.c	/^static bool create_pa_curve(u32 *data_L, u32 *data_U, u32 *pa_table, u16 *gain)$/;"	f	file:
cred_assngd	ath6kl/htc.h	/^	int cred_assngd;$/;"	m	struct:htc_endpoint_credit_dist
cred_cnt	ath6kl/htc.h	/^	__le16 cred_cnt;$/;"	m	struct:htc_ready_msg
cred_cosumd	ath6kl/htc.h	/^	u32 cred_cosumd;$/;"	m	struct:htc_endpoint_stats
cred_dist	ath6kl/htc.h	/^	struct htc_endpoint_credit_dist cred_dist;$/;"	m	struct:htc_endpoint	typeref:struct:htc_endpoint::htc_endpoint_credit_dist
cred_dist_list	ath6kl/htc.h	/^	struct list_head cred_dist_list;$/;"	m	struct:htc_target	typeref:struct:htc_target::list_head
cred_from_ep0	ath6kl/htc.h	/^	u32 cred_from_ep0;$/;"	m	struct:htc_endpoint_stats
cred_from_other	ath6kl/htc.h	/^	u32 cred_from_other;$/;"	m	struct:htc_endpoint_stats
cred_from_rx	ath6kl/htc.h	/^	u32 cred_from_rx;$/;"	m	struct:htc_endpoint_stats
cred_low_indicate	ath6kl/htc.h	/^	u32 cred_low_indicate;$/;"	m	struct:htc_endpoint_stats
cred_min	ath6kl/htc.h	/^	int cred_min;$/;"	m	struct:htc_endpoint_credit_dist
cred_norm	ath6kl/htc.h	/^	int cred_norm;$/;"	m	struct:htc_endpoint_credit_dist
cred_per_msg	ath6kl/htc.h	/^	int cred_per_msg;$/;"	m	struct:htc_endpoint_credit_dist
cred_retnd	ath6kl/htc.h	/^	u32 cred_retnd;$/;"	m	struct:htc_endpoint_stats
cred_rpt_ep0	ath6kl/htc.h	/^	u32 cred_rpt_ep0;$/;"	m	struct:htc_endpoint_stats
cred_rpt_from_other	ath6kl/htc.h	/^	u32 cred_rpt_from_other;$/;"	m	struct:htc_endpoint_stats
cred_rpt_from_rx	ath6kl/htc.h	/^	u32 cred_rpt_from_rx;$/;"	m	struct:htc_endpoint_stats
cred_sz	ath6kl/htc.h	/^	__le16 cred_sz;$/;"	m	struct:htc_ready_msg
cred_sz	ath6kl/htc.h	/^	int cred_sz;$/;"	m	struct:htc_endpoint_credit_dist
cred_to_dist	ath6kl/htc.h	/^	int cred_to_dist;$/;"	m	struct:htc_endpoint_credit_dist
cred_used	ath6kl/htc.h	/^	int cred_used;$/;"	m	struct:htc_tx_packet_info
credit_alloc	ath6kl/htc.h	/^	u8 credit_alloc;$/;"	m	struct:htc_pipe_txcredit_alloc
credit_info	ath6kl/htc.h	/^	struct ath6kl_htc_credit_info *credit_info;$/;"	m	struct:htc_target	typeref:struct:htc_target::ath6kl_htc_credit_info
credit_setup	ath6kl/htc.h	/^	int (*credit_setup)(struct htc_target *target,$/;"	m	struct:ath6kl_htc_ops
credit_size	ath9k/htc_hst.h	/^	__be16 credit_size;$/;"	m	struct:htc_ready_msg
credit_size	ath9k/htc_hst.h	/^	u16 credit_size;$/;"	m	struct:htc_target
credit_state_info	ath6kl/core.h	/^	struct ath6kl_htc_credit_info credit_state_info;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::ath6kl_htc_credit_info
credits	ath6kl/htc.h	/^	int credits;$/;"	m	struct:htc_endpoint_credit_dist
credits	ath6kl/htc.h	/^	u8 credits;$/;"	m	struct:htc_credit_report
credits	ath9k/htc_hst.h	/^	__be16 credits;$/;"	m	struct:htc_ready_msg
credits	ath9k/htc_hst.h	/^	u16 credits;$/;"	m	struct:htc_target
credits	ath9k/htc_hst.h	/^	u8 credits;$/;"	m	struct:htc_config_pipe_msg
crypt_caps	ath.h	/^	enum ath_crypt_caps crypt_caps;$/;"	m	struct:ath_common	typeref:enum:ath_common::ath_crypt_caps
crypt_mode	wil6210/wmi.h	/^	u8 crypt_mode;$/;"	m	struct:wmi_mac_addr_resp_event
crypto_type	ath6kl/common.h	/^enum crypto_type {$/;"	g
cs_ave_beacon_rssi	ath6kl/core.h	/^	s16 cs_ave_beacon_rssi;$/;"	m	struct:target_stats
cs_ave_beacon_rssi	ath6kl/wmi.h	/^	a_sle16 cs_ave_beacon_rssi;$/;"	m	struct:cserv_stats
cs_ave_beacon_snr	ath6kl/core.h	/^	u8 cs_ave_beacon_snr;$/;"	m	struct:target_stats
cs_ave_beacon_snr	ath6kl/wmi.h	/^	u8 cs_ave_beacon_snr;$/;"	m	struct:cserv_stats
cs_bmiss_cnt	ath6kl/core.h	/^	u64 cs_bmiss_cnt;$/;"	m	struct:target_stats
cs_bmiss_cnt	ath6kl/wmi.h	/^	__le32 cs_bmiss_cnt;$/;"	m	struct:cserv_stats
cs_connect_cnt	ath6kl/core.h	/^	u64 cs_connect_cnt;$/;"	m	struct:target_stats
cs_connect_cnt	ath6kl/wmi.h	/^	__le16 cs_connect_cnt;$/;"	m	struct:cserv_stats
cs_discon_cnt	ath6kl/core.h	/^	u64 cs_discon_cnt;$/;"	m	struct:target_stats
cs_discon_cnt	ath6kl/wmi.h	/^	__le16 cs_discon_cnt;$/;"	m	struct:cserv_stats
cs_last_roam_msec	ath6kl/core.h	/^	u8 cs_last_roam_msec;$/;"	m	struct:target_stats
cs_last_roam_msec	ath6kl/wmi.h	/^	u8 cs_last_roam_msec;$/;"	m	struct:cserv_stats
cs_lock	ath6kl/usb.c	/^	spinlock_t cs_lock;$/;"	m	struct:ath6kl_usb	file:
cs_low_rssi_cnt	ath6kl/core.h	/^	u64 cs_low_rssi_cnt;$/;"	m	struct:target_stats
cs_low_rssi_cnt	ath6kl/wmi.h	/^	__le32 cs_low_rssi_cnt;$/;"	m	struct:cserv_stats
cs_roam_count	ath6kl/wmi.h	/^	__le16 cs_roam_count;$/;"	m	struct:cserv_stats
cs_rssi	ath6kl/core.h	/^	s16 cs_rssi;$/;"	m	struct:target_stats
cs_rssi	ath6kl/wmi.h	/^	a_sle16 cs_rssi;$/;"	m	struct:cserv_stats
cs_snr	ath6kl/core.h	/^	u8 cs_snr;$/;"	m	struct:target_stats
cs_snr	ath6kl/wmi.h	/^	u8 cs_snr;$/;"	m	struct:cserv_stats
cserv_stats	ath6kl/wmi.h	/^	struct cserv_stats cserv_stats;$/;"	m	struct:wmi_target_stats	typeref:struct:wmi_target_stats::cserv_stats
cserv_stats	ath6kl/wmi.h	/^struct cserv_stats {$/;"	s
csr	wil6210/wil6210.h	/^	void __iomem *csr;$/;"	m	struct:wil6210_priv
cst	ath9k/debug.h	/^	u32 cst;$/;"	m	struct:ath_interrupt_stats
cst	ath9k/htc.h	/^	__be32 cst;$/;"	m	struct:ath9k_htc_target_int_stats
csum	ath6kl/wmi.h	/^	__le16 csum;$/;"	m	struct:wmi_rx_meta_v2
csum_dest	ath6kl/wmi.h	/^	u8 csum_dest;$/;"	m	struct:wmi_tx_meta_v2
csum_flags	ath6kl/wmi.h	/^	u8 csum_flags;$/;"	m	struct:wmi_rx_meta_v2
csum_flags	ath6kl/wmi.h	/^	u8 csum_flags;$/;"	m	struct:wmi_tx_meta_v2
csum_start	ath6kl/wmi.h	/^	u8 csum_start;$/;"	m	struct:wmi_tx_meta_v2
ctl	ath9k/eeprom.h	/^	u8 ctl;$/;"	m	struct:cal_ctl_edges
ctl10	ath9k/ar9003_mac.h	/^	u32 ctl10;  \/* DMA control 10 *\/$/;"	m	struct:ar9003_txc
ctl10	ath9k/mac.h	/^			u32 ctl10;$/;"	m	struct:ar5416_desc::__anon2::__anon3
ctl11	ath9k/ar9003_mac.h	/^	u32 ctl11;  \/* DMA control 11 *\/$/;"	m	struct:ar9003_txc
ctl11	ath9k/mac.h	/^			u32 ctl11;$/;"	m	struct:ar5416_desc::__anon2::__anon3
ctl12	ath9k/ar9003_mac.h	/^	u32 ctl12;  \/* DMA control 12 *\/$/;"	m	struct:ar9003_txc
ctl13	ath9k/ar9003_mac.h	/^	u32 ctl13;  \/* DMA control 13 *\/$/;"	m	struct:ar9003_txc
ctl14	ath9k/ar9003_mac.h	/^	u32 ctl14;  \/* DMA control 14 *\/$/;"	m	struct:ar9003_txc
ctl15	ath9k/ar9003_mac.h	/^	u32 ctl15;  \/* DMA control 15 *\/$/;"	m	struct:ar9003_txc
ctl16	ath9k/ar9003_mac.h	/^	u32 ctl16;  \/* DMA control 16 *\/$/;"	m	struct:ar9003_txc
ctl17	ath9k/ar9003_mac.h	/^	u32 ctl17;  \/* DMA control 17 *\/$/;"	m	struct:ar9003_txc
ctl18	ath9k/ar9003_mac.h	/^	u32 ctl18;  \/* DMA control 18 *\/$/;"	m	struct:ar9003_txc
ctl19	ath9k/ar9003_mac.h	/^	u32 ctl19;  \/* DMA control 19 *\/$/;"	m	struct:ar9003_txc
ctl2	ath9k/mac.h	/^			u32 ctl2;$/;"	m	struct:ar5416_desc::__anon2::__anon3
ctl20	ath9k/ar9003_mac.h	/^	u32 ctl20;  \/* DMA control 20 *\/$/;"	m	struct:ar9003_txc
ctl21	ath9k/ar9003_mac.h	/^	u32 ctl21;  \/* DMA control 21 *\/$/;"	m	struct:ar9003_txc
ctl22	ath9k/ar9003_mac.h	/^	u32 ctl22;  \/* DMA control 22 *\/$/;"	m	struct:ar9003_txc
ctl23	ath9k/ar9003_mac.h	/^	u32 ctl23;  \/* DMA control 23 *\/$/;"	m	struct:ar9003_txc
ctl3	ath9k/ar9003_mac.h	/^	u32 ctl3;   \/* DMA control 3  *\/$/;"	m	struct:ar9003_txc
ctl3	ath9k/mac.h	/^			u32 ctl3;$/;"	m	struct:ar5416_desc::__anon2::__anon3
ctl4	ath9k/mac.h	/^			u32 ctl4;$/;"	m	struct:ar5416_desc::__anon2::__anon3
ctl5	ath9k/ar9003_mac.h	/^	u32 ctl5;   \/* DMA control 5  *\/$/;"	m	struct:ar9003_txc
ctl5	ath9k/mac.h	/^			u32 ctl5;$/;"	m	struct:ar5416_desc::__anon2::__anon3
ctl6	ath9k/mac.h	/^			u32 ctl6;$/;"	m	struct:ar5416_desc::__anon2::__anon3
ctl7	ath9k/ar9003_mac.h	/^	u32 ctl7;   \/* DMA control 7  *\/$/;"	m	struct:ar9003_txc
ctl7	ath9k/mac.h	/^			u32 ctl7;$/;"	m	struct:ar5416_desc::__anon2::__anon3
ctl8	ath9k/mac.h	/^			u32 ctl8;$/;"	m	struct:ar5416_desc::__anon2::__anon3
ctl9	ath9k/ar9003_mac.h	/^	u32 ctl9;   \/* DMA control 9  *\/$/;"	m	struct:ar9003_txc
ctl9	ath9k/mac.h	/^			u32 ctl9;$/;"	m	struct:ar5416_desc::__anon2::__anon3
ctlData	ath9k/eeprom.h	/^	struct cal_ctl_data ctlData[AR5416_NUM_CTLS];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::cal_ctl_data
ctlData	ath9k/eeprom.h	/^	struct cal_ctl_data_4k ctlData[AR5416_EEP4K_NUM_CTLS];$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::cal_ctl_data_4k
ctlData	ath9k/eeprom.h	/^	struct cal_ctl_data_ar9287 ctlData[AR9287_NUM_CTLS];$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::cal_ctl_data_ar9287
ctlEdges	ath9k/ar9003_eeprom.h	/^	u8 ctlEdges[AR9300_NUM_BAND_EDGES_2G];$/;"	m	struct:cal_ctl_data_2g
ctlEdges	ath9k/ar9003_eeprom.h	/^	u8 ctlEdges[AR9300_NUM_BAND_EDGES_5G];$/;"	m	struct:cal_ctl_data_5g
ctlEdges	ath9k/eeprom.h	/^	ctlEdges[AR5416_EEP4K_MAX_CHAINS][AR5416_EEP4K_NUM_BAND_EDGES];$/;"	m	struct:cal_ctl_data_4k	typeref:struct:cal_ctl_data_4k::cal_ctl_edges
ctlEdges	ath9k/eeprom.h	/^	ctlEdges[AR5416_MAX_CHAINS][AR5416_NUM_BAND_EDGES];$/;"	m	struct:cal_ctl_data	typeref:struct:cal_ctl_data::cal_ctl_edges
ctlEdges	ath9k/eeprom.h	/^	ctlEdges[AR9287_MAX_CHAINS][AR9287_NUM_BAND_EDGES];$/;"	m	struct:cal_ctl_data_ar9287	typeref:struct:cal_ctl_data_ar9287::cal_ctl_edges
ctlIndex	ath9k/eeprom.h	/^	u8 ctlIndex[AR5416_EEP4K_NUM_CTLS];$/;"	m	struct:ar5416_eeprom_4k
ctlIndex	ath9k/eeprom.h	/^	u8 ctlIndex[AR5416_NUM_CTLS];$/;"	m	struct:ar5416_eeprom_def
ctlIndex	ath9k/eeprom.h	/^	u8 ctlIndex[AR9287_NUM_CTLS];$/;"	m	struct:ar9287_eeprom
ctlIndex_2G	ath9k/ar9003_eeprom.h	/^	u8 ctlIndex_2G[AR9300_NUM_CTLS_2G];$/;"	m	struct:ar9300_eeprom
ctlIndex_5G	ath9k/ar9003_eeprom.h	/^	u8 ctlIndex_5G[AR9300_NUM_CTLS_5G];$/;"	m	struct:ar9300_eeprom
ctlPowerData_2G	ath9k/ar9003_eeprom.h	/^	struct cal_ctl_data_2g ctlPowerData_2G[AR9300_NUM_CTLS_2G];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_ctl_data_2g
ctlPowerData_5G	ath9k/ar9003_eeprom.h	/^	struct cal_ctl_data_5g ctlPowerData_5G[AR9300_NUM_CTLS_5G];$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::cal_ctl_data_5g
ctl_center	ath9k/hw.h	/^	u16 ctl_center;$/;"	m	struct:chan_centers
ctl_data	carl9170/eeprom.h	/^		ctl_data[AR5416_NUM_CTLS];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_calctl_data
ctl_freqbin_2G	ath9k/ar9003_eeprom.h	/^	u8 ctl_freqbin_2G[AR9300_NUM_CTLS_2G][AR9300_NUM_BAND_EDGES_2G];$/;"	m	struct:ar9300_eeprom
ctl_freqbin_5G	ath9k/ar9003_eeprom.h	/^	u8 ctl_freqbin_5G[AR9300_NUM_CTLS_5G][AR9300_NUM_BAND_EDGES_5G];$/;"	m	struct:ar9300_eeprom
ctl_group	regd.h	/^enum ctl_group {$/;"	g
ctl_index	carl9170/eeprom.h	/^	u8	ctl_index[AR5416_NUM_CTLS];$/;"	m	struct:ar9170_eeprom
ctrl	ath6kl/htc.h	/^	u8 ctrl[2];$/;"	m	struct:htc_frame_hdr
ctrl_ep	ath6kl/core.h	/^	enum htc_endpoint_id ctrl_ep;$/;"	m	struct:ath6kl	typeref:enum:ath6kl::htc_endpoint_id
ctrl_epid	ath9k/wmi.h	/^	enum htc_endpoint_id ctrl_epid;$/;"	m	struct:wmi	typeref:enum:wmi::htc_endpoint_id
ctrl_flags	ath6kl/wmi.h	/^	__le32 ctrl_flags;$/;"	m	struct:wmi_connect_cmd
ctrl_flags	wil6210/wmi.h	/^	__le32 ctrl_flags;$/;"	m	struct:wmi_connect_cmd
ctrl_response_buf	ath6kl/htc.h	/^		u8 ctrl_response_buf[HTC_MAX_CTRL_MSG_LEN];$/;"	m	struct:htc_target::__anon28
ctrl_response_len	ath6kl/htc.h	/^		int ctrl_response_len;$/;"	m	struct:htc_target::__anon28
ctrl_response_valid	ath6kl/htc.h	/^		bool ctrl_response_valid;$/;"	m	struct:htc_target::__anon28
ctx	wil6210/wil6210.h	/^	void **ctx; \/* void *ctx[size] - software context *\/$/;"	m	struct:vring
cur_beacon_conf	ath9k/ath9k.h	/^	struct ath_beacon_config cur_beacon_conf;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_beacon_config
cur_beacon_conf	ath9k/htc.h	/^	struct htc_beacon_config cur_beacon_conf;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::htc_beacon_config
cur_filter	carl9170/carl9170.h	/^	u32 cur_filter;$/;"	m	struct:ar9170
cur_free_credits	ath6kl/htc.h	/^	int cur_free_credits;$/;"	m	struct:ath6kl_htc_credit_info
cur_mc_hash	carl9170/carl9170.h	/^	u64 cur_mc_hash;$/;"	m	struct:ar9170
cur_survey	ath9k/ath9k.h	/^	struct survey_info *cur_survey;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::survey_info
cur_ver	carl9170/fwdesc.h	/^	u8 cur_ver;$/;"	m	struct:carl9170fw_desc_head
curaid	ath.h	/^	u16 curaid;$/;"	m	struct:ath_common
curbssid	ath.h	/^	u8 curbssid[ETH_ALEN];$/;"	m	struct:ath_common
curchan	ath5k/ath5k.h	/^	struct ieee80211_channel *curchan;	\/* current h\/w channel *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_channel
curchan	ath9k/hw.h	/^	struct ath9k_channel *curchan;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_channel
currIndex	ath9k/calib.h	/^	u8 currIndex;$/;"	m	struct:ath9k_nfcal_hist
current_density	carl9170/carl9170.h	/^	int current_density;$/;"	m	struct:ar9170
current_factor	carl9170/carl9170.h	/^	int current_factor;$/;"	m	struct:ar9170
current_rd	ath.h	/^	u16 current_rd;$/;"	m	struct:ath_regulatory
curtxpow	ath9k/ath9k.h	/^	u16 curtxpow;$/;"	m	struct:ath_softc
curtxpow	ath9k/htc.h	/^	u16 curtxpow;$/;"	m	struct:ath9k_htc_priv
custData	ath9k/ar9003_eeprom.h	/^	u8 custData[AR9300_CUSTOMER_DATA_SIZE];$/;"	m	struct:ar9300_eeprom
custData	ath9k/eeprom.h	/^	u8 custData[20];$/;"	m	struct:ar5416_eeprom_4k
custData	ath9k/eeprom.h	/^	u8 custData[64];$/;"	m	struct:ar5416_eeprom_def
custData	ath9k/eeprom.h	/^	u8 custData[AR9287_DATA_SZ];$/;"	m	struct:ar9287_eeprom
customer_data	carl9170/eeprom.h	/^	u8	customer_data[64];$/;"	m	struct:ar9170_eeprom
cwm_ignore_extcca	ath9k/hw.h	/^	u32 cwm_ignore_extcca;$/;"	m	struct:ath9k_ops_config
cycles	ath.h	/^	u32 cycles;$/;"	m	struct:ath_cycle_counters
cycpwrThr1	ath9k/ani.h	/^	u16 cycpwrThr1;$/;"	m	struct:ath9k_ani_default
cycpwrThr1Ext	ath9k/ani.h	/^	u16 cycpwrThr1Ext;$/;"	m	struct:ath9k_ani_default
cycpwrThr1_table	ath9k/ar5008_phy.c	/^static const int cycpwrThr1_table[] =$/;"	v	file:
cycpwrThr1_table	ath9k/ar9003_phy.c	/^static const int cycpwrThr1_table[] =$/;"	v	file:
d	wil6210/txrx.h	/^	u32 d[3];$/;"	m	struct:vring_tx_mac
d0	wil6210/txrx.h	/^	u32 d0;$/;"	m	struct:vring_rx_dma
d0	wil6210/txrx.h	/^	u32 d0;$/;"	m	struct:vring_rx_mac
d0	wil6210/txrx.h	/^	u32 d0;$/;"	m	struct:vring_tx_dma
d1	wil6210/txrx.h	/^	u32 d1;$/;"	m	struct:vring_rx_mac
dacHiPwrMode_5G	ath9k/eeprom.h	/^	u8 dacHiPwrMode_5G;$/;"	m	struct:base_eep_header
dacLpMode	ath9k/eeprom.h	/^	u8 dacLpMode;$/;"	m	struct:base_eep_header
daddr	ath5k/base.h	/^	dma_addr_t		daddr;	\/* physical addr of desc *\/$/;"	m	struct:ath5k_buf
data	ar5523/ar5523_hw.h	/^	u8		data[32];$/;"	m	struct:ar5523_write_mac
data	ath6kl/core.h	/^	u8 data[0];$/;"	m	struct:ath6kl_fw_ie
data	ath6kl/wmi.h	/^	u8 data[0];$/;"	m	struct:wmi_p2p_capabilities_event
data	ath6kl/wmi.h	/^	u8 data[0];$/;"	m	struct:wmi_p2p_info_event
data	ath6kl/wmi.h	/^	u8 data[0];$/;"	m	struct:wmi_p2p_probe_response_cmd
data	ath6kl/wmi.h	/^	u8 data[0];$/;"	m	struct:wmi_p2p_rx_probe_req_event
data	ath6kl/wmi.h	/^	u8 data[0];$/;"	m	struct:wmi_rx_action_event
data	ath6kl/wmi.h	/^	u8 data[0];$/;"	m	struct:wmi_send_action_cmd
data	ath6kl/wmi.h	/^	u8 data[0];$/;"	m	struct:wmi_send_mgmt_cmd
data	ath9k/ath9k.h	/^	u8 data[SPECTRAL_HT20_40_NUM_BINS];$/;"	m	struct:ath_ht20_40_fft_packet
data	ath9k/ath9k.h	/^	u8 data[SPECTRAL_HT20_NUM_BINS];$/;"	m	struct:ath_ht20_fft_packet
data	ath9k/ath9k.h	/^	u8 data[SPECTRAL_HT20_NUM_BINS];$/;"	m	struct:fft_sample_ht20
data	carl9170/fwcmd.h	/^		u8 data[CARL9170_MAX_CMD_PAYLOAD_LEN];$/;"	m	union:carl9170_cmd::__anon37
data	carl9170/fwcmd.h	/^		u8 data[CARL9170_MAX_CMD_PAYLOAD_LEN];$/;"	m	union:carl9170_rsp::__anon39
data	carl9170/fwdesc.h	/^	struct carl9170fw_fix_entry data[0];$/;"	m	struct:carl9170fw_fix_desc	typeref:struct:carl9170fw_fix_desc::carl9170fw_fix_entry
data	carl9170/wlan.h	/^	} data;$/;"	m	struct:ar9170_tx_frame	typeref:union:ar9170_tx_frame::__anon44
data	wil6210/wil6210.h	/^		u8 data[0];$/;"	m	struct:pending_wmi_event::__anon66
data0	ath9k/ar9003_mac.h	/^	u32 data0;  \/* data pointer to 1st buffer *\/$/;"	m	struct:ar9003_txc
data1	ath9k/ar9003_mac.h	/^	u32 data1;  \/* data pointer to 2nd buffer *\/$/;"	m	struct:ar9003_txc
data2	ath9k/ar9003_mac.h	/^	u32 data2;  \/* data pointer to 3rd buffer *\/$/;"	m	struct:ar9003_txc
data3	ath9k/ar9003_mac.h	/^	u32 data3;  \/* data pointer to 4th buffer *\/$/;"	m	struct:ar9003_txc
data_be_ep	ath9k/htc.h	/^	enum htc_endpoint_id data_be_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
data_be_queue	ath9k/htc.h	/^	struct sk_buff_head data_be_queue;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
data_bk_ep	ath9k/htc.h	/^	enum htc_endpoint_id data_bk_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
data_bk_queue	ath9k/htc.h	/^	struct sk_buff_head data_bk_queue;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
data_fail_cnt	ath9k/debug.h	/^		u8 data_fail_cnt;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
data_sync_map	ath6kl/wmi.h	/^	u8 data_sync_map;$/;"	m	struct:wmi_sync_cmd
data_type	ath9k/htc.h	/^	u8 data_type;$/;"	m	struct:tx_frame_hdr
data_underrun	ath9k/debug.h	/^	u32 data_underrun;$/;"	m	struct:ath_tx_stats
data_vi_ep	ath9k/htc.h	/^	enum htc_endpoint_id data_vi_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
data_vi_queue	ath9k/htc.h	/^	struct sk_buff_head data_vi_queue;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
data_vo_ep	ath9k/htc.h	/^	enum htc_endpoint_id data_vo_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
data_vo_queue	ath9k/htc.h	/^	struct sk_buff_head data_vo_queue;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
datalen_discards	ath9k/dfs_debug.h	/^	u32 datalen_discards;$/;"	m	struct:ath_dfs_stats
dataset_patch_addr	ath6kl/core.h	/^		u32 dataset_patch_addr;$/;"	m	struct:ath6kl::ath6kl_hw
day	wil6210/wmi.h	/^	u8 day;$/;"	m	struct:wmi_notify_req_cmd
db	ath9k/eeprom.h	/^	u8 db;$/;"	m	struct:modal_eep_header
db	carl9170/eeprom.h	/^	u8	db;$/;"	m	struct:ar9170_eeprom_modal
db1	ath9k/eeprom.h	/^	u8 db1;$/;"	m	struct:modal_eep_ar9287_header
db1_0	ath9k/eeprom.h	/^	u8 db1_0:4, db1_1:4;$/;"	m	struct:modal_eep_4k_header
db1_0	ath9k/eeprom.h	/^	u8 db1_1:4, db1_0:4;$/;"	m	struct:modal_eep_4k_header
db1_1	ath9k/eeprom.h	/^	u8 db1_0:4, db1_1:4;$/;"	m	struct:modal_eep_4k_header
db1_1	ath9k/eeprom.h	/^	u8 db1_1:4, db1_0:4;$/;"	m	struct:modal_eep_4k_header
db1_2	ath9k/eeprom.h	/^	u8 db1_2:4, db1_3:4;$/;"	m	struct:modal_eep_4k_header
db1_2	ath9k/eeprom.h	/^	u8 db1_3:4, db1_2:4;$/;"	m	struct:modal_eep_4k_header
db1_3	ath9k/eeprom.h	/^	u8 db1_2:4, db1_3:4;$/;"	m	struct:modal_eep_4k_header
db1_3	ath9k/eeprom.h	/^	u8 db1_3:4, db1_2:4;$/;"	m	struct:modal_eep_4k_header
db1_4	ath9k/eeprom.h	/^	u8 antdiv_ctl2:4, db1_4:4;$/;"	m	struct:modal_eep_4k_header
db1_4	ath9k/eeprom.h	/^	u8 db1_4:4, antdiv_ctl2:4;$/;"	m	struct:modal_eep_4k_header
db2	ath9k/eeprom.h	/^	u8 db2;$/;"	m	struct:modal_eep_ar9287_header
db2_0	ath9k/eeprom.h	/^	u8 db2_0:4, db2_1:4;$/;"	m	struct:modal_eep_4k_header
db2_0	ath9k/eeprom.h	/^	u8 db2_1:4, db2_0:4;$/;"	m	struct:modal_eep_4k_header
db2_1	ath9k/eeprom.h	/^	u8 db2_0:4, db2_1:4;$/;"	m	struct:modal_eep_4k_header
db2_1	ath9k/eeprom.h	/^	u8 db2_1:4, db2_0:4;$/;"	m	struct:modal_eep_4k_header
db2_2	ath9k/eeprom.h	/^	u8 db2_2:4, db2_3:4;$/;"	m	struct:modal_eep_4k_header
db2_3	ath9k/eeprom.h	/^	u8 db2_2:4, db2_3:4;$/;"	m	struct:modal_eep_4k_header
db2_4	ath9k/eeprom.h	/^	u8 db2_4:4, reserved:4;$/;"	m	struct:modal_eep_4k_header
db2_4	ath9k/eeprom.h	/^	u8 reserved:4, db2_4:4;$/;"	m	struct:modal_eep_4k_header
dbM	ath6kl/wmi.h	/^	u8 dbM;$/;"	m	struct:wmi_set_tx_pwr_cmd
dbM	ath6kl/wmi.h	/^	u8 dbM;$/;"	m	struct:wmi_tx_pwr_reply
db_ch1	ath9k/eeprom.h	/^	u8 db_ch1;$/;"	m	struct:modal_eep_header
dbg_info	ath5k/debug.c	/^} dbg_info[] = {$/;"	v	typeref:struct:__anon59	file:
dbg_txdesc_index	wil6210/debugfs.c	/^static u32 dbg_txdesc_index;$/;"	v	file:
dbgfs_diag_reg	ath6kl/core.h	/^		unsigned int dbgfs_diag_reg;$/;"	m	struct:ath6kl::__anon24
dbuf_addr	ath6kl/target.h	/^	__le32 dbuf_addr;$/;"	m	struct:ath6kl_dbglog_hdr
dc_phy_errors	ath9k/dfs_debug.h	/^	u32 dc_phy_errors;$/;"	m	struct:ath_dfs_stats
dd_desc	ath9k/ath9k.h	/^	void *dd_desc;$/;"	m	struct:ath_descdma
dd_desc_len	ath9k/ath9k.h	/^	u32 dd_desc_len;$/;"	m	struct:ath_descdma
dd_desc_paddr	ath9k/ath9k.h	/^	dma_addr_t dd_desc_paddr;$/;"	m	struct:ath_descdma
deadline_ts	ath9k/dfs_pri_detector.h	/^	u64 deadline_ts;$/;"	m	struct:pri_sequence
debruijn32	ath9k/hw.h	524;"	d
debug	ath5k/ath5k.h	/^	struct ath5k_dbg_info	debug;		\/* debug info *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_dbg_info
debug	ath6kl/core.h	/^	} debug;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::__anon24
debug	ath9k/ath9k.h	/^	struct ath9k_debug debug;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath9k_debug
debug	ath9k/htc.h	/^	struct ath9k_debug debug;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ath9k_debug
debug	carl9170/carl9170.h	/^	struct carl9170_debug debug;$/;"	m	struct:ar9170	typeref:struct:ar9170::carl9170_debug
debug	wil6210/wil6210.h	/^	struct dentry *debug;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::dentry
debug_dir	carl9170/carl9170.h	/^	struct dentry *debug_dir;$/;"	m	struct:ar9170	typeref:struct:ar9170::dentry
debug_mask	ath.h	/^	int debug_mask;$/;"	m	struct:ath_common
debug_mask	ath6kl/core.c	/^unsigned int debug_mask;$/;"	v
debugfs_phy	ath6kl/core.h	/^	struct dentry *debugfs_phy;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::dentry
debugfs_phy	ath9k/debug.h	/^	struct dentry *debugfs_phy;$/;"	m	struct:ath9k_debug	typeref:struct:ath9k_debug::dentry
debugfs_phy	ath9k/htc.h	/^	struct dentry *debugfs_phy;$/;"	m	struct:ath9k_debug	typeref:struct:ath9k_debug::dentry
debugfs_rcstats	ath9k/rc.h	/^	struct dentry *debugfs_rcstats;$/;"	m	struct:ath_rate_priv	typeref:struct:ath_rate_priv::dentry
decap_trans_type	wil6210/wmi.h	/^	u8 decap_trans_type;$/;"	m	struct:wmi_cfg_rx_chain_cmd
decrypt_busy_err	ath9k/debug.h	/^	u32 decrypt_busy_err;$/;"	m	struct:ath_rx_stats
decrypt_crc_err	ath9k/debug.h	/^	u32 decrypt_crc_err;$/;"	m	struct:ath_rx_stats
decrypt_err	ath6kl/wmi.h	/^	__le32 decrypt_err;$/;"	m	struct:rx_stats
decrypterror	ar5523/ar5523_hw.h	/^	__be32	decrypterror;$/;"	m	struct:ar5523_rx_desc
def	ath9k/hw.h	/^		struct ar5416_eeprom_def def;$/;"	m	union:ath_hw::__anon12	typeref:struct:ath_hw::__anon12::ar5416_eeprom_def
def_txkey_index	ath6kl/core.h	/^	u8 def_txkey_index;$/;"	m	struct:ath6kl_vif
defant	ath9k/ath9k.h	/^	u8 defant;$/;"	m	struct:ath_rx
default_dpd	ath9k/dfs_pattern_detector.c	/^static struct dfs_pattern_detector default_dpd = {$/;"	v	typeref:struct:dfs_pattern_detector	file:
defaultrateix	ar5523/ar5523_hw.h	/^	__be32	defaultrateix;$/;"	m	struct:ar5523_cmd_set_associd
defrag_on_host	ath6kl/wmi.h	/^	u8 defrag_on_host;$/;"	m	struct:wmi_rx_frame_format_cmd
delay_bound	ath6kl/wmi.h	/^	__le32 delay_bound;$/;"	m	struct:wmi_create_pstream_cmd
delim_underrun	ath9k/debug.h	/^	u32 delim_underrun;$/;"	m	struct:ath_tx_stats
delta_slope_coeff_exp	carl9170/fwcmd.h	/^	__le32		delta_slope_coeff_exp;$/;"	m	struct:carl9170_rf_init
delta_slope_coeff_exp_shgi	carl9170/fwcmd.h	/^	__le32		delta_slope_coeff_exp_shgi;$/;"	m	struct:carl9170_rf_init
delta_slope_coeff_man	carl9170/fwcmd.h	/^	__le32		delta_slope_coeff_man;$/;"	m	struct:carl9170_rf_init
delta_slope_coeff_man_shgi	carl9170/fwcmd.h	/^	__le32		delta_slope_coeff_man_shgi;$/;"	m	struct:carl9170_rf_init
desc	ath5k/ath5k.h	/^	struct ath5k_desc	*desc;		\/* TX\/RX descriptors *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_desc
desc	ath5k/base.h	/^	struct ath5k_desc	*desc;	\/* virtual addr of desc *\/$/;"	m	struct:ath5k_buf	typeref:struct:ath5k_buf::ath5k_desc
desc	ath5k/debug.c	/^	const char *desc;$/;"	m	struct:__anon59	file:
desc	carl9170/carl9170.h	/^		const struct carl9170fw_desc_head *desc;$/;"	m	struct:ar9170::__anon48	typeref:struct:ar9170::__anon48::carl9170fw_desc_head
desc	carl9170/fwdesc.h	/^	char desc[CARL9170FW_MOTD_STRING_LEN];$/;"	m	struct:carl9170fw_motd_desc
desc_cfg_err	ath9k/debug.h	/^	u32 desc_cfg_err;$/;"	m	struct:ath_tx_stats
desc_daddr	ath5k/ath5k.h	/^	dma_addr_t		desc_daddr;	\/* DMA (physical) address *\/$/;"	m	struct:ath5k_hw
desc_id	ath9k/mac.h	/^	u16 desc_id;$/;"	m	struct:ath_tx_status
desc_len	ath5k/ath5k.h	/^	size_t			desc_len;	\/* size of TX\/RX descriptors *\/$/;"	m	struct:ath5k_hw
desiredScaleCCK	ath9k/eeprom.h	/^	u8 desiredScaleCCK;$/;"	m	struct:base_eep_header
destination_addr	ath6kl/wmi.h	/^	u8 destination_addr[ETH_ALEN];$/;"	m	struct:wmi_p2p_probe_response_cmd
destroy_htc_txctrl_packet	ath6kl/htc_pipe.c	/^static void destroy_htc_txctrl_packet(struct htc_packet *packet)$/;"	f	file:
detectors	ath9k/dfs_pattern_detector.c	/^	struct pri_detector **detectors;$/;"	m	struct:channel_detector	typeref:struct:channel_detector::pri_detector	file:
dev	ar5523/ar5523.h	/^	struct usb_device	*dev;$/;"	m	struct:ar5523	typeref:struct:ar5523::usb_device
dev	ath5k/ath5k.h	/^	struct device		*dev;		\/* for dma mapping *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::device
dev	ath6kl/core.h	/^	struct device *dev;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::device
dev	ath6kl/core.h	/^	struct net_device *dev;$/;"	m	struct:aggr_info_conn	typeref:struct:aggr_info_conn::net_device
dev	ath6kl/htc.h	/^	struct ath6kl_device *dev;$/;"	m	struct:htc_target	typeref:struct:htc_target::ath6kl_device
dev	ath9k/ath9k.h	/^	struct device *dev;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::device
dev	ath9k/htc.h	/^	struct device *dev;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::device
dev	ath9k/htc_hst.h	/^	struct device *dev;$/;"	m	struct:htc_target	typeref:struct:htc_target::device
dev	ath9k/hw.h	/^	struct device *dev;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::device
dev_info	ath9k/init.c	/^static char *dev_info = "ath9k";$/;"	v	file:
deviceCap	ath9k/ar9003_eeprom.h	/^	u8 deviceCap;$/;"	m	struct:ar9300_base_eep_hdr
deviceCap	ath9k/eeprom.h	/^	u16 deviceCap;$/;"	m	struct:base_eep_ar9287_header
deviceCap	ath9k/eeprom.h	/^	u16 deviceCap;$/;"	m	struct:base_eep_header
deviceCap	ath9k/eeprom.h	/^	u16 deviceCap;$/;"	m	struct:base_eep_header_4k
deviceType	ath9k/ar9003_eeprom.h	/^	u8 deviceType;$/;"	m	struct:ar9300_base_eep_hdr
deviceType	ath9k/eeprom.h	/^	u8 deviceType;$/;"	m	struct:base_eep_ar9287_header
deviceType	ath9k/eeprom.h	/^	u8 deviceType;$/;"	m	struct:base_eep_header
deviceType	ath9k/eeprom.h	/^	u8 deviceType;$/;"	m	struct:base_eep_header_4k
deviceType	carl9170/eeprom.h	/^	u8	deviceType;$/;"	m	struct:ar9170_eeprom
device_capabilities	carl9170/eeprom.h	/^	__le16	device_capabilities;$/;"	m	struct:ar9170_eeprom
devid	ath5k/ath5k.h	/^	u16 devid;$/;"	m	struct:ath5k_hw
devid	ath9k/hw.h	/^	u16 devid;$/;"	m	struct:ath9k_hw_version
dfs_detector	ath9k/ath9k.h	/^	struct dfs_pattern_detector *dfs_detector;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::dfs_pattern_detector
dfs_domains	ath9k/dfs_pattern_detector.c	/^static const struct radar_types *dfs_domains[] = {$/;"	v	typeref:struct:radar_types	file:
dfs_pattern_detector	ath9k/dfs_pattern_detector.h	/^struct dfs_pattern_detector {$/;"	s
dfs_pattern_detector_init	ath9k/dfs_pattern_detector.c	/^EXPORT_SYMBOL(dfs_pattern_detector_init);$/;"	v
dfs_pattern_detector_init	ath9k/dfs_pattern_detector.c	/^dfs_pattern_detector_init(struct ath_hw *ah, enum nl80211_dfs_regions region)$/;"	f
dfs_pattern_detector_init	ath9k/dfs_pattern_detector.h	/^dfs_pattern_detector_init(struct ath_hw *ah, enum nl80211_dfs_regions region)$/;"	f
dfs_stats	ath9k/debug.h	/^	struct ath_dfs_stats dfs_stats;$/;"	m	struct:ath_stats	typeref:struct:ath_stats::ath_dfs_stats
diag_cmd_buffer	ath6kl/usb.c	/^	u8 *diag_cmd_buffer;$/;"	m	struct:ath6kl_usb	file:
diag_read32	ath6kl/hif.h	/^	int (*diag_read32)(struct ath6kl *ar, u32 address, u32 *value);$/;"	m	struct:ath6kl_hif_ops
diag_reg	ath6kl/debug.c	/^static const struct ath6kl_diag_reg_info diag_reg[] = {$/;"	v	typeref:struct:ath6kl_diag_reg_info	file:
diag_reg_addr_wr	ath6kl/core.h	/^		u32 diag_reg_addr_wr;$/;"	m	struct:ath6kl::__anon24
diag_reg_val_wr	ath6kl/core.h	/^		u32 diag_reg_val_wr;$/;"	m	struct:ath6kl::__anon24
diag_resp_buffer	ath6kl/usb.c	/^	u8 *diag_resp_buffer;$/;"	m	struct:ath6kl_usb	file:
diag_write32	ath6kl/hif.h	/^	int (*diag_write32)(struct ath6kl *ar, u32 address, __le32 value);$/;"	m	struct:ath6kl_hif_ops
dialog_token	wil6210/wmi.h	/^	u8 dialog_token;$/;"	m	struct:wmi_rcp_addba_req_cmd
dialog_token	wil6210/wmi.h	/^	u8 dialog_token;$/;"	m	struct:wmi_rcp_addba_req_event
dialog_token	wil6210/wmi.h	/^	u8 dialog_token;$/;"	m	struct:wmi_rcp_addba_resp_cmd
dir	ath6kl/core.h	/^			const char *dir;$/;"	m	struct:ath6kl::ath6kl_hw::ath6kl_hw_fw
dir_type	ath6kl/wmi.h	/^enum dir_type {$/;"	g
disable	ath6kl/wmi.h	/^	u8 disable;$/;"	m	struct:wmi_disable_11b_rates_cmd
disable_ani	ath.h	/^	bool disable_ani;$/;"	m	struct:ath_common
disable_offload	carl9170/carl9170.h	/^	bool disable_offload;$/;"	m	struct:ar9170
disable_offload_fw	carl9170/carl9170.h	/^		bool disable_offload_fw;$/;"	m	struct:ar9170::__anon48
disable_sec	wil6210/wmi.h	/^	u8 disable_sec;$/;"	m	struct:wmi_bcon_ctrl_cmd
disable_sec	wil6210/wmi.h	/^	u8 disable_sec;$/;"	m	struct:wmi_pcp_start_cmd
disable_sec_offload	wil6210/wmi.h	/^	u8 disable_sec_offload;$/;"	m	struct:wmi_bcon_ctrl_cmd
disable_sec_offload	wil6210/wmi.h	/^	u8 disable_sec_offload;$/;"	m	struct:wmi_pcp_start_cmd
disable_txop	carl9170/wlan.h	/^			u8 disable_txop:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon40::__anon41
disablekey	carl9170/fwcmd.h	/^		struct carl9170_disable_key_cmd	disablekey;$/;"	m	union:carl9170_cmd::__anon37	typeref:struct:carl9170_cmd::__anon37::carl9170_disable_key_cmd
disassoc_bss_rssi	ath6kl/wmi.h	/^	s8 disassoc_bss_rssi;$/;"	m	struct:wmi_target_roam_time
disassoc_bssid	ath6kl/wmi.h	/^	u8 disassoc_bssid[ETH_ALEN];$/;"	m	struct:wmi_target_roam_time
disassoc_time	ath6kl/wmi.h	/^	__le32 disassoc_time;$/;"	m	struct:wmi_target_roam_time
disc_timeout	ath6kl/core.h	/^		u8 disc_timeout;$/;"	m	struct:ath6kl::__anon24
discard_next	ath9k/ath9k.h	/^	bool discard_next;$/;"	m	struct:ath_rx
discon_timeout	ath6kl/wmi.h	/^	u8 discon_timeout;$/;"	m	struct:wmi_disc_timeout_cmd
disconn_reason	ath6kl/wmi.h	/^	u8 disconn_reason;$/;"	m	struct:wmi_disconnect_event
disconnect_reason	wil6210/wmi.h	/^	__le16 disconnect_reason;$/;"	m	struct:wmi_disconnect_sta_cmd
disconnect_reason	wil6210/wmi.h	/^	u8 disconnect_reason;		\/* see wmi_disconnect_reason_e *\/$/;"	m	struct:wmi_disconnect_event
disconnect_timer	ath6kl/core.h	/^	struct timer_list disconnect_timer;$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::timer_list
disconnect_timer_handler	ath6kl/main.c	/^void disconnect_timer_handler(unsigned long ptr)$/;"	f
disconnect_worker	wil6210/wil6210.h	/^	struct work_struct disconnect_worker;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::work_struct
discovery_mode	wil6210/wmi.h	/^	u8 discovery_mode;	\/* wmi_discovery_mode *\/$/;"	m	struct:wmi_p2p_cfg_cmd
dist_flags	ath6kl/htc.h	/^	u32 dist_flags;$/;"	m	struct:htc_endpoint_credit_dist
divChain	ath9k/eeprom.h	/^	u8 divChain;$/;"	m	struct:base_eep_header
div_group	ath9k/hw.h	/^	u8 div_group;$/;"	m	struct:ath_hw_antcomb_conf
dl_pipeid	ath9k/htc_hst.h	/^	u8 dl_pipeid;$/;"	m	struct:htc_conn_svc_msg
dl_pipeid	ath9k/htc_hst.h	/^	u8 dl_pipeid;$/;"	m	struct:htc_endpoint
dma	wil6210/txrx.h	/^	struct vring_rx_dma dma;$/;"	m	struct:vring_rx_desc	typeref:struct:vring_rx_desc::vring_rx_dma
dma	wil6210/txrx.h	/^	struct vring_tx_dma dma;$/;"	m	struct:vring_tx_desc	typeref:struct:vring_tx_desc::vring_tx_dma
dma_beacon_response_time	ath9k/hw.h	/^	int dma_beacon_response_time;$/;"	m	struct:ath9k_ops_config
dma_buffer	ath6kl/sdio.c	/^	u8 *dma_buffer;$/;"	m	struct:ath6kl_sdio	file:
dma_buffer_mutex	ath6kl/sdio.c	/^	struct mutex dma_buffer_mutex;$/;"	m	struct:ath6kl_sdio	typeref:struct:ath6kl_sdio::mutex	file:
dma_dbg_reg_vals	ath9k/debug.h	/^	u32 dma_dbg_reg_vals[ATH9K_NUM_DMA_DEBUG_REGS];$/;"	m	struct:ath_dbg_bb_mac_samp
do_getnf	ath9k/hw.h	/^	void (*do_getnf)(struct ath_hw *ah, int16_t nfarray[NUM_NF_READINGS]);$/;"	m	struct:ath_hw_private_ops
do_recv_completion	ath6kl/htc_pipe.c	/^static void do_recv_completion(struct htc_endpoint *ep,$/;"	f	file:
do_send_completion	ath6kl/htc_pipe.c	/^static void do_send_completion(struct htc_endpoint *ep,$/;"	f	file:
done	ar5523/ar5523.h	/^	struct completion	done;$/;"	m	struct:ar5523_tx_cmd	typeref:struct:ar5523_tx_cmd::completion
done_sent	ath6kl/core.h	/^	bool done_sent;$/;"	m	struct:ath6kl_bmi
done_txclcal_once	ath9k/hw.h	/^	bool done_txclcal_once;$/;"	m	struct:ath9k_hw_cal_data
done_txiqcal_once	ath9k/hw.h	/^	bool done_txiqcal_once;$/;"	m	struct:ath9k_hw_cal_data
dot11_auth_mode	ath6kl/core.h	/^	u8 dot11_auth_mode;$/;"	m	struct:ath6kl_vif
dot11_auth_mode	ath6kl/wmi.h	/^	u8 dot11_auth_mode;$/;"	m	struct:wmi_connect_cmd
dot11_auth_mode	ath6kl/wmi.h	/^enum dot11_auth_mode {$/;"	g
dot11_auth_mode	wil6210/wmi.h	/^	u8 dot11_auth_mode;$/;"	m	struct:wmi_connect_cmd
dot11_hdr	ath6kl/wmi.h	/^	u8 dot11_hdr;$/;"	m	struct:wmi_rx_frame_format_cmd
dot11rate	ath9k/rc.h	/^		u8 dot11rate;$/;"	m	struct:ath_rate_table::__anon18
dpd_add_pulse	ath9k/dfs_pattern_detector.c	/^dpd_add_pulse(struct dfs_pattern_detector *dpd, struct pulse_event *event)$/;"	f	file:
dpd_exit	ath9k/dfs_pattern_detector.c	/^static void dpd_exit(struct dfs_pattern_detector *dpd)$/;"	f	file:
dpd_reset	ath9k/dfs_pattern_detector.c	/^static void dpd_reset(struct dfs_pattern_detector *dpd)$/;"	f	file:
dpd_set_domain	ath9k/dfs_pattern_detector.c	/^static bool dpd_set_domain(struct dfs_pattern_detector *dpd,$/;"	f	file:
dropped	ath6kl/target.h	/^	__le32 dropped;$/;"	m	struct:ath6kl_dbglog_hdr
drv_priv	ath9k/htc_hst.h	/^	struct ath9k_htc_priv *drv_priv;$/;"	m	struct:htc_target	typeref:struct:htc_target::ath9k_htc_priv
drv_priv	ath9k/wmi.h	/^	struct ath9k_htc_priv *drv_priv;$/;"	m	struct:wmi	typeref:struct:wmi::ath9k_htc_priv
ds_cfg	wil6210/wmi.h	/^	u8 ds_cfg;				\/* 802.3 DS cfg *\/$/;"	m	struct:wmi_vring_cfg
ds_ctl0	ath9k/mac.h	/^	u32 ds_ctl0;$/;"	m	struct:ar5416_desc
ds_ctl0	ath9k/mac.h	/^	u32 ds_ctl0;$/;"	m	struct:ath_desc
ds_ctl1	ath9k/mac.h	/^	u32 ds_ctl1;$/;"	m	struct:ar5416_desc
ds_ctl1	ath9k/mac.h	/^	u32 ds_ctl1;$/;"	m	struct:ath_desc
ds_ctl10	ath9k/mac.h	327;"	d
ds_ctl11	ath9k/mac.h	328;"	d
ds_ctl2	ath9k/mac.h	319;"	d
ds_ctl3	ath9k/mac.h	320;"	d
ds_ctl4	ath9k/mac.h	321;"	d
ds_ctl5	ath9k/mac.h	322;"	d
ds_ctl6	ath9k/mac.h	323;"	d
ds_ctl7	ath9k/mac.h	324;"	d
ds_ctl8	ath9k/mac.h	325;"	d
ds_ctl9	ath9k/mac.h	326;"	d
ds_data	ath5k/desc.h	/^	u32	ds_data;$/;"	m	struct:ath5k_desc
ds_data	ath9k/mac.h	/^	u32 ds_data;$/;"	m	struct:ar5416_desc
ds_data	ath9k/mac.h	/^	u32 ds_data;$/;"	m	struct:ath_desc
ds_hw	ath9k/mac.h	/^	u32 ds_hw[20];$/;"	m	struct:ath_desc
ds_info	ath9k/ar9003_mac.h	/^	u32 ds_info;$/;"	m	struct:ar9003_rxs
ds_info	ath9k/ar9003_mac.h	/^	u32 ds_info;$/;"	m	struct:ar9003_txs
ds_link	ath5k/desc.h	/^	u32	ds_link;$/;"	m	struct:ath5k_desc
ds_link	ath9k/mac.h	/^	u32 ds_link;$/;"	m	struct:ar5416_desc
ds_link	ath9k/mac.h	/^	u32 ds_link;$/;"	m	struct:ath_desc
ds_rx	ath5k/desc.h	/^		struct ath5k_hw_all_rx_desc	ds_rx;$/;"	m	union:ath5k_desc::__anon54	typeref:struct:ath5k_desc::__anon54::ath5k_hw_all_rx_desc
ds_rxstatus0	ath9k/mac.h	341;"	d
ds_rxstatus1	ath9k/mac.h	342;"	d
ds_rxstatus2	ath9k/mac.h	343;"	d
ds_rxstatus3	ath9k/mac.h	344;"	d
ds_rxstatus4	ath9k/mac.h	345;"	d
ds_rxstatus5	ath9k/mac.h	346;"	d
ds_rxstatus6	ath9k/mac.h	347;"	d
ds_rxstatus7	ath9k/mac.h	348;"	d
ds_rxstatus8	ath9k/mac.h	349;"	d
ds_tx5210	ath5k/desc.h	/^		struct ath5k_hw_5210_tx_desc	ds_tx5210;$/;"	m	union:ath5k_desc::__anon54	typeref:struct:ath5k_desc::__anon54::ath5k_hw_5210_tx_desc
ds_tx5212	ath5k/desc.h	/^		struct ath5k_hw_5212_tx_desc	ds_tx5212;$/;"	m	union:ath5k_desc::__anon54	typeref:struct:ath5k_desc::__anon54::ath5k_hw_5212_tx_desc
ds_txstatus0	ath9k/mac.h	330;"	d
ds_txstatus1	ath9k/mac.h	331;"	d
ds_txstatus2	ath9k/mac.h	332;"	d
ds_txstatus3	ath9k/mac.h	333;"	d
ds_txstatus4	ath9k/mac.h	334;"	d
ds_txstatus5	ath9k/mac.h	335;"	d
ds_txstatus6	ath9k/mac.h	336;"	d
ds_txstatus7	ath9k/mac.h	337;"	d
ds_txstatus8	ath9k/mac.h	338;"	d
ds_txstatus9	ath9k/mac.h	339;"	d
ds_vdata	ath9k/mac.h	/^	void *ds_vdata;$/;"	m	struct:ath_desc
dsap	ath6kl/common.h	/^	u8 dsap;$/;"	m	struct:ath6kl_llc_snap_hdr
dst_addr	wil6210/wil6210.h	/^	u8 dst_addr[WIL6210_MAX_TX_RINGS][ETH_ALEN];$/;"	m	struct:wil6210_priv
dst_mac	wil6210/wmi.h	/^	u8 dst_mac[WMI_MAC_LEN];$/;"	m	struct:wmi_connect_cmd
dst_mac	wil6210/wmi.h	/^	u8 dst_mac[WMI_MAC_LEN];$/;"	m	struct:wmi_disconnect_sta_cmd
dst_mac	wil6210/wmi.h	/^	u8 dst_mac[WMI_MAC_LEN];$/;"	m	struct:wmi_eapol_tx_cmd
dst_mac	wil6210/wmi.h	/^	u8 dst_mac[WMI_MAC_LEN];$/;"	m	struct:wmi_pxmt_range_cfg_cmd
dst_mac	wil6210/wmi.h	/^	u8 dst_mac[WMI_MAC_LEN];$/;"	m	struct:wmi_sw_tx_req_cmd
dtim	ath9k/debug.h	/^	u32 dtim;$/;"	m	struct:ath_interrupt_stats
dtim_count	ath9k/ath9k.h	/^	u8 dtim_count;$/;"	m	struct:ath_beacon_config
dtim_counter	carl9170/carl9170.h	/^		unsigned int dtim_counter;$/;"	m	struct:ar9170::__anon52
dtim_period	ath6kl/wmi.h	/^	__le32 dtim_period;$/;"	m	struct:set_dtim_cmd
dtim_period	ath9k/ath9k.h	/^	u16 dtim_period;$/;"	m	struct:ath_beacon_config
dtim_period	ath9k/htc.h	/^	u16 dtim_period;$/;"	m	struct:htc_beacon_config
dtim_policy	ath6kl/wmi.h	/^	__le16 dtim_policy;$/;"	m	struct:wmi_power_params_cmd
dtimsync	ath9k/debug.h	/^	u32 dtimsync;$/;"	m	struct:ath_interrupt_stats
dump_cred_dist	ath6kl/debug.c	/^static void dump_cred_dist(struct htc_endpoint_credit_dist *ep_dist)$/;"	f	file:
dump_cred_dist_stats	ath6kl/debug.c	/^void dump_cred_dist_stats(struct htc_target *target)$/;"	f
dump_cred_dist_stats	ath6kl/debug.h	/^static inline void dump_cred_dist_stats(struct htc_target *target)$/;"	f
dump_eeprom	ath9k/eeprom.h	/^	u32 (*dump_eeprom)(struct ath_hw *hw, bool dump_base_hdr, u8 *buf,$/;"	m	struct:eeprom_ops
dupl_frame	ath6kl/wmi.h	/^	__le32 dupl_frame;$/;"	m	struct:rx_stats
dur	ath9k/dfs_pri_detector.h	/^	u32 dur;$/;"	m	struct:pri_sequence
dur_to_usecs	ath9k/dfs.c	/^static u32 dur_to_usecs(struct ath_hw *ah, u32 dur)$/;"	f	file:
dur_update	ath9k/mac.h	/^	bool dur_update;$/;"	m	struct:ath_tx_info
duration	ath6kl/wmi.h	/^	__le32 duration;$/;"	m	struct:wmi_cancel_remain_on_chnl_event
duration	ath6kl/wmi.h	/^	__le32 duration;$/;"	m	struct:wmi_remain_on_chnl_cmd
duration	ath6kl/wmi.h	/^	__le32 duration;$/;"	m	struct:wmi_remain_on_chnl_event
duty_cycle	ath9k/ath9k.h	/^	u32 duty_cycle;$/;"	m	struct:ath_btcoex
duty_cycle_work	ath9k/htc.h	/^	struct delayed_work duty_cycle_work;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::delayed_work
eapol	wil6210/wmi.h	/^	u8 eapol[0];$/;"	m	struct:wmi_eapol_rx_event
eapol	wil6210/wmi.h	/^	u8 eapol[0];$/;"	m	struct:wmi_eapol_tx_cmd
eapol_len	wil6210/wmi.h	/^	__le16 eapol_len;$/;"	m	struct:wmi_eapol_rx_event
eapol_len	wil6210/wmi.h	/^	__le16 eapol_len;$/;"	m	struct:wmi_eapol_tx_cmd
echo	carl9170/fwcmd.h	/^		struct carl9170_u32_list	echo;$/;"	m	union:carl9170_cmd::__anon37	typeref:struct:carl9170_cmd::__anon37::carl9170_u32_list
echo	carl9170/fwcmd.h	/^		struct carl9170_u32_list	echo;$/;"	m	union:carl9170_rsp::__anon39	typeref:struct:carl9170_rsp::__anon39::carl9170_u32_list
echoed_value	wil6210/wmi.h	/^	__le32 echoed_value;$/;"	m	struct:wmi_echo_event
edcf	carl9170/carl9170.h	/^	struct ieee80211_tx_queue_params edcf[5];$/;"	m	struct:ar9170	typeref:struct:ar9170::ieee80211_tx_queue_params
edge	ath5k/eeprom.h	/^	u16 edge; \/* in half dBm *\/$/;"	m	struct:ath5k_edge_power
edr	ath9k/mci.h	/^	bool edr;$/;"	m	struct:ath_mci_profile_info
ee_adc_desired_size	ath5k/eeprom.h	/^	s8	ee_adc_desired_size[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_adc_desired_size_turbo	ath5k/eeprom.h	/^	s8	ee_adc_desired_size_turbo[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_ant_control	ath5k/eeprom.h	/^	u16	ee_ant_control[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_PCDAC];$/;"	m	struct:ath5k_eeprom_info
ee_ant_gain	ath5k/eeprom.h	/^	u16	ee_ant_gain;$/;"	m	struct:ath5k_eeprom_info
ee_antenna	ath5k/eeprom.h	/^	u32	ee_antenna[AR5K_EEPROM_N_MODES][AR5K_ANT_MAX];$/;"	m	struct:ath5k_eeprom_info
ee_atn_tx_rx	ath5k/eeprom.h	/^	u16	ee_atn_tx_rx[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_atn_tx_rx_turbo	ath5k/eeprom.h	/^	u16	ee_atn_tx_rx_turbo[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_cck_ofdm_gain_delta	ath5k/eeprom.h	/^	u16	ee_cck_ofdm_gain_delta;$/;"	m	struct:ath5k_eeprom_info
ee_cck_ofdm_power_delta	ath5k/eeprom.h	/^	u16	ee_cck_ofdm_power_delta;$/;"	m	struct:ath5k_eeprom_info
ee_ctl	ath5k/eeprom.h	/^	u8	ee_ctl[AR5K_EEPROM_MAX_CTLS];$/;"	m	struct:ath5k_eeprom_info
ee_ctl_pwr	ath5k/eeprom.h	/^	struct ath5k_edge_power ee_ctl_pwr[AR5K_EEPROM_N_EDGES * AR5K_EEPROM_MAX_CTLS];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_edge_power
ee_ctls	ath5k/eeprom.h	/^	u8	ee_ctls;$/;"	m	struct:ath5k_eeprom_info
ee_db	ath5k/eeprom.h	/^	u16	ee_db[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_OBDB];$/;"	m	struct:ath5k_eeprom_info
ee_false_detect	ath5k/eeprom.h	/^	u16	ee_false_detect[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_fixed_bias	ath5k/eeprom.h	/^	u16	ee_fixed_bias[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_header	ath5k/eeprom.h	/^	u16	ee_header;$/;"	m	struct:ath5k_eeprom_info
ee_i_cal	ath5k/eeprom.h	/^	u16	ee_i_cal[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_i_gain	ath5k/eeprom.h	/^	u16	ee_i_gain[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_is_hb63	ath5k/eeprom.h	/^	bool	ee_is_hb63;$/;"	m	struct:ath5k_eeprom_info
ee_magic	ath5k/eeprom.h	/^	u16	ee_magic;$/;"	m	struct:ath5k_eeprom_info
ee_margin_tx_rx	ath5k/eeprom.h	/^	u16	ee_margin_tx_rx[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_margin_tx_rx_turbo	ath5k/eeprom.h	/^	u16	ee_margin_tx_rx_turbo[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_misc0	ath5k/eeprom.h	/^	u16	ee_misc0;$/;"	m	struct:ath5k_eeprom_info
ee_misc1	ath5k/eeprom.h	/^	u16	ee_misc1;$/;"	m	struct:ath5k_eeprom_info
ee_misc2	ath5k/eeprom.h	/^	u16	ee_misc2;$/;"	m	struct:ath5k_eeprom_info
ee_misc3	ath5k/eeprom.h	/^	u16	ee_misc3;$/;"	m	struct:ath5k_eeprom_info
ee_misc4	ath5k/eeprom.h	/^	u16	ee_misc4;$/;"	m	struct:ath5k_eeprom_info
ee_misc5	ath5k/eeprom.h	/^	u16	ee_misc5;$/;"	m	struct:ath5k_eeprom_info
ee_misc6	ath5k/eeprom.h	/^	u16	ee_misc6;$/;"	m	struct:ath5k_eeprom_info
ee_n_piers	ath5k/eeprom.h	/^	u8	ee_n_piers[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_noise_floor_thr	ath5k/eeprom.h	/^	s16	ee_noise_floor_thr[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_ob	ath5k/eeprom.h	/^	u16	ee_ob[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_OBDB];$/;"	m	struct:ath5k_eeprom_info
ee_pd_gain_overlap	ath5k/eeprom.h	/^	s8	ee_pd_gain_overlap;$/;"	m	struct:ath5k_eeprom_info
ee_pd_gains	ath5k/eeprom.h	/^	u8	ee_pd_gains[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_pdc_to_idx	ath5k/eeprom.h	/^	u8	ee_pdc_to_idx[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_PD_GAINS];$/;"	m	struct:ath5k_eeprom_info
ee_pga_desired_size	ath5k/eeprom.h	/^	s8	ee_pga_desired_size[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_pga_desired_size_turbo	ath5k/eeprom.h	/^	s8	ee_pga_desired_size_turbo[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_protect	ath5k/eeprom.h	/^	u16	ee_protect;$/;"	m	struct:ath5k_eeprom_info
ee_pwr_cal_a	ath5k/eeprom.h	/^	struct ath5k_chan_pcal_info	ee_pwr_cal_a[AR5K_EEPROM_N_5GHZ_CHAN];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_chan_pcal_info
ee_pwr_cal_b	ath5k/eeprom.h	/^	struct ath5k_chan_pcal_info	ee_pwr_cal_b[AR5K_EEPROM_N_2GHZ_CHAN_MAX];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_chan_pcal_info
ee_pwr_cal_g	ath5k/eeprom.h	/^	struct ath5k_chan_pcal_info	ee_pwr_cal_g[AR5K_EEPROM_N_2GHZ_CHAN_MAX];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_chan_pcal_info
ee_q_cal	ath5k/eeprom.h	/^	u16	ee_q_cal[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_rate_target_pwr_num	ath5k/eeprom.h	/^	u8	ee_rate_target_pwr_num[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_rate_tpwr_a	ath5k/eeprom.h	/^	struct ath5k_rate_pcal_info	ee_rate_tpwr_a[AR5K_EEPROM_N_5GHZ_CHAN];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_rate_pcal_info
ee_rate_tpwr_b	ath5k/eeprom.h	/^	struct ath5k_rate_pcal_info	ee_rate_tpwr_b[AR5K_EEPROM_N_2GHZ_CHAN_MAX];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_rate_pcal_info
ee_rate_tpwr_g	ath5k/eeprom.h	/^	struct ath5k_rate_pcal_info	ee_rate_tpwr_g[AR5K_EEPROM_N_2GHZ_CHAN_MAX];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_rate_pcal_info
ee_regdomain	ath5k/eeprom.h	/^	u16	ee_regdomain;$/;"	m	struct:ath5k_eeprom_info
ee_rfkill_pin	ath5k/eeprom.h	/^	u8	ee_rfkill_pin;$/;"	m	struct:ath5k_eeprom_info
ee_rfkill_pol	ath5k/eeprom.h	/^	bool	ee_rfkill_pol;$/;"	m	struct:ath5k_eeprom_info
ee_scaled_cck_delta	ath5k/eeprom.h	/^	u16	ee_scaled_cck_delta;$/;"	m	struct:ath5k_eeprom_info
ee_serdes	ath5k/eeprom.h	/^	bool	ee_serdes;$/;"	m	struct:ath5k_eeprom_info
ee_spur_chans	ath5k/eeprom.h	/^	u16	ee_spur_chans[AR5K_EEPROM_N_SPUR_CHANS][AR5K_EEPROM_N_FREQ_BANDS];$/;"	m	struct:ath5k_eeprom_info
ee_switch_settling	ath5k/eeprom.h	/^	u16	ee_switch_settling[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_switch_settling_turbo	ath5k/eeprom.h	/^	u16	ee_switch_settling_turbo[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_thr_62	ath5k/eeprom.h	/^	u16	ee_thr_62[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_turbo_max_power	ath5k/eeprom.h	/^	u16	ee_turbo_max_power[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_tx_end2xlna_enable	ath5k/eeprom.h	/^	u16	ee_tx_end2xlna_enable[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_tx_end2xpa_disable	ath5k/eeprom.h	/^	u16	ee_tx_end2xpa_disable[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_tx_frm2xpa_enable	ath5k/eeprom.h	/^	u16	ee_tx_frm2xpa_enable[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_version	ath5k/eeprom.h	/^	u16	ee_version;$/;"	m	struct:ath5k_eeprom_info
ee_x_gain	ath5k/eeprom.h	/^	u16	ee_x_gain[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_xlna_gain	ath5k/eeprom.h	/^	u16	ee_xlna_gain[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_xpd	ath5k/eeprom.h	/^	u16	ee_xpd[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_xr_power	ath5k/eeprom.h	/^	u16	ee_xr_power[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
eepFlags	ath9k/ar9003_eeprom.h	/^struct eepFlags {$/;"	s
eepMisc	ath9k/ar9003_eeprom.h	/^	u8 eepMisc;$/;"	m	struct:eepFlags
eepMisc	ath9k/eeprom.h	/^	u8 eepMisc;$/;"	m	struct:base_eep_ar9287_header
eepMisc	ath9k/eeprom.h	/^	u8 eepMisc;$/;"	m	struct:base_eep_header
eepMisc	ath9k/eeprom.h	/^	u8 eepMisc;$/;"	m	struct:base_eep_header_4k
eep_4k_ops	ath9k/eeprom_4k.c	/^const struct eeprom_ops eep_4k_ops = {$/;"	v	typeref:struct:eeprom_ops
eep_ar9287_ops	ath9k/eeprom_9287.c	/^const struct eeprom_ops eep_ar9287_ops = {$/;"	v	typeref:struct:eeprom_ops
eep_ar9300_ops	ath9k/ar9003_eeprom.c	/^const struct eeprom_ops eep_ar9300_ops = {$/;"	v	typeref:struct:eeprom_ops
eep_def_ops	ath9k/eeprom_def.c	/^const struct eeprom_ops eep_def_ops = {$/;"	v	typeref:struct:eeprom_ops
eep_ops	ath9k/hw.h	/^	const struct eeprom_ops *eep_ops;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::eeprom_ops
eeprom	ath9k/hw.h	/^	} eeprom;$/;"	m	struct:ath_hw	typeref:union:ath_hw::__anon12
eeprom	carl9170/carl9170.h	/^	struct ar9170_eeprom eeprom;$/;"	m	struct:ar9170	typeref:struct:ar9170::ar9170_eeprom
eepromVersion	ath9k/ar9003_eeprom.h	/^	u8 eepromVersion;$/;"	m	struct:ar9300_eeprom
eepromWriteEnableGpio	ath9k/ar9003_eeprom.h	/^	u8 eepromWriteEnableGpio;$/;"	m	struct:ar9300_base_eep_hdr
eeprom_blob	ath9k/hw.h	/^	const struct firmware *eeprom_blob;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::firmware
eeprom_illegal_access	ath9k/debug.h	/^	u32 eeprom_illegal_access;$/;"	m	struct:ath_interrupt_stats
eeprom_ops	ath9k/eeprom.h	/^struct eeprom_ops {$/;"	s
eeprom_param	ath9k/eeprom.h	/^enum eeprom_param {$/;"	g
eeprom_read	ath5k/ath5k.h	/^	bool (*eeprom_read)(struct ath_common *common, u32 off, u16 *data);$/;"	m	struct:ath_bus_ops
eeprom_read	ath9k/hw.h	/^	bool (*eeprom_read)(struct ath_common *common, u32 off, u16 *data);$/;"	m	struct:ath_bus_ops
eeprom_read_mac	ath5k/ath5k.h	/^	int (*eeprom_read_mac)(struct ath5k_hw *ah, u8 *mac);$/;"	m	struct:ath_bus_ops
eeprom_read_op	ath9k/ar9003_eeprom.c	/^typedef bool (*eeprom_read_op)(struct ath_hw *ah, int address, u8 *buffer,$/;"	t	file:
eid	ath6kl/htc.h	/^	enum htc_endpoint_id eid;$/;"	m	struct:htc_endpoint	typeref:enum:htc_endpoint::htc_endpoint_id
eid	ath6kl/htc.h	/^	u8 eid;$/;"	m	struct:htc_conn_service_resp
eid	ath6kl/htc.h	/^	u8 eid;$/;"	m	struct:htc_credit_report
eid	ath6kl/htc.h	/^	u8 eid;$/;"	m	struct:htc_frame_hdr
empty	ath9k/eeprom.h	/^	u8 empty[2][5];$/;"	m	struct:calDataPerFreqOpLoop
empty	ath9k/eeprom.h	/^	u8 empty[2][5];$/;"	m	struct:cal_data_op_loop_ar9287
enable	ath6kl/core.h	/^		bool enable;$/;"	m	struct:ath6kl::ath6kl_fw_recovery
enable	ath6kl/wmi.h	/^	u8 enable;$/;"	m	struct:wmi_ap_set_apsd_cmd
enable	ath6kl/wmi.h	/^	u8 enable;$/;"	m	struct:wmi_enable_sched_scan_cmd
enable	ath6kl/wmi.h	/^	u8 enable;$/;"	m	struct:wmi_probe_req_report_cmd
enable	ath6kl/wmi.h	/^	u8 enable;$/;"	m	struct:wmi_setpmkid_cmd
enable	ath6kl/wmi.h	/^	u8 enable;$/;"	m	struct:wmi_sta_bmiss_enhance_cmd
enable_ani	ath9k/hw.h	/^	u32 enable_ani;$/;"	m	struct:ath9k_ops_config
enable_beacon	ath5k/ath5k.h	/^	bool			enable_beacon;	\/* true if beacons are on *\/$/;"	m	struct:ath5k_hw
enable_beacon	ath9k/ath9k.h	/^	bool enable_beacon;$/;"	m	struct:ath_beacon_config
enable_beacon	carl9170/carl9170.h	/^	bool enable_beacon;$/;"	m	struct:carl9170_vif_info
enable_coex	ath9k/htc.h	/^	u8 enable_coex;$/;"	m	struct:ath9k_htc_cap_target
enable_paprd	ath9k/hw.h	/^	u32 enable_paprd;$/;"	m	struct:ath9k_ops_config
enable_scatter	ath6kl/hif.h	/^	int (*enable_scatter)(struct ath6kl *ar);$/;"	m	struct:ath6kl_hif_ops
enable_wow	ath6kl/wmi.h	/^	__le32 enable_wow;$/;"	m	struct:wmi_set_wow_mode_cmd
enable_write_buffer	ath.h	/^	void (*enable_write_buffer)(void *);$/;"	m	struct:ath_ops
enabled	ath9k/btcoex.h	/^	bool enabled;$/;"	m	struct:ath_btcoex_hw
enabled	ath9k/hw.h	/^	bool enabled;$/;"	m	struct:ath_spec_scan
enabled_cals	ath9k/hw.h	/^	u8 enabled_cals;$/;"	m	struct:ath_hw
enc_mode	carl9170/wlan.h	/^			u8 enc_mode:2;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon40::__anon41
encap_fail	ath9k/htc.h	/^	__be32 encap_fail;$/;"	m	struct:ath9k_htc_target_tx_stats
encap_trans_type	wil6210/wmi.h	/^	u8 encap_trans_type;$/;"	m	struct:wmi_vring_cfg
endless	ath9k/hw.h	/^	bool endless;$/;"	m	struct:ath_spec_scan
endpoint	ath6kl/htc.h	/^	enum htc_endpoint_id endpoint;$/;"	m	struct:htc_endpoint_credit_dist	typeref:enum:htc_endpoint_credit_dist::htc_endpoint_id
endpoint	ath6kl/htc.h	/^	enum htc_endpoint_id endpoint;$/;"	m	struct:htc_packet	typeref:enum:htc_packet::htc_endpoint_id
endpoint	ath6kl/htc.h	/^	enum htc_endpoint_id endpoint;$/;"	m	struct:htc_service_connect_resp	typeref:enum:htc_service_connect_resp::htc_endpoint_id
endpoint	ath6kl/htc.h	/^	struct htc_endpoint endpoint[ENDPOINT_MAX];$/;"	m	struct:htc_target	typeref:struct:htc_target::htc_endpoint
endpoint	ath9k/htc_hst.h	/^	struct htc_endpoint endpoint[ENDPOINT_MAX];$/;"	m	struct:htc_target	typeref:struct:htc_target::htc_endpoint
endpoint_id	ath9k/htc_hst.h	/^	u8 endpoint_id;$/;"	m	struct:htc_conn_svc_rspmsg
endpoint_id	ath9k/htc_hst.h	/^	u8 endpoint_id;$/;"	m	struct:htc_frame_hdr
ent_mode	ath9k/hw.h	/^	u32 ent_mode;$/;"	m	struct:ath_hw
entry_index	ath6kl/wmi.h	/^	u8 entry_index;$/;"	m	struct:wmi_probed_ssid_cmd
entry_index	wil6210/wmi.h	/^	u8 entry_index;			\/* 0 to MAX_PROBED_SSID_INDEX *\/$/;"	m	struct:wmi_probed_ssid_cmd
entry_size	wil6210/wil6210.h	/^	u16 entry_size; \/* max. size of mbox entry, incl. all headers *\/$/;"	m	struct:wil6210_mbox_ring
ep2ac_map	ath6kl/core.h	/^	u8 ep2ac_map[ENDPOINT_MAX];$/;"	m	struct:ath6kl
ep_address	ath6kl/usb.c	/^	u8 ep_address;$/;"	m	struct:ath6kl_usb_pipe	file:
ep_callbacks	ath9k/htc_hst.h	/^	struct htc_ep_callbacks ep_callbacks;$/;"	m	struct:htc_endpoint	typeref:struct:htc_endpoint::htc_ep_callbacks
ep_callbacks	ath9k/htc_hst.h	/^	struct htc_ep_callbacks ep_callbacks;$/;"	m	struct:htc_service_connreq	typeref:struct:htc_service_connreq::htc_ep_callbacks
ep_cb	ath6kl/htc.h	/^	struct htc_ep_callbacks ep_cb;$/;"	m	struct:htc_endpoint	typeref:struct:htc_endpoint::htc_ep_callbacks
ep_cb	ath6kl/htc.h	/^	struct htc_ep_callbacks ep_cb;$/;"	m	struct:htc_service_connect_req	typeref:struct:htc_service_connect_req::htc_ep_callbacks
ep_desc	ath6kl/usb.c	/^	struct usb_endpoint_descriptor *ep_desc;$/;"	m	struct:ath6kl_usb_pipe	typeref:struct:ath6kl_usb_pipe::usb_endpoint_descriptor	file:
ep_id	ath6kl/core.h	/^	u8 ep_id;$/;"	m	struct:ath6kl_node_mapping
ep_id	ath6kl/wmi.h	/^	enum htc_endpoint_id ep_id;$/;"	m	struct:wmi	typeref:enum:wmi::htc_endpoint_id
ep_st	ath6kl/htc.h	/^	struct htc_endpoint_stats ep_st;$/;"	m	struct:htc_endpoint	typeref:struct:htc_endpoint::htc_endpoint_stats
ep_waiting	ath6kl/htc.h	/^	enum htc_endpoint_id ep_waiting;$/;"	m	struct:htc_target	typeref:enum:htc_target::htc_endpoint_id
epid	ath9k/htc.h	/^	u8 epid;$/;"	m	struct:ath9k_htc_tx_ctl
erp_mode	carl9170/carl9170.h	/^	enum carl9170_erp_modes erp_mode;$/;"	m	struct:ar9170	typeref:enum:ar9170::carl9170_erp_modes
erp_modes	carl9170/debug.c	/^static const char *const erp_modes[] = {$/;"	v	file:
erp_prot	carl9170/wlan.h	/^			u8 erp_prot:2;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon40::__anon41
erp_prot	carl9170/wlan.h	/^	u8 erp_prot:2;$/;"	m	struct:ar9170_tx_rate_info
err	ath6kl/wmi.h	/^	__le32 err;$/;"	m	struct:rx_stats
err	ath6kl/wmi.h	/^	__le32 err;$/;"	m	struct:tx_stats
err_code	ath6kl/wmi.h	/^	u8 err_code;$/;"	m	struct:wmi_cmd_error_event
err_counter	carl9170/carl9170.h	/^		unsigned int err_counter;$/;"	m	struct:ar9170::__anon48
err_crc	ath9k/htc.h	/^	u32 err_crc;$/;"	m	struct:ath_rx_stats
err_decrypt_busy	ath9k/htc.h	/^	u32 err_decrypt_busy;$/;"	m	struct:ath_rx_stats
err_decrypt_crc	ath9k/htc.h	/^	u32 err_decrypt_crc;$/;"	m	struct:ath_rx_stats
err_int_status_en	ath6kl/hif.h	/^	u8 err_int_status_en;$/;"	m	struct:ath6kl_irq_enable_reg
err_mic	ath9k/htc.h	/^	u32 err_mic;$/;"	m	struct:ath_rx_stats
err_per_ac	ath6kl/wmi.h	/^	__le32 err_per_ac[4];$/;"	m	struct:tx_stats
err_phy	ath9k/htc.h	/^	u32 err_phy;$/;"	m	struct:ath_rx_stats
err_phy_stats	ath9k/htc.h	/^	u32 err_phy_stats[ATH9K_PHYERR_MAX];$/;"	m	struct:ath_rx_stats
err_post_delim	ath9k/htc.h	/^	u32 err_post_delim;$/;"	m	struct:ath_rx_stats
err_pre_delim	ath9k/htc.h	/^	u32 err_pre_delim;$/;"	m	struct:ath_rx_stats
err_reason	ath6kl/core.h	/^		unsigned long err_reason;$/;"	m	struct:ath6kl::ath6kl_fw_recovery
error	carl9170/wlan.h	/^	u8 error;$/;"	m	struct:ar9170_rx_macstatus
error	wil6210/txrx.h	/^	u8  error;     \/* 0..2: err; 3..7: reserved; *\/$/;"	m	struct:vring_tx_dma
error	wil6210/txrx.h	/^	u8  error;$/;"	m	struct:vring_rx_dma
error_int_status	ath6kl/hif.h	/^	u8 error_int_status;$/;"	m	struct:ath6kl_irq_proc_registers
eth_type	ath6kl/common.h	/^	__be16 eth_type;$/;"	m	struct:ath6kl_llc_snap_hdr
etsi_radar_ref_types_v15	ath9k/dfs_pattern_detector.c	/^static const struct radar_detector_specs etsi_radar_ref_types_v15[] = {$/;"	v	typeref:struct:radar_detector_specs	file:
etsi_radar_types_v15	ath9k/dfs_pattern_detector.c	/^static const struct radar_types etsi_radar_types_v15 = {$/;"	v	typeref:struct:radar_types	file:
event	wil6210/wil6210.h	/^	} __packed event;$/;"	m	struct:pending_wmi_event	typeref:struct:pending_wmi_event::__anon66
event_code	ath6kl/wmi.h	/^	u8 event_code;$/;"	m	struct:wmi_peer_node_event
event_lock	ath9k/wmi.h	/^	spinlock_t event_lock;$/;"	m	struct:wmi
event_wq	ath6kl/core.h	/^	wait_queue_head_t event_wq;$/;"	m	struct:ath6kl
eventid	wil6210/wmi.c	/^	int eventid;$/;"	m	struct:__anon70	file:
evm0	ath9k/mac.h	/^	__be32 evm0;$/;"	m	struct:ath_htc_rx_status
evm0	ath9k/mac.h	/^	u32 evm0;$/;"	m	struct:ath_rx_status
evm0	ath9k/mac.h	/^	u32 evm0;$/;"	m	struct:ath_tx_status
evm1	ath9k/mac.h	/^	__be32 evm1;$/;"	m	struct:ath_htc_rx_status
evm1	ath9k/mac.h	/^	u32 evm1;$/;"	m	struct:ath_rx_status
evm1	ath9k/mac.h	/^	u32 evm1;$/;"	m	struct:ath_tx_status
evm2	ath9k/mac.h	/^	__be32 evm2;$/;"	m	struct:ath_htc_rx_status
evm2	ath9k/mac.h	/^	u32 evm2;$/;"	m	struct:ath_rx_status
evm2	ath9k/mac.h	/^	u32 evm2;$/;"	m	struct:ath_tx_status
evm3	ath9k/mac.h	/^	u32 evm3;$/;"	m	struct:ath_rx_status
evm4	ath9k/mac.h	/^	u32 evm4;$/;"	m	struct:ath_rx_status
evm_stream0	carl9170/wlan.h	/^	u8 evm_stream0[6], evm_stream1[6];$/;"	m	struct:ar9170_rx_phystatus
evm_stream1	carl9170/wlan.h	/^	u8 evm_stream0[6], evm_stream1[6];$/;"	m	struct:ar9170_rx_phystatus
exit	ath9k/dfs_pattern_detector.h	/^	void (*exit)(struct dfs_pattern_detector *dpd);$/;"	m	struct:dfs_pattern_detector
exit	ath9k/dfs_pri_detector.h	/^	void (*exit)     (struct pri_detector *de);$/;"	m	struct:pri_detector
exp_hdr	ath6kl/htc.h	/^	u32 exp_hdr;$/;"	m	struct:htc_rx_packet_info
ext	carl9170/fwcmd.h	/^			u8	ext;$/;"	m	struct:carl9170_cmd_head::__anon35::__anon36
ext_center	ath9k/hw.h	/^	u16 ext_center;$/;"	m	struct:chan_centers
ext_channel	ath9k/hw.h	/^	bool ext_channel;$/;"	m	struct:ath_hw_radar_conf
ext_phy_errors	ath9k/dfs_debug.h	/^	u32 ext_phy_errors;$/;"	m	struct:ath_dfs_stats
ext_rssi	ath9k/dfs.c	/^	u8 ext_rssi;$/;"	m	struct:ath_radar_data	file:
external_reset	ath9k/hw.h	/^	int (*external_reset)(void);$/;"	m	struct:ath_hw
f	carl9170/wlan.h	/^	struct _ar9170_tx_hwdesc f;$/;"	m	struct:_carl9170_tx_superframe	typeref:struct:_carl9170_tx_superframe::_ar9170_tx_hwdesc
f	carl9170/wlan.h	/^	struct ar9170_tx_frame f;$/;"	m	struct:carl9170_tx_superframe	typeref:struct:carl9170_tx_superframe::ar9170_tx_frame
fail_cnt	ath6kl/wmi.h	/^	__le32 fail_cnt;$/;"	m	struct:tx_stats
fastClk5g	ath9k/eeprom.h	/^	u8 fastClk5g;$/;"	m	struct:base_eep_header
fast_chan_change	ath9k/hw.h	/^	int (*fast_chan_change)(struct ath_hw *ah, struct ath9k_channel *chan,$/;"	m	struct:ath_hw_private_ops
fast_div_bias	ath9k/hw.h	/^	u8 fast_div_bias;$/;"	m	struct:ath_hw_antcomb_conf
fat_pipe_exist	ath6kl/wmi.h	/^	u8 fat_pipe_exist;$/;"	m	struct:wmi
fatal_work	ath9k/htc.h	/^	struct work_struct fatal_work;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::work_struct
fcs_bad	ath9k/ani.h	/^	u32 fcs_bad;$/;"	m	struct:ath9k_mib_stats
fcs_error	ath5k/ath5k.h	/^	unsigned int fcs_error;$/;"	m	struct:ath5k_statistics
featureEnable	ath9k/ar9003_eeprom.h	/^	u8 featureEnable;$/;"	m	struct:ar9300_base_eep_hdr
feature_set	carl9170/fwdesc.h	/^	__le32 feature_set;$/;"	m	struct:carl9170fw_otus_desc
features	carl9170/carl9170.h	/^	kernel_ulong_t features;$/;"	m	struct:ar9170
fft_period	ath9k/hw.h	/^	u8 fft_period;$/;"	m	struct:ath_spec_scan
fft_sample_ht20	ath9k/ath9k.h	/^struct fft_sample_ht20 {$/;"	s
fft_sample_tlv	ath9k/ath9k.h	/^struct fft_sample_tlv {$/;"	s
fg_end_period	ath6kl/wmi.h	/^	__le16 fg_end_period;$/;"	m	struct:wmi_scan_params_cmd
fg_start_period	ath6kl/wmi.h	/^	__le16 fg_start_period;$/;"	m	struct:wmi_scan_params_cmd
field	ath5k/rfbuffer.h	/^	struct ath5k_rfb_field	field;$/;"	m	struct:ath5k_rf_reg	typeref:struct:ath5k_rf_reg::ath5k_rfb_field
fifo_underrun	ath9k/debug.h	/^	u32 fifo_underrun;$/;"	m	struct:ath_tx_stats
fifoerr	ath9k/htc.h	/^	__be32 fifoerr;$/;"	m	struct:ath9k_htc_target_tx_stats
fill_chainmask	ath9k/main.c	/^static u32 fill_chainmask(u32 cap, u32 new)$/;"	f	file:
fill_eeprom	ath9k/eeprom.h	/^	bool (*fill_eeprom)(struct ath_hw *hw);$/;"	m	struct:eeprom_ops
fill_in_tsf	carl9170/wlan.h	/^	u8 fill_in_tsf:1;$/;"	m	struct:carl9170_tx_superdesc
filter	ath6kl/wmi.h	/^	__le32 filter;$/;"	m	struct:wmi_set_wow_mode_cmd
filter	ath6kl/wmi.h	/^	u8 filter[0];$/;"	m	struct:wmi_add_wow_pattern_cmd
filter_flags	ath5k/ath5k.h	/^	unsigned int		filter_flags;	\/* HW flags, AR5K_RX_FILTER_* *\/$/;"	m	struct:ath5k_hw
filter_id	ath6kl/wmi.h	/^	__le16 filter_id;$/;"	m	struct:wmi_del_wow_pattern_cmd
filter_list_id	ath6kl/wmi.h	/^	__le16 filter_list_id;$/;"	m	struct:wmi_del_wow_pattern_cmd
filter_list_id	ath6kl/wmi.h	/^	u8 filter_list_id;$/;"	m	struct:wmi_add_wow_pattern_cmd
filter_offset	ath6kl/wmi.h	/^	u8 filter_offset;$/;"	m	struct:wmi_add_wow_pattern_cmd
filter_size	ath6kl/wmi.h	/^	u8 filter_size;$/;"	m	struct:wmi_add_wow_pattern_cmd
filter_state	carl9170/carl9170.h	/^	unsigned int filter_state;$/;"	m	struct:ar9170
filtered	ath9k/htc.h	/^	__be32 filtered;$/;"	m	struct:ath9k_htc_target_tx_stats
find_expn	ath9k/ar9003_paprd.c	/^static inline int find_expn(int num)$/;"	f	file:
find_proper_scale	ath9k/ar9003_paprd.c	/^static inline int find_proper_scale(int expn, int N)$/;"	f	file:
finiteLoopCount	carl9170/fwcmd.h	/^	__le32		finiteLoopCount;$/;"	m	struct:carl9170_rf_init
fir_power	ath9k/hw.h	/^	int fir_power;$/;"	m	struct:ath_hw_radar_conf
fir_step_level	ath9k/ani.c	/^	int fir_step_level;$/;"	m	struct:ani_cck_level_entry	file:
fir_step_level	ath9k/ani.c	/^	int fir_step_level;$/;"	m	struct:ani_ofdm_level_entry	file:
first_quick_scan_conf	ath9k/ath9k.h	/^	enum ath9k_ant_div_comb_lna_conf first_quick_scan_conf;$/;"	m	struct:ath_ant_comb	typeref:enum:ath_ant_comb::ath9k_ant_div_comb_lna_conf
first_ratio	ath9k/ath9k.h	/^	bool first_ratio;$/;"	m	struct:ath_ant_comb
first_ts	ath9k/dfs_pri_detector.h	/^	u64 first_ts;$/;"	m	struct:pri_sequence
firstep	ath9k/ani.h	/^	u16 firstep;$/;"	m	struct:ath9k_ani_default
firstepLevel	ath9k/ani.h	/^	u8 firstepLevel;$/;"	m	struct:ar5416AniState
firstepLow	ath9k/ani.h	/^	u16 firstepLow;$/;"	m	struct:ath9k_ani_default
firstep_level	ath5k/ani.h	/^	int			firstep_level;$/;"	m	struct:ath5k_ani_state
firstep_table	ath9k/ar5008_phy.c	/^static const int firstep_table[] =$/;"	v	file:
firstep_table	ath9k/ar9003_phy.c	/^static const int firstep_table[] =$/;"	v	file:
fix_rate_mask	ath6kl/wmi.h	/^	__le32 fix_rate_mask;$/;"	m	struct:wmi_fix_rates_reply
fix_rssi_inv_only	ath9k/recv.c	/^static s8 fix_rssi_inv_only(u8 rssi_val)$/;"	f	file:
fixup_chainmask	ath9k/hw.c	/^static u8 fixup_chainmask(u8 chip_chainmask, u8 eeprom_chainmask)$/;"	f	file:
flag	ath5k/eeprom.h	/^	bool flag;$/;"	m	struct:ath5k_edge_power
flag	ath6kl/cfg80211.c	/^	u8 flag;$/;"	m	struct:ath6kl_cfg80211_match_probe_ssid	file:
flag	ath6kl/core.h	/^	unsigned long flag;$/;"	m	struct:ath6kl
flag	ath6kl/wmi.h	/^	__le32 flag;$/;"	m	struct:wmi_ap_set_pvb_cmd
flag	ath6kl/wmi.h	/^	u8 flag;$/;"	m	struct:wmi_probed_ssid_cmd
flag	wil6210/wmi.h	/^	u8 flag;			\/* enum wmi_ssid_flag *\/$/;"	m	struct:wmi_probed_ssid_cmd
flags	ar5523/ar5523.h	/^	int			flags;$/;"	m	struct:ar5523_tx_cmd
flags	ar5523/ar5523.h	/^	unsigned long		flags;$/;"	m	struct:ar5523
flags	ar5523/ar5523_hw.h	/^	__be32		flags;$/;"	m	struct:ar5523_fwblock
flags	ar5523/ar5523_hw.h	/^	__be32	flags;		\/* channel flags *\/$/;"	m	struct:ar5523_cmd_reset
flags	ar5523/ar5523_hw.h	/^	__be32	flags;		\/* non-zero if response desired *\/$/;"	m	struct:ar5523_tx_desc
flags	ar5523/ar5523_hw.h	/^	u8		flags;$/;"	m	struct:ar5523_chunk
flags	ath6kl/core.h	/^		u32 flags;$/;"	m	struct:ath6kl::ath6kl_hw
flags	ath6kl/core.h	/^	unsigned long flags;$/;"	m	struct:ath6kl_vif
flags	ath6kl/htc.h	/^	__le32 flags;$/;"	m	struct:htc_setup_comp_ext_msg
flags	ath6kl/htc.h	/^	u32 flags;$/;"	m	struct:htc_service_connect_req
flags	ath6kl/htc.h	/^	u8 flags;$/;"	m	struct:htc_frame_hdr
flags	ath6kl/htc.h	/^	u8 flags;$/;"	m	struct:htc_tx_packet_info
flags	ath6kl/usb.c	/^	u32 flags;$/;"	m	struct:ath6kl_usb_pipe	file:
flags	ath6kl/wmi.h	/^	__le16 flags;$/;"	m	struct:wmi_rx_meta_v1
flags	ath6kl/wmi.h	/^	__le32 flags;$/;"	m	struct:wmi_ap_apsd_buffered_traffic_cmd
flags	ath9k/hif_usb.h	/^	u8 flags; \/* HIF_USB_* *\/$/;"	m	struct:hif_device_usb
flags	ath9k/hif_usb.h	/^	u8 flags;$/;"	m	struct:hif_usb_tx
flags	ath9k/htc.h	/^	__be16 flags;$/;"	m	struct:ath9k_htc_target_sta
flags	ath9k/htc.h	/^	__be32 flags; \/* ATH9K_HTC_TX_* *\/$/;"	m	struct:tx_frame_hdr
flags	ath9k/htc.h	/^	u8 flags;$/;"	m	struct:ath9k_htc_tx
flags	ath9k/htc.h	/^	u8 flags;$/;"	m	struct:tx_mgmt_hdr
flags	ath9k/htc_hst.h	/^	u8 flags;$/;"	m	struct:htc_frame_hdr
flags	ath9k/mac.h	/^	u32 flags;$/;"	m	struct:ath_tx_info
flags	carl9170/fwcmd.h	/^	__le32		flags;$/;"	m	struct:carl9170_wol_cmd
flags	wil6210/wil6210.h	/^	u8 flags;$/;"	m	struct:wil6210_mbox_hdr
flc_pwr_thresh	ath9k/eeprom.h	/^	u8 flc_pwr_thresh;$/;"	m	struct:modal_eep_4k_header
flush_rx_buf	ath6kl/htc.h	/^	void (*flush_rx_buf)(struct htc_target *target);$/;"	m	struct:ath6kl_htc_ops
flush_txep	ath6kl/htc.h	/^	void (*flush_txep)(struct htc_target *target,$/;"	m	struct:ath6kl_htc_ops
fops	carl9170/debug.c	/^	const struct file_operations fops;$/;"	m	struct:carl9170_debugfs_fops	typeref:struct:carl9170_debugfs_fops::file_operations	file:
fops_ani	ath5k/debug.c	/^static const struct file_operations fops_ani = {$/;"	v	typeref:struct:file_operations	file:
fops_ant_diversity	ath9k/debug.c	/^static const struct file_operations fops_ant_diversity = {$/;"	v	typeref:struct:file_operations	file:
fops_antenna	ath5k/debug.c	/^static const struct file_operations fops_antenna = {$/;"	v	typeref:struct:file_operations	file:
fops_base_eeprom	ath9k/debug.c	/^static const struct file_operations fops_base_eeprom = {$/;"	v	typeref:struct:file_operations	file:
fops_base_eeprom	ath9k/htc_drv_debug.c	/^static const struct file_operations fops_base_eeprom = {$/;"	v	typeref:struct:file_operations	file:
fops_beacon	ath5k/debug.c	/^static const struct file_operations fops_beacon = {$/;"	v	typeref:struct:file_operations	file:
fops_bf	wil6210/debugfs.c	/^static const struct file_operations fops_bf = {$/;"	v	typeref:struct:file_operations	file:
fops_bgscan_int	ath6kl/debug.c	/^static const struct file_operations fops_bgscan_int = {$/;"	v	typeref:struct:file_operations	file:
fops_btcoex	ath9k/debug.c	/^static const struct file_operations fops_btcoex = {$/;"	v	typeref:struct:file_operations	file:
fops_create_qos	ath6kl/debug.c	/^static const struct file_operations fops_create_qos = {$/;"	v	typeref:struct:file_operations	file:
fops_credit_dist_stats	ath6kl/debug.c	/^static const struct file_operations fops_credit_dist_stats = {$/;"	v	typeref:struct:file_operations	file:
fops_debug	ath5k/debug.c	/^static const struct file_operations fops_debug = {$/;"	v	typeref:struct:file_operations	file:
fops_debug	ath9k/debug.c	/^static const struct file_operations fops_debug = {$/;"	v	typeref:struct:file_operations	file:
fops_debug	ath9k/htc_drv_debug.c	/^static const struct file_operations fops_debug = {$/;"	v	typeref:struct:file_operations	file:
fops_delete_qos	ath6kl/debug.c	/^static const struct file_operations fops_delete_qos = {$/;"	v	typeref:struct:file_operations	file:
fops_dfs_stats	ath9k/dfs_debug.c	/^static const struct file_operations fops_dfs_stats = {$/;"	v	typeref:struct:file_operations	file:
fops_diag_reg_read	ath6kl/debug.c	/^static const struct file_operations fops_diag_reg_read = {$/;"	v	typeref:struct:file_operations	file:
fops_diag_reg_write	ath6kl/debug.c	/^static const struct file_operations fops_diag_reg_write = {$/;"	v	typeref:struct:file_operations	file:
fops_disable_ani	ath9k/debug.c	/^static const struct file_operations fops_disable_ani = {$/;"	v	typeref:struct:file_operations	file:
fops_disconnect_timeout	ath6kl/debug.c	/^static const struct file_operations fops_disconnect_timeout = {$/;"	v	typeref:struct:file_operations	file:
fops_dma	ath9k/debug.c	/^static const struct file_operations fops_dma = {$/;"	v	typeref:struct:file_operations	file:
fops_dump_nfcal	ath9k/debug.c	/^static const struct file_operations fops_dump_nfcal = {$/;"	v	typeref:struct:file_operations	file:
fops_endpoint_stats	ath6kl/debug.c	/^static const struct file_operations fops_endpoint_stats = {$/;"	v	typeref:struct:file_operations	file:
fops_force_roam	ath6kl/debug.c	/^static const struct file_operations fops_force_roam = {$/;"	v	typeref:struct:file_operations	file:
fops_frameerrors	ath5k/debug.c	/^static const struct file_operations fops_frameerrors = {$/;"	v	typeref:struct:file_operations	file:
fops_fwlog	ath6kl/debug.c	/^static const struct file_operations fops_fwlog = {$/;"	v	typeref:struct:file_operations	file:
fops_fwlog_block	ath6kl/debug.c	/^static const struct file_operations fops_fwlog_block = {$/;"	v	typeref:struct:file_operations	file:
fops_fwlog_mask	ath6kl/debug.c	/^static const struct file_operations fops_fwlog_mask = {$/;"	v	typeref:struct:file_operations	file:
fops_interrupt	ath9k/debug.c	/^static const struct file_operations fops_interrupt = {$/;"	v	typeref:struct:file_operations	file:
fops_ioblob	wil6210/debugfs.c	/^static const struct file_operations fops_ioblob = {$/;"	v	typeref:struct:file_operations	file:
fops_keepalive	ath6kl/debug.c	/^static const struct file_operations fops_keepalive = {$/;"	v	typeref:struct:file_operations	file:
fops_listen_int	ath6kl/debug.c	/^static const struct file_operations fops_listen_int = {$/;"	v	typeref:struct:file_operations	file:
fops_lrssi_roam_threshold	ath6kl/debug.c	/^static const struct file_operations fops_lrssi_roam_threshold = {$/;"	v	typeref:struct:file_operations	file:
fops_mbox	wil6210/debugfs.c	/^static const struct file_operations fops_mbox = {$/;"	v	typeref:struct:file_operations	file:
fops_memread	wil6210/debugfs.c	/^static const struct file_operations fops_memread = {$/;"	v	typeref:struct:file_operations	file:
fops_misc	ath5k/debug.c	/^static const struct file_operations fops_misc = {$/;"	v	typeref:struct:file_operations	file:
fops_misc	ath9k/debug.c	/^static const struct file_operations fops_misc = {$/;"	v	typeref:struct:file_operations	file:
fops_modal_eeprom	ath9k/debug.c	/^static const struct file_operations fops_modal_eeprom = {$/;"	v	typeref:struct:file_operations	file:
fops_modal_eeprom	ath9k/htc_drv_debug.c	/^static const struct file_operations fops_modal_eeprom = {$/;"	v	typeref:struct:file_operations	file:
fops_node_stat	ath9k/debug.c	/^static const struct file_operations fops_node_stat = {$/;"	v	typeref:struct:file_operations	file:
fops_power_params	ath6kl/debug.c	/^static const struct file_operations fops_power_params = {$/;"	v	typeref:struct:file_operations	file:
fops_queue	ath5k/debug.c	/^static const struct file_operations fops_queue = {$/;"	v	typeref:struct:file_operations	file:
fops_queue	ath9k/htc_drv_debug.c	/^static const struct file_operations fops_queue = {$/;"	v	typeref:struct:file_operations	file:
fops_queues	ath9k/debug.c	/^static const struct file_operations fops_queues = {$/;"	v	typeref:struct:file_operations	file:
fops_rcstat	ath9k/rc.c	/^static const struct file_operations fops_rcstat = {$/;"	v	typeref:struct:file_operations	file:
fops_recv	ath9k/debug.c	/^static const struct file_operations fops_recv = {$/;"	v	typeref:struct:file_operations	file:
fops_recv	ath9k/htc_drv_debug.c	/^static const struct file_operations fops_recv = {$/;"	v	typeref:struct:file_operations	file:
fops_reg_dump	ath6kl/debug.c	/^static const struct file_operations fops_reg_dump = {$/;"	v	typeref:struct:file_operations	file:
fops_regdump	ath9k/debug.c	/^static const struct file_operations fops_regdump = {$/;"	v	typeref:struct:file_operations	file:
fops_regidx	ath9k/debug.c	/^static const struct file_operations fops_regidx = {$/;"	v	typeref:struct:file_operations	file:
fops_registers	ath5k/debug.c	/^static const struct file_operations fops_registers = {$/;"	v	typeref:struct:file_operations	file:
fops_regval	ath9k/debug.c	/^static const struct file_operations fops_regval = {$/;"	v	typeref:struct:file_operations	file:
fops_reset	ath5k/debug.c	/^static const struct file_operations fops_reset = {$/;"	v	typeref:struct:file_operations	file:
fops_reset	ath9k/debug.c	/^static const struct file_operations fops_reset = {$/;"	v	typeref:struct:file_operations	file:
fops_reset	wil6210/debugfs.c	/^static const struct file_operations fops_reset = {$/;"	v	typeref:struct:file_operations	file:
fops_roam_mode	ath6kl/debug.c	/^static const struct file_operations fops_roam_mode = {$/;"	v	typeref:struct:file_operations	file:
fops_roam_table	ath6kl/debug.c	/^static const struct file_operations fops_roam_table = {$/;"	v	typeref:struct:file_operations	file:
fops_rx_chainmask	ath9k/debug.c	/^static const struct file_operations fops_rx_chainmask = {$/;"	v	typeref:struct:file_operations	file:
fops_samps	ath9k/debug.c	/^static const struct file_operations fops_samps = {$/;"	v	typeref:struct:file_operations	file:
fops_simulate_radar	ath9k/dfs_debug.c	/^static const struct file_operations fops_simulate_radar = {$/;"	v	typeref:struct:file_operations	file:
fops_slot	ath9k/htc_drv_debug.c	/^static const struct file_operations fops_slot = {$/;"	v	typeref:struct:file_operations	file:
fops_spec_scan_ctl	ath9k/debug.c	/^static const struct file_operations fops_spec_scan_ctl = {$/;"	v	typeref:struct:file_operations	file:
fops_spectral_count	ath9k/debug.c	/^static const struct file_operations fops_spectral_count = {$/;"	v	typeref:struct:file_operations	file:
fops_spectral_fft_period	ath9k/debug.c	/^static const struct file_operations fops_spectral_fft_period = {$/;"	v	typeref:struct:file_operations	file:
fops_spectral_period	ath9k/debug.c	/^static const struct file_operations fops_spectral_period = {$/;"	v	typeref:struct:file_operations	file:
fops_spectral_short_repeat	ath9k/debug.c	/^static const struct file_operations fops_spectral_short_repeat = {$/;"	v	typeref:struct:file_operations	file:
fops_ssid	wil6210/debugfs.c	/^static const struct file_operations fops_ssid = {$/;"	v	typeref:struct:file_operations	file:
fops_temp	wil6210/debugfs.c	/^static const struct file_operations fops_temp = {$/;"	v	typeref:struct:file_operations	file:
fops_tgt_int_stats	ath9k/htc_drv_debug.c	/^static const struct file_operations fops_tgt_int_stats = {$/;"	v	typeref:struct:file_operations	file:
fops_tgt_rx_stats	ath9k/htc_drv_debug.c	/^static const struct file_operations fops_tgt_rx_stats = {$/;"	v	typeref:struct:file_operations	file:
fops_tgt_stats	ath6kl/debug.c	/^static const struct file_operations fops_tgt_stats = {$/;"	v	typeref:struct:file_operations	file:
fops_tgt_tx_stats	ath9k/htc_drv_debug.c	/^static const struct file_operations fops_tgt_tx_stats = {$/;"	v	typeref:struct:file_operations	file:
fops_tx_chainmask	ath9k/debug.c	/^static const struct file_operations fops_tx_chainmask = {$/;"	v	typeref:struct:file_operations	file:
fops_txdesc	wil6210/debugfs.c	/^static const struct file_operations fops_txdesc = {$/;"	v	typeref:struct:file_operations	file:
fops_vring	wil6210/debugfs.c	/^static const struct file_operations fops_vring = {$/;"	v	typeref:struct:file_operations	file:
fops_war_stats	ath6kl/debug.c	/^static const struct file_operations fops_war_stats = {$/;"	v	typeref:struct:file_operations	file:
fops_xmit	ath9k/debug.c	/^static const struct file_operations fops_xmit = {$/;"	v	typeref:struct:file_operations	file:
fops_xmit	ath9k/htc_drv_debug.c	/^static const struct file_operations fops_xmit = {$/;"	v	typeref:struct:file_operations	file:
force_fg_scan	ath6kl/wmi.h	/^	__le32 force_fg_scan;$/;"	m	struct:wmi_begin_scan_cmd
force_fg_scan	ath6kl/wmi.h	/^	__le32 force_fg_scan;$/;"	m	struct:wmi_start_scan_cmd
force_scan_interval	wil6210/wmi.h	/^	__le32 force_scan_interval;	\/* Time interval between scans (ms)*\/$/;"	m	struct:wmi_start_scan_cmd
force_scan_intvl	ath6kl/wmi.h	/^	__le32 force_scan_intvl;$/;"	m	struct:wmi_begin_scan_cmd
force_scan_intvl	ath6kl/wmi.h	/^	__le32 force_scan_intvl;$/;"	m	struct:wmi_start_scan_cmd
force_usb_reset	carl9170/carl9170.h	/^	bool force_usb_reset;$/;"	m	struct:ar9170
found_active	ath5k/base.h	/^	bool		found_active;$/;"	m	struct:ath5k_vif_iter_data
frac_n_5g	ath9k/eeprom.h	/^	u8 frac_n_5g;$/;"	m	struct:base_eep_header
frag	ath9k/ath9k.h	/^	struct sk_buff *frag;$/;"	m	struct:ath_rx	typeref:struct:ath_rx::sk_buff
frag_num	wil6210/wmi.h	/^	__le16 frag_num;$/;"	m	struct:wmi_bcon_ctrl_cmd
frame_data	carl9170/wlan.h	/^	u8 frame_data[0];$/;"	m	struct:_carl9170_tx_superframe
frame_type	ath6kl/wmi.h	/^	u8 frame_type;$/;"	m	struct:wmi_bss_info_hdr2
frame_type	ath6kl/wmi.h	/^	u8 frame_type;$/;"	m	struct:wmi_opt_rx_info_hdr
framelen	ar5523/ar5523_hw.h	/^	__be32	framelen;	\/* frame length *\/$/;"	m	struct:ar5523_rx_desc
framelen	ath9k/ath9k.h	/^	int framelen;$/;"	m	struct:ath_frame_info
free	ath6kl/target.h	/^	__le32 free;$/;"	m	struct:ath6kl_dbglog_buf
free	carl9170/wlan.h	/^	u8 free:2; \/* free for use (e.g.:RIFS\/TXOP\/AMPDU) *\/$/;"	m	struct:ar9170_tx_rate_info
free_ctrl_rxbuf	ath6kl/htc.h	/^	struct list_head free_ctrl_rxbuf;$/;"	m	struct:htc_target	typeref:struct:htc_target::list_head
free_ctrl_txbuf	ath6kl/htc.h	/^	struct list_head free_ctrl_txbuf;$/;"	m	struct:htc_target	typeref:struct:htc_target::list_head
free_for_use2	carl9170/fwcmd.h	/^	__le32		free_for_use2;$/;"	m	struct:carl9170_wol_cmd
free_htc_packet_container	ath6kl/htc_pipe.c	/^static void free_htc_packet_container(struct htc_target *target,$/;"	f	file:
freq	ar5523/ar5523_hw.h	/^	__be32	freq;		\/* channel frequency *\/$/;"	m	struct:ar5523_cmd_reset
freq	ath5k/eeprom.h	/^	u16	freq; \/* Frequency *\/$/;"	m	struct:ath5k_rate_pcal_info
freq	ath5k/eeprom.h	/^	u16	freq;$/;"	m	struct:ath5k_chan_pcal_info
freq	ath5k/eeprom.h	/^	u16 freq;$/;"	m	struct:ath5k_edge_power
freq	ath6kl/core.h	/^	u32 freq;$/;"	m	struct:ath6kl_mgmt_buff
freq	ath6kl/wmi.h	/^	__le32 freq;$/;"	m	struct:wmi_cancel_remain_on_chnl_event
freq	ath6kl/wmi.h	/^	__le32 freq;$/;"	m	struct:wmi_p2p_probe_response_cmd
freq	ath6kl/wmi.h	/^	__le32 freq;$/;"	m	struct:wmi_p2p_rx_probe_req_event
freq	ath6kl/wmi.h	/^	__le32 freq;$/;"	m	struct:wmi_remain_on_chnl_cmd
freq	ath6kl/wmi.h	/^	__le32 freq;$/;"	m	struct:wmi_remain_on_chnl_event
freq	ath6kl/wmi.h	/^	__le32 freq;$/;"	m	struct:wmi_rx_action_event
freq	ath6kl/wmi.h	/^	__le32 freq;$/;"	m	struct:wmi_send_action_cmd
freq	ath6kl/wmi.h	/^	__le32 freq;$/;"	m	struct:wmi_send_mgmt_cmd
freq	ath9k/ath9k.h	/^	__be16 freq;$/;"	m	struct:fft_sample_ht20
freq	ath9k/dfs_pattern_detector.c	/^	u16 freq;$/;"	m	struct:channel_detector	file:
freq	ath9k/dfs_pattern_detector.h	/^	u16 freq;$/;"	m	struct:pulse_event
freq	carl9170/eeprom.h	/^	u8	freq;$/;"	m	struct:ar9170_calibration_target_power_ht
freq	carl9170/eeprom.h	/^	u8	freq;$/;"	m	struct:ar9170_calibration_target_power_legacy
freq	carl9170/fwcmd.h	/^	__le32		freq;$/;"	m	struct:carl9170_rf_init
freq	carl9170/phy.c	/^	u16 freq;$/;"	m	struct:carl9170_phy_freq_entry	file:
freq_mhz	wil6210/wmi.h	/^	s32 freq_mhz;$/;"	m	struct:wmi_corr_measure_cmd
frgment_pkt	ath6kl/wmi.h	/^	__le32 frgment_pkt;$/;"	m	struct:rx_stats
from	wil6210/wmi.c	/^	u32 from; \/* linker address - from, inclusive *\/$/;"	m	struct:__anon69	file:
from_initiator	wil6210/wmi.h	/^	u8 from_initiator;$/;"	m	struct:wmi_delba_event
func	ath6kl/sdio.c	/^	struct sdio_func *func;$/;"	m	struct:ath6kl_sdio	typeref:struct:ath6kl_sdio::sdio_func	file:
future	ath9k/ar9003_eeprom.h	/^	u8 future[3];$/;"	m	struct:ar9300_BaseExtension_1
futureBase	ath9k/eeprom.h	/^	u8 futureBase[29];$/;"	m	struct:base_eep_ar9287_header
futureBase_3	ath9k/eeprom.h	/^	u8 futureBase_3[21];$/;"	m	struct:base_eep_header
futureModal	ath9k/ar9003_eeprom.h	/^	u8 futureModal[7];$/;"	m	struct:ar9300_modal_eep_header
futureModal	ath9k/eeprom.h	/^	u8 futureModal[1];$/;"	m	struct:modal_eep_4k_header
futureModal	ath9k/eeprom.h	/^	u8 futureModal[30];$/;"	m	struct:modal_eep_ar9287_header
futureModal	ath9k/eeprom.h	/^	u8 futureModal[6];$/;"	m	struct:modal_eep_header
fw	ath6kl/core.h	/^			const char *fw;$/;"	m	struct:ath6kl::ath6kl_hw::ath6kl_hw_fw
fw	ath6kl/core.h	/^		} fw;$/;"	m	struct:ath6kl::ath6kl_hw	typeref:struct:ath6kl::ath6kl_hw::ath6kl_hw_fw
fw	ath6kl/core.h	/^	u8 *fw;$/;"	m	struct:ath6kl
fw	carl9170/carl9170.h	/^		const struct firmware *fw;$/;"	m	struct:ar9170::__anon48	typeref:struct:ar9170::__anon48::firmware
fw	carl9170/carl9170.h	/^	} fw;$/;"	m	struct:ar9170	typeref:struct:ar9170::__anon48
fw_address	carl9170/fwdesc.h	/^	__le32 fw_address;$/;"	m	struct:carl9170fw_otus_desc
fw_api	ath6kl/core.h	/^	unsigned int fw_api;$/;"	m	struct:ath6kl
fw_board	ath6kl/core.h	/^		const char *fw_board;$/;"	m	struct:ath6kl::ath6kl_hw
fw_board	ath6kl/core.h	/^	u8 *fw_board;$/;"	m	struct:ath6kl
fw_board_len	ath6kl/core.h	/^	size_t fw_board_len;$/;"	m	struct:ath6kl
fw_boot_wait	carl9170/carl9170.h	/^	struct completion fw_boot_wait;$/;"	m	struct:ar9170	typeref:struct:ar9170::completion
fw_capa_map	ath6kl/init.c	/^} fw_capa_map[] = {$/;"	v	typeref:struct:fw_capa_str_map	file:
fw_capa_str_map	ath6kl/init.c	/^static const struct fw_capa_str_map {$/;"	s	file:
fw_capabilities	ath6kl/core.h	/^	unsigned long fw_capabilities[ATH6KL_CAPABILITY_LEN];$/;"	m	struct:ath6kl
fw_code_blob	wil6210/wil6210.h	/^	struct debugfs_blob_wrapper fw_code_blob;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::debugfs_blob_wrapper
fw_crc32	carl9170/fwdesc.h	/^	__le32 fw_crc32;$/;"	m	struct:carl9170fw_chk_desc
fw_data	ath9k/hif_usb.h	/^	const void *fw_data;$/;"	m	struct:hif_device_usb
fw_data_blob	wil6210/wil6210.h	/^	struct debugfs_blob_wrapper fw_data_blob;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::debugfs_blob_wrapper
fw_default_board	ath6kl/core.h	/^		const char *fw_default_board;$/;"	m	struct:ath6kl::ath6kl_hw
fw_done	ath9k/hif_usb.h	/^	struct completion fw_done;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::completion
fw_len	ath6kl/core.h	/^	size_t fw_len;$/;"	m	struct:ath6kl
fw_load_wait	carl9170/carl9170.h	/^	struct completion fw_load_wait;$/;"	m	struct:ar9170	typeref:struct:ar9170::completion
fw_mapping	wil6210/wmi.c	/^} fw_mapping[] = {$/;"	v	typeref:struct:__anon69	file:
fw_name	ath9k/hif_usb.h	/^	const char *fw_name;$/;"	m	struct:hif_device_usb
fw_otp	ath6kl/core.h	/^	u8 *fw_otp;$/;"	m	struct:ath6kl
fw_otp_len	ath6kl/core.h	/^	size_t fw_otp_len;$/;"	m	struct:ath6kl
fw_patch	ath6kl/core.h	/^	u8 *fw_patch;$/;"	m	struct:ath6kl
fw_patch_len	ath6kl/core.h	/^	size_t fw_patch_len;$/;"	m	struct:ath6kl
fw_peri_blob	wil6210/wil6210.h	/^	struct debugfs_blob_wrapper fw_peri_blob;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::debugfs_blob_wrapper
fw_recovery	ath6kl/core.h	/^	} fw_recovery;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::ath6kl_fw_recovery
fw_size	ath9k/hif_usb.h	/^	size_t fw_size;$/;"	m	struct:hif_device_usb
fw_testscript	ath6kl/core.h	/^	u8 *fw_testscript;$/;"	m	struct:ath6kl
fw_testscript_len	ath6kl/core.h	/^	size_t fw_testscript_len;$/;"	m	struct:ath6kl
fw_version	wil6210/wil6210.h	/^	u32 fw_version;$/;"	m	struct:wil6210_priv
fw_version_major	ath9k/htc.h	/^	u16 fw_version_major;$/;"	m	struct:ath9k_htc_priv
fw_version_minor	ath9k/htc.h	/^	u16 fw_version_minor;$/;"	m	struct:ath9k_htc_priv
fw_vif_idx	ath6kl/core.h	/^	u8 fw_vif_idx;$/;"	m	struct:ath6kl_vif
fw_year_month_day	carl9170/fwdesc.h	/^	__le32 fw_year_month_day;$/;"	m	struct:carl9170fw_motd_desc
fwlog_completion	ath6kl/core.h	/^		struct completion fwlog_completion;$/;"	m	struct:ath6kl::__anon24	typeref:struct:ath6kl::__anon24::completion
fwlog_mask	ath6kl/core.h	/^		u32 fwlog_mask;$/;"	m	struct:ath6kl::__anon24
fwlog_open	ath6kl/core.h	/^		bool fwlog_open;$/;"	m	struct:ath6kl::__anon24
fwlog_queue	ath6kl/core.h	/^		struct sk_buff_head fwlog_queue;$/;"	m	struct:ath6kl::__anon24	typeref:struct:ath6kl::__anon24::sk_buff_head
g_current	ath5k/ath5k.h	/^	u8			g_current;$/;"	m	struct:ath5k_gain
g_f_corr	ath5k/ath5k.h	/^	u8			g_f_corr;$/;"	m	struct:ath5k_gain
g_high	ath5k/ath5k.h	/^	u8			g_high;$/;"	m	struct:ath5k_gain
g_low	ath5k/ath5k.h	/^	u8			g_low;$/;"	m	struct:ath5k_gain
g_state	ath5k/ath5k.h	/^	u8			g_state;$/;"	m	struct:ath5k_gain
g_step_idx	ath5k/ath5k.h	/^	u8			g_step_idx;$/;"	m	struct:ath5k_gain
g_target	ath5k/ath5k.h	/^	u8			g_target;$/;"	m	struct:ath5k_gain
gen_timer	ath9k/debug.h	/^	u32 gen_timer;$/;"	m	struct:ath_interrupt_stats
gen_timer_index	ath9k/hw.h	/^	u32 gen_timer_index[32];$/;"	m	struct:ath_gen_timer_table
gen_tmr_configuration	ath9k/hw.c	/^static const struct ath_gen_timer_configuration gen_tmr_configuration[] =$/;"	v	typeref:struct:ath_gen_timer_configuration	file:
gennum	ar5523/ar5523_hw.h	/^	__be32	gennum;		\/* generation number *\/$/;"	m	struct:ar5523_rx_desc
get_antenna_gain	ath9k/hw.c	/^static int get_antenna_gain(struct ath_hw *ah, struct ath9k_channel *chan)$/;"	f	file:
get_dfs_domain_radar_types	ath9k/dfs_pattern_detector.c	/^get_dfs_domain_radar_types(enum nl80211_dfs_regions region)$/;"	f	file:
get_eeprom	ath9k/eeprom.h	/^	u32 (*get_eeprom)(struct ath_hw *hw, enum eeprom_param param);$/;"	m	struct:eeprom_ops
get_eeprom_rev	ath9k/eeprom.h	/^	int (*get_eeprom_rev)(struct ath_hw *hw);$/;"	m	struct:eeprom_ops
get_eeprom_ver	ath9k/eeprom.h	/^	int (*get_eeprom_ver)(struct ath_hw *hw);$/;"	m	struct:eeprom_ops
get_frame_info	ath9k/xmit.c	/^static struct ath_frame_info *get_frame_info(struct sk_buff *skb)$/;"	f	file:
get_htc_epid	ath9k/htc_drv_txrx.c	/^static inline enum htc_endpoint_id get_htc_epid(struct ath9k_htc_priv *priv,$/;"	f	file:
get_htc_epid_queue	ath9k/htc_drv_txrx.c	/^get_htc_epid_queue(struct ath9k_htc_priv *priv, u8 epid)$/;"	f	file:
get_htc_packet	ath6kl/htc_pipe.c	/^static void get_htc_packet(struct htc_target *target,$/;"	f	file:
get_htc_packet_credit_based	ath6kl/htc_pipe.c	/^static void get_htc_packet_credit_based(struct htc_target *target,$/;"	f	file:
get_hw_packet_type	ath5k/base.c	/^static enum ath5k_pkt_type get_hw_packet_type(struct sk_buff *skb)$/;"	f	file:
get_hw_packet_type	ath9k/xmit.c	/^static enum ath9k_pkt_type get_hw_packet_type(struct sk_buff *skb)$/;"	f	file:
get_hw_qnum	ath9k/htc_drv_txrx.c	/^int get_hw_qnum(u16 queue, int *hwq_map)$/;"	f
get_isr	ath9k/hw.h	/^	bool (*get_isr)(struct ath_hw *ah, enum ath9k_int *masked);$/;"	m	struct:ath_hw_ops
get_mac_revision	ath9k/hw.h	/^	int (*get_mac_revision)(void);$/;"	m	struct:ath_hw
get_next_avail_ep	ath9k/htc_hst.c	/^static struct htc_endpoint *get_next_avail_ep(struct htc_endpoint *endpoint)$/;"	f	file:
get_queue_depth	ath6kl/htc.h	/^static inline int get_queue_depth(struct list_head *queue)$/;"	f
get_rxbuf_num	ath6kl/htc.h	/^	int (*get_rxbuf_num)(struct htc_target *target,$/;"	m	struct:ath6kl_htc_ops
get_seq_h	carl9170/carl9170.h	/^static inline u16 get_seq_h(struct ieee80211_hdr *hdr)$/;"	f
get_spur_channel	ath9k/eeprom.h	/^	u16 (*get_spur_channel)(struct ath_hw *ah, u16 i, bool is2GHz);$/;"	m	struct:eeprom_ops
get_streams	ath9k/hw.h	/^static inline u8 get_streams(int mask)$/;"	f
get_tid_h	carl9170/carl9170.h	/^static inline u16 get_tid_h(struct ieee80211_hdr *hdr)$/;"	f
global_beacon_int	carl9170/carl9170.h	/^	unsigned int global_beacon_int;$/;"	m	struct:ar9170
global_dfs_pool_stats	ath9k/dfs_debug.c	/^struct ath_dfs_pool_stats global_dfs_pool_stats = { 0 };$/;"	v	typeref:struct:ath_dfs_pool_stats
global_pretbtt	carl9170/carl9170.h	/^	unsigned int global_pretbtt;$/;"	m	struct:ar9170
globaltxtimeout	ath9k/hw.h	/^	u32 globaltxtimeout;$/;"	m	struct:ath_hw
gmbox_addr	ath6kl/core.h	/^	u32 gmbox_addr;$/;"	m	struct:ath6kl_mbox_info
gmbox_rx_avail	ath6kl/hif.h	/^	u8 gmbox_rx_avail;$/;"	m	struct:ath6kl_irq_proc_registers
gmbox_sz	ath6kl/core.h	/^	u32 gmbox_sz;$/;"	m	struct:ath6kl_mbox_info
go_default	ath5k/rfgain.h	/^	u8				go_default;$/;"	m	struct:ath5k_gain_opt
go_power_save	ath6kl/wmi.h	/^	u8 go_power_save;$/;"	m	struct:wmi_p2p_capabilities
go_step	ath5k/rfgain.h	/^	const struct ath5k_gain_opt_step	go_step[AR5K_GAIN_STEP_COUNT];$/;"	m	struct:ath5k_gain_opt	typeref:struct:ath5k_gain_opt::ath5k_gain_opt_step
go_steps_count	ath5k/rfgain.h	/^	u8				go_steps_count;$/;"	m	struct:ath5k_gain_opt
gos_gain	ath5k/rfgain.h	/^	s8				gos_gain;$/;"	m	struct:ath5k_gain_opt_step
gos_param	ath5k/rfgain.h	/^	s8				gos_param[AR5K_GAIN_CRN_MAX_FIX_BITS];$/;"	m	struct:ath5k_gain_opt_step
gpio	ath5k/ath5k.h	/^	u16 gpio;$/;"	m	struct:ath5k_rfkill
gpio	carl9170/fwcmd.h	/^		struct carl9170_gpio		gpio;$/;"	m	union:carl9170_rsp::__anon39	typeref:struct:carl9170_rsp::__anon39::carl9170_gpio
gpio	carl9170/fwcmd.h	/^	__le32 gpio;$/;"	m	struct:carl9170_gpio
gpio_mask	ath9k/hw.h	/^	u32 gpio_mask;$/;"	m	struct:ath_hw
gpio_val	ath9k/hw.h	/^	u32 gpio_val;$/;"	m	struct:ath_hw
gpm_addr	ath9k/btcoex.h	/^	u32 gpm_addr;$/;"	m	struct:ath9k_hw_mci
gpm_buf	ath9k/btcoex.h	/^	u8 *gpm_buf;$/;"	m	struct:ath9k_hw_mci
gpm_buf	ath9k/mci.h	/^	struct ath_mci_buf gpm_buf;$/;"	m	struct:ath_mci_coex	typeref:struct:ath_mci_coex::ath_mci_buf
gpm_idx	ath9k/btcoex.h	/^	u32 gpm_idx;$/;"	m	struct:ath9k_hw_mci
gpm_len	ath9k/btcoex.h	/^	u32 gpm_len;$/;"	m	struct:ath9k_hw_mci
group_crypto_len	wil6210/wmi.h	/^	u8 group_crypto_len;$/;"	m	struct:wmi_connect_cmd
group_crypto_type	wil6210/wmi.h	/^	u8 group_crypto_type;$/;"	m	struct:wmi_connect_cmd
grp_crypto	ath6kl/core.h	/^	u8 grp_crypto;$/;"	m	struct:ath6kl_vif
grp_crypto_len	ath6kl/core.h	/^	u8 grp_crypto_len;$/;"	m	struct:ath6kl_vif
grp_crypto_len	ath6kl/wmi.h	/^	u8 grp_crypto_len;$/;"	m	struct:wmi_connect_cmd
grp_crypto_type	ath6kl/wmi.h	/^	u8 grp_crypto_type;$/;"	m	struct:wmi_connect_cmd
gtt	ath9k/debug.h	/^	u32 gtt;$/;"	m	struct:ath_interrupt_stats
halted_bt_gpm	ath9k/btcoex.h	/^	bool halted_bt_gpm; \/* HALT sent *\/$/;"	m	struct:ath9k_hw_mci
handler	wil6210/wmi.c	/^	void (*handler)(struct wil6210_priv *wil, int eventid,$/;"	m	struct:__anon70	file:
has_hw_macaddr	ath9k/ath9k.h	/^	bool has_hw_macaddr;$/;"	m	struct:ath9k_vif_iter_data
hb_misscnt	ath6kl/core.h	/^		u8 hb_misscnt;$/;"	m	struct:ath6kl::ath6kl_fw_recovery
hb_pending	ath6kl/core.h	/^		bool hb_pending;$/;"	m	struct:ath6kl::ath6kl_fw_recovery
hb_poll	ath6kl/core.h	/^		unsigned long hb_poll;$/;"	m	struct:ath6kl::ath6kl_fw_recovery
hb_timer	ath6kl/core.h	/^		struct timer_list hb_timer;$/;"	m	struct:ath6kl::ath6kl_fw_recovery	typeref:struct:ath6kl::ath6kl_fw_recovery::timer_list
hdr	carl9170/fwcmd.h	/^	struct carl9170_cmd_head hdr;$/;"	m	struct:carl9170_cmd	typeref:struct:carl9170_cmd::carl9170_cmd_head
hdr	carl9170/fwcmd.h	/^	struct carl9170_cmd_head hdr;$/;"	m	struct:carl9170_rsp	typeref:struct:carl9170_rsp::carl9170_cmd_head
hdr	carl9170/wlan.h	/^	struct ar9170_tx_hwdesc hdr;$/;"	m	struct:ar9170_tx_frame	typeref:struct:ar9170_tx_frame::ar9170_tx_hwdesc
hdr	wil6210/wil6210.h	/^		struct wil6210_mbox_hdr hdr;$/;"	m	struct:pending_wmi_event::__anon66	typeref:struct:pending_wmi_event::__anon66::wil6210_mbox_hdr
hdr_crc32	carl9170/fwdesc.h	/^	__le32 hdr_crc32;$/;"	m	struct:carl9170fw_chk_desc
hdr_data	carl9170/fwcmd.h	/^		u32 hdr_data;$/;"	m	union:carl9170_cmd_head::__anon35
head	ath9k/dfs_pattern_detector.c	/^	struct list_head head;$/;"	m	struct:channel_detector	typeref:struct:channel_detector::list_head	file:
head	ath9k/dfs_pri_detector.c	/^	struct list_head head;$/;"	m	struct:pulse_elem	typeref:struct:pulse_elem::list_head	file:
head	ath9k/dfs_pri_detector.h	/^	struct list_head head;$/;"	m	struct:pri_sequence	typeref:struct:pri_sequence::list_head
head	carl9170/carl9170.h	/^	struct rcu_head head;$/;"	m	struct:carl9170_bar_list_entry	typeref:struct:carl9170_bar_list_entry::rcu_head
head	carl9170/fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_chk_desc	typeref:struct:carl9170fw_chk_desc::carl9170fw_desc_head
head	carl9170/fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_dbg_desc	typeref:struct:carl9170fw_dbg_desc::carl9170fw_desc_head
head	carl9170/fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_fix_desc	typeref:struct:carl9170fw_fix_desc::carl9170fw_desc_head
head	carl9170/fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_last_desc	typeref:struct:carl9170fw_last_desc::carl9170fw_desc_head
head	carl9170/fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_motd_desc	typeref:struct:carl9170fw_motd_desc::carl9170fw_desc_head
head	carl9170/fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_otus_desc	typeref:struct:carl9170fw_otus_desc::carl9170fw_desc_head
head	carl9170/fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_txsq_desc	typeref:struct:carl9170fw_txsq_desc::carl9170fw_desc_head
head	carl9170/fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_wol_desc	typeref:struct:carl9170fw_wol_desc::carl9170fw_desc_head
head	carl9170/wlan.h	/^		struct ar9170_rx_frame_head head;$/;"	m	union:ar9170_rx_frame::__anon47	typeref:struct:ar9170_rx_frame::__anon47::ar9170_rx_frame_head
head	wil6210/wil6210.h	/^	u32 head;$/;"	m	struct:wil6210_mbox_ring
heart_beat_poll	ath6kl/core.c	/^static unsigned int heart_beat_poll;$/;"	v	file:
heavy_clip	carl9170/carl9170.h	/^	u8 heavy_clip;$/;"	m	struct:ar9170
heavy_clip	carl9170/wlan.h	/^			u8 heavy_clip:3;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon42::__anon43
hi_abi_version_override	ath6kl/target.h	/^	u32 hi_abi_version_override;                   \/* 0xd4 *\/$/;"	m	struct:host_interest
hi_acs_flags	ath6kl/target.h	/^	u32 hi_acs_flags;                              \/* 0xc0 *\/$/;"	m	struct:host_interest
hi_allocram_start	ath6kl/target.h	/^	u32 hi_allocram_start;                         \/* 0x98 *\/$/;"	m	struct:host_interest
hi_allocram_sz	ath6kl/target.h	/^	u32 hi_allocram_sz;                            \/* 0x9c *\/$/;"	m	struct:host_interest
hi_app_host_interest	ath6kl/target.h	/^	u32 hi_app_host_interest;                      \/* 0x00 *\/$/;"	m	struct:host_interest
hi_app_start	ath6kl/target.h	/^	u32 hi_app_start;                              \/* 0x1c *\/$/;"	m	struct:host_interest
hi_bank0_addr_value	ath6kl/target.h	/^	u32 hi_bank0_addr_value;                       \/* 0x44 *\/$/;"	m	struct:host_interest
hi_bank0_config_value	ath6kl/target.h	/^	u32 hi_bank0_config_value;                     \/* 0x50 *\/$/;"	m	struct:host_interest
hi_bank0_read_value	ath6kl/target.h	/^	u32 hi_bank0_read_value;                       \/* 0x48 *\/$/;"	m	struct:host_interest
hi_bank0_write_value	ath6kl/target.h	/^	u32 hi_bank0_write_value;                      \/* 0x4c *\/$/;"	m	struct:host_interest
hi_board_data	ath6kl/target.h	/^	u32 hi_board_data;                             \/* 0x54 *\/$/;"	m	struct:host_interest
hi_board_data_initialized	ath6kl/target.h	/^	u32 hi_board_data_initialized;                 \/* 0x58 *\/$/;"	m	struct:host_interest
hi_board_ext_data	ath6kl/target.h	/^	u32 hi_board_ext_data;                \/* 0xac *\/$/;"	m	struct:host_interest
hi_board_ext_data_config	ath6kl/target.h	/^	u32 hi_board_ext_data_config;         \/* 0xb0 *\/$/;"	m	struct:host_interest
hi_cal_data	ath6kl/target.h	/^	u32 hi_cal_data;                               \/* 0xe4 *\/$/;"	m	struct:host_interest
hi_clock_info	ath6kl/target.h	/^	u32 hi_clock_info;                             \/* 0x40 *\/$/;"	m	struct:host_interest
hi_console_flags	ath6kl/target.h	/^	u32 hi_console_flags;                          \/* 0xc4 *\/$/;"	m	struct:host_interest
hi_core_clock_setting	ath6kl/target.h	/^	u32 hi_core_clock_setting;                     \/* 0x24 *\/$/;"	m	struct:host_interest
hi_cpu_clock_setting	ath6kl/target.h	/^	u32 hi_cpu_clock_setting;                      \/* 0x28 *\/$/;"	m	struct:host_interest
hi_dbg_uart_rxpin	ath6kl/target.h	/^	u32 hi_dbg_uart_rxpin;                         \/* 0x84 *\/$/;"	m	struct:host_interest
hi_dbg_uart_txpin	ath6kl/target.h	/^	u32 hi_dbg_uart_txpin;                         \/* 0x80 *\/$/;"	m	struct:host_interest
hi_dbglog_config	ath6kl/target.h	/^	u32 hi_dbglog_config;                          \/* 0x64 *\/$/;"	m	struct:host_interest
hi_dbglog_hdr	ath6kl/target.h	/^	u32 hi_dbglog_hdr;                             \/* 0x08 *\/$/;"	m	struct:host_interest
hi_desired_baud_rate	ath6kl/target.h	/^	u32 hi_desired_baud_rate;                      \/* 0x60 *\/$/;"	m	struct:host_interest
hi_dset_list_head	ath6kl/target.h	/^	u32 hi_dset_list_head;                         \/* 0x18 *\/$/;"	m	struct:host_interest
hi_dset_ram_index_tbl	ath6kl/target.h	/^	u32 hi_dset_ram_index_tbl;                     \/* 0x5c *\/$/;"	m	struct:host_interest
hi_end_ram_reserve_sz	ath6kl/target.h	/^	u32 hi_end_ram_reserve_sz;                     \/* 0x68 *\/$/;"	m	struct:host_interest
hi_ext_clk_detected	ath6kl/target.h	/^	u32 hi_ext_clk_detected;                       \/* 0x7c *\/$/;"	m	struct:host_interest
hi_failure_state	ath6kl/target.h	/^	u32 hi_failure_state;                          \/* 0x04 *\/$/;"	m	struct:host_interest
hi_hci_bridge_flags	ath6kl/target.h	/^	u32 hi_hci_bridge_flags;                       \/* 0xa0 *\/$/;"	m	struct:host_interest
hi_hci_uart_baud	ath6kl/target.h	/^	u32 hi_hci_uart_baud;                          \/* 0x88 *\/$/;"	m	struct:host_interest
hi_hci_uart_baud_scale_val	ath6kl/target.h	/^	u32 hi_hci_uart_baud_scale_val;                \/* 0x90 *\/$/;"	m	struct:host_interest
hi_hci_uart_baud_step_val	ath6kl/target.h	/^	u32 hi_hci_uart_baud_step_val;                 \/* 0x94 *\/$/;"	m	struct:host_interest
hi_hci_uart_pin_assignments	ath6kl/target.h	/^	u32 hi_hci_uart_pin_assignments;               \/* 0x8C *\/$/;"	m	struct:host_interest
hi_hci_uart_pwr_mgmt_params	ath6kl/target.h	/^	u32 hi_hci_uart_pwr_mgmt_params;               \/* 0xa8 *\/$/;"	m	struct:host_interest
hi_hci_uart_pwr_mgmt_params_ext	ath6kl/target.h	/^	u32 hi_hci_uart_pwr_mgmt_params_ext;           \/* 0xbc *\/$/;"	m	struct:host_interest
hi_hci_uart_support_pins	ath6kl/target.h	/^	u32 hi_hci_uart_support_pins;                  \/* 0xa4 *\/$/;"	m	struct:host_interest
hi_hp_rx_traffic_ratio	ath6kl/target.h	/^	u32 hi_hp_rx_traffic_ratio;                    \/* 0xd8 *\/$/;"	m	struct:host_interest
hi_mbox_io_block_sz	ath6kl/target.h	/^	u32 hi_mbox_io_block_sz;                       \/* 0x6c *\/$/;"	m	struct:host_interest
hi_mbox_isr_yield_limit	ath6kl/target.h	/^	u32 hi_mbox_isr_yield_limit;                   \/* 0x74 *\/$/;"	m	struct:host_interest
hi_num_bpatch_streams	ath6kl/target.h	/^	u32 hi_num_bpatch_streams;                     \/* 0x70 -- unused *\/$/;"	m	struct:host_interest
hi_nvram_state	ath6kl/target.h	/^	u32 hi_nvram_state;                            \/* 0xc8 *\/$/;"	m	struct:host_interest
hi_option_flag	ath6kl/target.h	/^	u32 hi_option_flag;                            \/* 0x10 *\/$/;"	m	struct:host_interest
hi_option_flag2	ath6kl/target.h	/^	u32 hi_option_flag2;                           \/* 0xcc *\/$/;"	m	struct:host_interest
hi_ota_testscript	ath6kl/target.h	/^	u32 hi_ota_testscript;                         \/* 0xe0 *\/$/;"	m	struct:host_interest
hi_pktlog_num_buffers	ath6kl/target.h	/^	u32 hi_pktlog_num_buffers;                     \/* 0xe8 *\/$/;"	m	struct:host_interest
hi_pll_ctrl_setting_24ghz	ath6kl/target.h	/^	u32 hi_pll_ctrl_setting_24ghz;                 \/* 0x34 *\/$/;"	m	struct:host_interest
hi_pll_ctrl_setting_5ghz	ath6kl/target.h	/^	u32 hi_pll_ctrl_setting_5ghz;                  \/* 0x38 *\/$/;"	m	struct:host_interest
hi_ref_voltage_trim_setting	ath6kl/target.h	/^	u32 hi_ref_voltage_trim_setting;               \/* 0x3c *\/$/;"	m	struct:host_interest
hi_refclk_hz	ath6kl/target.h	/^	u32 hi_refclk_hz;                              \/* 0x78 *\/$/;"	m	struct:host_interest
hi_reset_flag	ath6kl/target.h	/^	u32 hi_reset_flag;                            \/* 0xb4 *\/$/;"	m	struct:host_interest
hi_reset_flag_valid	ath6kl/target.h	/^	u32 hi_reset_flag_valid;                      \/* 0xb8 *\/$/;"	m	struct:host_interest
hi_serial_enable	ath6kl/target.h	/^	u32 hi_serial_enable;                          \/* 0x14 *\/$/;"	m	struct:host_interest
hi_skip_clock_init	ath6kl/target.h	/^	u32 hi_skip_clock_init;                        \/* 0x20 *\/$/;"	m	struct:host_interest
hi_sw_version_override	ath6kl/target.h	/^	u32 hi_sw_version_override;                    \/* 0xd0 *\/$/;"	m	struct:host_interest
hi_system_sleep_setting	ath6kl/target.h	/^	u32 hi_system_sleep_setting;                   \/* 0x2c *\/$/;"	m	struct:host_interest
hi_test_apps_related	ath6kl/target.h	/^	u32 hi_test_apps_related    ;                  \/* 0xdc *\/$/;"	m	struct:host_interest
hi_unused1	ath6kl/target.h	/^	u32 hi_unused1;                       \/* 0x0c *\/$/;"	m	struct:host_interest
hi_xtal_control_setting	ath6kl/target.h	/^	u32 hi_xtal_control_setting;                   \/* 0x30 *\/$/;"	m	struct:host_interest
hiac_stream_active_pri	ath6kl/core.h	/^	u8 hiac_stream_active_pri;$/;"	m	struct:ath6kl
hidden_ssid	ath6kl/wmi.h	/^	u8 hidden_ssid;$/;"	m	struct:wmi_ap_hidden_ssid_cmd
hif	ath9k/htc_hst.h	/^	struct ath9k_htc_hif *hif;$/;"	m	struct:htc_target	typeref:struct:htc_target::ath9k_htc_hif
hif_detach_htc	ath6kl/usb.c	/^static void hif_detach_htc(struct ath6kl *ar)$/;"	f	file:
hif_dev	ath9k/hif_usb.h	/^	struct hif_device_usb *hif_dev;$/;"	m	struct:cmd_buf	typeref:struct:cmd_buf::hif_device_usb
hif_dev	ath9k/hif_usb.h	/^	struct hif_device_usb *hif_dev;$/;"	m	struct:tx_buf	typeref:struct:tx_buf::hif_device_usb
hif_dev	ath9k/htc_hst.h	/^	void *hif_dev;$/;"	m	struct:htc_target
hif_device_usb	ath9k/hif_usb.h	/^struct hif_device_usb {$/;"	s
hif_ops	ath6kl/core.h	/^	const struct ath6kl_hif_ops *hif_ops;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::ath6kl_hif_ops
hif_priv	ath6kl/core.h	/^	void *hif_priv;$/;"	m	struct:ath6kl
hif_read_write_sync	ath6kl/hif-ops.h	/^static inline int hif_read_write_sync(struct ath6kl *ar, u32 addr, u8 *buf,$/;"	f
hif_scatter_item	ath6kl/hif.h	/^struct hif_scatter_item {$/;"	s
hif_scatter_req	ath6kl/hif.h	/^struct hif_scatter_req {$/;"	s
hif_scatter_req_add	ath6kl/hif-ops.h	/^static inline void hif_scatter_req_add(struct ath6kl *ar,$/;"	f
hif_scatter_req_get	ath6kl/hif-ops.h	/^static inline struct hif_scatter_req *hif_scatter_req_get(struct ath6kl *ar)$/;"	f
hif_start	ath6kl/usb.c	/^static void hif_start(struct ath6kl *ar)$/;"	f	file:
hif_stop	ath6kl/usb.c	/^static void hif_stop(struct ath6kl *ar)$/;"	f	file:
hif_type	ath6kl/core.h	/^	enum ath6kl_hif_type hif_type;$/;"	m	struct:ath6kl	typeref:enum:ath6kl::ath6kl_hif_type
hif_usb	ath9k/hif_usb.c	/^static struct ath9k_htc_hif hif_usb = {$/;"	v	typeref:struct:ath9k_htc_hif	file:
hif_usb_mgmt_cb	ath9k/hif_usb.c	/^static void hif_usb_mgmt_cb(struct urb *urb)$/;"	f	file:
hif_usb_regout_cb	ath9k/hif_usb.c	/^static void hif_usb_regout_cb(struct urb *urb)$/;"	f	file:
hif_usb_send	ath9k/hif_usb.c	/^static int hif_usb_send(void *hif_handle, u8 pipe_id, struct sk_buff *skb)$/;"	f	file:
hif_usb_send_mgmt	ath9k/hif_usb.c	/^static int hif_usb_send_mgmt(struct hif_device_usb *hif_dev,$/;"	f	file:
hif_usb_send_regout	ath9k/hif_usb.c	/^static int hif_usb_send_regout(struct hif_device_usb *hif_dev,$/;"	f	file:
hif_usb_send_tx	ath9k/hif_usb.c	/^static int hif_usb_send_tx(struct hif_device_usb *hif_dev, struct sk_buff *skb)$/;"	f	file:
hif_usb_sta_drain	ath9k/hif_usb.c	/^static void hif_usb_sta_drain(void *hif_handle, u8 idx)$/;"	f	file:
hif_usb_start	ath9k/hif_usb.c	/^static void hif_usb_start(void *hif_handle)$/;"	f	file:
hif_usb_stop	ath9k/hif_usb.c	/^static void hif_usb_stop(void *hif_handle)$/;"	f	file:
hif_usb_tx	ath9k/hif_usb.h	/^struct hif_usb_tx {$/;"	s
hif_usb_tx_cb	ath9k/hif_usb.c	/^static void hif_usb_tx_cb(struct urb *urb)$/;"	f	file:
hif_write_async	ath6kl/hif-ops.h	/^static inline int hif_write_async(struct ath6kl *ar, u32 address, u8 *buffer,$/;"	f
hold_q	ath6kl/core.h	/^	struct skb_hold_q *hold_q;$/;"	m	struct:rxtid	typeref:struct:rxtid::skb_hold_q
hold_q_sz	ath6kl/core.h	/^	u32 hold_q_sz;$/;"	m	struct:rxtid
home_dwell_time	ath6kl/wmi.h	/^	__le32 home_dwell_time;$/;"	m	struct:wmi_begin_scan_cmd
home_dwell_time	ath6kl/wmi.h	/^	__le32 home_dwell_time;$/;"	m	struct:wmi_start_scan_cmd
home_dwell_time	wil6210/wmi.h	/^	__le32 home_dwell_time;	\/* Max duration in the home channel(ms) *\/$/;"	m	struct:wmi_start_scan_cmd
host	wil6210/wmi.c	/^	u32 host; \/* PCI\/Host address - BAR0 + 0x880000 *\/$/;"	m	struct:__anon69	file:
host1_fatal	ath9k/debug.h	/^	u32 host1_fatal;$/;"	m	struct:ath_interrupt_stats
host1_perr	ath9k/debug.h	/^	u32 host1_perr;$/;"	m	struct:ath_interrupt_stats
host_app_area	ath6kl/wmi.h	/^struct host_app_area {$/;"	s
host_done	ath9k/htc.h	/^	__be32 host_done;$/;"	m	struct:ath9k_htc_target_rx_stats
host_int_status	ath6kl/hif.h	/^	u8 host_int_status;$/;"	m	struct:ath6kl_irq_proc_registers
host_int_status2	ath6kl/hif.h	/^	u8 host_int_status2;$/;"	m	struct:ath6kl_irq_proc_registers
host_interest	ath6kl/target.h	/^struct host_interest {$/;"	s
host_req_delay	ath6kl/wmi.h	/^	__le16 host_req_delay;$/;"	m	struct:wmi_set_wow_mode_cmd
host_send	ath9k/htc.h	/^	__be32 host_send;$/;"	m	struct:ath9k_htc_target_rx_stats
host_thrsh	wil6210/wmi.h	/^	__le16 host_thrsh;$/;"	m	struct:wmi_cfg_rx_chain_cmd
hour	wil6210/wmi.h	/^	u8 hour;$/;"	m	struct:wmi_notify_req_cmd
hsn	carl9170/carl9170.h	/^	u16 hsn;	\/* highest _queued_ sequence *\/$/;"	m	struct:carl9170_sta_tid
ht20_sgi	ath6kl/wmi.h	/^	u8 ht20_sgi;$/;"	m	struct:wmi_set_htcap_cmd
ht40PowerIncForPdadc	ath9k/eeprom.h	/^	u8 ht40PowerIncForPdadc;$/;"	m	struct:modal_eep_4k_header
ht40PowerIncForPdadc	ath9k/eeprom.h	/^	u8 ht40PowerIncForPdadc;$/;"	m	struct:modal_eep_ar9287_header
ht40PowerIncForPdadc	ath9k/eeprom.h	/^	u8 ht40PowerIncForPdadc;$/;"	m	struct:modal_eep_header
ht40PowerIncForPdadc	carl9170/eeprom.h	/^	u8	ht40PowerIncForPdadc;$/;"	m	struct:ar9170_eeprom_modal
ht40_sgi	ath6kl/wmi.h	/^	u8 ht40_sgi;$/;"	m	struct:wmi_set_htcap_cmd
ht40_supported	ath6kl/wmi.h	/^	u8 ht40_supported;$/;"	m	struct:wmi_set_htcap_cmd
ht_cap	ath9k/rc.h	/^	u8 ht_cap;$/;"	m	struct:ath_rate_priv
ht_enable	ath6kl/core.h	/^	bool ht_enable;$/;"	m	struct:ath6kl_htcap
ht_enable	ath6kl/wmi.h	/^	u8 ht_enable;$/;"	m	struct:wmi_set_htcap_cmd
ht_rates	ath9k/htc.h	/^	struct ath9k_htc_rateset ht_rates;$/;"	m	struct:ath9k_htc_rate	typeref:struct:ath9k_htc_rate::ath9k_htc_rateset
ht_settings	carl9170/carl9170.h	/^	u8 ht_settings;$/;"	m	struct:ar9170
ht_settings	carl9170/fwcmd.h	/^	u8		ht_settings;$/;"	m	struct:carl9170_rf_init
ht_sta	carl9170/carl9170.h	/^	bool ht_sta;$/;"	m	struct:carl9170_sta_info
htc	ath9k/htc.h	/^	struct htc_target *htc;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::htc_target
htc	ath9k/wmi.h	/^	struct htc_target *htc;$/;"	m	struct:wmi	typeref:struct:wmi::htc_target
htc_add_rxbuf	ath6kl/htc_mbox.c	/^static int htc_add_rxbuf(struct htc_target *target, struct htc_packet *packet)$/;"	f	file:
htc_addr	ath6kl/core.h	/^	u32 htc_addr;$/;"	m	struct:ath6kl_mbox_info
htc_alloc_txctrl_packet	ath6kl/htc_pipe.c	/^static struct htc_packet *htc_alloc_txctrl_packet(struct htc_target *target)$/;"	f	file:
htc_async_tx_scat_complete	ath6kl/htc_mbox.c	/^static void htc_async_tx_scat_complete(struct htc_target *target,$/;"	f	file:
htc_beacon_config	ath9k/htc.h	/^struct htc_beacon_config {$/;"	s
htc_bundle_lkahd_rpt	ath6kl/htc.h	/^struct htc_bundle_lkahd_rpt {$/;"	s
htc_check_credits	ath6kl/htc_mbox.c	/^static int htc_check_credits(struct htc_target *target,$/;"	f	file:
htc_chk_ep_txq	ath6kl/htc_mbox.c	/^static void htc_chk_ep_txq(struct htc_target *target)$/;"	f	file:
htc_cnxt	ath6kl/hif.h	/^	struct htc_target *htc_cnxt;$/;"	m	struct:ath6kl_device	typeref:struct:ath6kl_device::htc_target
htc_comp_msg	ath9k/htc_hst.h	/^struct htc_comp_msg {$/;"	s
htc_config_pipe_credits	ath9k/htc_hst.c	/^static int htc_config_pipe_credits(struct htc_target *target)$/;"	f	file:
htc_config_pipe_msg	ath9k/htc_hst.h	/^struct htc_config_pipe_msg {$/;"	s
htc_config_target_hif_pipe	ath6kl/htc_pipe.c	/^static int htc_config_target_hif_pipe(struct htc_target *target)$/;"	f	file:
htc_conn_service_msg	ath6kl/htc.h	/^struct htc_conn_service_msg {$/;"	s
htc_conn_service_resp	ath6kl/htc.h	/^struct htc_conn_service_resp {$/;"	s
htc_conn_svc_msg	ath9k/htc_hst.h	/^struct htc_conn_svc_msg {$/;"	s
htc_conn_svc_rspmsg	ath9k/htc_hst.h	/^struct htc_conn_svc_rspmsg {$/;"	s
htc_connect_service	ath9k/htc_hst.c	/^int htc_connect_service(struct htc_target *target,$/;"	f
htc_control_buffer	ath6kl/htc.h	/^struct htc_control_buffer {$/;"	s
htc_credit_dist_reason	ath6kl/htc.h	/^enum htc_credit_dist_reason {$/;"	g
htc_credit_report	ath6kl/htc.h	/^struct htc_credit_report {$/;"	s
htc_ctrl_rx	ath6kl/htc_mbox.c	/^static void htc_ctrl_rx(struct htc_target *context, struct htc_packet *packets)$/;"	f	file:
htc_endpoint	ath6kl/htc.h	/^struct htc_endpoint {$/;"	s
htc_endpoint	ath9k/htc_hst.h	/^struct htc_endpoint {$/;"	s
htc_endpoint_credit_dist	ath6kl/htc.h	/^struct htc_endpoint_credit_dist {$/;"	s
htc_endpoint_id	ath6kl/htc.h	/^enum htc_endpoint_id {$/;"	g
htc_endpoint_id	ath9k/htc_hst.h	/^enum htc_endpoint_id {$/;"	g
htc_endpoint_stats	ath6kl/htc.h	/^struct htc_endpoint_stats {$/;"	s
htc_ep	ath6kl/htc.h	/^	struct htc_endpoint *htc_ep;$/;"	m	struct:htc_endpoint_credit_dist	typeref:struct:htc_endpoint_credit_dist::htc_endpoint
htc_ep_callbacks	ath6kl/htc.h	/^struct htc_ep_callbacks {$/;"	s
htc_ep_callbacks	ath9k/htc_hst.h	/^struct htc_ep_callbacks {$/;"	s
htc_ext_addr	ath6kl/core.h	/^	u32 htc_ext_addr;$/;"	m	struct:ath6kl_mbox_info
htc_ext_sz	ath6kl/core.h	/^	u32 htc_ext_sz;$/;"	m	struct:ath6kl_mbox_info
htc_flags	ath6kl/htc.h	/^	u32 htc_flags;$/;"	m	struct:htc_target
htc_flags	ath9k/htc_hst.h	/^	u8 htc_flags;$/;"	m	struct:htc_target
htc_flush_rx_queue	ath6kl/htc_pipe.c	/^static void htc_flush_rx_queue(struct htc_target *target,$/;"	f	file:
htc_flush_tx_endpoint	ath6kl/htc_pipe.c	/^static void htc_flush_tx_endpoint(struct htc_target *target,$/;"	f	file:
htc_frame_hdr	ath6kl/htc.h	/^struct htc_frame_hdr {$/;"	s
htc_frame_hdr	ath9k/htc_hst.h	/^struct htc_frame_hdr {$/;"	s
htc_free_txctrl_packet	ath6kl/htc_pipe.c	/^static void htc_free_txctrl_packet(struct htc_target *target,$/;"	f	file:
htc_get_control_buf	ath6kl/htc_mbox.c	/^static struct htc_packet *htc_get_control_buf(struct htc_target *target,$/;"	f	file:
htc_get_credit_alloc	ath6kl/htc_pipe.c	/^static u8 htc_get_credit_alloc(struct htc_target *target, u16 service_id)$/;"	f	file:
htc_get_credit_padding	ath6kl/htc_mbox.c	/^static int htc_get_credit_padding(unsigned int cred_sz, int *len,$/;"	f	file:
htc_handle	ath9k/hif_usb.h	/^	struct htc_target *htc_handle;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::htc_target
htc_init	ath9k/htc_hst.c	/^int htc_init(struct htc_target *target)$/;"	f
htc_issue_packets	ath6kl/htc_pipe.c	/^static int htc_issue_packets(struct htc_target *target,$/;"	f	file:
htc_issue_send	ath9k/htc_hst.c	/^static int htc_issue_send(struct htc_target *target, struct sk_buff* skb,$/;"	f	file:
htc_lock	ath6kl/htc.h	/^	spinlock_t htc_lock;$/;"	m	struct:htc_target
htc_lookahead_report	ath6kl/htc.h	/^struct htc_lookahead_report {$/;"	s
htc_lookup_tx_packet	ath6kl/htc_pipe.c	/^static struct htc_packet *htc_lookup_tx_packet(struct htc_target *target,$/;"	f	file:
htc_modparam_nohwcrypt	ath9k/htc_drv_init.c	/^int htc_modparam_nohwcrypt;$/;"	v
htc_msg_id	ath9k/htc_hst.h	/^enum htc_msg_id {$/;"	g
htc_opmode	ath9k/htc.h	/^enum htc_opmode {$/;"	g
htc_ops	ath6kl/core.h	/^	const struct ath6kl_htc_ops *htc_ops;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::ath6kl_htc_ops
htc_packet	ath6kl/htc.h	/^struct htc_packet {$/;"	s
htc_packet_pool	ath6kl/htc.h	/^		struct htc_packet *htc_packet_pool;$/;"	m	struct:htc_target::__anon28	typeref:struct:htc_target::__anon28::htc_packet
htc_parse_trailer	ath6kl/htc_mbox.c	/^static int htc_parse_trailer(struct htc_target *target,$/;"	f	file:
htc_phymode	ath9k/htc.h	/^enum htc_phymode {$/;"	g
htc_pipe_txcredit_alloc	ath6kl/htc.h	/^struct htc_pipe_txcredit_alloc {$/;"	s
htc_pkt	ath6kl/core.h	/^	struct htc_packet htc_pkt;$/;"	m	struct:ath6kl_cookie	typeref:struct:ath6kl_cookie::htc_packet
htc_pm_lock	ath9k/htc.h	/^	struct mutex htc_pm_lock;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::mutex
htc_proc_cred_rpt	ath6kl/htc_mbox.c	/^static void htc_proc_cred_rpt(struct htc_target *target,$/;"	f	file:
htc_proc_trailer	ath6kl/htc_mbox.c	/^static int htc_proc_trailer(struct htc_target *target,$/;"	f	file:
htc_process_conn_rsp	ath9k/htc_hst.c	/^static void htc_process_conn_rsp(struct htc_target *target,$/;"	f	file:
htc_process_credit_report	ath6kl/htc_pipe.c	/^static void htc_process_credit_report(struct htc_target *target,$/;"	f	file:
htc_process_target_rdy	ath9k/htc_hst.c	/^static void htc_process_target_rdy(struct htc_target *target,$/;"	f	file:
htc_process_trailer	ath6kl/htc_pipe.c	/^static int htc_process_trailer(struct htc_target *target, u8 *buffer,$/;"	f	file:
htc_ready_ext_msg	ath6kl/htc.h	/^struct htc_ready_ext_msg {$/;"	s
htc_ready_msg	ath6kl/htc.h	/^struct htc_ready_msg {$/;"	s
htc_ready_msg	ath9k/htc_hst.h	/^struct htc_ready_msg {$/;"	s
htc_reclaim_rxbuf	ath6kl/htc_mbox.c	/^static void htc_reclaim_rxbuf(struct htc_target *target,$/;"	f	file:
htc_reclaim_txctrl_buf	ath6kl/htc_mbox.c	/^static void htc_reclaim_txctrl_buf(struct htc_target *target,$/;"	f	file:
htc_record_hdr	ath6kl/htc.h	/^struct htc_record_hdr {$/;"	s
htc_reset_init	ath9k/hw.h	/^	bool htc_reset_init;$/;"	m	struct:ath_hw
htc_rx_packet_info	ath6kl/htc.h	/^struct htc_rx_packet_info {$/;"	s
htc_rxctrl_complete	ath6kl/htc_pipe.c	/^static void htc_rxctrl_complete(struct htc_target *context,$/;"	f	file:
htc_rxpkt_reset	ath6kl/htc.h	/^static inline void htc_rxpkt_reset(struct htc_packet *packet)$/;"	f
htc_send	ath9k/htc_hst.c	/^int htc_send(struct htc_target *target, struct sk_buff *skb)$/;"	f
htc_send_epid	ath9k/htc_hst.c	/^int htc_send_epid(struct htc_target *target, struct sk_buff *skb,$/;"	f
htc_send_full_action	ath6kl/htc.h	/^enum htc_send_full_action {$/;"	g
htc_send_packets_multiple	ath6kl/htc_pipe.c	/^static int htc_send_packets_multiple(struct htc_target *target,$/;"	f	file:
htc_send_queue_result	ath6kl/htc.h	/^enum htc_send_queue_result {$/;"	g
htc_service_connect_req	ath6kl/htc.h	/^struct htc_service_connect_req {$/;"	s
htc_service_connect_resp	ath6kl/htc.h	/^struct htc_service_connect_resp {$/;"	s
htc_service_connreq	ath9k/htc_hst.h	/^struct htc_service_connreq {$/;"	s
htc_service_group_ids	ath9k/htc_hst.h	/^enum htc_service_group_ids{$/;"	g
htc_service_grp_ids	ath6kl/htc.h	/^enum htc_service_grp_ids {$/;"	g
htc_setup_comp_ext_msg	ath6kl/htc.h	/^struct htc_setup_comp_ext_msg {$/;"	s
htc_setup_comp_msg	ath6kl/htc.h	/^struct htc_setup_comp_msg {$/;"	s
htc_setup_complete	ath9k/htc_hst.c	/^static int htc_setup_complete(struct htc_target *target)$/;"	f	file:
htc_setup_msg_bndl	ath6kl/htc_mbox.c	/^static void htc_setup_msg_bndl(struct htc_target *target)$/;"	f	file:
htc_setup_target_buffer_assignments	ath6kl/htc_pipe.c	/^static int htc_setup_target_buffer_assignments(struct htc_target *target)$/;"	f	file:
htc_setup_tx_complete	ath6kl/htc_mbox.c	/^static int htc_setup_tx_complete(struct htc_target *target)$/;"	f	file:
htc_sta_drain	ath9k/htc_hst.c	/^void htc_sta_drain(struct htc_target *target, u8 idx)$/;"	f
htc_start	ath9k/htc_hst.c	/^void htc_start(struct htc_target *target)$/;"	f
htc_stop	ath9k/htc_hst.c	/^void htc_stop(struct htc_target *target)$/;"	f
htc_target	ath6kl/core.h	/^	struct htc_target *htc_target;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::htc_target
htc_target	ath6kl/htc.h	/^struct htc_target {$/;"	s
htc_target	ath9k/htc_hst.h	/^struct htc_target {$/;"	s
htc_tgt_ver	ath6kl/htc.h	/^	u8 htc_tgt_ver;$/;"	m	struct:htc_target
htc_try_send	ath6kl/htc_pipe.c	/^static enum htc_send_queue_result htc_try_send(struct htc_target *target,$/;"	f	file:
htc_tx_comp_handler	ath6kl/htc_mbox.c	/^static void htc_tx_comp_handler(struct htc_target *target,$/;"	f	file:
htc_tx_comp_update	ath6kl/htc_mbox.c	/^static void htc_tx_comp_update(struct htc_target *target,$/;"	f	file:
htc_tx_complete	ath6kl/htc_mbox.c	/^static void htc_tx_complete(struct htc_endpoint *endpoint,$/;"	f	file:
htc_tx_packet_info	ath6kl/htc.h	/^struct htc_tx_packet_info {$/;"	s
htc_txctrl_complete	ath6kl/htc_pipe.c	/^static void htc_txctrl_complete(struct htc_target *target,$/;"	f	file:
htc_valid_rx_frame_len	ath6kl/htc_mbox.c	/^static inline bool htc_valid_rx_frame_len(struct htc_target *target,$/;"	f	file:
htc_ver	ath6kl/htc.h	/^	u8 htc_ver;$/;"	m	struct:htc_ready_ext_msg
htc_wait_for_ctrl_msg	ath6kl/htc_mbox.c	/^static struct htc_packet *htc_wait_for_ctrl_msg(struct htc_target *target)$/;"	f	file:
htc_wait_recv_ctrl_message	ath6kl/htc_pipe.c	/^static int htc_wait_recv_ctrl_message(struct htc_target *target)$/;"	f	file:
htcap	ath6kl/core.h	/^	struct ath6kl_htcap htcap[IEEE80211_NUM_BANDS];$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::ath6kl_htcap
htcap	ath9k/htc.h	/^	__be16 htcap;$/;"	m	struct:ath9k_htc_target_sta
hw	ar5523/ar5523.h	/^	struct ieee80211_hw	*hw;$/;"	m	struct:ar5523	typeref:struct:ar5523::ieee80211_hw
hw	ath.h	/^	struct ieee80211_hw *hw;$/;"	m	struct:ath_common	typeref:struct:ath_common::ieee80211_hw
hw	ath5k/ath5k.h	/^	struct ieee80211_hw	*hw;		\/* IEEE 802.11 common *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_hw
hw	ath6kl/core.h	/^	} hw;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::ath6kl_hw
hw	ath9k/ath9k.h	/^	struct ieee80211_hw *hw;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ieee80211_hw
hw	ath9k/htc.h	/^	struct ieee80211_hw *hw;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ieee80211_hw
hw	ath9k/hw.h	/^	struct ieee80211_hw *hw;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ieee80211_hw
hw	carl9170/carl9170.h	/^	struct ieee80211_hw *hw;$/;"	m	struct:ar9170	typeref:struct:ar9170::ieee80211_hw
hw_addr	ath6kl/core.h	/^	char hw_addr[ATH6KL_MCAST_FILTER_MAC_ADDR_SIZE];$/;"	m	struct:ath6kl_mc_filter
hw_ampdu_info_regs	carl9170/debug.h	/^static const struct hw_stat_reg_entry hw_ampdu_info_regs[] = {$/;"	v	typeref:struct:hw_stat_reg_entry
hw_busy_count	ath9k/ath9k.h	/^	unsigned int hw_busy_count;$/;"	m	struct:ath_softc
hw_caps	ath9k/hw.h	/^	u32 hw_caps; \/* ATH9K_HW_CAP_* from ath9k_hw_caps *\/$/;"	m	struct:ath9k_hw_capabilities
hw_check_work	ath9k/ath9k.h	/^	struct work_struct hw_check_work;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::work_struct
hw_counters	carl9170/carl9170.h	/^		bool hw_counters;$/;"	m	struct:ar9170::__anon48
hw_duration	carl9170/wlan.h	/^			u8 hw_duration:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon40::__anon41
hw_gen_timers	ath9k/hw.h	/^	struct ath_gen_timer_table hw_gen_timers;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_gen_timer_table
hw_iowrite32	carl9170/debug.c	/^DEBUGFS_DECLARE_WO_FILE(hw_iowrite32);$/;"	v
hw_list	ath6kl/init.c	/^static const struct ath6kl_hw hw_list[] = {$/;"	v	typeref:struct:ath6kl_hw	file:
hw_macaddr	ath5k/base.h	/^	const u8	*hw_macaddr;$/;"	m	struct:ath5k_vif_iter_data
hw_macaddr	ath9k/ath9k.h	/^	u8 hw_macaddr[ETH_ALEN]; \/* address of the first vif *\/$/;"	m	struct:ath9k_vif_iter_data
hw_macaddr	ath9k/htc.h	/^	const u8 *hw_macaddr;$/;"	m	struct:ath9k_vif_iter_data
hw_maxretry_pktcnt	ath9k/rc.h	/^	u8 hw_maxretry_pktcnt;$/;"	m	struct:ath_rate_priv
hw_mmic	carl9170/wlan.h	/^			u8 hw_mmic:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon40::__anon41
hw_phy_errors_regs	carl9170/debug.h	/^static const struct hw_stat_reg_entry hw_phy_errors_regs[] = {$/;"	v	typeref:struct:hw_stat_reg_entry
hw_pll_work	ath9k/ath9k.h	/^	struct delayed_work hw_pll_work;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::delayed_work
hw_pta_queue_regs	carl9170/debug.h	/^static const struct hw_stat_reg_entry hw_pta_queue_regs[] = {$/;"	v	typeref:struct:hw_stat_reg_entry
hw_reset_work	ath9k/ath9k.h	/^	struct work_struct hw_reset_work;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::work_struct
hw_rx_tally_regs	carl9170/debug.h	/^static const struct hw_stat_reg_entry hw_rx_tally_regs[] = {$/;"	v	typeref:struct:hw_stat_reg_entry
hw_stat_reg_entry	carl9170/debug.h	/^struct hw_stat_reg_entry {$/;"	s
hw_timer_enabled	ath9k/ath9k.h	/^	bool hw_timer_enabled;$/;"	m	struct:ath_btcoex
hw_tx_tally_regs	carl9170/debug.h	/^static const struct hw_stat_reg_entry hw_tx_tally_regs[] = {$/;"	v	typeref:struct:hw_stat_reg_entry
hw_version	ath9k/hw.h	/^	struct ath9k_hw_version hw_version;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_hw_version
hw_wlan_queue_regs	carl9170/debug.h	/^static const struct hw_stat_reg_entry hw_wlan_queue_regs[] = {$/;"	v	typeref:struct:hw_stat_reg_entry
hwq_map	ath9k/htc.h	/^	int hwq_map[IEEE80211_NUM_ACS];$/;"	m	struct:ath9k_htc_priv
hwtail	wil6210/wil6210.h	/^	u32 hwtail; \/* write here to inform hw *\/$/;"	m	struct:vring
i	wil6210/wmi.h	/^	s32 i;$/;"	m	struct:wmi_corr_measure_event
i3e	carl9170/wlan.h	/^		struct ieee80211_hdr i3e;$/;"	m	union:ar9170_tx_frame::__anon44	typeref:struct:ar9170_tx_frame::__anon44::ieee80211_hdr
i3e	carl9170/wlan.h	/^	struct ieee80211_hdr i3e;$/;"	m	struct:ar9170_rx_frame_head	typeref:struct:ar9170_rx_frame_head::ieee80211_hdr
i3e	carl9170/wlan.h	/^	struct ieee80211_hdr i3e;$/;"	m	struct:ar9170_rx_frame_middle	typeref:struct:ar9170_rx_frame_middle::ieee80211_hdr
i3e	carl9170/wlan.h	/^	struct ieee80211_hdr i3e;$/;"	m	struct:ar9170_rx_frame_single	typeref:struct:ar9170_rx_frame_single::ieee80211_hdr
i3e	carl9170/wlan.h	/^	struct ieee80211_hdr i3e;$/;"	m	struct:ar9170_rx_frame_tail	typeref:struct:ar9170_rx_frame_tail::ieee80211_hdr
iCoff	ath9k/hw.h	/^	int8_t iCoff;$/;"	m	struct:ath9k_hw_cal_data
ia_array	ath9k/calib.h	/^	u32 *ia_array;$/;"	m	struct:ar5416IniArray
ia_columns	ath9k/calib.h	/^	u32 ia_columns;$/;"	m	struct:ar5416IniArray
ia_rows	ath9k/calib.h	/^	u32 ia_rows;$/;"	m	struct:ar5416IniArray
ibss_creator	ath9k/ath9k.h	/^	bool ibss_creator;$/;"	m	struct:ath_beacon_config
ibss_if_active	ath6kl/core.h	/^	bool ibss_if_active;$/;"	m	struct:ath6kl
ibss_ps_enable	ath6kl/core.h	/^	u8 ibss_ps_enable;$/;"	m	struct:ath6kl
id	ath6kl/core.h	/^		u32 id;$/;"	m	struct:ath6kl::ath6kl_hw
id	ath6kl/core.h	/^	__le32 id;$/;"	m	struct:ath6kl_fw_ie
id	ath6kl/core.h	/^	u32 id;$/;"	m	struct:ath6kl_mgmt_buff
id	ath6kl/init.c	/^	int id;$/;"	m	struct:fw_capa_str_map	file:
id	ath6kl/sdio.c	/^	const struct sdio_device_id *id;$/;"	m	struct:ath6kl_sdio	typeref:struct:ath6kl_sdio::sdio_device_id	file:
id	ath6kl/wmi.h	/^	__le32 id;$/;"	m	struct:wmi_send_action_cmd
id	ath6kl/wmi.h	/^	__le32 id;$/;"	m	struct:wmi_send_mgmt_cmd
id	ath6kl/wmi.h	/^	__le32 id;$/;"	m	struct:wmi_tx_status_event
id	carl9170/carl9170.h	/^	unsigned int id;$/;"	m	struct:carl9170_vif
id	carl9170/carl9170.h	/^	unsigned int id;$/;"	m	struct:carl9170_vif_info
id	wil6210/wil6210.h	/^	__le16 id;$/;"	m	struct:wil6210_mbox_hdr_wmi
idle_period	ath6kl/wmi.h	/^	__le16 idle_period;$/;"	m	struct:wmi_power_params_cmd
ie_field	ath6kl/wmi.h	/^	u8 ie_field;	\/* enum wmi_ie_field_type *\/$/;"	m	struct:wmi_set_ie_cmd
ie_id	ath6kl/wmi.h	/^	u8 ie_id;$/;"	m	struct:wmi_set_ie_cmd
ie_info	ath6kl/wmi.h	/^	u8 ie_info[0];$/;"	m	struct:wmi_set_appie_cmd
ie_info	ath6kl/wmi.h	/^	u8 ie_info[0];$/;"	m	struct:wmi_set_appie_extended_cmd
ie_info	ath6kl/wmi.h	/^	u8 ie_info[0];$/;"	m	struct:wmi_set_ie_cmd
ie_info	wil6210/wmi.h	/^	u8 ie_info[0];$/;"	m	struct:wmi_set_appie_cmd
ie_len	ath6kl/wmi.h	/^	u8 ie_len;$/;"	m	struct:wmi_set_appie_cmd
ie_len	ath6kl/wmi.h	/^	u8 ie_len;$/;"	m	struct:wmi_set_appie_extended_cmd
ie_len	ath6kl/wmi.h	/^	u8 ie_len;$/;"	m	struct:wmi_set_ie_cmd
ie_len	wil6210/wmi.h	/^	__le16 ie_len;	\/* Length of the IE to be added to MGMT frame *\/$/;"	m	struct:wmi_set_appie_cmd
ie_mask	ath6kl/wmi.h	/^	__le16 ie_mask;$/;"	m	struct:wmi_bss_info_hdr2
ie_mask	ath6kl/wmi.h	/^	__le32 ie_mask;$/;"	m	struct:wmi_bss_filter_cmd
if_comb	ath5k/base.c	/^static const struct ieee80211_iface_combination if_comb = {$/;"	v	typeref:struct:ieee80211_iface_combination	file:
if_comb	ath9k/htc_drv_init.c	/^static const struct ieee80211_iface_combination if_comb = {$/;"	v	typeref:struct:ieee80211_iface_combination	file:
if_comb	ath9k/init.c	/^static const struct ieee80211_iface_combination if_comb[] = {$/;"	v	typeref:struct:ieee80211_iface_combination	file:
if_comb_limits	carl9170/carl9170.h	/^	struct ieee80211_iface_limit if_comb_limits[1];$/;"	m	struct:ar9170	typeref:struct:ar9170::ieee80211_iface_limit
if_combs	carl9170/carl9170.h	/^	struct ieee80211_iface_combination if_combs[1];$/;"	m	struct:ar9170	typeref:struct:ar9170::ieee80211_iface_combination
if_dfs_limits	ath9k/init.c	/^static const struct ieee80211_iface_limit if_dfs_limits[] = {$/;"	v	typeref:struct:ieee80211_iface_limit	file:
if_limits	ath5k/base.c	/^static const struct ieee80211_iface_limit if_limits[] = {$/;"	v	typeref:struct:ieee80211_iface_limit	file:
if_limits	ath9k/htc_drv_init.c	/^static const struct ieee80211_iface_limit if_limits[] = {$/;"	v	typeref:struct:ieee80211_iface_limit	file:
if_limits	ath9k/init.c	/^static const struct ieee80211_iface_limit if_limits[] = {$/;"	v	typeref:struct:ieee80211_iface_limit	file:
if_lock	ath6kl/core.h	/^	spinlock_t if_lock;$/;"	m	struct:ath6kl_vif
image_i	wil6210/wmi.h	/^	s32 image_i;$/;"	m	struct:wmi_corr_measure_event
image_q	wil6210/wmi.h	/^	s32 image_q;$/;"	m	struct:wmi_corr_measure_event
imask	ath5k/ath5k.h	/^	enum ath5k_int		imask;		\/* interrupt mask copy *\/$/;"	m	struct:ath5k_hw	typeref:enum:ath5k_hw::ath5k_int
imask	ath9k/hw.h	/^	enum ath9k_int imask;$/;"	m	struct:ath_hw	typeref:enum:ath_hw::ath9k_int
imrs2_reg	ath9k/hw.h	/^	u32 imrs2_reg;$/;"	m	struct:ath_hw
in_process	ath9k/htc.h	/^	bool in_process;$/;"	m	struct:ath9k_htc_rxbuf
ina_rssi_adc_dbm	wil6210/wmi.h	/^	__le32 ina_rssi_adc_dbm;$/;"	m	struct:wmi_read_rssi_event
inact_period	ath6kl/wmi.h	/^	__le32 inact_period;$/;"	m	struct:wmi_set_inact_period_cmd
inactivity_int	ath6kl/wmi.h	/^	__le32 inactivity_int;$/;"	m	struct:wmi_create_pstream_cmd
index	ath5k/ath5k.h	/^	s16 index;				\/* current index into nfval *\/$/;"	m	struct:ath5k_nfcal_hist
index	ath5k/rfbuffer.h	/^	u8			index;$/;"	m	struct:ath5k_rf_reg
index	ath9k/htc.h	/^	u8 index;$/;"	m	struct:ath9k_htc_sta
index	ath9k/htc.h	/^	u8 index;$/;"	m	struct:ath9k_htc_target_vif
index	ath9k/htc.h	/^	u8 index;$/;"	m	struct:ath9k_htc_vif
index	ath9k/hw.h	/^	u8 index;$/;"	m	struct:ath_gen_timer
indicat_flags	ath6kl/htc.h	/^	u32 indicat_flags;$/;"	m	struct:htc_rx_packet_info
info	ath6kl/htc.h	/^	} info;$/;"	m	struct:htc_packet	typeref:union:htc_packet::__anon26
info	ath6kl/wmi.h	/^	struct wmi_bss_roam_info info[];$/;"	m	struct:wmi_target_roam_tbl	typeref:struct:wmi_target_roam_tbl::wmi_bss_roam_info
info	ath6kl/wmi.h	/^	u8 info;$/;"	m	struct:wmi_data_hdr
info	ath6kl/wmi.h	/^	} __packed info;$/;"	m	struct:roam_ctrl_cmd	typeref:union:roam_ctrl_cmd::__anon33
info	ath9k/ar9003_mac.h	/^	u32 info;   \/* descriptor information *\/$/;"	m	struct:ar9003_txc
info	ath9k/mci.h	/^	struct list_head info;$/;"	m	struct:ath_mci_profile	typeref:struct:ath_mci_profile::list_head
info	ath9k/rc.h	/^	} info[RATE_TABLE_SIZE];$/;"	m	struct:ath_rate_table	typeref:struct:ath_rate_table::__anon18
info	carl9170/fwcmd.h	/^	u8 info;$/;"	m	struct:_carl9170_tx_status
info	wil6210/wmi.h	/^	struct wmi_rx_mgmt_info info;$/;"	m	struct:wmi_rx_mgmt_packet_event	typeref:struct:wmi_rx_mgmt_packet_event::wmi_rx_mgmt_info
info1	ath6kl/wmi.h	/^	__le16 info1;$/;"	m	struct:wmi_cmd_hdr
info1	wil6210/wil6210.h	/^	__le16 info1; \/* bits [0..3] - device_id, rest - unused *\/$/;"	m	struct:wil6210_mbox_hdr_wmi
info2	ath6kl/wmi.h	/^	__le16 info2;$/;"	m	struct:wmi_data_hdr
info3	ath6kl/wmi.h	/^	__le16 info3;$/;"	m	struct:wmi_data_hdr
info_req_flags	ath6kl/wmi.h	/^	__le32 info_req_flags;$/;"	m	struct:wmi_get_p2p_info
info_req_flags	ath6kl/wmi.h	/^	__le32 info_req_flags;$/;"	m	struct:wmi_p2p_info_event
iniAddac	ath9k/hw.h	/^	struct ar5416IniArray iniAddac;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniAdditional	ath9k/hw.h	/^	struct ar5416IniArray iniAdditional;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniBB	ath9k/hw.h	/^	struct ar5416IniArray iniBB[ATH_INI_NUM_SPLIT];$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniBB_RfGain	ath9k/hw.h	/^	struct ar5416IniArray iniBB_RfGain;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniBank6	ath9k/hw.h	/^	struct ar5416IniArray iniBank6;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniCckfirJapan2484	ath9k/hw.h	/^	struct ar5416IniArray iniCckfirJapan2484;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniCckfirNormal	ath9k/hw.h	/^	struct ar5416IniArray iniCckfirNormal;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniCommon	ath9k/hw.h	/^	struct ar5416IniArray iniCommon;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniDef	ath9k/ani.h	/^	struct ath9k_ani_default iniDef;$/;"	m	struct:ar5416AniState	typeref:struct:ar5416AniState::ath9k_ani_default
iniMac	ath9k/hw.h	/^	struct ar5416IniArray iniMac[ATH_INI_NUM_SPLIT];$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniModes	ath9k/hw.h	/^	struct ar5416IniArray iniModes;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniModesFastClock	ath9k/hw.h	/^	struct ar5416IniArray iniModesFastClock;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniModesRxGain	ath9k/hw.h	/^	struct ar5416IniArray iniModesRxGain;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniModesTxGain	ath9k/hw.h	/^	struct ar5416IniArray iniModesTxGain;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniModes_9271_ANI_reg	ath9k/hw.h	/^	struct ar5416IniArray iniModes_9271_ANI_reg;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniPcieSerdes	ath9k/hw.h	/^	struct ar5416IniArray iniPcieSerdes;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniPcieSerdesLowPower	ath9k/hw.h	/^	struct ar5416IniArray iniPcieSerdesLowPower;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniPcieSerdesWow	ath9k/hw.h	/^	struct ar5416IniArray iniPcieSerdesWow;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniRadio	ath9k/hw.h	/^	struct ar5416IniArray iniRadio[ATH_INI_NUM_SPLIT];$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
iniSOC	ath9k/hw.h	/^	struct ar5416IniArray iniSOC[ATH_INI_NUM_SPLIT];$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
ini_mode	ath5k/initvals.c	/^	} ini_mode;$/;"	m	struct:ath5k_ini	typeref:enum:ath5k_ini::__anon58	file:
ini_modes_rx_gain_bounds	ath9k/hw.h	/^	struct ar5416IniArray ini_modes_rx_gain_bounds;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
ini_radio_post_sys2ant	ath9k/hw.h	/^	struct ar5416IniArray ini_radio_post_sys2ant;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416IniArray
ini_register	ath5k/initvals.c	/^	u16	ini_register;$/;"	m	struct:ath5k_ini	file:
ini_value	ath5k/initvals.c	/^	u32	ini_value;$/;"	m	struct:ath5k_ini	file:
initPDADC	ath9k/hw.h	/^	int initPDADC;$/;"	m	struct:ath_hw
init_bb	ath9k/hw.h	/^	void (*init_bb)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
init_cal	ath9k/hw.h	/^	bool (*init_cal)(struct ath_hw *ah, struct ath9k_channel *chan);$/;"	m	struct:ath_hw_private_ops
init_cal_settings	ath9k/hw.h	/^	void (*init_cal_settings)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
init_mode_gain_regs	ath9k/hw.h	/^	void (*init_mode_gain_regs)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
init_netdev	ath6kl/main.c	/^void init_netdev(struct net_device *dev)$/;"	f
initial_ratemax	ath9k/rc.h	/^	u8 initial_ratemax;$/;"	m	struct:ath_rate_table
initialized	carl9170/carl9170.h	/^		bool initialized;$/;"	m	struct:ar9170::__anon53
int_status_en	ath6kl/hif.h	/^	u8 int_status_en;$/;"	m	struct:ath6kl_irq_enable_reg
interface	ath6kl/usb.c	/^	struct usb_interface *interface;$/;"	m	struct:ath6kl_usb	typeref:struct:ath6kl_usb::usb_interface	file:
interface	ath9k/hif_usb.h	/^	struct usb_interface *interface;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_interface
interpolate	ath9k/ar9003_eeprom.c	/^static int interpolate(int x, int xa, int xb, int ya, int yb)$/;"	f	file:
interval_usec	wil6210/wmi.h	/^	__le32 interval_usec;$/;"	m	struct:wmi_notify_req_cmd
intf	carl9170/carl9170.h	/^	struct usb_interface *intf;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_interface
intolerant_40mhz	ath6kl/wmi.h	/^	u8 intolerant_40mhz;$/;"	m	struct:wmi_set_htcap_cmd
intr_gen_timer_thresh	ath9k/hw.h	/^	u32 intr_gen_timer_thresh;$/;"	m	struct:ath_hw
intr_gen_timer_trigger	ath9k/hw.h	/^	u32 intr_gen_timer_trigger;$/;"	m	struct:ath_hw
intr_ref_cnt	ath9k/hw.h	/^	atomic_t intr_ref_cnt;$/;"	m	struct:ath_hw
intr_tq	ath9k/ath9k.h	/^	struct tasklet_struct intr_tq;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::tasklet_struct
intr_txqs	ath9k/hw.h	/^	u32 intr_txqs;$/;"	m	struct:ath_hw
intra_bss	ath6kl/core.h	/^	u8 intra_bss;$/;"	m	struct:ath6kl
intrstatus	ath9k/ath9k.h	/^	u32 intrstatus;$/;"	m	struct:ath_softc
intvl	ath6kl/wmi.h	/^	__le32 intvl;$/;"	m	struct:wmi_txe_notify_cmd
invalidNFcount	ath9k/calib.h	/^	u8 invalidNFcount;$/;"	m	struct:ath9k_nfcal_hist
invalid_rate	ath6kl/core.h	/^			unsigned int invalid_rate;$/;"	m	struct:ath6kl::__anon24::__anon25
io_comp_queue	ath6kl/usb.c	/^	struct sk_buff_head io_comp_queue;$/;"	m	struct:ath6kl_usb_pipe	typeref:struct:ath6kl_usb_pipe::sk_buff_head	file:
io_complete_work	ath6kl/usb.c	/^	struct work_struct io_complete_work;$/;"	m	struct:ath6kl_usb_pipe	typeref:struct:ath6kl_usb_pipe::work_struct	file:
iobase	ath5k/ath5k.h	/^	void __iomem		*iobase;	\/* address of the device *\/$/;"	m	struct:ath5k_hw
ip_length	wil6210/txrx.h	/^	u8  ip_length;$/;"	m	struct:vring_rx_dma
ip_length	wil6210/txrx.h	/^	u8  ip_length;$/;"	m	struct:vring_tx_dma
ips	ath6kl/wmi.h	/^	__be32 ips[MAX_IP_ADDRS];$/;"	m	struct:wmi_set_ip_cmd
iqCalICh	ath9k/eeprom.h	/^	int8_t iqCalICh[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
iqCalICh	ath9k/eeprom.h	/^	u8 iqCalICh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
iqCalICh	ath9k/eeprom.h	/^	u8 iqCalICh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
iqCalICh	carl9170/eeprom.h	/^	s8	iqCalICh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
iqCalQCh	ath9k/eeprom.h	/^	int8_t iqCalQCh[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
iqCalQCh	ath9k/eeprom.h	/^	u8 iqCalQCh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
iqCalQCh	ath9k/eeprom.h	/^	u8 iqCalQCh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
iqCalQCh	carl9170/eeprom.h	/^	s8	iqCalQCh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
iq_cal_multi_sample	ath9k/ar9002_calib.c	/^static const struct ath9k_percal_data iq_cal_multi_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
iq_cal_single_sample	ath9k/ar9002_calib.c	/^static const struct ath9k_percal_data iq_cal_single_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
iq_cal_single_sample	ath9k/ar9003_calib.c	/^static const struct ath9k_percal_data iq_cal_single_sample = {$/;"	v	typeref:struct:ath9k_percal_data	file:
iq_caldata	ath9k/hw.h	/^	struct ath9k_cal_list iq_caldata;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_cal_list
iqc_coeff	ath9k/ar9003_calib.c	/^	int iqc_coeff[2];$/;"	m	struct:coeff	file:
irq	ath5k/ath5k.h	/^	int irq;$/;"	m	struct:ath5k_hw
irq	ath9k/ath9k.h	/^	int irq;$/;"	m	struct:ath_softc
irq_disable	ath6kl/hif.h	/^	void (*irq_disable)(struct ath6kl *ar);$/;"	m	struct:ath6kl_hif_ops
irq_en_reg	ath6kl/hif.h	/^	struct ath6kl_irq_enable_reg irq_en_reg;$/;"	m	struct:ath6kl_device	typeref:struct:ath6kl_device::ath6kl_irq_enable_reg
irq_enable	ath6kl/hif.h	/^	void (*irq_enable)(struct ath6kl *ar);$/;"	m	struct:ath6kl_hif_ops
irq_handling	ath6kl/sdio.c	/^	atomic_t irq_handling;$/;"	m	struct:ath6kl_sdio	file:
irq_proc_reg	ath6kl/hif.h	/^	struct ath6kl_irq_proc_registers irq_proc_reg;$/;"	m	struct:ath6kl_device	typeref:struct:ath6kl_device::ath6kl_irq_proc_registers
irq_wq	ath6kl/sdio.c	/^	wait_queue_head_t irq_wq;$/;"	m	struct:ath6kl_sdio	file:
irqlock	ath5k/ath5k.h	/^	spinlock_t		irqlock;$/;"	m	struct:ath5k_hw
isMultidomain	ath9k/eeprom.h	/^	u8 isMultidomain;$/;"	m	struct:ath9k_country_entry
is_2g	ath9k/btcoex.h	/^	bool is_2g;$/;"	m	struct:ath9k_hw_mci
is_amsdu	ath6kl/core.h	/^	bool is_amsdu;$/;"	m	struct:skb_hold_q
is_associated	wil6210/wmi.h	/^	__le32 is_associated;$/;"	m	struct:wmi_get_status_done_event
is_ath9k_unloaded	ath9k/init.c	/^bool is_ath9k_unloaded;$/;"	v
is_clk_25mhz	ath9k/hw.h	/^	bool is_clk_25mhz;$/;"	m	struct:ath_hw
is_critical	ath9k/mci.h	/^	bool is_critical;$/;"	m	struct:ath_mci_profile_status
is_ctrl_ep_empty	ath6kl/cfg80211.c	/^static bool is_ctrl_ep_empty(struct ath6kl *ar)$/;"	f	file:
is_disabled	ath6kl/sdio.c	/^	bool is_disabled;$/;"	m	struct:ath6kl_sdio	file:
is_ethertype	ath6kl/wmi.h	35;"	d
is_first	ath9k/mac.h	/^	bool is_first;$/;"	m	struct:ath_tx_info
is_hsleep_mode_procsed	ath6kl/cfg80211.c	/^static int is_hsleep_mode_procsed(struct ath6kl_vif *vif)$/;"	f	file:
is_last	ath9k/mac.h	/^	bool is_last;$/;"	m	struct:ath_tx_info
is_legacy	ath6kl/wmi.h	/^	__le32 is_legacy;$/;"	m	struct:wmi_begin_scan_cmd
is_legacy	ath6kl/wmi.h	/^	__le32 is_legacy;$/;"	m	struct:wmi_start_scan_cmd
is_link	ath9k/mci.h	/^	bool is_link;$/;"	m	struct:ath_mci_profile_status
is_main_vif	carl9170/carl9170.h	/^static inline bool is_main_vif(struct ar9170 *ar, struct ieee80211_vif *vif)$/;"	f
is_mcast	ath6kl/wmi.h	/^	u8 is_mcast;$/;"	m	struct:wmi_tkip_micerr_event
is_mem_full	carl9170/tx.c	/^static bool is_mem_full(struct ar9170 *ar)$/;"	f	file:
is_monitoring	ath9k/hw.h	/^	bool is_monitoring;$/;"	m	struct:ath_hw
is_mybeacon	ath9k/debug.h	/^		bool is_mybeacon;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon8
is_mybeacon	ath9k/mac.h	/^	bool is_mybeacon;$/;"	m	struct:ath_rx_status
is_pciexpress	ath9k/hw.h	/^	bool is_pciexpress;$/;"	m	struct:ath_hw
is_peer_initiator	ath6kl/wmi.h	/^	u8 is_peer_initiator;$/;"	m	struct:wmi_delba_event
is_pmu_set	ath9k/ar9003_eeprom.c	/^static bool is_pmu_set(struct ath_hw *ah, u32 pmu_reg, int pmu_set)$/;"	f	file:
is_probe_ssid	ath6kl/wmi.h	/^	bool is_probe_ssid;$/;"	m	struct:wmi
is_rate_ht20	ath6kl/cfg80211.c	/^static bool is_rate_ht20(s32 rate, u8 *mcs, bool *sgi)$/;"	f	file:
is_rate_ht40	ath6kl/cfg80211.c	/^static bool is_rate_ht40(s32 rate, u8 *mcs, bool *sgi)$/;"	f	file:
is_rate_legacy	ath6kl/cfg80211.c	/^static bool is_rate_legacy(s32 rate)$/;"	f	file:
is_secured	wil6210/wmi.h	/^	__le32 is_secured;$/;"	m	struct:wmi_get_status_done_event
is_vif_sta	ath9k/htc.h	/^	u8 is_vif_sta;$/;"	m	struct:ath9k_htc_target_sta
is_wmm_enabled	ath6kl/wmi.h	/^	bool is_wmm_enabled;$/;"	m	struct:wmi
is_wwr_sku	regd.c	/^static inline bool is_wwr_sku(u16 regd)$/;"	f	file:
isnew	ath9k/htc.h	/^	u8 isnew;$/;"	m	struct:ath9k_htc_target_rate
iso	ath9k/eeprom.h	/^	u8 iso[3];$/;"	m	struct:ath9k_country_entry
isoName	regd.h	/^	const char *isoName;$/;"	m	struct:country_code_to_enum_rd
iso_name	ath6kl/wmi.h	/^	u8 iso_name[2];$/;"	m	struct:wmi_set_regdomain_cmd
isok	ath9k/debug.h	/^		bool isok;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
isr_misc	wil6210/wil6210.h	/^	u32 isr_misc;$/;"	m	struct:wil6210_priv
istats	ath9k/debug.h	/^	struct ath_interrupt_stats istats;$/;"	m	struct:ath_stats	typeref:struct:ath_stats::ath_interrupt_stats
iterations	wil6210/wmi.h	/^	__le32 iterations;$/;"	m	struct:wmi_corr_measure_cmd
ito64	ath9k/ath9k.h	40;"	d
itr_value	wil6210/wmi.h	/^	__le32 itr_value;$/;"	m	struct:wmi_cfg_rx_chain_cmd
jiffies	ath9k/debug.h	/^		u64 jiffies;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
jiffies	ath9k/debug.h	/^		u64 jiffies;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon8
keep_alive_intvl	ath6kl/wmi.h	/^	u8 keep_alive_intvl;$/;"	m	struct:wmi_get_keepalive_cmd
keep_alive_intvl	ath6kl/wmi.h	/^	u8 keep_alive_intvl;$/;"	m	struct:wmi_set_keepalive_cmd
keepalive	ath6kl/core.h	/^		u8 keepalive;$/;"	m	struct:ath6kl::__anon24
keeprccontent	ar5523/ar5523_hw.h	/^	__be32	keeprccontent;$/;"	m	struct:ar5523_cmd_rates
keeprccontent	ar5523/ar5523_hw.h	/^	__be32	keeprccontent;$/;"	m	struct:ar5523_cmd_reset
key	ath6kl/core.h	/^	u8 key[64];$/;"	m	struct:ath6kl_wep_key
key	ath6kl/core.h	/^	u8 key[WLAN_MAX_KEY_LEN];$/;"	m	struct:ath6kl_key
key	ath6kl/core.h	/^	u8 key[WLAN_MAX_KEY_LEN];$/;"	m	struct:ath6kl_req_key
key	ath6kl/wmi.h	/^	u8 key[WLAN_MAX_KEY_LEN];$/;"	m	struct:wmi_add_cipher_key_cmd
key	carl9170/fwcmd.h	/^	u32		key[4];$/;"	m	struct:carl9170_set_key_cmd
key	wil6210/wmi.h	/^	u8 key[WMI_MAX_KEY_LEN];$/;"	m	struct:wmi_add_cipher_key_cmd
keyId	carl9170/fwcmd.h	/^	__le16		keyId;$/;"	m	struct:carl9170_set_key_cmd
key_cache_miss	ath6kl/wmi.h	/^	__le32 key_cache_miss;$/;"	m	struct:rx_stats
key_id	ath6kl/wmi.h	/^	u8 key_id;$/;"	m	struct:wmi_tkip_micerr_event
key_index	ath6kl/core.h	/^	u8 key_index;$/;"	m	struct:ath6kl_req_key
key_index	ath6kl/core.h	/^	u8 key_index;$/;"	m	struct:ath6kl_wep_key
key_index	ath6kl/wmi.h	/^	u8 key_index;$/;"	m	struct:wmi_add_cipher_key_cmd
key_index	ath6kl/wmi.h	/^	u8 key_index;$/;"	m	struct:wmi_delete_cipher_key_cmd
key_index	wil6210/wmi.h	/^	u8 key_index;$/;"	m	struct:wmi_add_cipher_key_cmd
key_index	wil6210/wmi.h	/^	u8 key_index;$/;"	m	struct:wmi_delete_cipher_key_cmd
key_len	ath6kl/core.h	/^	u8 key_len;$/;"	m	struct:ath6kl_key
key_len	ath6kl/core.h	/^	u8 key_len;$/;"	m	struct:ath6kl_req_key
key_len	ath6kl/core.h	/^	u8 key_len;$/;"	m	struct:ath6kl_wep_key
key_len	ath6kl/wmi.h	/^	u8 key_len;$/;"	m	struct:wmi_add_cipher_key_cmd
key_len	wil6210/wmi.h	/^	u8 key_len;$/;"	m	struct:wmi_add_cipher_key_cmd
key_mac_addr	ath6kl/wmi.h	/^	u8 key_mac_addr[ETH_ALEN];$/;"	m	struct:wmi_add_cipher_key_cmd
key_op_ctrl	ath6kl/wmi.h	/^	u8 key_op_ctrl;$/;"	m	struct:wmi_add_cipher_key_cmd
key_op_ctrl	wil6210/wmi.h	/^	u8 key_op_ctrl;		\/* Additional Key Control information *\/$/;"	m	struct:wmi_add_cipher_key_cmd
key_rsc	ath6kl/wmi.h	/^	u8 key_rsc[8];$/;"	m	struct:wmi_add_cipher_key_cmd
key_rsc	wil6210/wmi.h	/^	u8 key_rsc[8];		\/* key replay sequence counter *\/$/;"	m	struct:wmi_add_cipher_key_cmd
key_type	ath6kl/core.h	/^	int key_type;$/;"	m	struct:ath6kl_req_key
key_type	ath6kl/wmi.h	/^	u8 key_type;$/;"	m	struct:wmi_add_cipher_key_cmd
key_type	ath9k/htc.h	/^	u8 key_type;$/;"	m	struct:tx_frame_hdr
key_type	ath9k/htc.h	/^	u8 key_type;$/;"	m	struct:tx_mgmt_hdr
key_type	wil6210/wmi.h	/^	u8 key_type;$/;"	m	struct:wmi_add_cipher_key_cmd
key_usage	ath6kl/wmi.h	/^	u8 key_usage;$/;"	m	struct:wmi_add_cipher_key_cmd
key_usage	ath6kl/wmi.h	/^enum key_usage {$/;"	g
key_usage	wil6210/wmi.h	/^	u8 key_usage;		\/* enum wmi_key_usage *\/$/;"	m	struct:wmi_add_cipher_key_cmd
keycachemiss	ar5523/ar5523_hw.h	/^	__be32	keycachemiss;$/;"	m	struct:ar5523_rx_desc
keyix	ath9k/ath9k.h	/^	u8 keyix;$/;"	m	struct:ath_frame_info
keyix	ath9k/htc.h	/^	u8 keyix;$/;"	m	struct:tx_frame_hdr
keyix	ath9k/htc.h	/^	u8 keyix;$/;"	m	struct:tx_mgmt_hdr
keyix	ath9k/mac.h	/^	u8 keyix;$/;"	m	struct:ath_tx_info
keymax	ath.h	/^	u32 keymax;$/;"	m	struct:ath_common
keymgmt	ath6kl/core.h	/^	u8 keymgmt;$/;"	m	struct:ath6kl_sta
keymgmt	ath6kl/wmi.h	/^			u8 keymgmt;$/;"	m	struct:wmi_connect_event::__anon29::__anon31
keys	ath6kl/core.h	/^	struct ath6kl_key keys[WMI_MAX_KEY_INDEX + 1];$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::ath6kl_key
keytype	ath9k/ath9k.h	/^	enum ath9k_key_type keytype;$/;"	m	struct:ath_frame_info	typeref:enum:ath_frame_info::ath9k_key_type
keytype	ath9k/mac.h	/^	enum ath9k_key_type keytype;$/;"	m	struct:ath_tx_info	typeref:enum:ath_tx_info::ath9k_key_type
krk	ath6kl/wmi.h	/^	u8 krk[WMI_KRK_LEN];$/;"	m	struct:wmi_add_krk_cmd
kv_len	ath.h	/^	u16 kv_len;$/;"	m	struct:ath_keyval
kv_mic	ath.h	/^	u8 kv_mic[8]; \/* Michael MIC key *\/$/;"	m	struct:ath_keyval
kv_pad	ath.h	/^	u8 kv_pad;$/;"	m	struct:ath_keyval
kv_txmic	ath.h	/^	u8 kv_txmic[8]; \/* Michael MIC TX key (used only if the hardware$/;"	m	struct:ath_keyval
kv_type	ath.h	/^	u8 kv_type;$/;"	m	struct:ath_keyval
kv_val	ath.h	/^	u8 kv_val[16]; \/* TK *\/$/;"	m	struct:ath_keyval
l	carl9170/carl9170.h	/^	struct led_classdev l;$/;"	m	struct:carl9170_led	typeref:struct:carl9170_led::led_classdev
l2_802_3_offload_ctrl	wil6210/wmi.h	/^	u8 l2_802_3_offload_ctrl;$/;"	m	struct:wmi_cfg_rx_chain_cmd
l2_nwifi_offload_ctrl	wil6210/wmi.h	/^	u8 l2_nwifi_offload_ctrl;$/;"	m	struct:wmi_cfg_rx_chain_cmd
l3_l4_ctrl	wil6210/wmi.h	/^	u8 l3_l4_ctrl;$/;"	m	struct:wmi_cfg_rx_chain_cmd
last_action	carl9170/carl9170.h	/^		unsigned long last_action;$/;"	m	struct:ar9170::__anon52
last_beacon	carl9170/carl9170.h	/^		unsigned long last_beacon;$/;"	m	struct:ar9170::__anon52
last_cancel_roc_id	ath6kl/core.h	/^	u32 last_cancel_roc_id;$/;"	m	struct:ath6kl_vif
last_cc	ath5k/ani.h	/^	struct ath_cycle_counters last_cc;$/;"	m	struct:ath5k_ani_state	typeref:struct:ath5k_ani_state::ath_cycle_counters
last_cck_errors	ath5k/ani.h	/^	unsigned int		last_cck_errors;$/;"	m	struct:ath5k_ani_state
last_ch	ath6kl/core.h	/^	u16 last_ch;$/;"	m	struct:ath6kl
last_cmd_id	ath9k/wmi.h	/^	enum wmi_cmd_id last_cmd_id;$/;"	m	struct:wmi	typeref:enum:wmi::wmi_cmd_id
last_listen	ath5k/ani.h	/^	unsigned int		last_listen;$/;"	m	struct:ath5k_ani_state
last_mcs_rx	wil6210/wil6210.h	/^	u16 last_mcs_rx;$/;"	m	struct:wil6210_stats
last_mgmt_tx_frame	ath6kl/wmi.h	/^	u8 *last_mgmt_tx_frame;$/;"	m	struct:wmi
last_mgmt_tx_frame_len	ath6kl/wmi.h	/^	size_t last_mgmt_tx_frame_len;$/;"	m	struct:wmi
last_ofdm_errors	ath5k/ani.h	/^	unsigned int		last_ofdm_errors;$/;"	m	struct:ath5k_ani_state
last_pulse_ts	ath9k/dfs_pattern_detector.h	/^	u64 last_pulse_ts;$/;"	m	struct:dfs_pattern_detector
last_reason	carl9170/carl9170.h	/^	enum carl9170_restart_reasons last_reason;$/;"	m	struct:ar9170	typeref:enum:ar9170::carl9170_restart_reasons
last_recovery	ath9k/btcoex.h	/^	u32 last_recovery;$/;"	m	struct:ath9k_hw_mci
last_roc_id	ath6kl/core.h	/^	u32 last_roc_id;$/;"	m	struct:ath6kl_vif
last_rssi	ath6kl/wmi.h	/^	s8 last_rssi;$/;"	m	struct:wmi_bss_roam_info
last_rssi	ath6kl/wmi.h	/^	u8 last_rssi;$/;"	m	struct:sq_threshold_params
last_rssi	ath9k/ath9k.h	/^	int last_rssi;$/;"	m	struct:ath_softc
last_rssi	ath9k/htc.h	/^	int last_rssi; \/* FIXME: per-STA *\/$/;"	m	struct:ath9k_htc_rx
last_rssi_poll_event	ath6kl/wmi.h	/^	u8 last_rssi_poll_event;$/;"	m	struct:sq_threshold_params
last_slept	carl9170/carl9170.h	/^		unsigned long last_slept;$/;"	m	struct:ar9170::__anon52
last_state	carl9170/carl9170.h	/^	bool last_state;$/;"	m	struct:carl9170_led
last_ts	ath9k/dfs_pri_detector.h	/^	u64 last_ts;$/;"	m	struct:pri_detector
last_ts	ath9k/dfs_pri_detector.h	/^	u64 last_ts;$/;"	m	struct:pri_sequence
led	carl9170/eeprom.h	/^	__le16 led;$/;"	m	struct:ar9170_led_mode
led_blink	ath9k/init.c	/^int led_blink;$/;"	v
led_cdev	ath9k/ath9k.h	/^	struct led_classdev led_cdev;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::led_classdev
led_cdev	ath9k/htc.h	/^	struct led_classdev led_cdev;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::led_classdev
led_dev	ath5k/ath5k.h	/^	struct led_classdev led_dev;		\/* led classdev *\/$/;"	m	struct:ath5k_led	typeref:struct:ath5k_led::led_classdev
led_name	ath9k/ath9k.h	/^	char led_name[32];$/;"	m	struct:ath_softc
led_name	ath9k/htc.h	/^	char led_name[32];$/;"	m	struct:ath9k_htc_priv
led_on	ath5k/ath5k.h	/^				led_on;		\/* pin setting for LED on *\/$/;"	m	struct:ath5k_hw
led_pin	ath5k/ath5k.h	/^	unsigned int		led_pin,	\/* GPIO pin for driving LED *\/$/;"	m	struct:ath5k_hw
led_pin	ath9k/hw.h	/^	int led_pin;$/;"	m	struct:ath_hw
led_registered	ath9k/ath9k.h	/^	bool led_registered;$/;"	m	struct:ath_softc
led_registered	ath9k/htc.h	/^	bool led_registered;$/;"	m	struct:ath9k_htc_priv
led_work	ath9k/htc.h	/^	struct work_struct led_work;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::work_struct
led_work	carl9170/carl9170.h	/^	struct delayed_work led_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::delayed_work
ledmode	ar5523/ar5523_hw.h	/^	__be32	ledmode;$/;"	m	struct:ar5523_cmd_ledblink
ledmode	ar5523/ar5523_hw.h	/^	__be32	ledmode;$/;"	m	struct:ar5523_cmd_ledsteady
lednum	ar5523/ar5523_hw.h	/^	__be32	lednum;$/;"	m	struct:ar5523_cmd_ledblink
lednum	ar5523/ar5523_hw.h	/^	__be32	lednum;$/;"	m	struct:ar5523_cmd_ledsteady
leds	carl9170/carl9170.h	/^	struct carl9170_led leds[AR9170_NUM_LEDS];$/;"	m	struct:ar9170	typeref:struct:ar9170::carl9170_led
legacy_rates	ath9k/htc.h	/^	struct ath9k_htc_rateset legacy_rates;$/;"	m	struct:ath9k_htc_rate	typeref:struct:ath9k_htc_rate::ath9k_htc_rateset
len	ar5523/ar5523_hw.h	/^	__be32		len;$/;"	m	struct:ar5523_cmd_hdr
len	ar5523/ar5523_hw.h	/^	__be32	len;		\/* msg length including header *\/$/;"	m	struct:ar5523_rx_desc
len	ar5523/ar5523_hw.h	/^	__be32	len;$/;"	m	struct:ar5523_cmd_txq_setup
len	ar5523/ar5523_hw.h	/^	__be32	len;$/;"	m	struct:ar5523_fwblock
len	ar5523/ar5523_hw.h	/^	__be32	len;$/;"	m	struct:ar5523_write_mac
len	ath5k/rfbuffer.h	/^	u8	len;$/;"	m	struct:ath5k_rfb_field
len	ath6kl/core.h	/^	__le32 len;$/;"	m	struct:ath6kl_fw_ie
len	ath6kl/core.h	/^	size_t len;$/;"	m	struct:ath6kl_mgmt_buff
len	ath6kl/hif.h	/^	int len;$/;"	m	struct:hif_scatter_item
len	ath6kl/hif.h	/^	u32 len;$/;"	m	struct:hif_scatter_req
len	ath6kl/htc.h	/^	u8 len;$/;"	m	struct:htc_record_hdr
len	ath6kl/wmi.h	/^	__le16 len;$/;"	m	struct:wmi_p2p_capabilities_event
len	ath6kl/wmi.h	/^	__le16 len;$/;"	m	struct:wmi_p2p_info_event
len	ath6kl/wmi.h	/^	__le16 len;$/;"	m	struct:wmi_p2p_probe_response_cmd
len	ath6kl/wmi.h	/^	__le16 len;$/;"	m	struct:wmi_p2p_rx_probe_req_event
len	ath6kl/wmi.h	/^	__le16 len;$/;"	m	struct:wmi_rx_action_event
len	ath6kl/wmi.h	/^	__le16 len;$/;"	m	struct:wmi_send_action_cmd
len	ath6kl/wmi.h	/^	__le16 len;$/;"	m	struct:wmi_send_mgmt_cmd
len	ath9k/hif_usb.h	/^	u16 len;$/;"	m	struct:tx_buf
len	carl9170/carl9170.h	/^	unsigned int len;$/;"	m	struct:carl9170_tx_queue_stats
len	carl9170/fwcmd.h	/^			u8	len;$/;"	m	struct:carl9170_cmd_head::__anon35::__anon36
len	carl9170/wlan.h	/^	__le16 len;$/;"	m	struct:_carl9170_tx_superdesc
len	carl9170/wlan.h	/^	__le16 len;$/;"	m	struct:carl9170_tx_superdesc
len	wil6210/wil6210.h	/^	__le16 len; \/* payload, bytes after this header *\/$/;"	m	struct:wil6210_mbox_hdr
len	wil6210/wmi.h	/^	__le16 len;$/;"	m	struct:wmi_sw_tx_req_cmd
len	wil6210/wmi.h	/^	__le32 len;$/;"	m	struct:wmi_rx_mgmt_info
len_changed	ath9k/htc.h	/^	u8 len_changed;$/;"	m	struct:tx_beacon_header
len_max	ath6kl/htc.h	/^	int len_max;$/;"	m	struct:htc_endpoint
len_max	ath6kl/htc.h	/^	unsigned int len_max;$/;"	m	struct:htc_service_connect_resp
length	ar5523/ar5523_hw.h	/^	__be16		length;		\/* chunk size in bytes *\/$/;"	m	struct:ar5523_chunk
length	ar5523/ar5523_hw.h	/^	__u8		length;$/;"	m	struct:ar5523_cmd_rateset
length	ath6kl/debug.c	/^	__le32 length;$/;"	m	struct:ath6kl_fwlog_slot	file:
length	ath6kl/hif.h	/^	u32 length;$/;"	m	struct:bus_request
length	ath6kl/target.h	/^	__le32 length;$/;"	m	struct:ath6kl_dbglog_buf
length	ath6kl/wmi.h	/^	u8 length;$/;"	m	struct:wmi_set_regdomain_cmd
length	ath9k/ath9k.h	/^	__be16 length;$/;"	m	struct:fft_sample_tlv
length	ath9k/eeprom.h	/^	u16 length;$/;"	m	struct:base_eep_ar9287_header
length	ath9k/eeprom.h	/^	u16 length;$/;"	m	struct:base_eep_header
length	ath9k/eeprom.h	/^	u16 length;$/;"	m	struct:base_eep_header_4k
length	carl9170/eeprom.h	/^	__le16	length;$/;"	m	struct:ar9170_eeprom
length	carl9170/fwdesc.h	/^	__le16 length;$/;"	m	struct:carl9170fw_desc_head
length	carl9170/hw.h	/^	__le16 length;$/;"	m	struct:ar9170_stream
length	carl9170/wlan.h	/^	__le16 length;$/;"	m	struct:_ar9170_tx_hwdesc
length	carl9170/wlan.h	/^	__le16 length;$/;"	m	struct:ar9170_tx_hwdesc
length	wil6210/txrx.h	/^	u16 length;$/;"	m	struct:vring_rx_dma
length	wil6210/txrx.h	/^	u16 length;$/;"	m	struct:vring_tx_dma
length_samples	wil6210/wmi.h	/^	__le32 length_samples;$/;"	m	struct:wmi_corr_measure_cmd
level	ath5k/debug.c	/^	enum ath5k_debug_level level;$/;"	m	struct:__anon59	typeref:enum:__anon59::ath5k_debug_level	file:
level	ath5k/debug.h	/^	unsigned int		level;		\/* debug level *\/$/;"	m	struct:ath5k_dbg_info
limit	carl9170/carl9170.h	/^	unsigned int limit;$/;"	m	struct:carl9170_tx_queue_stats
link	ath5k/ath5k.h	/^	u32			*link;$/;"	m	struct:ath5k_txq
link	ath6kl/usb.c	/^	struct list_head link;$/;"	m	struct:ath6kl_urb_context	typeref:struct:ath6kl_urb_context::list_head	file:
link	ath9k/ar9003_mac.h	/^	u32 link;   \/* link pointer *\/$/;"	m	struct:ar9003_txc
link	ath9k/mac.h	/^	dma_addr_t link;$/;"	m	struct:ath_tx_info
list	ar5523/ar5523.h	/^	struct	list_head	list;$/;"	m	struct:ar5523_rx_data	typeref:struct:ar5523_rx_data::list_head
list	ar5523/ar5523.h	/^	struct list_head	list;$/;"	m	struct:ar5523_tx_data	typeref:struct:ar5523_tx_data::list_head
list	ath5k/base.h	/^	struct list_head	list;$/;"	m	struct:ath5k_buf	typeref:struct:ath5k_buf::list_head
list	ath6kl/core.h	/^	struct list_head list;$/;"	m	struct:ath6kl_mc_filter	typeref:struct:ath6kl_mc_filter::list_head
list	ath6kl/core.h	/^	struct list_head list;$/;"	m	struct:ath6kl_mgmt_buff	typeref:struct:ath6kl_mgmt_buff::list_head
list	ath6kl/core.h	/^	struct list_head list;$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::list_head
list	ath6kl/hif.h	/^	struct list_head list;$/;"	m	struct:bus_request	typeref:struct:bus_request::list_head
list	ath6kl/hif.h	/^	struct list_head list;$/;"	m	struct:hif_scatter_req	typeref:struct:hif_scatter_req::list_head
list	ath6kl/htc.h	/^	struct list_head list;$/;"	m	struct:htc_endpoint_credit_dist	typeref:struct:htc_endpoint_credit_dist::list_head
list	ath6kl/htc.h	/^	struct list_head list;$/;"	m	struct:htc_packet	typeref:struct:htc_packet::list_head
list	ath9k/ath9k.h	/^	struct list_head list;$/;"	m	struct:ath_atx_ac	typeref:struct:ath_atx_ac::list_head
list	ath9k/ath9k.h	/^	struct list_head list;$/;"	m	struct:ath_atx_tid	typeref:struct:ath_atx_tid::list_head
list	ath9k/ath9k.h	/^	struct list_head list;$/;"	m	struct:ath_buf	typeref:struct:ath_buf::list_head
list	ath9k/hif_usb.h	/^	struct list_head list;$/;"	m	struct:tx_buf	typeref:struct:tx_buf::list_head
list	ath9k/htc.h	/^	struct list_head list;$/;"	m	struct:ath9k_htc_rxbuf	typeref:struct:ath9k_htc_rxbuf::list_head
list	ath9k/htc_hst.h	/^	struct list_head list;$/;"	m	struct:ath9k_htc_hif	typeref:struct:ath9k_htc_hif::list_head
list	ath9k/htc_hst.h	/^	struct list_head list;$/;"	m	struct:htc_target	typeref:struct:htc_target::list_head
list	ath9k/mci.h	/^	struct list_head list;$/;"	m	struct:ath_mci_profile_info	typeref:struct:ath_mci_profile_info::list_head
list	ath9k/wmi.h	/^	struct list_head list;$/;"	m	struct:ath9k_htc_tx_event	typeref:struct:ath9k_htc_tx_event::list_head
list	carl9170/carl9170.h	/^	struct list_head list;$/;"	m	struct:carl9170_bar_list_entry	typeref:struct:carl9170_bar_list_entry::list_head
list	carl9170/carl9170.h	/^	struct list_head list;$/;"	m	struct:carl9170_sta_tid	typeref:struct:carl9170_sta_tid::list_head
list	carl9170/carl9170.h	/^	struct list_head list;$/;"	m	struct:carl9170_vif_info	typeref:struct:carl9170_vif_info::list_head
list	wil6210/wil6210.h	/^	struct list_head list;$/;"	m	struct:pending_wmi_event	typeref:struct:pending_wmi_event::list_head
list_lock	ath6kl/core.h	/^	spinlock_t list_lock;$/;"	m	struct:ath6kl
listenTime	ath9k/ani.h	/^	u32 listenTime;$/;"	m	struct:ar5416AniState
listen_interval	ath9k/ath9k.h	/^	u16 listen_interval;$/;"	m	struct:ath_beacon_config
listen_interval	wil6210/wmi.h	/^	__le16 listen_interval;$/;"	m	struct:wmi_connect_event
listen_intvl	ath6kl/wmi.h	/^			__le16 listen_intvl;$/;"	m	struct:wmi_connect_event::__anon29::__anon30
listen_intvl	ath6kl/wmi.h	/^	__le16 listen_intvl;$/;"	m	struct:wmi_listen_int_cmd
listen_intvl_t	ath6kl/core.h	/^	u16 listen_intvl_t;$/;"	m	struct:ath6kl_vif
listen_time	ath5k/ani.h	/^	unsigned int		listen_time;$/;"	m	struct:ath5k_ani_state
lk_ahd	ath6kl/htc.h	/^	u8 lk_ahd[4];$/;"	m	struct:htc_bundle_lkahd_rpt
lk_ahd	ath6kl/htc.h	/^	u8 lk_ahd[4];$/;"	m	struct:htc_lookahead_report
lna1_lna2_delta	ath9k/hw.h	/^	int lna1_lna2_delta;$/;"	m	struct:ath_hw_antcomb_conf
lna_ctl	ath9k/eeprom.h	/^	u8 lna_ctl;$/;"	m	struct:modal_eep_header
local_timeout	ath9k/debug.h	/^	u32 local_timeout;$/;"	m	struct:ath_interrupt_stats
lock	ath5k/ath5k.h	/^	spinlock_t		lock;$/;"	m	struct:ath5k_txq
lock	ath5k/ath5k.h	/^	struct mutex		lock;		\/* dev-level lock *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::mutex
lock	ath6kl/core.h	/^	spinlock_t lock;$/;"	m	struct:ath6kl
lock	ath6kl/core.h	/^	spinlock_t lock;$/;"	m	struct:rxtid
lock	ath6kl/hif.h	/^	spinlock_t lock;$/;"	m	struct:ath6kl_device
lock	ath6kl/sdio.c	/^	spinlock_t lock;$/;"	m	struct:ath6kl_sdio	file:
lock	ath6kl/wmi.h	/^	spinlock_t lock;$/;"	m	struct:wmi
lock	carl9170/carl9170.h	/^	spinlock_t lock;$/;"	m	struct:carl9170_sta_tid
logcwmax	ar5523/ar5523_hw.h	/^	__be32	logcwmax;$/;"	m	struct:ar5523_cmd_txq_attr
logcwmin	ar5523/ar5523_hw.h	/^	__be32	logcwmin;$/;"	m	struct:ar5523_cmd_txq_attr
logical_pipe_num	ath6kl/usb.c	/^	u8 logical_pipe_num;$/;"	m	struct:ath6kl_usb_pipe	file:
longcal_timer	ath.h	/^	unsigned int longcal_timer;$/;"	m	struct:ath_ani
longpreambleonly	ar5523/ar5523_hw.h	/^	__be32	longpreambleonly;$/;"	m	struct:ar5523_cmd_connection_attr
longretries	ath9k/htc.h	/^	__be32 longretries;$/;"	m	struct:ath9k_htc_target_tx_stats
low_rssi_scan_params	ath6kl/wmi.h	/^struct low_rssi_scan_params {$/;"	s
lower_bins	ath9k/ath9k.h	/^	u8 lower_bins[3];$/;"	m	struct:ath_ht20_40_mag_info
lower_threshold	ath6kl/wmi.h	/^	s16 lower_threshold[SIG_QUALITY_LOWER_THRESH_LVLS];$/;"	m	struct:sq_threshold_params
lower_threshold_valid_count	ath6kl/wmi.h	/^	u32 lower_threshold_valid_count;$/;"	m	struct:sq_threshold_params
lowestpri_ep_dist	ath6kl/htc.h	/^	struct list_head lowestpri_ep_dist;$/;"	m	struct:ath6kl_htc_credit_info	typeref:struct:ath6kl_htc_credit_info::list_head
lq_val	ath6kl/core.h	/^	u32 lq_val;$/;"	m	struct:target_stats
lq_val	ath6kl/wmi.h	/^	__le32 lq_val;$/;"	m	struct:wmi_target_stats
lrssi_roam_threshold	ath6kl/core.h	/^	u8 lrssi_roam_threshold;$/;"	m	struct:ath6kl
lrssi_roam_threshold	ath6kl/wmi.h	/^	a_sle16 lrssi_roam_threshold;$/;"	m	struct:low_rssi_scan_params
lrssi_scan_period	ath6kl/wmi.h	/^	__le16 lrssi_scan_period;$/;"	m	struct:low_rssi_scan_params
lrssi_scan_threshold	ath6kl/wmi.h	/^	a_sle16 lrssi_scan_threshold;$/;"	m	struct:low_rssi_scan_params
m1Thresh	ath9k/ani.h	/^	u16 m1Thresh;$/;"	m	struct:ath9k_ani_default
m1ThreshExt	ath9k/ani.h	/^	u16 m1ThreshExt;$/;"	m	struct:ath9k_ani_default
m1ThreshExt_off	ath9k/ar5008_phy.c	/^static const int m1ThreshExt_off = 127;$/;"	v	file:
m1ThreshExt_off	ath9k/ar9003_phy.c	/^static const int m1ThreshExt_off = 127;$/;"	v	file:
m1ThreshLow	ath9k/ani.h	/^	u16 m1ThreshLow;$/;"	m	struct:ath9k_ani_default
m1ThreshLowExt	ath9k/ani.h	/^	u16 m1ThreshLowExt;$/;"	m	struct:ath9k_ani_default
m1ThreshLowExt_off	ath9k/ar5008_phy.c	/^static const int m1ThreshLowExt_off = 127;$/;"	v	file:
m1ThreshLowExt_off	ath9k/ar9003_phy.c	/^static const int m1ThreshLowExt_off = 127;$/;"	v	file:
m1ThreshLow_off	ath9k/ar5008_phy.c	/^static const int m1ThreshLow_off = 127;$/;"	v	file:
m1ThreshLow_off	ath9k/ar9003_phy.c	/^static const int m1ThreshLow_off = 127;$/;"	v	file:
m1Thresh_off	ath9k/ar5008_phy.c	/^static const int m1Thresh_off = 127;$/;"	v	file:
m1Thresh_off	ath9k/ar9003_phy.c	/^static const int m1Thresh_off = 127;$/;"	v	file:
m2CountThr	ath9k/ani.h	/^	u16 m2CountThr;$/;"	m	struct:ath9k_ani_default
m2CountThrLow	ath9k/ani.h	/^	u16 m2CountThrLow;$/;"	m	struct:ath9k_ani_default
m2CountThrLow_off	ath9k/ar5008_phy.c	/^static const int m2CountThrLow_off =  63;$/;"	v	file:
m2CountThrLow_off	ath9k/ar9003_phy.c	/^static const int m2CountThrLow_off =  63;$/;"	v	file:
m2CountThr_off	ath9k/ar5008_phy.c	/^static const int m2CountThr_off =  31;$/;"	v	file:
m2CountThr_off	ath9k/ar9003_phy.c	/^static const int m2CountThr_off =  31;$/;"	v	file:
m2Thresh	ath9k/ani.h	/^	u16 m2Thresh;$/;"	m	struct:ath9k_ani_default
m2ThreshExt	ath9k/ani.h	/^	u16 m2ThreshExt;$/;"	m	struct:ath9k_ani_default
m2ThreshExt_off	ath9k/ar5008_phy.c	/^static const int m2ThreshExt_off = 127;$/;"	v	file:
m2ThreshExt_off	ath9k/ar9003_phy.c	/^static const int m2ThreshExt_off = 127;$/;"	v	file:
m2ThreshLow	ath9k/ani.h	/^	u16 m2ThreshLow;$/;"	m	struct:ath9k_ani_default
m2ThreshLowExt	ath9k/ani.h	/^	u16 m2ThreshLowExt;$/;"	m	struct:ath9k_ani_default
m2ThreshLowExt_off	ath9k/ar5008_phy.c	/^static const int m2ThreshLowExt_off = 127;$/;"	v	file:
m2ThreshLowExt_off	ath9k/ar9003_phy.c	/^static const int m2ThreshLowExt_off = 127;$/;"	v	file:
m2ThreshLow_off	ath9k/ar5008_phy.c	/^static const int m2ThreshLow_off = 127;$/;"	v	file:
m2ThreshLow_off	ath9k/ar9003_phy.c	/^static const int m2ThreshLow_off = 127;$/;"	v	file:
m2Thresh_off	ath9k/ar5008_phy.c	/^static const int m2Thresh_off = 127;$/;"	v	file:
m2Thresh_off	ath9k/ar9003_phy.c	/^static const int m2Thresh_off = 127;$/;"	v	file:
mac	ath6kl/core.h	/^	u8 mac[ETH_ALEN];$/;"	m	struct:ath6kl_sta
mac	ath6kl/wmi.h	/^	u8 mac[ETH_ALEN];$/;"	m	struct:wmi_ap_set_mlme_cmd
mac	carl9170/fwcmd.h	/^	u8		mac[6];$/;"	m	struct:carl9170_wol_cmd
mac	carl9170/wlan.h	/^	struct ar9170_tx_hw_mac_control mac;$/;"	m	struct:ar9170_tx_hwdesc	typeref:struct:ar9170_tx_hwdesc::ar9170_tx_hw_mac_control
mac	wil6210/txrx.h	/^	struct vring_rx_mac mac;$/;"	m	struct:vring_rx_desc	typeref:struct:vring_rx_desc::vring_rx_mac
mac	wil6210/txrx.h	/^	struct vring_tx_mac mac;$/;"	m	struct:vring_tx_desc	typeref:struct:vring_tx_desc::vring_tx_mac
mac	wil6210/wmi.h	/^	u8 mac[WMI_MAC_LEN];$/;"	m	struct:wmi_add_cipher_key_cmd
mac	wil6210/wmi.h	/^	u8 mac[WMI_MAC_LEN];$/;"	m	struct:wmi_delete_cipher_key_cmd
mac	wil6210/wmi.h	/^	u8 mac[WMI_MAC_LEN];$/;"	m	struct:wmi_mac_addr_resp_event
mac	wil6210/wmi.h	/^	u8 mac[WMI_MAC_LEN];$/;"	m	struct:wmi_port_allocate_cmd
mac	wil6210/wmi.h	/^	u8 mac[WMI_MAC_LEN];$/;"	m	struct:wmi_ready_event
mac	wil6210/wmi.h	/^	u8 mac[WMI_MAC_LEN];$/;"	m	struct:wmi_set_mac_address_cmd
mac80211_qnum	ath9k/ath9k.h	/^	int mac80211_qnum; \/* mac80211 queue number, -1 means not mac80211 Q *\/$/;"	m	struct:ath_txq
macAddr	ath9k/ar9003_eeprom.h	/^	u8 macAddr[6];$/;"	m	struct:ar9300_eeprom
macAddr	ath9k/eeprom.h	/^	u8 macAddr[6];$/;"	m	struct:base_eep_ar9287_header
macAddr	ath9k/eeprom.h	/^	u8 macAddr[6];$/;"	m	struct:base_eep_header
macAddr	ath9k/eeprom.h	/^	u8 macAddr[6];$/;"	m	struct:base_eep_header_4k
macAddr	carl9170/fwcmd.h	/^	u8		macAddr[6];$/;"	m	struct:carl9170_set_key_cmd
macRev	ath9k/hw.h	/^	u16 macRev;$/;"	m	struct:ath9k_hw_version
macVersion	ath9k/hw.h	/^	u32 macVersion;$/;"	m	struct:ath9k_hw_version
mac_addr	ath6kl/core.h	/^	u8 mac_addr[ETH_ALEN];$/;"	m	struct:ath6kl
mac_addr	ath6kl/core.h	/^	u8 mac_addr[ETH_ALEN];$/;"	m	struct:ath6kl_node_mapping
mac_addr	ath6kl/wmi.h	/^			u8 mac_addr[ETH_ALEN];$/;"	m	struct:wmi_connect_event::__anon29::__anon31
mac_addr	ath6kl/wmi.h	/^	u8 mac_addr[ETH_ALEN];$/;"	m	struct:wmi_p2p_macaddr
mac_addr	ath6kl/wmi.h	/^	u8 mac_addr[ETH_ALEN];$/;"	m	struct:wmi_ready_event_2
mac_address	carl9170/eeprom.h	/^	u8	mac_address[6];$/;"	m	struct:ar9170_eeprom
mac_asleep	ath9k/debug.h	/^	u32 mac_asleep;$/;"	m	struct:ath_interrupt_stats
mac_awake	ath9k/debug.h	/^	u32 mac_awake;$/;"	m	struct:ath_interrupt_stats
mac_control	carl9170/wlan.h	/^	__le16 mac_control;$/;"	m	struct:_ar9170_tx_hwdesc
mac_ctrl	wil6210/wmi.h	/^	u8 mac_ctrl;$/;"	m	struct:wmi_vring_cfg
mac_sleep_access	ath9k/debug.h	/^	u32 mac_sleep_access;$/;"	m	struct:ath_interrupt_stats
macaddr	ath.h	/^	u8 macaddr[ETH_ALEN];$/;"	m	struct:ath_common
macaddr	ath9k/htc.h	/^	u8 macaddr[ETH_ALEN];$/;"	m	struct:ath9k_htc_target_sta
macstatus	carl9170/wlan.h	/^	struct ar9170_rx_macstatus macstatus;$/;"	m	struct:ar9170_rx_frame_head	typeref:struct:ar9170_rx_frame_head::ar9170_rx_macstatus
macstatus	carl9170/wlan.h	/^	struct ar9170_rx_macstatus macstatus;$/;"	m	struct:ar9170_rx_frame_middle	typeref:struct:ar9170_rx_frame_middle::ar9170_rx_macstatus
macstatus	carl9170/wlan.h	/^	struct ar9170_rx_macstatus macstatus;$/;"	m	struct:ar9170_rx_frame_single	typeref:struct:ar9170_rx_frame_single::ar9170_rx_macstatus
macstatus	carl9170/wlan.h	/^	struct ar9170_rx_macstatus macstatus;$/;"	m	struct:ar9170_rx_frame_tail	typeref:struct:ar9170_rx_frame_tail::ar9170_rx_macstatus
mag_coeff	ath9k/ar9003_calib.c	/^	int mag_coeff[AR9300_MAX_CHAINS][MAX_MEASUREMENT];$/;"	m	struct:coeff	file:
mag_info	ath9k/ath9k.h	/^	struct ath_ht20_40_mag_info mag_info;$/;"	m	struct:ath_ht20_40_fft_packet	typeref:struct:ath_ht20_40_fft_packet::ath_ht20_40_mag_info
mag_info	ath9k/ath9k.h	/^	struct ath_ht20_mag_info mag_info;$/;"	m	struct:ath_ht20_fft_packet	typeref:struct:ath_ht20_fft_packet::ath_ht20_mag_info
magic	ar5523/ar5523_hw.h	/^	__be32		magic;$/;"	m	struct:ar5523_cmd_hdr
magic	ath9k/hw.h	/^	u32 magic;$/;"	m	struct:ath9k_hw_version
magic	carl9170/fwdesc.h	/^	u8	magic[CARL9170FW_MAGIC_SIZE];$/;"	m	struct:carl9170fw_desc_head
main_conf	ath9k/ath9k.h	/^	int main_conf;$/;"	m	struct:ath_ant_comb
main_gaintb	ath9k/hw.h	/^	u8 main_gaintb;$/;"	m	struct:ath_hw_antcomb_conf
main_lna_conf	ath9k/hw.h	/^	u8 main_lna_conf;$/;"	m	struct:ath_hw_antcomb_conf
main_recv_cnt	ath9k/ath9k.h	/^	int main_recv_cnt;$/;"	m	struct:ath_ant_comb
main_total_rssi	ath9k/ath9k.h	/^	int main_total_rssi;$/;"	m	struct:ath_ant_comb
major	ath9k/wmi.h	/^	__be16 major;$/;"	m	struct:wmi_fw_version
major	wil6210/wmi.h	/^	u8 major;$/;"	m	struct:wmi_fw_ver_event
map4k	ath9k/hw.h	/^		struct ar5416_eeprom_4k map4k;$/;"	m	union:ath_hw::__anon12	typeref:struct:ath_hw::__anon12::ar5416_eeprom_4k
map9287	ath9k/hw.h	/^		struct ar9287_eeprom map9287;$/;"	m	union:ath_hw::__anon12	typeref:struct:ath_hw::__anon12::ar9287_eeprom
map_no	ath6kl/core.h	/^	u32 map_no;$/;"	m	struct:ath6kl_cookie
mark_phy_inactive	ath9k/hw.h	/^	void (*mark_phy_inactive)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
marlon_m_t1000	wil6210/wmi.h	/^	__le32 marlon_m_t1000;$/;"	m	struct:wmi_temp_sense_done_event
marlon_r_t1000	wil6210/wmi.h	/^	__le32 marlon_r_t1000;$/;"	m	struct:wmi_temp_sense_done_event
mask	ath5k/base.h	/^	u8		mask[ETH_ALEN];$/;"	m	struct:ath5k_vif_iter_data
mask	ath9k/ath9k.h	/^	u8 mask[ETH_ALEN]; \/* bssid mask *\/$/;"	m	struct:ath9k_vif_iter_data
mask	ath9k/htc.h	/^	__be32 mask;$/;"	m	struct:ath9k_htc_target_rate_mask
mask	ath9k/htc.h	/^	u8 mask[ETH_ALEN];$/;"	m	struct:ath9k_vif_iter_data
mask	carl9170/fwcmd.h	/^	__le32		mask;$/;"	m	struct:carl9170_wol_cmd
mask	carl9170/fwdesc.h	/^	__le32 mask;$/;"	m	struct:carl9170fw_fix_entry
mask_bytes	ath9k/ath9k.h	/^	u8 mask_bytes[MAX_PATTERN_SIZE];$/;"	m	struct:ath9k_wow_pattern
master	ath9k/mci.h	/^	bool master;$/;"	m	struct:ath_mci_profile_info
max	ath9k/hw.h	/^	s16 max;$/;"	m	struct:ath_nf_limits
max	carl9170/carl9170.h	/^	u16 max;	\/* max. AMPDU size *\/$/;"	m	struct:carl9170_sta_tid
max_aggr_framelen	ath9k/ath9k.h	/^	u16 max_aggr_framelen[IEEE80211_NUM_ACS][4][32];$/;"	m	struct:ath_tx
max_ampdu_len_exp	ath6kl/wmi.h	/^	u8 max_ampdu_len_exp;$/;"	m	struct:wmi_set_htcap_cmd
max_burst_size	ath6kl/wmi.h	/^	__le32 max_burst_size;$/;"	m	struct:wmi_create_pstream_cmd
max_cmd_size	ath6kl/core.h	/^	u32 max_cmd_size;$/;"	m	struct:ath6kl_bmi
max_count	ath9k/dfs_pri_detector.h	/^	u32 max_count;$/;"	m	struct:pri_detector
max_data_size	ath6kl/core.h	/^	u32 max_data_size;$/;"	m	struct:ath6kl_bmi
max_dfsch_act_time	ath6kl/wmi.h	/^	__le32 max_dfsch_act_time;$/;"	m	struct:wmi_scan_params_cmd
max_endpoints	ath9k/htc_hst.h	/^	u8 max_endpoints;$/;"	m	struct:htc_ready_msg
max_ep	ath6kl/htc.h	/^	u8 max_ep;$/;"	m	struct:htc_ready_msg
max_exp	ath9k/ath9k.h	/^	u8 max_exp;$/;"	m	struct:ath_ht20_40_mag_info
max_exp	ath9k/ath9k.h	/^	u8 max_exp;$/;"	m	struct:ath_ht20_mag_info
max_exp	ath9k/ath9k.h	/^	u8 max_exp;$/;"	m	struct:fft_sample_ht20
max_index	ath9k/ath9k.h	/^	u8 max_index;$/;"	m	struct:fft_sample_ht20
max_magnitude	ath9k/ath9k.h	/^	__be16 max_magnitude;$/;"	m	struct:fft_sample_ht20
max_mpdu_size	wil6210/wmi.h	/^	__le16 max_mpdu_size;$/;"	m	struct:wmi_sw_ring_cfg
max_msdu	ath6kl/wmi.h	/^	__le16 max_msdu;$/;"	m	struct:wmi_create_pstream_cmd
max_msg_len	ath9k/htc_hst.h	/^	__be16 max_msg_len;$/;"	m	struct:htc_conn_svc_rspmsg
max_msg_sz	ath6kl/htc.h	/^	__le16 max_msg_sz;$/;"	m	struct:htc_conn_service_resp
max_msglen	ath9k/htc_hst.h	/^	int max_msglen;$/;"	m	struct:htc_endpoint
max_norm_iface	ath6kl/core.h	/^	u8 max_norm_iface;$/;"	m	struct:ath6kl
max_packet_size	ath6kl/usb.c	/^	u16 max_packet_size;$/;"	m	struct:ath6kl_usb_pipe	file:
max_power_level	ath.h	/^	u16 max_power_level;$/;"	m	struct:ath_regulatory
max_pri_tolerance	ath9k/dfs_pattern_detector.h	/^	u8 max_pri_tolerance;$/;"	m	struct:radar_detector_specs
max_pwr	ath5k/eeprom.h	/^	s16	max_pwr;$/;"	m	struct:ath5k_chan_pcal_info
max_queue_stop_timeout	carl9170/carl9170.h	/^	unsigned long max_queue_stop_timeout[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170
max_rx_bndl_sz	ath6kl/htc.h	/^	int max_rx_bndl_sz;$/;"	m	struct:htc_target
max_rxchains	ath9k/hw.h	/^	u8 max_rxchains;$/;"	m	struct:ath9k_hw_capabilities
max_rxmsg_sz	ath6kl/htc.h	/^	unsigned int max_rxmsg_sz;$/;"	m	struct:htc_service_connect_req
max_scat_entries	ath6kl/htc.h	/^	int max_scat_entries;$/;"	m	struct:htc_target
max_send_qdepth	ath9k/htc_hst.h	/^	u32 max_send_qdepth;$/;"	m	struct:htc_service_connreq
max_service_int	ath6kl/wmi.h	/^	__le32 max_service_int;$/;"	m	struct:wmi_create_pstream_cmd
max_skipcount	ath9k/calib.h	/^	int8_t max_skipcount;	\/* Max No. of times PACAL can be skipped *\/$/;"	m	struct:ath9k_pacal_info
max_spur_level	ath5k/ani.h	/^	int			max_spur_level;$/;"	m	struct:ath5k_ani_state
max_tx_bndl_sz	ath6kl/htc.h	/^	int max_tx_bndl_sz;$/;"	m	struct:htc_target
max_txchains	ath9k/hw.h	/^	u8 max_txchains;$/;"	m	struct:ath9k_hw_capabilities
max_txq_depth	ath6kl/htc.h	/^	int max_txq_depth;$/;"	m	struct:htc_endpoint
max_txq_depth	ath6kl/htc.h	/^	int max_txq_depth;$/;"	m	struct:htc_service_connect_req
max_txqdepth	ath9k/htc_hst.h	/^	u32 max_txqdepth;$/;"	m	struct:htc_endpoint
max_txtrig_level	ath9k/hw.h	/^	u8 max_txtrig_level;$/;"	m	struct:ath9k_ops_config
max_valid_rate	ath9k/rc.h	/^	u8 max_valid_rate;$/;"	m	struct:ath_rate_priv
max_xfer_szper_scatreq	ath6kl/htc.h	/^	int max_xfer_szper_scatreq;$/;"	m	struct:htc_target
maxact_chdwell_time	ath6kl/wmi.h	/^	__le16 maxact_chdwell_time;$/;"	m	struct:wmi_scan_params_cmd
maxact_scan_per_ssid	ath6kl/wmi.h	/^	__le16 maxact_scan_per_ssid;$/;"	m	struct:wmi_scan_params_cmd
maxampdu	ath9k/ath9k.h	/^	u16 maxampdu;$/;"	m	struct:ath_node
maxampdu	ath9k/htc.h	/^	__be16 maxampdu;$/;"	m	struct:ath9k_htc_target_sta
maxrdpower	ar5523/ar5523_hw.h	/^	__be32	maxrdpower;$/;"	m	struct:ar5523_cmd_reset
mbox_ctl	wil6210/wil6210.h	/^	struct wil6210_mbox_ctl mbox_ctl;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::wil6210_mbox_ctl
mbox_frame	ath6kl/hif.h	/^	u8 mbox_frame;$/;"	m	struct:ath6kl_irq_proc_registers
mbox_info	ath6kl/core.h	/^	struct ath6kl_mbox_info mbox_info;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::ath6kl_mbox_info
mc_filter	ath6kl/core.h	/^	struct list_head mc_filter;$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::list_head
mcast_all_enable	ath6kl/wmi.h	/^	u8 mcast_all_enable;$/;"	m	struct:wmi_mcast_filter_cmd
mcast_byte	ath6kl/wmi.h	/^	__le32 mcast_byte;$/;"	m	struct:rx_stats
mcast_byte	ath6kl/wmi.h	/^	__le32 mcast_byte;$/;"	m	struct:tx_stats
mcast_mac	ath6kl/wmi.h	/^	u8 mcast_mac[ATH6KL_MCAST_FILTER_MAC_ADDR_SIZE];$/;"	m	struct:wmi_mcast_filter_add_del_cmd
mcast_pkt	ath6kl/wmi.h	/^	__le32 mcast_pkt;$/;"	m	struct:rx_stats
mcast_pkt	ath6kl/wmi.h	/^	__le32 mcast_pkt;$/;"	m	struct:tx_stats
mcastpsq	ath6kl/core.h	/^	struct sk_buff_head mcastpsq;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::sk_buff_head
mcastpsq_lock	ath6kl/core.h	/^	spinlock_t mcastpsq_lock;$/;"	m	struct:ath6kl
mci	ath9k/ath9k.h	/^	struct ath_mci_profile mci;$/;"	m	struct:ath_btcoex	typeref:struct:ath_btcoex::ath_mci_profile
mci	ath9k/btcoex.h	/^	struct ath9k_hw_mci mci;$/;"	m	struct:ath_btcoex_hw	typeref:struct:ath_btcoex_hw::ath9k_hw_mci
mci	ath9k/debug.h	/^	u32 mci;$/;"	m	struct:ath_interrupt_stats
mci_bt_state	ath9k/ar9003_mci.h	/^enum mci_bt_state {$/;"	g
mci_coex	ath9k/ath9k.h	/^	struct ath_mci_coex mci_coex;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_mci_coex
mci_gpm_coex_bt_update_flags_op	ath9k/ar9003_mci.h	/^enum mci_gpm_coex_bt_update_flags_op {$/;"	g
mci_gpm_coex_halt_bt_gpm	ath9k/ar9003_mci.h	/^enum mci_gpm_coex_halt_bt_gpm {$/;"	g
mci_gpm_coex_opcode	ath9k/ar9003_mci.h	/^enum mci_gpm_coex_opcode {$/;"	g
mci_gpm_coex_query_type	ath9k/ar9003_mci.h	/^enum mci_gpm_coex_query_type {$/;"	g
mci_gpm_subtype	ath9k/ar9003_mci.h	/^enum mci_gpm_subtype {$/;"	g
mci_message_header	ath9k/ar9003_mci.h	/^enum mci_message_header {		\/* length of payload *\/$/;"	g
mci_state_type	ath9k/ar9003_mci.h	/^enum mci_state_type {$/;"	g
mci_wlan_weights	ath9k/btcoex.c	/^static const u32 mci_wlan_weights[ATH_BTCOEX_STOMP_MAX]$/;"	v	file:
mci_work	ath9k/ath9k.h	/^	struct work_struct mci_work;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::work_struct
mcs	carl9170/wlan.h	/^			u8 mcs:7;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon42::__anon43
mcs	wil6210/wmi.h	/^	u8 mcs;$/;"	m	struct:wmi_rx_mgmt_info
mcs_start	ath9k/rc.h	/^	int mcs_start;$/;"	m	struct:ath_rate_table
mcsidx_to_tgtpwridx	ath9k/ar9003_eeprom.c	/^static inline u8 mcsidx_to_tgtpwridx(unsigned int mcs_idx, u8 base_pwridx)$/;"	f	file:
mean_data_rate	ath6kl/wmi.h	/^	__le32 mean_data_rate;$/;"	m	struct:wmi_create_pstream_cmd
meas0	ath9k/hw.h	/^	} meas0;$/;"	m	struct:ath_hw	typeref:union:ath_hw::__anon13
meas1	ath9k/hw.h	/^	} meas1;$/;"	m	struct:ath_hw	typeref:union:ath_hw::__anon14
meas2	ath9k/hw.h	/^	} meas2;$/;"	m	struct:ath_hw	typeref:union:ath_hw::__anon15
meas3	ath9k/hw.h	/^	} meas3;$/;"	m	struct:ath_hw	typeref:union:ath_hw::__anon16
measure_marlon_m_en	wil6210/wmi.h	/^	__le32 measure_marlon_m_en;$/;"	m	struct:wmi_temp_sense_cmd
measure_marlon_r_en	wil6210/wmi.h	/^	__le32 measure_marlon_r_en;$/;"	m	struct:wmi_temp_sense_cmd
medium_time	ath6kl/wmi.h	/^	__le32 medium_time;$/;"	m	struct:wmi_create_pstream_cmd
mem	ath9k/ath9k.h	/^	void __iomem *mem;$/;"	m	struct:ath_softc
mem_addr	wil6210/debugfs.c	/^static u32 mem_addr;$/;"	v	file:
mem_allocs	carl9170/carl9170.h	/^	atomic_t mem_allocs;$/;"	m	struct:ar9170
mem_bitmap	carl9170/carl9170.h	/^	unsigned long *mem_bitmap;$/;"	m	struct:ar9170
mem_block_size	carl9170/carl9170.h	/^		unsigned int mem_block_size;$/;"	m	struct:ar9170::__anon48
mem_blocks	carl9170/carl9170.h	/^		unsigned int mem_blocks;$/;"	m	struct:ar9170::__anon48
mem_free_blocks	carl9170/carl9170.h	/^	atomic_t mem_free_blocks;$/;"	m	struct:ar9170
mem_lock	carl9170/carl9170.h	/^	spinlock_t mem_lock;$/;"	m	struct:ar9170
message_id	ath9k/htc_hst.h	/^	__be16 message_id;$/;"	m	struct:htc_config_pipe_msg
message_id	ath9k/htc_hst.h	/^	__be16 message_id;$/;"	m	struct:htc_ready_msg
meta_ver	ath6kl/wmi.h	/^	u8 meta_ver;$/;"	m	struct:wmi_rx_frame_format_cmd
mgmt_ep	ath9k/htc.h	/^	enum htc_endpoint_id mgmt_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
mgmt_ep_queue	ath9k/htc.h	/^	struct sk_buff_head mgmt_ep_queue;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
mgmt_frm_type	ath6kl/wmi.h	/^	u8 mgmt_frm_type; \/* enum wmi_mgmt_frame_type *\/$/;"	m	struct:wmi_set_appie_cmd
mgmt_frm_type	ath6kl/wmi.h	/^	u8 mgmt_frm_type;$/;"	m	struct:wmi_set_appie_extended_cmd
mgmt_frm_type	wil6210/wmi.h	/^	u8 mgmt_frm_type;	\/* enum wmi_mgmt_frame_type *\/$/;"	m	struct:wmi_set_appie_cmd
mgmt_psq	ath6kl/core.h	/^	struct list_head mgmt_psq;$/;"	m	struct:ath6kl_sta	typeref:struct:ath6kl_sta::list_head
mgmt_psq_len	ath6kl/core.h	/^	size_t mgmt_psq_len;$/;"	m	struct:ath6kl_sta
mgmt_submitted	ath9k/hif_usb.h	/^	struct usb_anchor mgmt_submitted;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_anchor
mib	ath9k/debug.h	/^	u32 mib;$/;"	m	struct:ath_interrupt_stats
mib_intr	ath5k/ath5k.h	/^	unsigned int mib_intr;$/;"	m	struct:ath5k_statistics
mic_err	ath9k/debug.h	/^	u32 mic_err;$/;"	m	struct:ath_rx_stats
mid	wil6210/wmi.h	/^	u8 mid;$/;"	m	struct:wmi_cfg_rx_chain_cmd
mid	wil6210/wmi.h	/^	u8 mid;$/;"	m	struct:wmi_delete_port_cmd
mid	wil6210/wmi.h	/^	u8 mid;$/;"	m	struct:wmi_rx_mgmt_info
middle	carl9170/wlan.h	/^		struct ar9170_rx_frame_middle middle;$/;"	m	union:ar9170_rx_frame::__anon47	typeref:struct:ar9170_rx_frame::__anon47::ar9170_rx_frame_middle
midid	wil6210/wmi.h	/^	u8 midid;$/;"	m	struct:wmi_port_allocate_cmd
miliseconds	wil6210/wmi.h	/^	u8 miliseconds;$/;"	m	struct:wmi_notify_req_cmd
min	ath9k/hw.h	/^	s16 min;$/;"	m	struct:ath_nf_limits
min_data_rate	ath6kl/wmi.h	/^	__le32 min_data_rate;$/;"	m	struct:wmi_create_pstream_cmd
min_phy_rate	ath6kl/wmi.h	/^	__le32 min_phy_rate;$/;"	m	struct:wmi_create_pstream_cmd
min_pwr	ath5k/eeprom.h	/^	s16	min_pwr;$/;"	m	struct:ath5k_chan_pcal_info
min_service_int	ath6kl/wmi.h	/^	__le32 min_service_int;$/;"	m	struct:wmi_create_pstream_cmd
min_ver	carl9170/fwdesc.h	/^	u8 min_ver;$/;"	m	struct:carl9170fw_desc_head
minact_chdwell_time	ath6kl/wmi.h	/^	__le16 minact_chdwell_time;$/;"	m	struct:wmi_scan_params_cmd
miniboot_size	carl9170/fwdesc.h	/^	__le16 miniboot_size;$/;"	m	struct:carl9170fw_otus_desc
minor	ath9k/wmi.h	/^	__be16 minor;$/;"	m	struct:wmi_fw_version
minor	wil6210/wmi.h	/^	u8 minor;$/;"	m	struct:wmi_fw_ver_event
minute	wil6210/wmi.h	/^	u8 minute;$/;"	m	struct:wmi_notify_req_cmd
misc	carl9170/eeprom.h	/^	u8	misc;$/;"	m	struct:ar9170_eeprom
misc	carl9170/wlan.h	/^	u8 misc;$/;"	m	struct:_carl9170_tx_superdesc
miscBits	ath9k/eeprom.h	/^	u8 miscBits;$/;"	m	struct:modal_eep_header
miscConfiguration	ath9k/ar9003_eeprom.h	/^	u8 miscConfiguration;$/;"	m	struct:ar9300_base_eep_hdr
misc_mode	ath9k/hw.h	/^	u32 misc_mode;$/;"	m	struct:ath_hw
modalHeader	ath9k/eeprom.h	/^	struct modal_eep_4k_header modalHeader;$/;"	m	struct:ar5416_eeprom_4k	typeref:struct:ar5416_eeprom_4k::modal_eep_4k_header
modalHeader	ath9k/eeprom.h	/^	struct modal_eep_ar9287_header modalHeader;$/;"	m	struct:ar9287_eeprom	typeref:struct:ar9287_eeprom::modal_eep_ar9287_header
modalHeader	ath9k/eeprom.h	/^	struct modal_eep_header modalHeader[2];$/;"	m	struct:ar5416_eeprom_def	typeref:struct:ar5416_eeprom_def::modal_eep_header
modalHeader2G	ath9k/ar9003_eeprom.h	/^	struct ar9300_modal_eep_header modalHeader2G;$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_modal_eep_header
modalHeader5G	ath9k/ar9003_eeprom.h	/^	struct ar9300_modal_eep_header modalHeader5G;$/;"	m	struct:ar9300_eeprom	typeref:struct:ar9300_eeprom::ar9300_modal_eep_header
modal_eep_4k_header	ath9k/eeprom.h	/^struct modal_eep_4k_header {$/;"	s
modal_eep_ar9287_header	ath9k/eeprom.h	/^struct modal_eep_ar9287_header {$/;"	s
modal_eep_header	ath9k/eeprom.h	/^struct modal_eep_header {$/;"	s
modal_header	carl9170/eeprom.h	/^		modal_header[2];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_eeprom_modal
mode	ar5523/ar5523_hw.h	/^	__be32	mode;$/;"	m	struct:ar5523_cmd_txq_attr
mode	carl9170/fwcmd.h	/^	__le32		mode;$/;"	m	struct:carl9170_bcn_ctrl_cmd
mode	wil6210/wmi.h	/^	__le32 mode;		\/* enum wmi_sniffer_cfg_mode *\/$/;"	m	struct:wmi_sniffer_cfg
mode_addr	ath9k/hw.h	/^	u32 mode_addr;$/;"	m	struct:ath_gen_timer_configuration
mode_mask	ath9k/hw.h	/^	u32 mode_mask;$/;"	m	struct:ath_gen_timer_configuration
mode_register	ath5k/initvals.c	/^	u16	mode_register;$/;"	m	struct:ath5k_ini_mode	file:
mode_value	ath5k/initvals.c	/^	u32	mode_value[3];$/;"	m	struct:ath5k_ini_mode	file:
modes_index	ath9k/hw.h	/^	u32 modes_index;$/;"	m	struct:ath_hw
modparam_fastchanswitch	ath5k/base.c	/^static bool modparam_fastchanswitch;$/;"	v	file:
modparam_noht	carl9170/main.c	/^int modparam_noht;$/;"	v
modparam_nohwcrypt	carl9170/main.c	/^static bool modparam_nohwcrypt;$/;"	v	file:
modulation	carl9170/wlan.h	/^			u8 modulation:2;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon42::__anon43
mon_vif_idx	ath9k/htc.h	/^	u8 mon_vif_idx;$/;"	m	struct:ath9k_htc_priv
monitor_flags	wil6210/wil6210.h	/^	u32 monitor_flags;$/;"	m	struct:wil6210_priv
month	wil6210/wmi.h	/^	u8 month;$/;"	m	struct:wmi_notify_req_cmd
mpdudensity	ath9k/ath9k.h	/^	u8 mpdudensity;$/;"	m	struct:ath_node
mrcCCK	ath9k/ani.h	/^	u8 mrcCCK;$/;"	m	struct:ar5416AniState
mrc_cck_on	ath9k/ani.c	/^	int mrc_cck_on;$/;"	m	struct:ani_cck_level_entry	file:
msg_id	ath6kl/htc.h	/^	__le16 msg_id;$/;"	m	struct:htc_conn_service_msg
msg_id	ath6kl/htc.h	/^	__le16 msg_id;$/;"	m	struct:htc_conn_service_resp
msg_id	ath6kl/htc.h	/^	__le16 msg_id;$/;"	m	struct:htc_ready_msg
msg_id	ath6kl/htc.h	/^	__le16 msg_id;$/;"	m	struct:htc_setup_comp_ext_msg
msg_id	ath6kl/htc.h	/^	__le16 msg_id;$/;"	m	struct:htc_setup_comp_msg
msg_id	ath9k/htc_hst.h	/^	__be16 msg_id;$/;"	m	struct:htc_comp_msg
msg_id	ath9k/htc_hst.h	/^	__be16 msg_id;$/;"	m	struct:htc_conn_svc_msg
msg_id	ath9k/htc_hst.h	/^	__be16 msg_id;$/;"	m	struct:htc_conn_svc_rspmsg
msg_len	ath6kl/wmi.h	/^	u8 msg_len;$/;"	m	struct:wmi_tx_complete_event
msg_per_bndl_max	ath6kl/htc.h	/^	int msg_per_bndl_max;$/;"	m	struct:htc_target
msg_per_htc_bndl	ath6kl/htc.h	/^	u8 msg_per_htc_bndl;$/;"	m	struct:htc_ready_ext_msg
msg_per_rxbndl	ath6kl/htc.h	/^	u8 msg_per_rxbndl;$/;"	m	struct:htc_setup_comp_ext_msg
msg_type	ath6kl/wmi.h	/^	u8 msg_type;$/;"	m	struct:wmi_tx_complete_event
msgid	ar5523/ar5523_hw.h	/^	u32	msgid;		\/* msg id (supplied by host) *\/$/;"	m	struct:ar5523_tx_desc
msglen	ar5523/ar5523_hw.h	/^	__be32	msglen;$/;"	m	struct:ar5523_tx_desc
mult_retry_cnt	ath6kl/wmi.h	/^	__le32 mult_retry_cnt;$/;"	m	struct:tx_stats
multi_read	ath.h	/^	void (*multi_read)(void *, u32 *addr, u32 *val, u16 count);$/;"	m	struct:ath_ops
multi_write	ath9k/wmi.h	/^	struct register_write multi_write[MAX_CMD_NUMBER];$/;"	m	struct:wmi	typeref:struct:wmi::register_write
multi_write_idx	ath9k/wmi.h	/^	u32 multi_write_idx;$/;"	m	struct:wmi
multi_write_mutex	ath9k/wmi.h	/^	struct mutex multi_write_mutex;$/;"	m	struct:wmi	typeref:struct:wmi::mutex
mutex	ar5523/ar5523.h	/^	struct mutex		mutex;$/;"	m	struct:ar5523	typeref:struct:ar5523::mutex
mutex	ath9k/ath9k.h	/^	struct mutex mutex;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::mutex
mutex	ath9k/htc.h	/^	struct mutex mutex;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::mutex
mutex	carl9170/carl9170.h	/^	struct mutex mutex;$/;"	m	struct:ar9170	typeref:struct:ar9170::mutex
mutex	wil6210/wil6210.h	/^	struct mutex mutex; \/* for wil6210_priv access in wil_{up|down} *\/$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::mutex
mwrite_cnt	ath9k/wmi.h	/^	atomic_t mwrite_cnt;$/;"	m	struct:wmi
my_rx_sector	wil6210/wil6210.h	/^	u16 my_rx_sector;$/;"	m	struct:wil6210_stats
my_rx_sector	wil6210/wmi.h	/^	__le16 my_rx_sector;$/;"	m	struct:wmi_notify_req_done_event
my_tx_sector	wil6210/wil6210.h	/^	u16 my_tx_sector;$/;"	m	struct:wil6210_stats
my_tx_sector	wil6210/wmi.h	/^	__le16 my_tx_sector;$/;"	m	struct:wmi_notify_req_done_event
myaddr	ath9k/htc.h	/^	u8 myaddr[ETH_ALEN];$/;"	m	struct:ath9k_htc_target_vif
n_mids	wil6210/wil6210.h	/^	u8 n_mids; \/* number of additional MIDs as reported by FW *\/$/;"	m	struct:wil6210_priv
n_msi	wil6210/wil6210.h	/^	int n_msi;$/;"	m	struct:wil6210_priv
n_stas	ath5k/base.h	/^	int n_stas;$/;"	m	struct:ath5k_vif_iter_data
nadhocs	ath9k/ath9k.h	/^	int nadhocs;   \/* number of adhoc vifs *\/$/;"	m	struct:ath9k_vif_iter_data
name	ath5k/ath5k.h	/^	char name[ATH5K_LED_MAX_NAME_LEN + 1];	\/* name of the LED in sysfs *\/$/;"	m	struct:ath5k_led
name	ath5k/debug.c	/^	const char *name;$/;"	m	struct:__anon59	file:
name	ath5k/debug.c	/^	const char *name;$/;"	m	struct:reg	file:
name	ath6kl/core.h	/^		const char *name;$/;"	m	struct:ath6kl::ath6kl_hw
name	ath6kl/init.c	/^	const char *name;$/;"	m	struct:fw_capa_str_map	file:
name	ath9k/htc_hst.h	/^	const char *name;$/;"	m	struct:ath9k_htc_hif
name	ath9k/hw.c	/^	const char * name;$/;"	m	struct:__anon5	file:
name	ath9k/hw.c	/^	const char * name;$/;"	m	struct:__anon6	file:
name	carl9170/carl9170.h	/^		char name[30 + 1];$/;"	m	struct:ar9170::__anon53
name	carl9170/carl9170.h	/^		char name[32];$/;"	m	struct:ar9170::__anon51
name	carl9170/carl9170.h	/^	char name[32];$/;"	m	struct:carl9170_led
naps	ath9k/ath9k.h	/^	int naps;      \/* number of AP vifs *\/$/;"	m	struct:ath9k_vif_iter_data
nbcnvifs	ath9k/ath9k.h	/^	short nbcnvifs;$/;"	m	struct:ath_softc
ndelim	ath9k/ath9k.h	/^	u8 ndelim;$/;"	m	struct:ath_buf_state
ndelim	ath9k/mac.h	/^	u8 ndelim;$/;"	m	struct:ath_tx_info
ndev	ath6kl/core.h	/^	struct net_device *ndev;$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::net_device
ndev_to_wil	wil6210/wil6210.h	268;"	d
need_an_top2_fixup	ath9k/hw.h	/^	bool need_an_top2_fixup;$/;"	m	struct:ath_hw
need_flush_btinfo	ath9k/btcoex.h	/^	bool need_flush_btinfo;$/;"	m	struct:ath9k_hw_mci
need_set_hw_addr	ath5k/base.h	/^	bool		need_set_hw_addr;$/;"	m	struct:ath5k_vif_iter_data
needs_full_reset	carl9170/carl9170.h	/^	bool needs_full_reset;$/;"	m	struct:ar9170
neg_ht_rates	ath9k/rc.h	/^	struct ath_rateset neg_ht_rates;$/;"	m	struct:ath_rate_priv	typeref:struct:ath_rate_priv::ath_rateset
neg_rates	ath9k/rc.h	/^	struct ath_rateset neg_rates;$/;"	m	struct:ath_rate_priv	typeref:struct:ath_rate_priv::ath_rateset
neighbor	ath6kl/wmi.h	/^	struct wmi_neighbor_info neighbor[0];$/;"	m	struct:wmi_neighbor_report_event	typeref:struct:wmi_neighbor_report_event::wmi_neighbor_info
net_stats	ath6kl/core.h	/^	struct net_device_stats net_stats;$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::net_device_stats
network_subtype	ath6kl/wmi.h	/^enum network_subtype {$/;"	g
network_type	ath6kl/wmi.h	/^enum network_type {$/;"	g
network_type	wil6210/wmi.h	/^	u8 network_type;$/;"	m	struct:wmi_bcon_ctrl_cmd
network_type	wil6210/wmi.h	/^	u8 network_type;$/;"	m	struct:wmi_connect_cmd
network_type	wil6210/wmi.h	/^	u8 network_type;$/;"	m	struct:wmi_connect_event
network_type	wil6210/wmi.h	/^	u8 network_type;$/;"	m	struct:wmi_get_status_done_event
network_type	wil6210/wmi.h	/^	u8 network_type;$/;"	m	struct:wmi_pcp_start_cmd
next	ath6kl/target.h	/^	__le32 next;$/;"	m	struct:ath6kl_dbglog_buf
next_addr	ath9k/hw.h	/^	u32 next_addr;$/;"	m	struct:ath_gen_timer_configuration
next_ep_id	ath6kl/core.h	/^	u8 next_ep_id;$/;"	m	struct:ath6kl
next_mode	ath6kl/core.h	/^	u8 next_mode;$/;"	m	struct:ath6kl_vif
next_wmi_ev	wil6210/wmi.c	/^static struct list_head *next_wmi_ev(struct wil6210_priv *wil)$/;"	f	file:
nexttbtt	ath5k/ath5k.h	/^	unsigned int		nexttbtt;	\/* next beacon time in TU *\/$/;"	m	struct:ath5k_hw
nfCalBuffer	ath9k/calib.h	/^	int16_t nfCalBuffer[ATH9K_NF_CAL_HIST_MAX];$/;"	m	struct:ath9k_nfcal_hist
nfCalHist	ath9k/debug.h	/^	struct ath9k_nfcal_hist nfCalHist[NUM_NF_READINGS];$/;"	m	struct:ath_dbg_bb_mac_samp	typeref:struct:ath_dbg_bb_mac_samp::ath9k_nfcal_hist
nfCalHist	ath9k/hw.h	/^	struct ath9k_nfcal_hist nfCalHist[NUM_NF_READINGS];$/;"	m	struct:ath9k_hw_cal_data	typeref:struct:ath9k_hw_cal_data::ath9k_nfcal_hist
nf_2g	ath9k/hw.h	/^	struct ath_nf_limits nf_2g;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_nf_limits
nf_5g	ath9k/hw.h	/^	struct ath_nf_limits nf_5g;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_nf_limits
nf_regs	ath9k/hw.h	/^	u32 nf_regs[6];$/;"	m	struct:ath_hw
nfcal_interference	ath9k/hw.h	/^	bool nfcal_interference;$/;"	m	struct:ath9k_hw_cal_data
nfcal_pending	ath9k/hw.h	/^	bool nfcal_pending;$/;"	m	struct:ath9k_hw_cal_data
nfval	ath5k/ath5k.h	/^	s16 nfval[ATH5K_NF_CAL_HIST_MAX];	\/* last few noise floors *\/$/;"	m	struct:ath5k_nfcal_hist
nl80211_to_carl	carl9170/phy.c	/^static enum carl9170_bw nl80211_to_carl(enum nl80211_channel_type type)$/;"	f	file:
nmeshes	ath9k/ath9k.h	/^	int nmeshes;   \/* number of mesh vifs *\/$/;"	m	struct:ath9k_vif_iter_data
no_ack	carl9170/wlan.h	/^			u8 no_ack:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon40::__anon41
no_cck	ath6kl/core.h	/^	bool no_cck;$/;"	m	struct:ath6kl_mgmt_buff
no_cck	ath6kl/wmi.h	/^	__le32 no_cck;$/;"	m	struct:wmi_begin_scan_cmd
no_cck	ath6kl/wmi.h	/^	__le32 no_cck;$/;"	m	struct:wmi_send_mgmt_cmd
no_stomp_timer	ath9k/ath9k.h	/^	struct ath_gen_timer *no_stomp_timer; \/* Timer for no BT stomping *\/$/;"	m	struct:ath_btcoex	typeref:struct:ath_btcoex::ath_gen_timer
no_txrx_time	ath6kl/wmi.h	/^	__le32 no_txrx_time;$/;"	m	struct:wmi_target_roam_time
nobuf	ath9k/htc.h	/^	__be32 nobuf;$/;"	m	struct:ath9k_htc_target_rx_stats
nobuf	ath9k/htc.h	/^	__be32 nobuf;$/;"	m	struct:ath9k_htc_target_tx_stats
node_idx	ath9k/htc.h	/^	u8 node_idx;$/;"	m	struct:tx_frame_hdr
node_idx	ath9k/htc.h	/^	u8 node_idx;$/;"	m	struct:tx_mgmt_hdr
node_map	ath6kl/core.h	/^	struct ath6kl_node_mapping node_map[MAX_NODE_NUM];$/;"	m	struct:ath6kl	typeref:struct:ath6kl::ath6kl_node_mapping
node_num	ath6kl/core.h	/^	u8 node_num;$/;"	m	struct:ath6kl
node_stat	ath9k/ath9k.h	/^	struct dentry *node_stat;$/;"	m	struct:ath_node	typeref:struct:ath_node::dentry
noise	ath9k/ath9k.h	/^	s8 noise;$/;"	m	struct:fft_sample_ht20
noise	ath9k/debug.h	/^	u32 pcu_obs, pcu_cr, noise;$/;"	m	struct:ath_dbg_bb_mac_samp
noise	ath9k/hw.h	/^	s8 noise;$/;"	m	struct:ath_hw
noise	carl9170/carl9170.h	/^	int noise[4];$/;"	m	struct:ar9170
noiseFloorThreshCh	ath9k/ar9003_eeprom.h	/^	int8_t noiseFloorThreshCh[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_modal_eep_header
noiseFloorThreshCh	ath9k/eeprom.h	/^	int8_t noiseFloorThreshCh[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
noiseFloorThreshCh	ath9k/eeprom.h	/^	u8 noiseFloorThreshCh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
noiseFloorThreshCh	ath9k/eeprom.h	/^	u8 noiseFloorThreshCh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
noiseFloorThreshCh	carl9170/eeprom.h	/^	s8	noiseFloorThreshCh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
noiseImmunityLevel	ath9k/ani.h	/^	u8 noiseImmunityLevel;$/;"	m	struct:ar5416AniState
noise_floor_calib	ath6kl/core.h	/^	s16 noise_floor_calib;$/;"	m	struct:target_stats
noise_floor_calib	ath6kl/wmi.h	/^	a_sle32 noise_floor_calib;$/;"	m	struct:wmi_target_stats
noise_imm_level	ath5k/ani.h	/^	int			noise_imm_level;$/;"	m	struct:ath5k_ani_state
noisefloor	ath9k/hw.h	/^	s16 noisefloor;$/;"	m	struct:ath9k_channel
nominal	ath9k/hw.h	/^	s16 nominal;$/;"	m	struct:ath_nf_limits
nominal_msdu	ath6kl/wmi.h	/^	__le16 nominal_msdu;$/;"	m	struct:wmi_create_pstream_cmd
nominal_phy	ath6kl/wmi.h	/^	u8 nominal_phy;$/;"	m	struct:wmi_create_pstream_cmd
nrates	ath6kl/wmi.h	/^	u8 nrates;$/;"	m	struct:wmi_supp_rates
nreg	carl9170/debug.h	/^	char nreg[32];$/;"	m	struct:hw_stat_reg_entry
nstations	ath9k/ath9k.h	/^	int nstations; \/* number of station vifs *\/$/;"	m	struct:ath9k_vif_iter_data
nstations	ath9k/htc.h	/^	u16 nstations;$/;"	m	struct:ath9k_htc_priv
null_interval	carl9170/fwcmd.h	/^	__le32		null_interval;$/;"	m	struct:carl9170_wol_cmd
num_a2dp	ath9k/mci.h	/^	u8 num_a2dp;$/;"	m	struct:ath_mci_profile
num_adhoc_vifs	ath5k/ath5k.h	/^	u16			num_adhoc_vifs;$/;"	m	struct:ath5k_hw
num_amsdu	ath6kl/core.h	/^	u32 num_amsdu;$/;"	m	struct:rxtid_stats
num_ap	ath6kl/wmi.h	/^	u8 num_ap;$/;"	m	struct:wmi_aplist_event
num_ap_vif	ath9k/htc.h	/^	u8 num_ap_vif;$/;"	m	struct:ath9k_htc_priv
num_ap_vifs	ath5k/ath5k.h	/^	u16			num_ap_vifs;$/;"	m	struct:ath5k_hw
num_bar	ath6kl/core.h	/^	u32 num_bar;$/;"	m	struct:rxtid_stats
num_bdr	ath9k/mci.h	/^	u8 num_bdr;$/;"	m	struct:ath_mci_profile
num_beacons	ath6kl/wmi.h	/^	__le16 num_beacons;$/;"	m	struct:wmi_bmiss_time_cmd
num_beacons	ath6kl/wmi.h	/^	__le16 num_beacons;$/;"	m	struct:wmi_listen_int_cmd
num_bss	ath6kl/wmi.h	/^	u8 num_bss;$/;"	m	struct:bss_bias_info
num_ch	ath6kl/wmi.h	/^	u8 num_ch;$/;"	m	struct:wmi_begin_scan_cmd
num_ch	ath6kl/wmi.h	/^	u8 num_ch;$/;"	m	struct:wmi_channel_list_reply
num_ch	ath6kl/wmi.h	/^	u8 num_ch;$/;"	m	struct:wmi_start_scan_cmd
num_channels	carl9170/carl9170.h	/^	unsigned int num_channels;$/;"	m	struct:ar9170
num_channels	wil6210/wmi.h	/^	u8 num_channels;		\/* how many channels follow *\/$/;"	m	struct:wmi_start_scan_cmd
num_delivered	ath6kl/core.h	/^	u32 num_delivered;$/;"	m	struct:rxtid_stats
num_dups	ath6kl/core.h	/^	u32 num_dups;$/;"	m	struct:rxtid_stats
num_entries	ath6kl/wmi.h	/^	__le16 num_entries;$/;"	m	struct:wmi_target_roam_tbl
num_gpio_pins	ath9k/hw.h	/^	u8 num_gpio_pins;$/;"	m	struct:ath9k_hw_capabilities
num_hid	ath9k/mci.h	/^	u8 num_hid;$/;"	m	struct:ath_mci_profile
num_hole	ath6kl/core.h	/^	u32 num_hole;$/;"	m	struct:rxtid_stats
num_ibss_vif	ath9k/htc.h	/^	u8 num_ibss_vif;$/;"	m	struct:ath9k_htc_priv
num_into_aggr	ath6kl/core.h	/^	u32 num_into_aggr;$/;"	m	struct:rxtid_stats
num_measures	ath9k/hw.h	/^	u32 num_measures[AR9300_MAX_CHAINS];$/;"	m	struct:ath9k_hw_cal_data
num_mesh_vifs	ath5k/ath5k.h	/^	u16			num_mesh_vifs;$/;"	m	struct:ath5k_hw
num_mgmt	ath9k/mci.h	/^	u8 num_mgmt;$/;"	m	struct:ath_mci_profile
num_mpdu	ath6kl/core.h	/^	u32 num_mpdu;$/;"	m	struct:rxtid_stats
num_msg	ath6kl/wmi.h	/^	u8 num_msg;$/;"	m	struct:wmi_tx_complete_event
num_neighbors	ath6kl/wmi.h	/^	u8 num_neighbors;$/;"	m	struct:wmi_neighbor_report_event
num_null_func	ath6kl/wmi.h	/^	u8 num_null_func;$/;"	m	struct:wmi_set_inact_period_cmd
num_oow	ath6kl/core.h	/^	u32 num_oow;$/;"	m	struct:rxtid_stats
num_other_acl	ath9k/mci.h	/^	u8 num_other_acl;$/;"	m	struct:ath_mci_profile
num_pan	ath9k/mci.h	/^	u8 num_pan;$/;"	m	struct:ath_mci_profile
num_pkts	ath9k/ath9k.h	/^	u32 num_pkts;$/;"	m	struct:ath_rx
num_pmkid	ath6kl/wmi.h	/^	__le32 num_pmkid;$/;"	m	struct:wmi_pmkid_list_reply
num_pri	ath9k/dfs_pattern_detector.h	/^	u8 num_pri;$/;"	m	struct:radar_detector_specs
num_radar_types	ath9k/dfs_pattern_detector.c	/^	u32 num_radar_types;$/;"	m	struct:radar_types	file:
num_radar_types	ath9k/dfs_pattern_detector.h	/^	u8 num_radar_types;$/;"	m	struct:dfs_pattern_detector
num_sco	ath9k/mci.h	/^	u8 num_sco;$/;"	m	struct:ath_mci_profile
num_sta_assoc_vif	ath9k/htc.h	/^	u8 num_sta_assoc_vif;$/;"	m	struct:ath9k_htc_priv
num_sta_vif	ath9k/htc.h	/^	u8 num_sta_vif;$/;"	m	struct:ath9k_htc_priv
num_timeouts	ath6kl/core.h	/^	u32 num_timeouts;$/;"	m	struct:rxtid_stats
num_tx_to_wakeup	ath6kl/wmi.h	/^	__le16 num_tx_to_wakeup;$/;"	m	struct:wmi_power_params_cmd
num_vif	ath6kl/core.h	/^	u8 num_vif;$/;"	m	struct:ath6kl
numof_additional_mids	wil6210/wmi.h	/^	u8 numof_additional_mids;$/;"	m	struct:wmi_ready_event
nvifs	ath5k/ath5k.h	/^	u16			nvifs;$/;"	m	struct:ath5k_hw
nvifs	ath9k/ath9k.h	/^	short nvifs;$/;"	m	struct:ath_softc
nvifs	ath9k/htc.h	/^	u16 nvifs;$/;"	m	struct:ath9k_htc_priv
nw_subtype	ath6kl/wmi.h	/^	u8 nw_subtype;$/;"	m	struct:wmi_connect_cmd
nw_type	ath6kl/core.h	/^	u8 nw_type;$/;"	m	struct:ath6kl_vif
nw_type	ath6kl/wmi.h	/^			__le32 nw_type;$/;"	m	struct:wmi_connect_event::__anon29::__anon30
nw_type	ath6kl/wmi.h	/^	u8 nw_type;$/;"	m	struct:wmi_connect_cmd
nwds	ath9k/ath9k.h	/^	int nwds;      \/* number of WDS vifs *\/$/;"	m	struct:ath9k_vif_iter_data
nwifi_ds_trans_type	wil6210/wmi.h	/^	u8 nwifi_ds_trans_type;$/;"	m	struct:wmi_cfg_rx_chain_cmd
nwifi_ds_trans_type	wil6210/wmi.h	/^	u8 nwifi_ds_trans_type;$/;"	m	struct:wmi_vring_cfg
ob	ath9k/eeprom.h	/^	u8 ob;$/;"	m	struct:modal_eep_header
ob	carl9170/eeprom.h	/^	u8	ob;$/;"	m	struct:ar9170_eeprom_modal
ob_0	ath9k/eeprom.h	/^	u8 ob_0:4, ob_1:4;$/;"	m	struct:modal_eep_4k_header
ob_0	ath9k/eeprom.h	/^	u8 ob_1:4, ob_0:4;$/;"	m	struct:modal_eep_4k_header
ob_1	ath9k/eeprom.h	/^	u8 ob_0:4, ob_1:4;$/;"	m	struct:modal_eep_4k_header
ob_1	ath9k/eeprom.h	/^	u8 ob_1:4, ob_0:4;$/;"	m	struct:modal_eep_4k_header
ob_2	ath9k/eeprom.h	/^	u8 ob_2:4, ob_3:4;$/;"	m	struct:modal_eep_4k_header
ob_2	ath9k/eeprom.h	/^	u8 ob_3:4, ob_2:4;$/;"	m	struct:modal_eep_4k_header
ob_3	ath9k/eeprom.h	/^	u8 ob_2:4, ob_3:4;$/;"	m	struct:modal_eep_4k_header
ob_3	ath9k/eeprom.h	/^	u8 ob_3:4, ob_2:4;$/;"	m	struct:modal_eep_4k_header
ob_4	ath9k/eeprom.h	/^	u8 antdiv_ctl1:4, ob_4:4;$/;"	m	struct:modal_eep_4k_header
ob_4	ath9k/eeprom.h	/^	u8 ob_4:4, antdiv_ctl1:4;$/;"	m	struct:modal_eep_4k_header
ob_cck	ath9k/eeprom.h	/^	u8 ob_cck;$/;"	m	struct:modal_eep_ar9287_header
ob_ch1	ath9k/eeprom.h	/^	u8 ob_ch1;$/;"	m	struct:modal_eep_header
ob_pal_off	ath9k/eeprom.h	/^	u8 ob_pal_off;$/;"	m	struct:modal_eep_ar9287_header
ob_psk	ath9k/eeprom.h	/^	u8 ob_psk;$/;"	m	struct:modal_eep_ar9287_header
ob_qam	ath9k/eeprom.h	/^	u8 ob_qam;$/;"	m	struct:modal_eep_ar9287_header
odata	ar5523/ar5523.h	/^	void			*odata;$/;"	m	struct:ar5523_tx_cmd
ofdmNoiseImmunityLevel	ath9k/ani.h	/^	u8 ofdmNoiseImmunityLevel;$/;"	m	struct:ar5416AniState
ofdmPhyErrCount	ath9k/ani.h	/^	u32 ofdmPhyErrCount;$/;"	m	struct:ar5416AniState
ofdmWeakSigDetect	ath9k/ani.h	/^	u8 ofdmWeakSigDetect;$/;"	m	struct:ar5416AniState
ofdm_errors	ath5k/ani.h	/^	unsigned int		ofdm_errors;$/;"	m	struct:ath5k_ani_state
ofdm_level_table	ath9k/ani.c	/^static const struct ani_ofdm_level_entry ofdm_level_table[] = {$/;"	v	typeref:struct:ani_ofdm_level_entry	file:
ofdm_trig_high	ath9k/hw.h	/^	u32 ofdm_trig_high;$/;"	m	struct:ath9k_ops_config
ofdm_trig_low	ath9k/hw.h	/^	u32 ofdm_trig_low;$/;"	m	struct:ath9k_ops_config
ofdm_weak_sig	ath5k/ani.h	/^	bool			ofdm_weak_sig;$/;"	m	struct:ath5k_ani_state
ofdm_weak_signal_on	ath9k/ani.c	/^	int ofdm_weak_signal_on;$/;"	m	struct:ani_ofdm_level_entry	file:
ofdmsTurn	ath9k/ani.h	/^	bool ofdmsTurn;$/;"	m	struct:ar5416AniState
off_override	carl9170/carl9170.h	/^		unsigned int off_override;$/;"	m	struct:ar9170::__anon52
offload_mode	wil6210/wmi.h	/^	__le32 offload_mode;$/;"	m	struct:wmi_mac_addr_resp_event
offset	ath9k/hif_usb.h	/^	u16 offset;$/;"	m	struct:tx_buf
offset	carl9170/carl9170.h	/^		unsigned int offset;$/;"	m	struct:ar9170::__anon48
olc_init	ath9k/hw.h	/^	void (*olc_init)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
olen	ar5523/ar5523.h	/^	int			olen;$/;"	m	struct:ar5523_tx_cmd
op	ar5523/ar5523_hw.h	/^	__be32	op;$/;"	m	struct:ar5523_cmd_rx_filter
opCapFlags	ath9k/ar9003_eeprom.h	/^	struct eepFlags opCapFlags;$/;"	m	struct:ar9300_base_eep_hdr	typeref:struct:ar9300_base_eep_hdr::eepFlags
opCapFlags	ath9k/eeprom.h	/^	u8 opCapFlags;$/;"	m	struct:base_eep_ar9287_header
opCapFlags	ath9k/eeprom.h	/^	u8 opCapFlags;$/;"	m	struct:base_eep_header
opCapFlags	ath9k/eeprom.h	/^	u8 opCapFlags;$/;"	m	struct:base_eep_header_4k
opFlags	ath9k/ar9003_eeprom.h	/^	u8 opFlags;$/;"	m	struct:eepFlags
op_flags	ath9k/ath9k.h	/^	unsigned long op_flags;$/;"	m	struct:ath_btcoex
op_flags	ath9k/htc.h	/^	unsigned long op_flags;$/;"	m	struct:ath9k_htc_priv
op_mutex	ath9k/wmi.h	/^	struct mutex op_mutex;$/;"	m	struct:wmi	typeref:struct:wmi::mutex
openLoopPwrCntl	ath9k/eeprom.h	/^	u8 openLoopPwrCntl;$/;"	m	struct:base_eep_ar9287_header
openLoopPwrCntl	ath9k/eeprom.h	/^	u8 openLoopPwrCntl;$/;"	m	struct:base_eep_header
open_file_bb_mac_samps	ath9k/debug.c	/^static int open_file_bb_mac_samps(struct inode *inode, struct file *file)$/;"	f	file:
open_file_regdump	ath9k/debug.c	/^static int open_file_regdump(struct inode *inode, struct file *file)$/;"	f	file:
open_file_registers	ath5k/debug.c	/^static int open_file_registers(struct inode *inode, struct file *file)$/;"	f	file:
operating_flags	carl9170/eeprom.h	/^	u8	operating_flags;$/;"	m	struct:ar9170_eeprom
opmode	ath5k/ath5k.h	/^	enum nl80211_iftype	opmode;$/;"	m	struct:ath5k_hw	typeref:enum:ath5k_hw::nl80211_iftype
opmode	ath5k/base.h	/^	enum nl80211_iftype	opmode;$/;"	m	struct:ath5k_vif	typeref:enum:ath5k_vif::nl80211_iftype
opmode	ath5k/base.h	/^	enum nl80211_iftype opmode;$/;"	m	struct:ath5k_vif_iter_data	typeref:enum:ath5k_vif_iter_data::nl80211_iftype
opmode	ath9k/htc.h	/^	u8 opmode;$/;"	m	struct:ath9k_htc_target_vif
opmode	ath9k/hw.h	/^	enum nl80211_iftype opmode;$/;"	m	struct:ath_hw	typeref:enum:ath_hw::nl80211_iftype
ops	ath.h	/^	const struct ath_ops *ops;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_ops
ops	ath9k/hw.h	/^	struct ath_hw_ops ops;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_hw_ops
org_code	ath6kl/common.h	/^	u8 org_code[3];$/;"	m	struct:ath6kl_llc_snap_hdr
originalGain	ath9k/hw.h	/^	u32 originalGain[22];$/;"	m	struct:ath_hw
other_rx_sector	wil6210/wmi.h	/^	__le16 other_rx_sector;$/;"	m	struct:wmi_notify_req_done_event
other_tx_sector	wil6210/wmi.h	/^	__le16 other_tx_sector;$/;"	m	struct:wmi_notify_req_done_event
otp	ath6kl/core.h	/^			const char *otp;$/;"	m	struct:ath6kl::ath6kl_hw::ath6kl_hw_fw
otus_magic	carl9170/fw.c	/^static const u8 otus_magic[4] = { OTUS_MAGIC };$/;"	v	file:
overflow	ath9k/hw.h	/^	void (*overflow)(void *arg);$/;"	m	struct:ath_gen_timer
p2p	ath6kl/core.h	/^	bool p2p;$/;"	m	struct:ath6kl
p2p_model	ath6kl/wmi.h	/^	u8 p2p_model;$/;"	m	struct:wmi_p2p_hmodel
pa	wil6210/wil6210.h	/^	dma_addr_t pa;$/;"	m	struct:vring
pa_table	ath9k/hw.h	/^	u32 pa_table[AR9300_MAX_CHAINS][PAPRD_TABLE_SZ];$/;"	m	struct:ath9k_hw_cal_data
pacal_info	ath9k/hw.h	/^	struct ath9k_pacal_info pacal_info;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_pacal_info
packet	ath6kl/hif.h	/^	struct htc_packet *packet;$/;"	m	struct:bus_request	typeref:struct:bus_request::htc_packet
packet	ath6kl/hif.h	/^	struct htc_packet *packet;$/;"	m	struct:hif_scatter_item	typeref:struct:hif_scatter_item::htc_packet
packet	ath6kl/htc.h	/^	struct htc_packet packet;$/;"	m	struct:htc_control_buffer	typeref:struct:htc_control_buffer::htc_packet
pad	ar5523/ar5523_hw.h	/^	__be32		pad[123];$/;"	m	struct:ar5523_fwblock
pad	ar5523/ar5523_hw.h	/^	__be32	pad;		\/* XXX? *\/$/;"	m	struct:ar5523_rx_desc
pad	ath6kl/htc.h	/^	u8 pad;$/;"	m	struct:htc_conn_service_msg
pad	ath6kl/htc.h	/^	u8 pad;$/;"	m	struct:htc_conn_service_resp
pad	ath6kl/htc.h	/^	u8 pad;$/;"	m	struct:htc_ready_msg
pad	ath9k/ar9003_mac.h	/^	u32 pad[8]; \/* pad to cache line (128 bytes\/32 dwords) *\/$/;"	m	struct:ar9003_txc
pad	ath9k/htc.h	/^	u16 pad;$/;"	m	struct:ath9k_htc_target_rate_mask
pad	ath9k/htc.h	/^	u8 pad;$/;"	m	struct:ath9k_htc_cap_target
pad	ath9k/htc.h	/^	u8 pad;$/;"	m	struct:ath9k_htc_target_sta
pad	ath9k/htc.h	/^	u8 pad;$/;"	m	struct:ath9k_htc_target_vif
pad	ath9k/htc.h	/^	u8 pad;$/;"	m	struct:tx_frame_hdr
pad	ath9k/htc.h	/^	u8 pad;$/;"	m	struct:tx_mgmt_hdr
pad	ath9k/htc_hst.h	/^	u8 pad;$/;"	m	struct:htc_conn_svc_msg
pad	ath9k/htc_hst.h	/^	u8 pad;$/;"	m	struct:htc_conn_svc_rspmsg
pad	ath9k/htc_hst.h	/^	u8 pad;$/;"	m	struct:htc_ready_msg
pad	carl9170/eeprom.h	/^	u8	pad;$/;"	m	struct:ar9170_eeprom
padding	ath9k/eeprom.h	/^	u8 padding;$/;"	m	struct:ar5416_eeprom_4k
padding	ath9k/eeprom.h	/^	u8 padding;$/;"	m	struct:ar5416_eeprom_def
padding	ath9k/eeprom.h	/^	u8 padding;$/;"	m	struct:ar9287_eeprom
padding	ath9k/htc.h	/^	u8 padding;$/;"	m	struct:ath9k_htc_target_aggr
padding	carl9170/fwcmd.h	/^	__le16		padding;$/;"	m	struct:carl9170_disable_key_cmd
padding	carl9170/wlan.h	/^	u8 padding;$/;"	m	struct:_carl9170_tx_superdesc
padding2	carl9170/fwcmd.h	/^	u8		padding2[3];$/;"	m	struct:carl9170_rf_init
padding2	carl9170/wlan.h	/^	u8 padding2;$/;"	m	struct:carl9170_tx_superdesc
pairwise_crypto_len	wil6210/wmi.h	/^	u8 pairwise_crypto_len;$/;"	m	struct:wmi_connect_cmd
pairwise_crypto_type	wil6210/wmi.h	/^	u8 pairwise_crypto_type;$/;"	m	struct:wmi_connect_cmd
papdRateMaskHt20	ath9k/ar9003_eeprom.h	/^	__le32 papdRateMaskHt20;$/;"	m	struct:ar9300_modal_eep_header
papdRateMaskHt40	ath9k/ar9003_eeprom.h	/^	__le32 papdRateMaskHt40;$/;"	m	struct:ar9300_modal_eep_header
paprd	ath9k/ath9k.h	/^	u8 paprd;$/;"	m	struct:ath_tx_control
paprd_complete	ath9k/ath9k.h	/^	struct completion paprd_complete;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::completion
paprd_done	ath9k/hw.h	/^	bool paprd_done;$/;"	m	struct:ath9k_hw_cal_data
paprd_gain_table_entries	ath9k/hw.h	/^	u32 paprd_gain_table_entries[PAPRD_GAIN_TABLE_ENTRIES];$/;"	m	struct:ath_hw
paprd_gain_table_index	ath9k/hw.h	/^	u8 paprd_gain_table_index[PAPRD_GAIN_TABLE_ENTRIES];$/;"	m	struct:ath_hw
paprd_packet_sent	ath9k/hw.h	/^	bool paprd_packet_sent;$/;"	m	struct:ath9k_hw_cal_data
paprd_ratemask	ath9k/hw.h	/^	unsigned int paprd_ratemask;$/;"	m	struct:ath_hw
paprd_ratemask_ht40	ath9k/hw.h	/^	unsigned int paprd_ratemask_ht40;$/;"	m	struct:ath_hw
paprd_table_write_done	ath9k/hw.h	/^	bool paprd_table_write_done;$/;"	m	struct:ath_hw
paprd_target_power	ath9k/hw.h	/^	unsigned int paprd_target_power;$/;"	m	struct:ath_hw
paprd_training_power	ath9k/hw.h	/^	unsigned int paprd_training_power;$/;"	m	struct:ath_hw
paprd_work	ath9k/ath9k.h	/^	struct work_struct paprd_work;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::work_struct
params	ath6kl/wmi.h	/^		struct low_rssi_scan_params params; \/* WMI_SET_LRSSI_SCAN_PARAMS$/;"	m	union:roam_ctrl_cmd::__anon33	typeref:struct:roam_ctrl_cmd::__anon33::low_rssi_scan_params
params	carl9170/phy.c	/^	struct carl9170_phy_freq_params params[__CARL9170_NUM_BW];$/;"	m	struct:carl9170_phy_freq_entry	typeref:struct:carl9170_phy_freq_entry::carl9170_phy_freq_params	file:
params_for_tuning_caps	ath9k/ar9003_eeprom.h	/^	u8 params_for_tuning_caps[2];$/;"	m	struct:ar9300_base_eep_hdr
parent_dev	ath6kl/wmi.h	/^	struct ath6kl *parent_dev;$/;"	m	struct:wmi	typeref:struct:wmi::ath6kl
pas_chdwell_time	ath6kl/wmi.h	/^	__le16 pas_chdwell_time;$/;"	m	struct:wmi_scan_params_cmd
passphrase	wil6210/wmi.h	/^	u8 passphrase[WMI_PASSPHRASE_LEN];$/;"	m	struct:wmi_set_passphrase_cmd
passphrase_len	wil6210/wmi.h	/^	u8 passphrase_len;$/;"	m	struct:wmi_set_passphrase_cmd
patch	ath6kl/core.h	/^			const char *patch;$/;"	m	struct:ath6kl::ath6kl_hw::ath6kl_hw_fw
pattern	carl9170/fwcmd.h	/^	u8		pattern[32];$/;"	m	struct:carl9170_wol_cmd
pattern_bytes	ath9k/ath9k.h	/^	u8 pattern_bytes[MAX_PATTERN_SIZE];$/;"	m	struct:ath9k_wow_pattern
pattern_len	ath9k/ath9k.h	/^	u32 pattern_len;$/;"	m	struct:ath9k_wow_pattern
paused	ath9k/ath9k.h	/^	bool paused;$/;"	m	struct:ath_atx_tid
payld_len	ath6kl/htc.h	/^	__le16 payld_len;$/;"	m	struct:htc_frame_hdr
payload	ath6kl/debug.c	/^	u8 payload[0];$/;"	m	struct:ath6kl_fwlog_slot	file:
payload	carl9170/hw.h	/^	u8 payload[0];$/;"	m	struct:ar9170_stream
payload	carl9170/wlan.h	/^		u8 payload[0];$/;"	m	union:ar9170_tx_frame::__anon44
payload	wil6210/wmi.h	/^	u8 payload[0];$/;"	m	struct:wmi_rx_mgmt_packet_event
payload	wil6210/wmi.h	/^	u8 payload[0];$/;"	m	struct:wmi_sw_tx_req_cmd
payload_len	ath9k/htc_hst.h	/^	__be16 payload_len;$/;"	m	struct:htc_frame_hdr
pbc	carl9170/carl9170.h	/^		struct input_dev *pbc;$/;"	m	struct:ar9170::__anon51	typeref:struct:ar9170::__anon51::input_dev
pbc_state	carl9170/carl9170.h	/^		bool pbc_state;$/;"	m	struct:ar9170::__anon51
pcdac	ath5k/eeprom.h	/^	u8 pcdac[AR5K_EEPROM_N_PWR_POINTS_5111];$/;"	m	struct:ath5k_chan_pcal_info_rf5111
pcdac	ath9k/eeprom.h	/^	u8 pcdac[2][5];$/;"	m	struct:calDataPerFreqOpLoop
pcdac	ath9k/eeprom.h	/^	u8 pcdac[2][5];$/;"	m	struct:cal_data_op_loop_ar9287
pcdac_max	ath5k/eeprom.h	/^	u8 pcdac_max;$/;"	m	struct:ath5k_chan_pcal_info_rf5111
pcdac_min	ath5k/eeprom.h	/^	u8 pcdac_min;$/;"	m	struct:ath5k_chan_pcal_info_rf5111
pcdac_x0	ath5k/eeprom.h	/^	u8 pcdac_x0[AR5K_EEPROM_N_XPD0_POINTS];$/;"	m	struct:ath5k_chan_pcal_info_rf5112
pcdac_x3	ath5k/eeprom.h	/^	u8 pcdac_x3[AR5K_EEPROM_N_XPD3_POINTS];$/;"	m	struct:ath5k_chan_pcal_info_rf5112
pci_mode_conflict	ath9k/debug.h	/^	u32 pci_mode_conflict;$/;"	m	struct:ath_interrupt_stats
pcieSerDesWrite	ath9k/hw.h	/^	bool pcieSerDesWrite;$/;"	m	struct:ath9k_ops_config
pcie_clock_req	ath9k/hw.h	/^	u8 pcie_clock_req;$/;"	m	struct:ath9k_ops_config
pcie_waen	ath9k/hw.h	/^	u32 pcie_waen;$/;"	m	struct:ath9k_ops_config
pcp_factor	wil6210/wmi.h	/^	__le32 pcp_factor;$/;"	m	struct:wmi_pcp_factor_event
pcu_cr	ath9k/debug.h	/^	u32 pcu_obs, pcu_cr, noise;$/;"	m	struct:ath_dbg_bb_mac_samp
pcu_obs	ath9k/debug.h	/^	u32 pcu_obs, pcu_cr, noise;$/;"	m	struct:ath_dbg_bb_mac_samp
pdGainOverlap	ath9k/eeprom.h	/^	u8 pdGainOverlap;$/;"	m	struct:modal_eep_4k_header
pdGainOverlap	ath9k/eeprom.h	/^	u8 pdGainOverlap;$/;"	m	struct:modal_eep_ar9287_header
pdGainOverlap	ath9k/eeprom.h	/^	u8 pdGainOverlap;$/;"	m	struct:modal_eep_header
pdGainOverlap	carl9170/eeprom.h	/^	u8	pdGainOverlap;$/;"	m	struct:ar9170_eeprom_modal
pd_curves	ath5k/eeprom.h	/^	struct ath5k_pdgain_info *pd_curves;$/;"	m	struct:ath5k_chan_pcal_info	typeref:struct:ath5k_chan_pcal_info::ath5k_pdgain_info
pd_points	ath5k/eeprom.h	/^	u8 pd_points;$/;"	m	struct:ath5k_pdgain_info
pd_pwr	ath5k/eeprom.h	/^	s16 *pd_pwr;$/;"	m	struct:ath5k_pdgain_info
pd_step	ath5k/eeprom.h	/^	u8 *pd_step;$/;"	m	struct:ath5k_pdgain_info
pddac	ath5k/eeprom.h	/^	u8 pddac[AR5K_EEPROM_N_PD_GAINS]$/;"	m	struct:ath5k_chan_pcal_info_rf2413
pddac_i	ath5k/eeprom.h	/^	u8 pddac_i[AR5K_EEPROM_N_PD_GAINS];$/;"	m	struct:ath5k_chan_pcal_info_rf2413
pde_get_multiple	ath9k/dfs_pri_detector.c	/^static u32 pde_get_multiple(u32 val, u32 fraction, u32 tolerance)$/;"	f	file:
pdev	ath5k/ath5k.h	/^	struct pci_dev		*pdev;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::pci_dev
pdev	wil6210/wil6210.h	/^	struct pci_dev *pdev;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::pci_dev
peak_data_rate	ath6kl/wmi.h	/^	__le32 peak_data_rate;$/;"	m	struct:wmi_create_pstream_cmd
peer_mac_addr	ath6kl/wmi.h	/^	u8 peer_mac_addr[ETH_ALEN];$/;"	m	struct:wmi_peer_node_event
peer_rx_sector	wil6210/wil6210.h	/^	u16 peer_rx_sector;$/;"	m	struct:wil6210_stats
peer_tx_sector	wil6210/wil6210.h	/^	u16 peer_tx_sector;$/;"	m	struct:wil6210_stats
pending_connect_cid	wil6210/wil6210.h	/^	int pending_connect_cid;$/;"	m	struct:wil6210_priv
pending_frames	ath9k/ath9k.h	/^	int pending_frames;$/;"	m	struct:ath_txq
pending_frames	carl9170/carl9170.h	/^	atomic_t pending_frames;$/;"	m	struct:carl9170_sta_info
pending_restarts	carl9170/carl9170.h	/^	atomic_t pending_restarts;$/;"	m	struct:ar9170
pending_tx_events	ath9k/wmi.h	/^	struct list_head pending_tx_events;$/;"	m	struct:wmi	typeref:struct:wmi::list_head
pending_wmi_ev	wil6210/wil6210.h	/^	struct list_head pending_wmi_ev;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::list_head
pending_wmi_event	wil6210/wil6210.h	/^struct pending_wmi_event {$/;"	s
per	ath9k/rc.h	/^	u8 per;$/;"	m	struct:ath_rc_stats
per	ath9k/rc.h	/^	u8 per[RATE_TABLE_SIZE];$/;"	m	struct:ath_rate_priv
per	ath9k/wmi.h	/^		u8 per;$/;"	m	struct:wmi_event_txrate::__anon20
per_down_time	ath9k/rc.h	/^	u32 per_down_time;$/;"	m	struct:ath_rate_priv
period	ath9k/hw.h	/^	u8 period;$/;"	m	struct:ath_spec_scan
period_addr	ath9k/hw.h	/^	u32 period_addr;$/;"	m	struct:ath_gen_timer_configuration
period_timer	ath9k/ath9k.h	/^	struct timer_list period_timer; \/* Timer for BT period *\/$/;"	m	struct:ath_btcoex	typeref:struct:ath_btcoex::timer_list
pgaDesiredSize	ath9k/eeprom.h	/^	u8 pgaDesiredSize;$/;"	m	struct:modal_eep_4k_header
pgaDesiredSize	ath9k/eeprom.h	/^	u8 pgaDesiredSize;$/;"	m	struct:modal_eep_header
pgaDesiredSize	carl9170/eeprom.h	/^	s8	pgaDesiredSize;$/;"	m	struct:ar9170_eeprom_modal
phs_coeff	ath9k/ar9003_calib.c	/^	int phs_coeff[AR9300_MAX_CHAINS][MAX_MEASUREMENT];$/;"	m	struct:coeff	file:
phy	ath9k/rc.h	/^		u8 phy;$/;"	m	struct:ath_rate_table::__anon18
phy	carl9170/wlan.h	/^	struct ar9170_tx_hw_phy_control phy;$/;"	m	struct:ar9170_tx_hwdesc	typeref:struct:ar9170_tx_hwdesc::ar9170_tx_hw_phy_control
phyRev	ath9k/hw.h	/^	u16 phyRev;$/;"	m	struct:ath9k_hw_version
phy_cap	ath6kl/wmi.h	/^	u8 phy_cap;$/;"	m	struct:wmi_ready_event_2
phy_capability	wil6210/wmi.h	/^	u8 phy_capability;		\/* enum wmi_phy_capability *\/$/;"	m	struct:wmi_ready_event
phy_control	carl9170/wlan.h	/^	__le32 phy_control;$/;"	m	struct:_ar9170_tx_hwdesc
phy_err	ath9k/debug.h	/^	u32 phy_err;$/;"	m	struct:ath_rx_stats
phy_err	carl9170/wlan.h	/^	u8 phy_err;$/;"	m	struct:ar9170_rx_phystatus
phy_err_stats	ath9k/debug.h	/^	u32 phy_err_stats[ATH9K_PHYERR_MAX];$/;"	m	struct:ath_rx_stats
phy_head	carl9170/wlan.h	/^	struct ar9170_rx_head phy_head;$/;"	m	struct:ar9170_rx_frame_head	typeref:struct:ar9170_rx_frame_head::ar9170_rx_head
phy_head	carl9170/wlan.h	/^	struct ar9170_rx_head phy_head;$/;"	m	struct:ar9170_rx_frame_single	typeref:struct:ar9170_rx_frame_single::ar9170_rx_head
phy_info_mode	wil6210/wmi.h	/^	__le32 phy_info_mode;	\/* enum wmi_sniffer_cfg_phy_info_mode *\/$/;"	m	struct:wmi_sniffer_cfg
phy_support	wil6210/wmi.h	/^	__le32 phy_support;	\/* enum wmi_sniffer_cfg_phy_support *\/$/;"	m	struct:wmi_sniffer_cfg
phy_tail	carl9170/wlan.h	/^	struct ar9170_rx_phystatus phy_tail;$/;"	m	struct:ar9170_rx_frame_single	typeref:struct:ar9170_rx_frame_single::ar9170_rx_phystatus
phy_tail	carl9170/wlan.h	/^	struct ar9170_rx_phystatus phy_tail;$/;"	m	struct:ar9170_rx_frame_tail	typeref:struct:ar9170_rx_frame_tail::ar9170_rx_phystatus
phyerror	ar5523/ar5523_hw.h	/^	__be32	phyerror;$/;"	m	struct:ar5523_rx_desc
phymode	ath6kl/wmi.h	/^			u8 phymode;$/;"	m	struct:wmi_connect_event::__anon29::__anon31
phys	carl9170/carl9170.h	/^		char phys[32];$/;"	m	struct:ar9170::__anon51
ping_work	carl9170/carl9170.h	/^	struct work_struct ping_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::work_struct
pipe	ath6kl/htc.h	/^	} pipe;$/;"	m	struct:htc_endpoint	typeref:struct:htc_endpoint::__anon27
pipe	ath6kl/htc.h	/^	} pipe;$/;"	m	struct:htc_target	typeref:struct:htc_target::__anon28
pipe	ath6kl/usb.c	/^	struct ath6kl_usb_pipe *pipe;$/;"	m	struct:ath6kl_urb_context	typeref:struct:ath6kl_urb_context::ath6kl_usb_pipe	file:
pipe_get_default	ath6kl/hif.h	/^	void (*pipe_get_default)(struct ath6kl *ar, u8 *pipe_ul, u8 *pipe_dl);$/;"	m	struct:ath6kl_hif_ops
pipe_get_free_queue_number	ath6kl/hif.h	/^	u16 (*pipe_get_free_queue_number)(struct ath6kl *ar, u8 pipe);$/;"	m	struct:ath6kl_hif_ops
pipe_id	ath9k/htc_hst.h	/^	u8 pipe_id;$/;"	m	struct:htc_config_pipe_msg
pipe_map_service	ath6kl/hif.h	/^	int (*pipe_map_service)(struct ath6kl *ar, u16 service_id, u8 *pipe_ul,$/;"	m	struct:ath6kl_hif_ops
pipe_send	ath6kl/hif.h	/^	int (*pipe_send)(struct ath6kl *ar, u8 pipe, struct sk_buff *hdr_buf,$/;"	m	struct:ath6kl_hif_ops
pipeid_dl	ath6kl/htc.h	/^		u8 pipeid_dl;$/;"	m	struct:htc_endpoint::__anon27
pipeid_ul	ath6kl/htc.h	/^		u8 pipeid_ul;$/;"	m	struct:htc_endpoint::__anon27
pipes	ath6kl/usb.c	/^	struct ath6kl_usb_pipe pipes[ATH6KL_USB_PIPE_MAX];$/;"	m	struct:ath6kl_usb	typeref:struct:ath6kl_usb::ath6kl_usb_pipe	file:
pkt	ath6kl/wmi.h	/^	__le32 pkt;$/;"	m	struct:rx_stats
pkt	ath6kl/wmi.h	/^	__le32 pkt;$/;"	m	struct:tx_stats
pkt_cntxt	ath6kl/htc.h	/^	void *pkt_cntxt;$/;"	m	struct:htc_packet
pkt_id	ath6kl/wmi.h	/^	u8 pkt_id;$/;"	m	struct:tx_complete_msg_v1
pkt_id	ath6kl/wmi.h	/^	u8 pkt_id;$/;"	m	struct:wmi_tx_meta_v1
pkt_len	ath9k/mac.h	/^	int pkt_len;$/;"	m	struct:ath_tx_info
pkt_per_ac	ath6kl/wmi.h	/^	__le32 pkt_per_ac[4];$/;"	m	struct:tx_stats
pkts	ath6kl/wmi.h	/^	__le32 pkts;$/;"	m	struct:wmi_txe_notify_cmd
pkts	ath6kl/wmi.h	/^	__le32 pkts;$/;"	m	struct:wmi_txe_notify_event
plcp	carl9170/wlan.h	/^	u8 plcp[12];$/;"	m	struct:ar9170_rx_head
pm_access	ath9k/debug.h	/^	u32 pm_access;$/;"	m	struct:ath_interrupt_stats
pm_stats	ath6kl/wmi.h	/^	struct pm_stats pm_stats;$/;"	m	struct:wmi_target_stats	typeref:struct:wmi_target_stats::pm_stats
pm_stats	ath6kl/wmi.h	/^struct pm_stats {$/;"	s
pmk	wil6210/wmi.h	/^	u8 pmk[WMI_PMK_LEN];$/;"	m	struct:wmi_set_pmk_cmd
pmkid	ath6kl/wmi.h	/^	u8 pmkid[WMI_PMKID_LEN];$/;"	m	struct:wmi_pmkid
pmkid	ath6kl/wmi.h	/^	u8 pmkid[WMI_PMKID_LEN];$/;"	m	struct:wmi_setpmkid_cmd
pmkid_enable_flg	ath6kl/wmi.h	/^enum pmkid_enable_flg {$/;"	g
pmkid_list	ath6kl/wmi.h	/^	struct wmi_pmkid pmkid_list[1];$/;"	m	struct:wmi_pmkid_list_reply	typeref:struct:wmi_pmkid_list_reply::wmi_pmkid
pn_15_0	wil6210/txrx.h	/^	u16 pn_15_0;$/;"	m	struct:vring_rx_mac
pn_47_16	wil6210/txrx.h	/^	u32 pn_47_16;$/;"	m	struct:vring_rx_mac
polarity	ath5k/ath5k.h	/^	bool polarity;$/;"	m	struct:ath5k_rfkill
poll_time	ath6kl/wmi.h	/^	__le32 poll_time;$/;"	m	struct:wmi_rssi_threshold_params_cmd
poll_time	ath6kl/wmi.h	/^	__le32 poll_time;$/;"	m	struct:wmi_snr_threshold_params_cmd
polling_interval	ath6kl/wmi.h	/^	u32 polling_interval;$/;"	m	struct:sq_threshold_params
pool_deregister_ref	ath9k/dfs_pri_detector.c	/^static void pool_deregister_ref(void)$/;"	f	file:
pool_get_pseq_elem	ath9k/dfs_pri_detector.c	/^static struct pri_sequence *pool_get_pseq_elem(void)$/;"	f	file:
pool_get_pulse_elem	ath9k/dfs_pri_detector.c	/^static struct pulse_elem *pool_get_pulse_elem(void)$/;"	f	file:
pool_put_pseq_elem	ath9k/dfs_pri_detector.c	/^static void pool_put_pseq_elem(struct pri_sequence *pse)$/;"	f	file:
pool_put_pulse_elem	ath9k/dfs_pri_detector.c	/^static void pool_put_pulse_elem(struct pulse_elem *pe)$/;"	f	file:
pool_reference	ath9k/dfs_debug.h	/^	u32 pool_reference;$/;"	m	struct:ath_dfs_pool_stats
pool_register_ref	ath9k/dfs_pri_detector.c	/^static void pool_register_ref(void)$/;"	f	file:
port_role	wil6210/wmi.h	/^	u8 port_role;$/;"	m	struct:wmi_port_allocate_cmd
pos	ath5k/rfbuffer.h	/^	u16	pos;$/;"	m	struct:ath5k_rfb_field
post_delim_crc_err	ath9k/debug.h	/^	u32 post_delim_crc_err;$/;"	m	struct:ath_rx_stats
post_valid	ath6kl/htc.h	/^	u8 post_valid;$/;"	m	struct:htc_lookahead_report
power	carl9170/eeprom.h	/^	u8	power[4];$/;"	m	struct:ar9170_calibration_target_power_legacy
power	carl9170/eeprom.h	/^	u8	power[8];$/;"	m	struct:ar9170_calibration_target_power_ht
power_2G_cck	carl9170/carl9170.h	/^	u8 power_2G_cck[4];$/;"	m	struct:ar9170
power_2G_ht20	carl9170/carl9170.h	/^	u8 power_2G_ht20[8];$/;"	m	struct:ar9170
power_2G_ht40	carl9170/carl9170.h	/^	u8 power_2G_ht40[8];$/;"	m	struct:ar9170
power_2G_ofdm	carl9170/carl9170.h	/^	u8 power_2G_ofdm[4];$/;"	m	struct:ar9170
power_5G_ht20	carl9170/carl9170.h	/^	u8 power_5G_ht20[8];$/;"	m	struct:ar9170
power_5G_ht40	carl9170/carl9170.h	/^	u8 power_5G_ht40[8];$/;"	m	struct:ar9170
power_5G_leg	carl9170/carl9170.h	/^	u8 power_5G_leg[4];$/;"	m	struct:ar9170
power_flags	carl9170/eeprom.h	/^	u8	power_flags;$/;"	m	struct:ar9170_calctl_edges
power_limit	ath.h	/^	int16_t power_limit;$/;"	m	struct:ath_regulatory
power_mode	ath9k/hw.h	/^	enum ath9k_power_mode power_mode;$/;"	m	struct:ath_hw	typeref:enum:ath_hw::ath9k_power_mode
power_off	ath6kl/hif.h	/^	int (*power_off)(struct ath6kl *ar);$/;"	m	struct:ath6kl_hif_ops
power_on	ath6kl/hif.h	/^	int (*power_on)(struct ath6kl *ar);$/;"	m	struct:ath6kl_hif_ops
power_save_fail_event_policy	ath6kl/wmi.h	/^enum power_save_fail_event_policy {$/;"	g
power_source	wil6210/wmi.h	/^	u8 power_source;	\/* wmi_power_source_type *\/$/;"	m	struct:wmi_power_mgmt_cfg_cmd
ppb	ath9k/dfs_pattern_detector.h	/^	u8 ppb;$/;"	m	struct:radar_detector_specs
ppb_thresh	ath9k/dfs_pattern_detector.h	/^	u8 ppb_thresh;$/;"	m	struct:radar_detector_specs
pr_fmt	ath5k/ani.c	17;"	d	file:
pr_fmt	ath5k/attach.c	23;"	d	file:
pr_fmt	ath5k/base.c	43;"	d	file:
pr_fmt	ath5k/debug.c	61;"	d	file:
pr_fmt	ath5k/desc.c	24;"	d	file:
pr_fmt	ath5k/dma.c	32;"	d	file:
pr_fmt	ath5k/eeprom.c	24;"	d	file:
pr_fmt	ath5k/initvals.c	22;"	d	file:
pr_fmt	ath5k/led.c	42;"	d	file:
pr_fmt	ath5k/mac80211-ops.c	44;"	d	file:
pr_fmt	ath5k/pci.c	17;"	d	file:
pr_fmt	ath5k/phy.c	25;"	d	file:
pr_fmt	ath5k/qcu.c	23;"	d	file:
pr_fmt	ath5k/reset.c	26;"	d	file:
pr_fmt	ath5k/sysfs.c	1;"	d	file:
pr_fmt	ath6kl/cfg80211.c	18;"	d	file:
pr_fmt	ath6kl/init.c	19;"	d	file:
pr_fmt	ath6kl/main.c	18;"	d	file:
pr_fmt	ath6kl/txrx.c	18;"	d	file:
pr_fmt	ath9k/htc_drv_init.c	17;"	d	file:
pr_fmt	ath9k/htc_hst.c	17;"	d	file:
pr_fmt	ath9k/init.c	17;"	d	file:
pr_fmt	ath9k/pci.c	17;"	d	file:
pr_fmt	main.c	17;"	d	file:
pr_fmt	regd.c	17;"	d	file:
pre_delim_crc_err	ath9k/debug.h	/^	u32 pre_delim_crc_err;$/;"	m	struct:ath_rx_stats
pre_valid	ath6kl/htc.h	/^	u8 pre_valid;$/;"	m	struct:htc_lookahead_report
preamble	carl9170/wlan.h	/^			u8 preamble:1;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon42::__anon43
preamble_policy	ath6kl/wmi.h	/^	u8 preamble_policy;$/;"	m	struct:wmi_set_lpreamble_cmd
prefetch_thrsh	wil6210/wmi.h	/^	__le16 prefetch_thrsh;$/;"	m	struct:wmi_cfg_rx_chain_cmd
prev_offset	ath9k/calib.h	/^	int32_t prev_offset;	\/* Previous value of PA offset value *\/$/;"	m	struct:ath9k_pacal_info
pri	ath9k/dfs_pri_detector.h	/^	u32 pri;$/;"	m	struct:pri_sequence
pri_detector	ath9k/dfs_pri_detector.h	/^struct pri_detector {$/;"	s
pri_detector_add_pulse	ath9k/dfs_pri_detector.c	/^static struct pri_sequence *pri_detector_add_pulse(struct pri_detector *de,$/;"	f	file:
pri_detector_exit	ath9k/dfs_pri_detector.c	/^static void pri_detector_exit(struct pri_detector *de)$/;"	f	file:
pri_detector_init	ath9k/dfs_pri_detector.c	/^struct pri_detector *pri_detector_init(const struct radar_detector_specs *rs)$/;"	f
pri_detector_reset	ath9k/dfs_pri_detector.c	/^static void pri_detector_reset(struct pri_detector *pde, u64 ts)$/;"	f	file:
pri_max	ath9k/dfs_pattern_detector.h	/^	u16 pri_max;$/;"	m	struct:radar_detector_specs
pri_min	ath9k/dfs_pattern_detector.h	/^	u16 pri_min;$/;"	m	struct:radar_detector_specs
pri_phy_errors	ath9k/dfs_debug.h	/^	u32 pri_phy_errors;$/;"	m	struct:ath_dfs_stats
pri_sequence	ath9k/dfs_pri_detector.h	/^struct pri_sequence {$/;"	s
primary_sta_vif	ath9k/ath9k.h	/^	bool primary_sta_vif;$/;"	m	struct:ath_vif
print_credit_info	ath6kl/debug.c	702;"	d	file:
print_endpoint_stat	ath6kl/debug.c	/^static unsigned int print_endpoint_stat(struct htc_target *target, char *buf,$/;"	f	file:
print_temp	wil6210/debugfs.c	/^static void print_temp(struct seq_file *s, const char *prefix, u32 t)$/;"	f	file:
priority	ar5523/ar5523_hw.h	/^	__be32	priority;$/;"	m	struct:ar5523_cmd_txq_attr
priority	wil6210/wmi.h	/^	__le16 priority;$/;"	m	struct:wmi_vring_cfg_schd
priv	ar5523/ar5523_hw.h	/^	__u32		priv;	\/* driver private data,$/;"	m	struct:ar5523_cmd_hdr
priv	ath.h	/^	void *priv;$/;"	m	struct:ath_common
priv	ath9k/htc_hst.h	/^	void *priv;$/;"	m	struct:htc_ep_callbacks
privNF	ath9k/calib.h	/^	int16_t privNF;$/;"	m	struct:ath9k_nfcal_hist
private_ops	ath9k/hw.h	/^	struct ath_hw_private_ops private_ops;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_hw_private_ops
probe	carl9170/wlan.h	/^			u8 probe:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon40::__anon41
probe_interval	ath9k/rc.h	/^	u32 probe_interval;$/;"	m	struct:ath_rate_priv
probe_interval	ath9k/rc.h	/^	u32 probe_interval;$/;"	m	struct:ath_rate_table
probe_rate	ath9k/rc.h	/^	u8 probe_rate;$/;"	m	struct:ath_rate_priv
probe_req_report	ath6kl/core.h	/^	bool probe_req_report;$/;"	m	struct:ath6kl_vif
probe_time	ath9k/rc.h	/^	u32 probe_time;$/;"	m	struct:ath_rate_priv
proc_pending_irqs	ath6kl/hif.c	/^static int proc_pending_irqs(struct ath6kl_device *dev, bool *done)$/;"	f	file:
proc_phyerr	ath9k/hw.h	/^	u32 proc_phyerr;$/;"	m	struct:ath_hw
proc_txdesc	ath9k/hw.h	/^	int (*proc_txdesc)(struct ath_hw *ah, void *ds,$/;"	m	struct:ath_hw_ops
process_ini	ath9k/hw.h	/^	int (*process_ini)(struct ath_hw *ah, struct ath9k_channel *chan);$/;"	m	struct:ath_hw_private_ops
profile	ath6kl/core.h	/^	struct wmi_connect_cmd profile;$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::wmi_connect_cmd
proto_reason_status	ath6kl/wmi.h	/^	__le16 proto_reason_status;$/;"	m	struct:wmi_disconnect_event
protocol_reason_status	wil6210/wmi.h	/^	__le16 protocol_reason_status;	\/* reason code, see 802.11 spec. *\/$/;"	m	struct:wmi_disconnect_event
prwise_crypto	ath6kl/core.h	/^	u8 prwise_crypto;$/;"	m	struct:ath6kl_vif
prwise_crypto_len	ath6kl/core.h	/^	u8 prwise_crypto_len;$/;"	m	struct:ath6kl_vif
prwise_crypto_len	ath6kl/wmi.h	/^	u8 prwise_crypto_len;$/;"	m	struct:wmi_connect_cmd
prwise_crypto_type	ath6kl/wmi.h	/^	u8 prwise_crypto_type;$/;"	m	struct:wmi_connect_cmd
ps	carl9170/carl9170.h	/^	} ps;$/;"	m	struct:ar9170	typeref:struct:ar9170::__anon52
ps_enabled	ath9k/ath9k.h	/^	bool ps_enabled;$/;"	m	struct:ath_softc
ps_enabled	ath9k/htc.h	/^	bool ps_enabled;$/;"	m	struct:ath9k_htc_priv
ps_fail_event_policy	ath6kl/wmi.h	/^	__le16 ps_fail_event_policy;$/;"	m	struct:wmi_power_params_cmd
ps_flags	ath9k/ath9k.h	/^	u16 ps_flags; \/* PS_* *\/$/;"	m	struct:ath_softc
ps_idle	ath9k/ath9k.h	/^	bool ps_idle;$/;"	m	struct:ath_softc
ps_idle	ath9k/htc.h	/^	bool ps_idle;$/;"	m	struct:ath9k_htc_priv
ps_key	ath9k/ath9k.h	/^	int ps_key;$/;"	m	struct:ath_node
ps_usecount	ath9k/ath9k.h	/^	unsigned long ps_usecount;$/;"	m	struct:ath_softc
ps_usecount	ath9k/htc.h	/^	unsigned long ps_usecount;$/;"	m	struct:ath9k_htc_priv
ps_work	ath9k/htc.h	/^	struct work_struct ps_work;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::work_struct
ps_work	carl9170/carl9170.h	/^	struct work_struct ps_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::work_struct
pseq_alloc_error	ath9k/dfs_debug.h	/^	u32 pseq_alloc_error;$/;"	m	struct:ath_dfs_pool_stats
pseq_allocated	ath9k/dfs_debug.h	/^	u32 pseq_allocated;$/;"	m	struct:ath_dfs_pool_stats
pseq_handler_add_to_existing_seqs	ath9k/dfs_pri_detector.c	/^pseq_handler_add_to_existing_seqs(struct pri_detector *pde, u64 ts)$/;"	f	file:
pseq_handler_check_detection	ath9k/dfs_pri_detector.c	/^pseq_handler_check_detection(struct pri_detector *pde)$/;"	f	file:
pseq_handler_create_sequences	ath9k/dfs_pri_detector.c	/^static bool pseq_handler_create_sequences(struct pri_detector *pde,$/;"	f	file:
pseq_used	ath9k/dfs_debug.h	/^	u32 pseq_used;$/;"	m	struct:ath_dfs_pool_stats
psm	carl9170/fwcmd.h	/^		struct carl9170_psm		psm;$/;"	m	union:carl9170_cmd::__anon37	typeref:struct:carl9170_cmd::__anon37::carl9170_psm
psm	carl9170/fwcmd.h	/^		struct carl9170_psm		psm;$/;"	m	union:carl9170_rsp::__anon39	typeref:struct:carl9170_rsp::__anon39::carl9170_psm
pspoll_number	ath6kl/wmi.h	/^	__le16 pspoll_number;$/;"	m	struct:wmi_power_params_cmd
psq	ath6kl/core.h	/^	struct sk_buff_head psq;$/;"	m	struct:ath6kl_sta	typeref:struct:ath6kl_sta::sk_buff_head
psq_lock	ath6kl/core.h	/^	spinlock_t psq_lock;$/;"	m	struct:ath6kl_sta
pulse_alloc_error	ath9k/dfs_debug.h	/^	u32 pulse_alloc_error;$/;"	m	struct:ath_dfs_pool_stats
pulse_allocated	ath9k/dfs_debug.h	/^	u32 pulse_allocated;$/;"	m	struct:ath_dfs_pool_stats
pulse_bw_info	ath9k/ath9k.h	/^	u8 pulse_bw_info;$/;"	m	struct:ath_radar_info
pulse_bw_info	ath9k/dfs.c	/^	u8 pulse_bw_info;$/;"	m	struct:ath_radar_data	file:
pulse_elem	ath9k/dfs_pri_detector.c	/^struct pulse_elem {$/;"	s	file:
pulse_event	ath9k/dfs_pattern_detector.h	/^struct pulse_event {$/;"	s
pulse_height	ath9k/hw.h	/^	unsigned int pulse_height;$/;"	m	struct:ath_hw_radar_conf
pulse_inband	ath9k/hw.h	/^	unsigned int pulse_inband;$/;"	m	struct:ath_hw_radar_conf
pulse_inband_step	ath9k/hw.h	/^	unsigned int pulse_inband_step;$/;"	m	struct:ath_hw_radar_conf
pulse_length_ext	ath9k/ath9k.h	/^	u8 pulse_length_ext;$/;"	m	struct:ath_radar_info
pulse_length_ext	ath9k/dfs.c	/^	u8 pulse_length_ext;$/;"	m	struct:ath_radar_data	file:
pulse_length_pri	ath9k/ath9k.h	/^	u8 pulse_length_pri;$/;"	m	struct:ath_radar_info
pulse_length_pri	ath9k/dfs.c	/^	u8 pulse_length_pri;$/;"	m	struct:ath_radar_data	file:
pulse_maxlen	ath9k/hw.h	/^	unsigned int pulse_maxlen;$/;"	m	struct:ath_hw_radar_conf
pulse_queue_check_window	ath9k/dfs_pri_detector.c	/^static void pulse_queue_check_window(struct pri_detector *pde)$/;"	f	file:
pulse_queue_dequeue	ath9k/dfs_pri_detector.c	/^static bool pulse_queue_dequeue(struct pri_detector *pde)$/;"	f	file:
pulse_queue_enqueue	ath9k/dfs_pri_detector.c	/^static bool pulse_queue_enqueue(struct pri_detector *pde, u64 ts)$/;"	f	file:
pulse_queue_get_tail	ath9k/dfs_pri_detector.c	/^static struct pulse_elem *pulse_queue_get_tail(struct pri_detector *pde)$/;"	f	file:
pulse_rssi	ath9k/hw.h	/^	unsigned int pulse_rssi;$/;"	m	struct:ath_hw_radar_conf
pulse_used	ath9k/dfs_debug.h	/^	u32 pulse_used;$/;"	m	struct:ath_dfs_pool_stats
pulses	ath9k/dfs_pri_detector.h	/^	struct list_head pulses;$/;"	m	struct:pri_detector	typeref:struct:pri_detector::list_head
pulses_detected	ath9k/dfs_debug.h	/^	u32 pulses_detected;$/;"	m	struct:ath_dfs_stats
pulses_no_dfs	ath9k/dfs_debug.h	/^	u32 pulses_no_dfs;$/;"	m	struct:ath_dfs_stats
pulses_processed	ath9k/dfs_debug.h	/^	u32 pulses_processed;$/;"	m	struct:ath_dfs_stats
pulses_total	ath9k/dfs_debug.h	/^	u32 pulses_total;$/;"	m	struct:ath_dfs_stats
puttxbuf	ath9k/debug.h	/^	u32 puttxbuf;$/;"	m	struct:ath_tx_stats
pwdclkind	ath9k/eeprom.h	/^	u8 pwdclkind;$/;"	m	struct:base_eep_header
pwr	ath5k/eeprom.h	/^	s8 pwr[AR5K_EEPROM_N_PD_GAINS]$/;"	m	struct:ath5k_chan_pcal_info_rf2413
pwr	ath5k/eeprom.h	/^	u8 pwr[AR5K_EEPROM_N_PWR_POINTS_5111];$/;"	m	struct:ath5k_chan_pcal_info_rf5111
pwrDecreaseFor2Chain	ath9k/eeprom.h	/^	u8 pwrDecreaseFor2Chain;$/;"	m	struct:modal_eep_header
pwrDecreaseFor2Chain	carl9170/eeprom.h	/^	u8	pwrDecreaseFor2Chain;$/;"	m	struct:ar9170_eeprom_modal
pwrDecreaseFor3Chain	ath9k/eeprom.h	/^	u8 pwrDecreaseFor3Chain;$/;"	m	struct:modal_eep_header
pwrDecreaseFor3Chain	carl9170/eeprom.h	/^	u8	pwrDecreaseFor3Chain;$/;"	m	struct:ar9170_eeprom_modal
pwrPdg	ath9k/eeprom.h	/^	u8 pwrPdg[2][5];$/;"	m	struct:calDataPerFreqOpLoop
pwrPdg	ath9k/eeprom.h	/^	u8 pwrPdg[2][5];$/;"	m	struct:cal_data_op_loop_ar9287
pwrPdg	ath9k/eeprom.h	/^	u8 pwrPdg[AR5416_EEP4K_NUM_PD_GAINS][AR5416_PD_GAIN_ICEPTS];$/;"	m	struct:cal_data_per_freq_4k
pwrPdg	ath9k/eeprom.h	/^	u8 pwrPdg[AR5416_NUM_PD_GAINS][AR5416_PD_GAIN_ICEPTS];$/;"	m	struct:cal_data_per_freq
pwrPdg	ath9k/eeprom.h	/^	u8 pwrPdg[AR5416_NUM_PD_GAINS][AR9287_PD_GAIN_ICEPTS];$/;"	m	struct:cal_data_per_freq_ar9287
pwrTableOffset	ath9k/ar9003_eeprom.h	/^	int8_t pwrTableOffset;$/;"	m	struct:ar9300_base_eep_hdr
pwrTableOffset	ath9k/eeprom.h	/^	int8_t pwrTableOffset;$/;"	m	struct:base_eep_ar9287_header
pwr_i	ath5k/eeprom.h	/^	s8 pwr_i[AR5K_EEPROM_N_PD_GAINS];$/;"	m	struct:ath5k_chan_pcal_info_rf2413
pwr_mode	ath6kl/wmi.h	/^	u8 pwr_mode;$/;"	m	struct:wmi
pwr_mode	ath6kl/wmi.h	/^	u8 pwr_mode;$/;"	m	struct:wmi_power_mode_cmd
pwr_pdg	carl9170/eeprom.h	/^	u8	pwr_pdg[AR5416_NUM_PD_GAINS][AR5416_PD_GAIN_ICEPTS];$/;"	m	struct:ar9170_calibration_data_per_freq
pwr_save_fail_cnt	ath6kl/core.h	/^	u64 pwr_save_fail_cnt;$/;"	m	struct:target_stats
pwr_save_failure_cnt	ath6kl/wmi.h	/^	__le32 pwr_save_failure_cnt;$/;"	m	struct:pm_stats
pwr_table_offset	ath9k/eeprom.h	/^	u8 pwr_table_offset;$/;"	m	struct:base_eep_header
pwr_x0	ath5k/eeprom.h	/^	s8 pwr_x0[AR5K_EEPROM_N_XPD0_POINTS];$/;"	m	struct:ath5k_chan_pcal_info_rf5112
pwr_x3	ath5k/eeprom.h	/^	s8 pwr_x3[AR5K_EEPROM_N_XPD3_POINTS];$/;"	m	struct:ath5k_chan_pcal_info_rf5112
q	ath5k/ath5k.h	/^	struct list_head	q;$/;"	m	struct:ath5k_txq	typeref:struct:ath5k_txq::list_head
q	ath6kl/core.h	/^	struct sk_buff_head q;$/;"	m	struct:rxtid	typeref:struct:rxtid::sk_buff_head
q	wil6210/wmi.h	/^	s32 q;$/;"	m	struct:wmi_corr_measure_event
qCoff	ath9k/hw.h	/^	int8_t qCoff;$/;"	m	struct:ath9k_hw_cal_data
q_tx_num	ath5k/ath5k.h	/^		u8	q_tx_num;$/;"	m	struct:ath5k_capabilities::__anon56
qcu	ath9k/mac.h	/^	u8 qcu;$/;"	m	struct:ath_tx_info
qflags	ar5523/ar5523_hw.h	/^	__be32	qflags;$/;"	m	struct:ar5523_cmd_txq_attr
qid	ar5523/ar5523_hw.h	/^	__be32	qid;$/;"	m	struct:ar5523_cmd_txq_setup
qid	ath9k/debug.h	/^		u8 qid;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
qid	ath9k/mac.h	/^	u8 qid;$/;"	m	struct:ath_tx_status
qid	wil6210/wmi.h	/^	u8 qid;$/;"	m	struct:wmi_rx_mgmt_info
qnull	ath9k/htc.h	/^	__be32 qnull;$/;"	m	struct:ath9k_htc_target_tx_stats
qnum	ath5k/ath5k.h	/^	unsigned int		qnum;$/;"	m	struct:ath5k_txq
qos_queue	carl9170/wlan.h	/^			u8 qos_queue:2;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon40::__anon41
query_bt	ath9k/btcoex.h	/^	bool query_bt;$/;"	m	struct:ath9k_hw_mci
queue	carl9170/carl9170.h	/^	struct sk_buff_head queue;$/;"	m	struct:carl9170_sta_tid	typeref:struct:carl9170_sta_tid::sk_buff_head
queue	carl9170/fwcmd.h	/^	u8 queue:2;$/;"	m	struct:carl9170_tx_status
queue	carl9170/wlan.h	/^	u8 queue:2;$/;"	m	struct:carl9170_tx_superdesc
queue_stats	ath9k/htc.h	/^	u32 queue_stats[IEEE80211_NUM_ACS];$/;"	m	struct:ath_tx_stats
queue_stop_timeout	carl9170/carl9170.h	/^	unsigned long queue_stop_timeout[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170
queued	ath9k/debug.h	/^	u32 queued;$/;"	m	struct:ath_tx_stats
queued_cnt	ath9k/htc.h	/^	int queued_cnt;$/;"	m	struct:ath9k_htc_tx
quick_drop	ath9k/ar9003_eeprom.h	/^	int8_t quick_drop;$/;"	m	struct:ar9300_modal_eep_header
quick_drop_high	ath9k/ar9003_eeprom.h	/^	int8_t quick_drop_high;$/;"	m	struct:ar9300_BaseExtension_1
quick_drop_low	ath9k/ar9003_eeprom.h	/^	int8_t quick_drop_low;$/;"	m	struct:ar9300_BaseExtension_1
quick_scan_cnt	ath9k/ath9k.h	/^	int quick_scan_cnt;$/;"	m	struct:ath_ant_comb
radar_conf	ath9k/hw.h	/^	struct ath_hw_radar_conf radar_conf;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_hw_radar_conf
radar_detected	ath9k/dfs_debug.h	/^	u32 radar_detected;$/;"	m	struct:ath_dfs_stats
radar_detector_specs	ath9k/dfs_pattern_detector.h	/^struct radar_detector_specs {$/;"	s
radar_inband	ath9k/hw.h	/^	unsigned int radar_inband;$/;"	m	struct:ath_hw_radar_conf
radar_info	ath9k/ath9k.h	/^	struct ath_radar_info radar_info;$/;"	m	struct:ath_ht20_40_fft_packet	typeref:struct:ath_ht20_40_fft_packet::ath_radar_info
radar_info	ath9k/ath9k.h	/^	struct ath_radar_info radar_info;$/;"	m	struct:ath_ht20_fft_packet	typeref:struct:ath_ht20_fft_packet::ath_radar_info
radar_rssi	ath9k/hw.h	/^	unsigned int radar_rssi;$/;"	m	struct:ath_hw_radar_conf
radar_spec	ath9k/dfs_pattern_detector.h	/^	const struct radar_detector_specs *radar_spec;$/;"	m	struct:dfs_pattern_detector	typeref:struct:dfs_pattern_detector::radar_detector_specs
radar_types	ath9k/dfs_pattern_detector.c	/^	const struct radar_detector_specs *radar_types;$/;"	m	struct:radar_types	typeref:struct:radar_types::radar_detector_specs	file:
radar_types	ath9k/dfs_pattern_detector.c	/^struct radar_types {$/;"	s	file:
radm_cpl_dllp_abort	ath9k/debug.h	/^	u32 radm_cpl_dllp_abort;$/;"	m	struct:ath_interrupt_stats
radm_cpl_ecrc_err	ath9k/debug.h	/^	u32 radm_cpl_ecrc_err;$/;"	m	struct:ath_interrupt_stats
radm_cpl_ep	ath9k/debug.h	/^	u32 radm_cpl_ep;$/;"	m	struct:ath_interrupt_stats
radm_cpl_timeout	ath9k/debug.h	/^	u32 radm_cpl_timeout;$/;"	m	struct:ath_interrupt_stats
radm_cpl_tlp_abort	ath9k/debug.h	/^	u32 radm_cpl_tlp_abort;$/;"	m	struct:ath_interrupt_stats
range	ath6kl/wmi.h	/^	u8 range;$/;"	m	struct:wmi_rssi_threshold_event
range	ath6kl/wmi.h	/^	u8 range;$/;"	m	struct:wmi_snr_threshold_event
range	wil6210/wmi.h	/^	__le16 range;$/;"	m	struct:wmi_notify_req_done_event
range	wil6210/wmi.h	/^	__le16 range;$/;"	m	struct:wmi_pxmt_range_cfg_cmd
range	wil6210/wmi.h	/^	u8 range;$/;"	m	struct:wmi_rx_mgmt_info
range_2ghz_max	ath5k/ath5k.h	/^		u16	range_2ghz_max;$/;"	m	struct:ath5k_capabilities::__anon55
range_2ghz_min	ath5k/ath5k.h	/^		u16	range_2ghz_min;$/;"	m	struct:ath5k_capabilities::__anon55
range_5ghz_max	ath5k/ath5k.h	/^		u16	range_5ghz_max;$/;"	m	struct:ath5k_capabilities::__anon55
range_5ghz_min	ath5k/ath5k.h	/^		u16	range_5ghz_min;$/;"	m	struct:ath5k_capabilities::__anon55
rate	ar5523/ar5523_hw.h	/^	__be32	rate;		\/* rx rate code *\/$/;"	m	struct:ar5523_rx_desc
rate	ath6kl/wmi.h	/^	__le32 rate;$/;"	m	struct:wmi_txe_notify_cmd
rate	ath6kl/wmi.h	/^	__le32 rate;$/;"	m	struct:wmi_txe_notify_event
rate	ath9k/debug.h	/^		u8 rate;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon8
rate11l	ath9k/eeprom.h	/^	rate5_5s, rate11l, rate11s, rateXr,$/;"	e	enum:ar5416_rates
rate11s	ath9k/eeprom.h	/^	rate5_5s, rate11l, rate11s, rateXr,$/;"	e	enum:ar5416_rates
rate12mb	ath9k/eeprom.h	/^	rate6mb, rate9mb, rate12mb, rate18mb,$/;"	e	enum:ar5416_rates
rate18mb	ath9k/eeprom.h	/^	rate6mb, rate9mb, rate12mb, rate18mb,$/;"	e	enum:ar5416_rates
rate1l	ath9k/eeprom.h	/^	rate1l, rate2l, rate2s, rate5_5l,$/;"	e	enum:ar5416_rates
rate24mb	ath9k/eeprom.h	/^	rate24mb, rate36mb, rate48mb, rate54mb,$/;"	e	enum:ar5416_rates
rate2l	ath9k/eeprom.h	/^	rate1l, rate2l, rate2s, rate5_5l,$/;"	e	enum:ar5416_rates
rate2s	ath9k/eeprom.h	/^	rate1l, rate2l, rate2s, rate5_5l,$/;"	e	enum:ar5416_rates
rate36mb	ath9k/eeprom.h	/^	rate24mb, rate36mb, rate48mb, rate54mb,$/;"	e	enum:ar5416_rates
rate48mb	ath9k/eeprom.h	/^	rate24mb, rate36mb, rate48mb, rate54mb,$/;"	e	enum:ar5416_rates
rate54mb	ath9k/eeprom.h	/^	rate24mb, rate36mb, rate48mb, rate54mb,$/;"	e	enum:ar5416_rates
rate5_5l	ath9k/eeprom.h	/^	rate1l, rate2l, rate2s, rate5_5l,$/;"	e	enum:ar5416_rates
rate5_5s	ath9k/eeprom.h	/^	rate5_5s, rate11l, rate11s, rateXr,$/;"	e	enum:ar5416_rates
rate6mb	ath9k/eeprom.h	/^	rate6mb, rate9mb, rate12mb, rate18mb,$/;"	e	enum:ar5416_rates
rate9mb	ath9k/eeprom.h	/^	rate6mb, rate9mb, rate12mb, rate18mb,$/;"	e	enum:ar5416_rates
rateDupCck	ath9k/eeprom.h	/^	rateDupCck, rateDupOfdm, rateExtCck, rateExtOfdm,$/;"	e	enum:ar5416_rates
rateDupOfdm	ath9k/eeprom.h	/^	rateDupCck, rateDupOfdm, rateExtCck, rateExtOfdm,$/;"	e	enum:ar5416_rates
rateExtCck	ath9k/eeprom.h	/^	rateDupCck, rateDupOfdm, rateExtCck, rateExtOfdm,$/;"	e	enum:ar5416_rates
rateExtOfdm	ath9k/eeprom.h	/^	rateDupCck, rateDupOfdm, rateExtCck, rateExtOfdm,$/;"	e	enum:ar5416_rates
rateHt20_0	ath9k/eeprom.h	/^	rateHt20_0, rateHt20_1, rateHt20_2, rateHt20_3,$/;"	e	enum:ar5416_rates
rateHt20_1	ath9k/eeprom.h	/^	rateHt20_0, rateHt20_1, rateHt20_2, rateHt20_3,$/;"	e	enum:ar5416_rates
rateHt20_2	ath9k/eeprom.h	/^	rateHt20_0, rateHt20_1, rateHt20_2, rateHt20_3,$/;"	e	enum:ar5416_rates
rateHt20_3	ath9k/eeprom.h	/^	rateHt20_0, rateHt20_1, rateHt20_2, rateHt20_3,$/;"	e	enum:ar5416_rates
rateHt20_4	ath9k/eeprom.h	/^	rateHt20_4, rateHt20_5, rateHt20_6, rateHt20_7,$/;"	e	enum:ar5416_rates
rateHt20_5	ath9k/eeprom.h	/^	rateHt20_4, rateHt20_5, rateHt20_6, rateHt20_7,$/;"	e	enum:ar5416_rates
rateHt20_6	ath9k/eeprom.h	/^	rateHt20_4, rateHt20_5, rateHt20_6, rateHt20_7,$/;"	e	enum:ar5416_rates
rateHt20_7	ath9k/eeprom.h	/^	rateHt20_4, rateHt20_5, rateHt20_6, rateHt20_7,$/;"	e	enum:ar5416_rates
rateHt40_0	ath9k/eeprom.h	/^	rateHt40_0, rateHt40_1, rateHt40_2, rateHt40_3,$/;"	e	enum:ar5416_rates
rateHt40_1	ath9k/eeprom.h	/^	rateHt40_0, rateHt40_1, rateHt40_2, rateHt40_3,$/;"	e	enum:ar5416_rates
rateHt40_2	ath9k/eeprom.h	/^	rateHt40_0, rateHt40_1, rateHt40_2, rateHt40_3,$/;"	e	enum:ar5416_rates
rateHt40_3	ath9k/eeprom.h	/^	rateHt40_0, rateHt40_1, rateHt40_2, rateHt40_3,$/;"	e	enum:ar5416_rates
rateHt40_4	ath9k/eeprom.h	/^	rateHt40_4, rateHt40_5, rateHt40_6, rateHt40_7,$/;"	e	enum:ar5416_rates
rateHt40_5	ath9k/eeprom.h	/^	rateHt40_4, rateHt40_5, rateHt40_6, rateHt40_7,$/;"	e	enum:ar5416_rates
rateHt40_6	ath9k/eeprom.h	/^	rateHt40_4, rateHt40_5, rateHt40_6, rateHt40_7,$/;"	e	enum:ar5416_rates
rateHt40_7	ath9k/eeprom.h	/^	rateHt40_4, rateHt40_5, rateHt40_6, rateHt40_7,$/;"	e	enum:ar5416_rates
rateXr	ath9k/eeprom.h	/^	rate5_5s, rate11l, rate11s, rateXr,$/;"	e	enum:ar5416_rates
rate_cnt	ath9k/rc.h	/^	int rate_cnt;$/;"	m	struct:ath_rate_table
rate_flags	ath9k/rc.h	/^		u16 rate_flags;$/;"	m	struct:ath_rate_table::__anon18
rate_idx	ath5k/ath5k.h	/^	s8			rate_idx[IEEE80211_NUM_BANDS][AR5K_MAX_RATES];$/;"	m	struct:ath5k_hw
rate_idx	ath6kl/wmi.h	/^	u8 rate_idx;$/;"	m	struct:tx_complete_msg_v1
rate_index	ath6kl/wmi.h	/^	s8 rate_index;$/;"	m	struct:wmi_bit_rate_reply
rate_max_phy	ath9k/rc.h	/^	u8 rate_max_phy;$/;"	m	struct:ath_rate_priv
rate_plcy_id	ath6kl/wmi.h	/^	u8 rate_plcy_id;$/;"	m	struct:wmi_tx_meta_v1
rate_table	ath9k/rc.h	/^	const struct ath_rate_table *rate_table;$/;"	m	struct:ath_rate_priv	typeref:struct:ath_rate_priv::ath_rate_table
rate_table_size	ath9k/rc.h	/^	u8 rate_table_size;$/;"	m	struct:ath_rate_priv
ratecode	ath9k/rc.h	/^		u8 ratecode;$/;"	m	struct:ath_rate_table::__anon18
rateindex	ath9k/debug.h	/^		u8 rateindex;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
ratekbps	ath9k/rc.h	/^		u32 ratekbps;$/;"	m	struct:ath_rate_table::__anon18
ratemask	ath6kl/wmi.h	/^	__le32 ratemask[WMI_RATES_MODE_MAX];$/;"	m	struct:wmi_set_tx_select_rates32_cmd
ratemask	ath6kl/wmi.h	/^	__le64 ratemask[WMI_RATES_MODE_MAX];$/;"	m	struct:wmi_set_tx_select_rates64_cmd
rates	ar5523/ar5523.h	/^	struct ieee80211_rate	rates[12];$/;"	m	struct:ar5523	typeref:struct:ar5523::ieee80211_rate
rates	ath5k/ath5k.h	/^	struct ieee80211_rate	rates[IEEE80211_NUM_BANDS][AR5K_MAX_RATES];$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_rate
rates	ath6kl/wmi.h	/^	u8 rates[ATH6KL_RATE_MAXSIZE];$/;"	m	struct:wmi_supp_rates
rates	ath9k/ath9k.h	/^	struct ieee80211_tx_rate rates[4];$/;"	m	struct:ath_buf	typeref:struct:ath_buf::ieee80211_tx_rate
rates	ath9k/htc.h	/^	struct ath9k_htc_rate rates;$/;"	m	struct:ath9k_htc_target_rate	typeref:struct:ath9k_htc_target_rate::ath9k_htc_rate
rates	ath9k/mac.h	/^	struct ath9k_11n_rate_series rates[4];$/;"	m	struct:ath_tx_info	typeref:struct:ath_tx_info::ath9k_11n_rate_series
rateset	ar5523/ar5523_hw.h	/^	struct ar5523_cmd_rateset	rateset;$/;"	m	struct:ar5523_cmd_connection_attr	typeref:struct:ar5523_cmd_connection_attr::ar5523_cmd_rateset
rateset	ar5523/ar5523_hw.h	/^	struct ar5523_cmd_rateset rateset;$/;"	m	struct:ar5523_cmd_rates	typeref:struct:ar5523_cmd_rates::ar5523_cmd_rateset
raw_intr	ath9k/btcoex.h	/^	u32 raw_intr;$/;"	m	struct:ath9k_hw_mci
rcChainMask	ath9k/eeprom.h	/^	u8 rcChainMask;$/;"	m	struct:base_eep_header
rc_stats	ath9k/wmi.h	/^	} rc_stats;$/;"	m	struct:wmi_event_txrate	typeref:struct:wmi_event_txrate::__anon20
rcstats	ath9k/rc.h	/^	struct ath_rc_stats rcstats[RATE_TABLE_SIZE];$/;"	m	struct:ath_rate_priv	typeref:struct:ath_rate_priv::ath_rc_stats
read	ath.h	/^	unsigned int (*read)(void *, u32 reg_offset);$/;"	m	struct:ath_ops
read	carl9170/debug.c	/^	char *(*read)(struct ar9170 *ar, char *buf, size_t bufsize,$/;"	m	struct:carl9170_debugfs_fops	file:
read_4k_modal_eeprom	ath9k/htc_drv_debug.c	/^static ssize_t read_4k_modal_eeprom(struct file *file,$/;"	f	file:
read_9287_modal_eeprom	ath9k/htc_drv_debug.c	/^static ssize_t read_9287_modal_eeprom(struct file *file,$/;"	f	file:
read_bufsize	carl9170/debug.c	/^	unsigned int read_bufsize;$/;"	m	struct:carl9170_debugfs_fops	file:
read_cachesize	ath5k/ath5k.h	/^	void (*read_cachesize)(struct ath_common *common, int *csz);$/;"	m	struct:ath_bus_ops
read_cachesize	ath9k/hw.h	/^	void (*read_cachesize)(struct ath_common *common, int *csz);$/;"	m	struct:ath_bus_ops
read_def_modal_eeprom	ath9k/htc_drv_debug.c	/^static ssize_t read_def_modal_eeprom(struct file *file,$/;"	f	file:
read_file_ani	ath5k/debug.c	/^static ssize_t read_file_ani(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_ant_diversity	ath9k/debug.c	/^static ssize_t read_file_ant_diversity(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_antenna	ath5k/debug.c	/^static ssize_t read_file_antenna(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_base_eeprom	ath9k/debug.c	/^static ssize_t read_file_base_eeprom(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_base_eeprom	ath9k/htc_drv_debug.c	/^static ssize_t read_file_base_eeprom(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_beacon	ath5k/debug.c	/^static ssize_t read_file_beacon(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_btcoex	ath9k/debug.c	/^static ssize_t read_file_btcoex(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_credit_dist_stats	ath6kl/debug.c	/^static ssize_t read_file_credit_dist_stats(struct file *file,$/;"	f	file:
read_file_debug	ath5k/debug.c	/^static ssize_t read_file_debug(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_debug	ath9k/debug.c	/^static ssize_t read_file_debug(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_debug	ath9k/htc_drv_debug.c	/^static ssize_t read_file_debug(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_dfs	ath9k/dfs_debug.c	/^static ssize_t read_file_dfs(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_disable_ani	ath9k/debug.c	/^static ssize_t read_file_disable_ani(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_dma	ath9k/debug.c	/^static ssize_t read_file_dma(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_dump_nfcal	ath9k/debug.c	/^static ssize_t read_file_dump_nfcal(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_frameerrors	ath5k/debug.c	/^static ssize_t read_file_frameerrors(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_interrupt	ath9k/debug.c	/^static ssize_t read_file_interrupt(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_misc	ath5k/debug.c	/^static ssize_t read_file_misc(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_misc	ath9k/debug.c	/^static ssize_t read_file_misc(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_modal_eeprom	ath9k/debug.c	/^static ssize_t read_file_modal_eeprom(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_modal_eeprom	ath9k/htc_drv_debug.c	/^static ssize_t read_file_modal_eeprom(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_node_stat	ath9k/debug.c	/^static ssize_t read_file_node_stat(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_queue	ath5k/debug.c	/^static ssize_t read_file_queue(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_queue	ath9k/htc_drv_debug.c	/^static ssize_t read_file_queue(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_queues	ath9k/debug.c	/^static ssize_t read_file_queues(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_rcstat	ath9k/rc.c	/^static ssize_t read_file_rcstat(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_recv	ath9k/debug.c	/^static ssize_t read_file_recv(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_recv	ath9k/htc_drv_debug.c	/^static ssize_t read_file_recv(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_regidx	ath9k/debug.c	/^static ssize_t read_file_regidx(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_regval	ath9k/debug.c	/^static ssize_t read_file_regval(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_reset	ath9k/debug.c	/^static ssize_t read_file_reset(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_rx_chainmask	ath9k/debug.c	/^static ssize_t read_file_rx_chainmask(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_slot	ath9k/htc_drv_debug.c	/^static ssize_t read_file_slot(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_spec_scan_ctl	ath9k/debug.c	/^static ssize_t read_file_spec_scan_ctl(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_spectral_count	ath9k/debug.c	/^static ssize_t read_file_spectral_count(struct file *file,$/;"	f	file:
read_file_spectral_fft_period	ath9k/debug.c	/^static ssize_t read_file_spectral_fft_period(struct file *file,$/;"	f	file:
read_file_spectral_period	ath9k/debug.c	/^static ssize_t read_file_spectral_period(struct file *file,$/;"	f	file:
read_file_spectral_short_repeat	ath9k/debug.c	/^static ssize_t read_file_spectral_short_repeat(struct file *file,$/;"	f	file:
read_file_tgt_int_stats	ath9k/htc_drv_debug.c	/^static ssize_t read_file_tgt_int_stats(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_tgt_rx_stats	ath9k/htc_drv_debug.c	/^static ssize_t read_file_tgt_rx_stats(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_tgt_stats	ath6kl/debug.c	/^static ssize_t read_file_tgt_stats(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_tgt_tx_stats	ath9k/htc_drv_debug.c	/^static ssize_t read_file_tgt_tx_stats(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_tx_chainmask	ath9k/debug.c	/^static ssize_t read_file_tx_chainmask(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_war_stats	ath6kl/debug.c	/^static ssize_t read_file_war_stats(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_xmit	ath9k/debug.c	/^static ssize_t read_file_xmit(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_xmit	ath9k/htc_drv_debug.c	/^static ssize_t read_file_xmit(struct file *file, char __user *user_buf,$/;"	f	file:
read_write_sync	ath6kl/hif.h	/^	int (*read_write_sync)(struct ath6kl *ar, u32 addr, u8 *buf,$/;"	m	struct:ath6kl_hif_ops
readbuf	carl9170/carl9170.h	/^	u8 *readbuf;$/;"	m	struct:ar9170
readlen	carl9170/carl9170.h	/^	int readlen;$/;"	m	struct:ar9170
ready	ath9k/btcoex.h	/^	bool ready;$/;"	m	struct:ath9k_hw_mci
rearm_ani	ath9k/htc.h	/^	bool rearm_ani;$/;"	m	struct:ath9k_htc_priv
reason	ath6kl/wmi.h	/^	__le16 reason;		\/* 802.11 reason code *\/$/;"	m	struct:wmi_ap_set_mlme_cmd
reason	wil6210/wmi.h	/^	__le16 reason;$/;"	m	struct:wmi_delba_event
reason	wil6210/wmi.h	/^	__le16 reason;$/;"	m	struct:wmi_rcp_delba_cmd
reason	wil6210/wmi.h	/^	__le16 reason;$/;"	m	struct:wmi_vring_ba_dis_cmd
reason	wil6210/wmi.h	/^	__le32 reason;$/;"	m	struct:wmi_wbe_link_down_event
reason_code	ath6kl/wmi.h	/^	__le16 reason_code;$/;"	m	struct:wmi_delba_event
rec_id	ath6kl/htc.h	/^	u8 rec_id;$/;"	m	struct:htc_record_hdr
reclaim_rx_ctrl_buf	ath6kl/htc_mbox.c	/^static void reclaim_rx_ctrl_buf(struct htc_target *target,$/;"	f	file:
reconfig_beacon	ath9k/htc.h	/^	bool reconfig_beacon;$/;"	m	struct:ath9k_htc_priv
reconnect_flag	ath6kl/core.h	/^	int reconnect_flag;$/;"	m	struct:ath6kl_vif
recovery_enable	ath6kl/core.c	/^static unsigned int recovery_enable;$/;"	v	file:
recovery_work	ath6kl/core.h	/^		struct work_struct recovery_work;$/;"	m	struct:ath6kl::ath6kl_fw_recovery	typeref:struct:ath6kl::ath6kl_fw_recovery::work_struct
recv_packet_completion	ath6kl/htc_pipe.c	/^static void recv_packet_completion(struct htc_target *target,$/;"	f	file:
ref	carl9170/carl9170.h	/^	struct kref ref;$/;"	m	struct:carl9170_tx_info	typeref:struct:carl9170_tx_info::kref
refPower	ath9k/ar9003_eeprom.h	/^	int8_t refPower;$/;"	m	struct:ar9300_cal_data_per_freq_op_loop
refclk_hz	ath6kl/core.h	/^		u32 refclk_hz;$/;"	m	struct:ath6kl::ath6kl_hw
reg	ar5523/ar5523_hw.h	/^	__be32	reg;$/;"	m	struct:ar5523_write_mac
reg	ath5k/debug.c	/^struct reg {$/;"	s	file:
reg	ath9k/wmi.h	/^	__be32 reg;$/;"	m	struct:register_write
reg	carl9170/debug.h	/^	u32 reg;$/;"	m	struct:carl9170_debug_mem_rbe
reg	carl9170/debug.h	/^	u32 reg;$/;"	m	struct:hw_stat_reg_entry
reg	carl9170/phy.c	/^	u32 reg, _5ghz, _2ghz;$/;"	m	struct:carl9170_rf_initvals	file:
reg	carl9170/phy.c	/^	u32 reg, _5ghz_20, _5ghz_40, _2ghz_40, _2ghz_20;$/;"	m	struct:carl9170_phy_init	file:
regDmn	ath9k/ar9003_eeprom.h	/^	__le16 regDmn[2];$/;"	m	struct:ar9300_base_eep_hdr
regDmn	ath9k/eeprom.h	/^	u16 regDmn[2];$/;"	m	struct:base_eep_ar9287_header
regDmn	ath9k/eeprom.h	/^	u16 regDmn[2];$/;"	m	struct:base_eep_header
regDmn	ath9k/eeprom.h	/^	u16 regDmn[2];$/;"	m	struct:base_eep_header_4k
regDmn2G	ath9k/eeprom.h	/^	u16 regDmn2G;$/;"	m	struct:ath9k_country_entry
regDmn5G	ath9k/eeprom.h	/^	u16 regDmn5G;$/;"	m	struct:ath9k_country_entry
regDmnEnum	ath.h	/^	u16 regDmnEnum;$/;"	m	struct:reg_dmn_pair_mapping
regDmnEnum	ath9k/eeprom.h	/^	u16 regDmnEnum;$/;"	m	struct:ath9k_country_entry
regDmnEnum	regd.h	/^	u16 regDmnEnum;$/;"	m	struct:country_code_to_enum_rd
regDomainPairs	regd_common.h	/^static struct reg_dmn_pair_mapping regDomainPairs[] = {$/;"	v	typeref:struct:reg_dmn_pair_mapping
reg_2ghz_ctl	ath.h	/^	u16 reg_2ghz_ctl;$/;"	m	struct:reg_dmn_pair_mapping
reg_5ghz_ctl	ath.h	/^	u16 reg_5ghz_ctl;$/;"	m	struct:reg_dmn_pair_mapping
reg_code	ath6kl/wmi.h	/^	__le32 reg_code;$/;"	m	struct:ath6kl_wmi_regdomain
reg_dmn_pair_mapping	ath.h	/^struct reg_dmn_pair_mapping {$/;"	s
reg_domain	carl9170/eeprom.h	/^	__le16	reg_domain[2];$/;"	m	struct:ar9170_eeprom
reg_end	ath6kl/debug.c	/^	u32 reg_end;$/;"	m	struct:ath6kl_diag_reg_info	file:
reg_ext_bitmap	ath9k/eeprom.h	/^enum reg_ext_bitmap {$/;"	g
reg_in_submitted	ath9k/hif_usb.h	/^	struct usb_anchor reg_in_submitted;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_anchor
reg_info	ath6kl/debug.c	/^	const char *reg_info;$/;"	m	struct:ath6kl_diag_reg_info	file:
reg_next	ath5k/debug.c	/^static void *reg_next(struct seq_file *seq, void *p, loff_t *pos)$/;"	f	file:
reg_ops	ath9k/hw.h	/^	struct ath_ops reg_ops;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath_ops
reg_show	ath5k/debug.c	/^static int reg_show(struct seq_file *seq, void *p)$/;"	f	file:
reg_start	ath5k/debug.c	/^static void *reg_start(struct seq_file *seq, loff_t *pos)$/;"	f	file:
reg_start	ath6kl/debug.c	/^	u32 reg_start;$/;"	m	struct:ath6kl_diag_reg_info	file:
reg_stop	ath5k/debug.c	/^static void reg_stop(struct seq_file *seq, void *p)$/;"	f	file:
reg_world_copy	ath.h	/^	struct ath_regulatory reg_world_copy;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_regulatory
regidx	ath9k/debug.h	/^	u32 regidx;$/;"	m	struct:ath9k_debug
region	ath9k/dfs_pattern_detector.c	/^	enum nl80211_dfs_regions region;$/;"	m	struct:radar_types	typeref:enum:radar_types::nl80211_dfs_regions	file:
region	ath9k/dfs_pattern_detector.h	/^	enum nl80211_dfs_regions region;$/;"	m	struct:dfs_pattern_detector	typeref:enum:dfs_pattern_detector::nl80211_dfs_regions
register_seq_ops	ath5k/debug.c	/^static const struct seq_operations register_seq_ops = {$/;"	v	typeref:struct:seq_operations	file:
register_write	ath9k/wmi.h	/^struct register_write {$/;"	s
registered	carl9170/carl9170.h	/^	bool registered;$/;"	m	struct:ar9170
registered	carl9170/carl9170.h	/^	bool registered;$/;"	m	struct:carl9170_led
regout_submitted	ath9k/hif_usb.h	/^	struct usb_anchor regout_submitted;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_anchor
regpair	ath.h	/^	struct reg_dmn_pair_mapping *regpair;$/;"	m	struct:ath_regulatory	typeref:struct:ath_regulatory::reg_dmn_pair_mapping
regs	ath5k/debug.c	/^static const struct reg regs[] = {$/;"	v	typeref:struct:reg	file:
regs	carl9170/fwcmd.h	/^	__le32		regs[0];$/;"	m	struct:carl9170_reg_list
regulatory	ath.h	/^	struct ath_regulatory regulatory;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_regulatory
release	carl9170/fwdesc.h	/^	char release[CARL9170FW_MOTD_RELEASE_LEN];$/;"	m	struct:carl9170fw_motd_desc
remain	ar5523/ar5523_hw.h	/^	__be32		remain;$/;"	m	struct:ar5523_fwblock
remain_skb	ath9k/hif_usb.h	/^	struct sk_buff *remain_skb;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::sk_buff
remove_buf_file_handler	ath9k/debug.c	/^static int remove_buf_file_handler(struct dentry *dentry)$/;"	f	file:
reorder_type	wil6210/wmi.h	/^	u8 reorder_type;$/;"	m	struct:wmi_cfg_rx_chain_cmd
reply_buf	wil6210/wil6210.h	/^	void *reply_buf;$/;"	m	struct:wil6210_priv
reply_id	wil6210/wil6210.h	/^	u16 reply_id; \/**< wait for this WMI event *\/$/;"	m	struct:wil6210_priv
reply_size	wil6210/wil6210.h	/^	u16 reply_size;$/;"	m	struct:wil6210_priv
req	ath6kl/hif.h	/^	u32 req;$/;"	m	struct:hif_scatter_req
req	carl9170/carl9170.h	/^	bool req;$/;"	m	struct:carl9170_ba_stats
req_bssid	ath6kl/core.h	/^	u8 req_bssid[ETH_ALEN];$/;"	m	struct:ath6kl_vif
req_dev_state	carl9170/debug.c	/^	enum carl9170_device_state req_dev_state;$/;"	m	struct:carl9170_debugfs_fops	typeref:enum:carl9170_debugfs_fops::carl9170_device_state	file:
request	ath6kl/hif.h	/^	u32 request;$/;"	m	struct:bus_request
res	ar5523/ar5523.h	/^	int			res;$/;"	m	struct:ar5523_tx_cmd
reserved	ath6kl/wmi.h	/^	__le16 reserved;$/;"	m	struct:wmi_cmd_hdr
reserved	ath6kl/wmi.h	/^	u8 reserved;$/;"	m	struct:wmi_bss_roam_info
reserved	ath6kl/wmi.h	/^	u8 reserved;$/;"	m	struct:wmi_channel_list_reply
reserved	ath6kl/wmi.h	/^	u8 reserved;$/;"	m	struct:wmi_set_ie_cmd
reserved	ath6kl/wmi.h	/^	u8 reserved;$/;"	m	struct:wmi_tx_complete_event
reserved	ath6kl/wmi.h	/^	u8 reserved[1];$/;"	m	struct:low_rssi_scan_params
reserved	ath6kl/wmi.h	/^	u8 reserved[1];$/;"	m	struct:wmi_rx_frame_format_cmd
reserved	ath6kl/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_rssi_threshold_params_cmd
reserved	ath6kl/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_snr_threshold_params_cmd
reserved	ath9k/ar9003_eeprom.h	/^	u8 reserved[11];$/;"	m	struct:ar9300_modal_eep_header
reserved	ath9k/eeprom.h	/^	u8 db2_4:4, reserved:4;$/;"	m	struct:modal_eep_4k_header
reserved	ath9k/eeprom.h	/^	u8 reserved:4, db2_4:4;$/;"	m	struct:modal_eep_4k_header
reserved	carl9170/eeprom.h	/^	u8	reserved[22];$/;"	m	struct:ar9170_eeprom_modal
reserved	carl9170/eeprom.h	/^	u8	reserved[33];$/;"	m	struct:ar9170_eeprom
reserved	wil6210/wil6210.h	/^	u8 reserved;$/;"	m	struct:wil6210_mbox_hdr
reserved	wil6210/wmi.h	/^		u8 reserved;$/;"	m	struct:wmi_start_scan_cmd::__anon68
reserved	wil6210/wmi.h	/^	u8 reserved;$/;"	m	struct:wmi_bcon_ctrl_cmd
reserved	wil6210/wmi.h	/^	u8 reserved;$/;"	m	struct:wmi_cfg_rx_chain_cmd
reserved	wil6210/wmi.h	/^	u8 reserved;$/;"	m	struct:wmi_rcp_addba_resp_sent_event
reserved	wil6210/wmi.h	/^	u8 reserved;$/;"	m	struct:wmi_rcp_delba_cmd
reserved	wil6210/wmi.h	/^	u8 reserved;$/;"	m	struct:wmi_reconnect_cmd
reserved	wil6210/wmi.h	/^	u8 reserved;$/;"	m	struct:wmi_set_appie_cmd
reserved	wil6210/wmi.h	/^	u8 reserved;$/;"	m	struct:wmi_vring_ba_dis_cmd
reserved	wil6210/wmi.h	/^	u8 reserved[2];$/;"	m	struct:wmi_set_mac_address_cmd
reserved	wil6210/wmi.h	/^	u8 reserved[2];$/;"	m	struct:wmi_vring_ba_status_event
reserved	wil6210/wmi.h	/^	u8 reserved[2];$/;"	m	struct:wmi_vring_cfg_done_event
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_data_port_open_event
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_delete_port_cmd
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_get_pcp_channel_event
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_listen_started_event
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_notify_req_done_event
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_pcp_started_event
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_port_allocated_event
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_port_deleted_event
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_power_mgmt_cfg_cmd
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_search_started_event
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_set_pcp_channel_cmd
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_sniffer_cfg
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_sw_tx_complete_event
reserved	wil6210/wmi.h	/^	u8 reserved[3];$/;"	m	struct:wmi_wbe_link_down_event
reserved	wil6210/wmi.h	/^	u8 reserved[8];$/;"	m	struct:wmi_start_scan_cmd
reserved0	wil6210/wil6210.h	/^	u8 reserved0[2];$/;"	m	struct:wil6210_mbox_hdr_wmi
reserved0	wil6210/wmi.h	/^	u8 reserved0;$/;"	m	struct:wmi_connect_cmd
reserved0	wil6210/wmi.h	/^	u8 reserved0;$/;"	m	struct:wmi_connect_event
reserved0	wil6210/wmi.h	/^	u8 reserved0[10];$/;"	m	struct:wmi_pcp_start_cmd
reserved0	wil6210/wmi.h	/^	u8 reserved0[3];$/;"	m	struct:wmi_get_status_done_event
reserved1	ath6kl/wmi.h	/^	u8 reserved1;$/;"	m	struct:wmi_bss_filter_cmd
reserved1	wil6210/wil6210.h	/^	u8 reserved1[2];$/;"	m	struct:wil6210_mbox_hdr_wmi
reserved1	wil6210/wmi.h	/^	u8 reserved1;$/;"	m	struct:wmi_get_status_done_event
reserved1	wil6210/wmi.h	/^	u8 reserved1[2];$/;"	m	struct:wmi_connect_cmd
reserved1	wil6210/wmi.h	/^	u8 reserved1[3];$/;"	m	struct:wmi_connect_event
reserved2	ar5523/ar5523_hw.h	/^	__be32		reserved2[4];$/;"	m	struct:ar5523_cmd_hdr
reserved2	ath6kl/wmi.h	/^	__le16 reserved2;$/;"	m	struct:wmi_bss_filter_cmd
reserved2	wil6210/wmi.h	/^	u8 reserved2[3];$/;"	m	struct:wmi_connect_event
reserved2	wil6210/wmi.h	/^	u8 reserved2[3];$/;"	m	struct:wmi_get_status_done_event
reserved_ram_size	ath6kl/core.h	/^		u32 reserved_ram_size;$/;"	m	struct:ath6kl::ath6kl_hw
reset	ath9k/debug.h	/^	u32 reset[__RESET_TYPE_MAX];$/;"	m	struct:ath_stats
reset	ath9k/dfs_pri_detector.h	/^	void (*reset)    (struct pri_detector *de, u64 ts);$/;"	m	struct:pri_detector
reset_endpoint_states	ath6kl/htc_pipe.c	/^static void reset_endpoint_states(struct htc_target *target)$/;"	f	file:
reset_ep_state	ath6kl/htc_mbox.c	/^static void reset_ep_state(struct htc_target *target)$/;"	f	file:
reset_power_on	ath9k/hw.h	/^	bool reset_power_on;$/;"	m	struct:ath_hw
reset_work	ath5k/ath5k.h	/^	struct work_struct	reset_work;	\/* deferred chip reset *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::work_struct
resetcal_timer	ath.h	/^	unsigned int resetcal_timer;$/;"	m	struct:ath_ani
resp_code	ath6kl/htc.h	/^	u8 resp_code;$/;"	m	struct:htc_service_connect_resp
restart_counter	carl9170/carl9170.h	/^	unsigned int restart_counter;$/;"	m	struct:ar9170
restart_work	carl9170/carl9170.h	/^	struct work_struct restart_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::work_struct
restore_chainmask	ath9k/hw.h	/^	void (*restore_chainmask)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
restore_tx_packet	ath6kl/htc_pipe.c	/^static inline void restore_tx_packet(struct htc_packet *packet)$/;"	f	file:
resume	ath6kl/hif.h	/^	int (*resume)(struct ath6kl *ar);$/;"	m	struct:ath6kl_hif_ops
ret	carl9170/fwcmd.h	/^	__le32		ret;		\/* AR9170_PHY_REG_AGC_CONTROL *\/$/;"	m	struct:carl9170_rf_init_result
retries	ath9k/ath9k.h	/^	u8 retries;$/;"	m	struct:ath_frame_info
retries	ath9k/rc.h	/^	u32 retries;$/;"	m	struct:ath_rc_stats
retry_cnt	ath6kl/wmi.h	/^	__le32 retry_cnt;$/;"	m	struct:tx_stats
rev	ath9k/htc.h	/^	u16 rev;$/;"	m	struct:tx_beacon_header
rf2413_info	ath5k/eeprom.h	/^		struct ath5k_chan_pcal_info_rf2413 rf2413_info;$/;"	m	union:ath5k_chan_pcal_info::__anon60	typeref:struct:ath5k_chan_pcal_info::__anon60::ath5k_chan_pcal_info_rf2413
rf2413_ini_common_end	ath5k/initvals.c	/^static const struct ath5k_ini rf2413_ini_common_end[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf2413_ini_mode_end	ath5k/initvals.c	/^static const struct ath5k_ini_mode rf2413_ini_mode_end[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
rf2425_ini_common_end	ath5k/initvals.c	/^static const struct ath5k_ini rf2425_ini_common_end[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf2425_ini_mode_end	ath5k/initvals.c	/^static const struct ath5k_ini_mode rf2425_ini_mode_end[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
rf5111_info	ath5k/eeprom.h	/^		struct ath5k_chan_pcal_info_rf5111 rf5111_info;$/;"	m	union:ath5k_chan_pcal_info::__anon60	typeref:struct:ath5k_chan_pcal_info::__anon60::ath5k_chan_pcal_info_rf5111
rf5111_ini_bbgain	ath5k/initvals.c	/^static const struct ath5k_ini rf5111_ini_bbgain[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf5111_ini_common_end	ath5k/initvals.c	/^static const struct ath5k_ini rf5111_ini_common_end[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf5111_ini_mode_end	ath5k/initvals.c	/^static const struct ath5k_ini_mode rf5111_ini_mode_end[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
rf5112_info	ath5k/eeprom.h	/^		struct ath5k_chan_pcal_info_rf5112 rf5112_info;$/;"	m	union:ath5k_chan_pcal_info::__anon60	typeref:struct:ath5k_chan_pcal_info::__anon60::ath5k_chan_pcal_info_rf5112
rf5112_ini_bbgain	ath5k/initvals.c	/^static const struct ath5k_ini rf5112_ini_bbgain[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf5112_ini_common_end	ath5k/initvals.c	/^static const struct ath5k_ini rf5112_ini_common_end[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf5112_ini_mode_end	ath5k/initvals.c	/^static const struct ath5k_ini_mode rf5112_ini_mode_end[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
rf5413_ini_common_end	ath5k/initvals.c	/^static const struct ath5k_ini rf5413_ini_common_end[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf5413_ini_mode_end	ath5k/initvals.c	/^static const struct ath5k_ini_mode rf5413_ini_mode_end[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
rfSilent	ath9k/ar9003_eeprom.h	/^	u8 rfSilent;$/;"	m	struct:ar9300_base_eep_hdr
rfSilent	ath9k/eeprom.h	/^	u16 rfSilent;$/;"	m	struct:base_eep_ar9287_header
rfSilent	ath9k/eeprom.h	/^	u16 rfSilent;$/;"	m	struct:base_eep_header
rfSilent	ath9k/eeprom.h	/^	u16 rfSilent;$/;"	m	struct:base_eep_header_4k
rf_init	carl9170/fwcmd.h	/^		struct carl9170_rf_init		rf_init;$/;"	m	union:carl9170_cmd::__anon37	typeref:struct:carl9170_cmd::__anon37::carl9170_rf_init
rf_init_res	carl9170/fwcmd.h	/^		struct carl9170_rf_init_result	rf_init_res;$/;"	m	union:carl9170_rsp::__anon39	typeref:struct:carl9170_rsp::__anon39::carl9170_rf_init_result
rf_kill	ath5k/ath5k.h	/^	struct ath5k_rfkill	rf_kill;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_rfkill
rf_mgmt_type	wil6210/wmi.h	/^	__le32 rf_mgmt_type;$/;"	m	struct:wmi_rf_mgmt_cmd
rf_regs_2316	ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_2316[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rf_regs_2413	ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_2413[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rf_regs_2425	ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_2425[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rf_regs_5111	ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_5111[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rf_regs_5112	ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_5112[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rf_regs_5112a	ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_5112a[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rf_regs_5413	ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_5413[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rf_set_freq	ath9k/hw.h	/^	int (*rf_set_freq)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
rf_silent	carl9170/eeprom.h	/^	__le16	rf_silent;$/;"	m	struct:ar9170_eeprom
rf_status	wil6210/wmi.h	/^	__le32 rf_status;$/;"	m	struct:wmi_get_status_done_event
rf_status	wil6210/wmi.h	/^	__le32 rf_status;$/;"	m	struct:wmi_rf_mgmt_status_event
rfb_2316	ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_2316[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_2317	ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_2317[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_2413	ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_2413[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_2417	ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_2417[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_2425	ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_2425[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_5111	ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_5111[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_5112	ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_5112[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_5112a	ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_5112a[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_5413	ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_5413[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_bank	ath5k/rfbuffer.h	/^	u8	rfb_bank;$/;"	m	struct:ath5k_ini_rfbuffer
rfb_ctrl_register	ath5k/rfbuffer.h	/^	u16	rfb_ctrl_register;$/;"	m	struct:ath5k_ini_rfbuffer
rfb_mode_data	ath5k/rfbuffer.h	/^	u32	rfb_mode_data[3];$/;"	m	struct:ath5k_ini_rfbuffer
rfbus_done	ath9k/hw.h	/^	void (*rfbus_done)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
rfbus_req	ath9k/hw.h	/^	bool (*rfbus_req)(struct ath_hw *ah);$/;"	m	struct:ath_hw_private_ops
rfg_register	ath5k/rfgain.h	/^	u16	rfg_register;$/;"	m	struct:ath5k_ini_rfgain
rfg_value	ath5k/rfgain.h	/^	u32	rfg_value[2];	\/* [freq (see below)] *\/$/;"	m	struct:ath5k_ini_rfgain
rfgain_2316	ath5k/rfgain.h	/^static const struct ath5k_ini_rfgain rfgain_2316[] = {$/;"	v	typeref:struct:ath5k_ini_rfgain
rfgain_2413	ath5k/rfgain.h	/^static const struct ath5k_ini_rfgain rfgain_2413[] = {$/;"	v	typeref:struct:ath5k_ini_rfgain
rfgain_2425	ath5k/rfgain.h	/^static const struct ath5k_ini_rfgain rfgain_2425[] = {$/;"	v	typeref:struct:ath5k_ini_rfgain
rfgain_5111	ath5k/rfgain.h	/^static const struct ath5k_ini_rfgain rfgain_5111[] = {$/;"	v	typeref:struct:ath5k_ini_rfgain
rfgain_5112	ath5k/rfgain.h	/^static const struct ath5k_ini_rfgain rfgain_5112[] = {$/;"	v	typeref:struct:ath5k_ini_rfgain
rfgain_5413	ath5k/rfgain.h	/^static const struct ath5k_ini_rfgain rfgain_5413[] = {$/;"	v	typeref:struct:ath5k_ini_rfgain
rfgain_opt_5111	ath5k/rfgain.h	/^static const struct ath5k_gain_opt rfgain_opt_5111 = {$/;"	v	typeref:struct:ath5k_gain_opt
rfgain_opt_5112	ath5k/rfgain.h	/^static const struct ath5k_gain_opt rfgain_opt_5112 = {$/;"	v	typeref:struct:ath5k_gain_opt
rfkill_gpio	ath9k/hw.h	/^	u32 rfkill_gpio;$/;"	m	struct:ath_hw
rfkill_polarity	ath9k/hw.h	/^	u32 rfkill_polarity;$/;"	m	struct:ath_hw
rfs_chan_spec_scan	ath9k/ath9k.h	/^	struct rchan *rfs_chan_spec_scan;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::rchan
rfs_spec_scan_cb	ath9k/debug.c	/^static struct rchan_callbacks rfs_spec_scan_cb = {$/;"	v	typeref:struct:rchan_callbacks	file:
rfsilent	ath9k/hw.h	/^	u16 rfsilent;$/;"	m	struct:ath_hw
rgf_blob	wil6210/wil6210.h	/^	struct debugfs_blob_wrapper rgf_blob;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::debugfs_blob_wrapper
ri	carl9170/wlan.h	/^	struct ar9170_tx_rate_info ri[CARL9170_TX_MAX_RATES];$/;"	m	struct:carl9170_tx_superdesc	typeref:struct:carl9170_tx_superdesc::ar9170_tx_rate_info
ri	carl9170/wlan.h	/^	u8 ri[CARL9170_TX_MAX_RATES];$/;"	m	struct:_carl9170_tx_superdesc
rightmost_index	ath9k/hw.c	/^static u32 rightmost_index(struct ath_gen_timer_table *timer_table, u32 *mask)$/;"	f	file:
ring	carl9170/debug.h	/^	struct carl9170_debug_mem_rbe ring[CARL9170_DEBUG_RING_SIZE];$/;"	m	struct:carl9170_debug	typeref:struct:carl9170_debug::carl9170_debug_mem_rbe
ring_ctrl	wil6210/wmi.h	/^	u8 ring_ctrl;$/;"	m	struct:wmi_cfg_rx_chain_cmd
ring_head	carl9170/debug.h	/^	unsigned int ring_head, ring_tail;$/;"	m	struct:carl9170_debug
ring_lock	carl9170/debug.h	/^	struct mutex ring_lock;$/;"	m	struct:carl9170_debug	typeref:struct:carl9170_debug::mutex
ring_mem_base	wil6210/wmi.h	/^	__le64 ring_mem_base;$/;"	m	struct:wmi_sw_ring_cfg
ring_size	wil6210/wmi.h	/^	__le16 ring_size;$/;"	m	struct:wmi_sw_ring_cfg
ring_tail	carl9170/debug.h	/^	unsigned int ring_head, ring_tail;$/;"	m	struct:carl9170_debug
ringid	wil6210/wmi.h	/^	u8 ringid;				\/* 0-23 vrings *\/$/;"	m	struct:wmi_vring_cfg
ringid	wil6210/wmi.h	/^	u8 ringid;$/;"	m	struct:wmi_vring_ba_dis_cmd
ringid	wil6210/wmi.h	/^	u8 ringid;$/;"	m	struct:wmi_vring_ba_en_cmd
ringid	wil6210/wmi.h	/^	u8 ringid;$/;"	m	struct:wmi_vring_ba_status_event
ringid	wil6210/wmi.h	/^	u8 ringid;$/;"	m	struct:wmi_vring_cfg_done_event
rix	ath6kl/wmi.h	/^	u8 rix;$/;"	m	struct:wmi_rx_meta_v1
rix	carl9170/fwcmd.h	/^	u8 rix:2;$/;"	m	struct:carl9170_tx_status
rix	carl9170/wlan.h	/^	u8 rix;$/;"	m	struct:_carl9170_tx_superdesc
rix	carl9170/wlan.h	/^	u8 rix;$/;"	m	struct:carl9170_tx_superdesc
rmw	ath.h	/^	u32 (*rmw)(void *, u32 reg_offset, u32 set, u32 clr);$/;"	m	struct:ath_ops
rng	carl9170/carl9170.h	/^		struct hwrng rng;$/;"	m	struct:ar9170::__anon53	typeref:struct:ar9170::__anon53::hwrng
rng	carl9170/carl9170.h	/^	} rng;$/;"	m	struct:ar9170	typeref:struct:ar9170::__anon53
roam_ctrl	ath6kl/wmi.h	/^	u8 roam_ctrl;$/;"	m	struct:roam_ctrl_cmd
roam_ctrl_cmd	ath6kl/wmi.h	/^struct roam_ctrl_cmd {$/;"	s
roam_data_type	ath6kl/wmi.h	/^enum roam_data_type {$/;"	g
roam_mode	ath6kl/wmi.h	/^		u8 roam_mode; \/* WMI_SET_ROAM_MODE *\/$/;"	m	union:roam_ctrl_cmd::__anon33
roam_mode	ath6kl/wmi.h	/^	__le16 roam_mode;$/;"	m	struct:wmi_target_roam_tbl
roam_rssi_floor	ath6kl/wmi.h	/^	u8 roam_rssi_floor;$/;"	m	struct:low_rssi_scan_params
roam_tbl	ath6kl/core.h	/^		u8 *roam_tbl;$/;"	m	struct:ath6kl::__anon24
roam_tbl_len	ath6kl/core.h	/^		unsigned int roam_tbl_len;$/;"	m	struct:ath6kl::__anon24
roam_util	ath6kl/wmi.h	/^	a_sle32 roam_util;$/;"	m	struct:wmi_bss_roam_info
role_id	ath6kl/wmi.h	/^	u8 role_id;$/;"	m	struct:wmi_set_appie_extended_cmd
rr	carl9170/wlan.h	/^	__le32 rr[CARL9170_TX_MAX_RETRY_RATES];$/;"	m	struct:_carl9170_tx_superdesc
rr	carl9170/wlan.h	/^	struct ar9170_tx_hw_phy_control rr[CARL9170_TX_MAX_RETRY_RATES];$/;"	m	struct:carl9170_tx_superdesc	typeref:struct:carl9170_tx_superdesc::ar9170_tx_hw_phy_control
rreg	carl9170/fwcmd.h	/^		struct carl9170_reg_list	rreg;$/;"	m	union:carl9170_cmd::__anon37	typeref:struct:carl9170_cmd::__anon37::carl9170_reg_list
rreg_res	carl9170/fwcmd.h	/^		struct carl9170_u32_list	rreg_res;$/;"	m	union:carl9170_rsp::__anon39	typeref:struct:carl9170_rsp::__anon39::carl9170_u32_list
rs	ath9k/debug.h	/^	} rs[ATH_DBG_MAX_SAMPLES];$/;"	m	struct:ath_dbg_bb_mac_samp	typeref:struct:ath_dbg_bb_mac_samp::__anon8
rs	ath9k/dfs_pri_detector.h	/^	const struct radar_detector_specs *rs;$/;"	m	struct:pri_detector	typeref:struct:pri_detector::radar_detector_specs
rs_antenna	ath5k/ath5k.h	/^	u8	rs_antenna;$/;"	m	struct:ath5k_rx_status
rs_antenna	ath9k/mac.h	/^	u8 rs_antenna;$/;"	m	struct:ath_htc_rx_status
rs_antenna	ath9k/mac.h	/^	u8 rs_antenna;$/;"	m	struct:ath_rx_status
rs_datalen	ath5k/ath5k.h	/^	u16	rs_datalen;$/;"	m	struct:ath5k_rx_status
rs_datalen	ath9k/mac.h	/^	__be16 rs_datalen;$/;"	m	struct:ath_htc_rx_status
rs_datalen	ath9k/mac.h	/^	u16 rs_datalen;$/;"	m	struct:ath_rx_status
rs_dummy	ath9k/mac.h	/^	u8 rs_dummy;$/;"	m	struct:ath_htc_rx_status
rs_flags	ath9k/mac.h	/^	u8 rs_flags;$/;"	m	struct:ath_htc_rx_status
rs_flags	ath9k/mac.h	/^	u8 rs_flags;$/;"	m	struct:ath_rx_status
rs_isaggr	ath9k/mac.h	/^	u8 rs_isaggr;$/;"	m	struct:ath_htc_rx_status
rs_isaggr	ath9k/mac.h	/^	u8 rs_isaggr;$/;"	m	struct:ath_rx_status
rs_keyix	ath5k/ath5k.h	/^	u8	rs_keyix;$/;"	m	struct:ath5k_rx_status
rs_keyix	ath9k/mac.h	/^	u8 rs_keyix;$/;"	m	struct:ath_htc_rx_status
rs_keyix	ath9k/mac.h	/^	u8 rs_keyix;$/;"	m	struct:ath_rx_status
rs_more	ath5k/ath5k.h	/^	u8	rs_more;$/;"	m	struct:ath5k_rx_status
rs_more	ath9k/mac.h	/^	u8 rs_more;$/;"	m	struct:ath_htc_rx_status
rs_more	ath9k/mac.h	/^	u8 rs_more;$/;"	m	struct:ath_rx_status
rs_moreaggr	ath9k/mac.h	/^	u8 rs_moreaggr;$/;"	m	struct:ath_htc_rx_status
rs_moreaggr	ath9k/mac.h	/^	u8 rs_moreaggr;$/;"	m	struct:ath_rx_status
rs_nrates	ath9k/htc.h	/^	u8 rs_nrates;$/;"	m	struct:ath9k_htc_rateset
rs_nrates	ath9k/rc.h	/^	u8 rs_nrates;$/;"	m	struct:ath_rateset
rs_num_delims	ath9k/mac.h	/^	u8 rs_num_delims;$/;"	m	struct:ath_htc_rx_status
rs_num_delims	ath9k/mac.h	/^	u8 rs_num_delims;$/;"	m	struct:ath_rx_status
rs_phyerr	ath5k/ath5k.h	/^	u8	rs_phyerr;$/;"	m	struct:ath5k_rx_status
rs_phyerr	ath9k/mac.h	/^	u8 rs_phyerr;$/;"	m	struct:ath_htc_rx_status
rs_phyerr	ath9k/mac.h	/^	u8 rs_phyerr;$/;"	m	struct:ath_rx_status
rs_rate	ath5k/ath5k.h	/^	u8	rs_rate;$/;"	m	struct:ath5k_rx_status
rs_rate	ath9k/mac.h	/^	u8 rs_rate;$/;"	m	struct:ath_htc_rx_status
rs_rate	ath9k/mac.h	/^	u8 rs_rate;$/;"	m	struct:ath_rx_status
rs_rates	ath9k/htc.h	/^	u8 rs_rates[ATH_HTC_RATE_MAX];$/;"	m	struct:ath9k_htc_rateset
rs_rates	ath9k/rc.h	/^	u8 rs_rates[ATH_RATE_MAX];$/;"	m	struct:ath_rateset
rs_rssi	ath5k/ath5k.h	/^	s8	rs_rssi;$/;"	m	struct:ath5k_rx_status
rs_rssi	ath9k/mac.h	/^	int8_t rs_rssi;$/;"	m	struct:ath_htc_rx_status
rs_rssi	ath9k/mac.h	/^	int8_t rs_rssi;$/;"	m	struct:ath_rx_status
rs_rssi_ctl0	ath9k/mac.h	/^	int8_t rs_rssi_ctl0;$/;"	m	struct:ath_htc_rx_status
rs_rssi_ctl0	ath9k/mac.h	/^	int8_t rs_rssi_ctl0;$/;"	m	struct:ath_rx_status
rs_rssi_ctl1	ath9k/mac.h	/^	int8_t rs_rssi_ctl1;$/;"	m	struct:ath_htc_rx_status
rs_rssi_ctl1	ath9k/mac.h	/^	int8_t rs_rssi_ctl1;$/;"	m	struct:ath_rx_status
rs_rssi_ctl2	ath9k/mac.h	/^	int8_t rs_rssi_ctl2;$/;"	m	struct:ath_htc_rx_status
rs_rssi_ctl2	ath9k/mac.h	/^	int8_t rs_rssi_ctl2;$/;"	m	struct:ath_rx_status
rs_rssi_ext0	ath9k/mac.h	/^	int8_t rs_rssi_ext0;$/;"	m	struct:ath_htc_rx_status
rs_rssi_ext0	ath9k/mac.h	/^	int8_t rs_rssi_ext0;$/;"	m	struct:ath_rx_status
rs_rssi_ext1	ath9k/mac.h	/^	int8_t rs_rssi_ext1;$/;"	m	struct:ath_htc_rx_status
rs_rssi_ext1	ath9k/mac.h	/^	int8_t rs_rssi_ext1;$/;"	m	struct:ath_rx_status
rs_rssi_ext2	ath9k/mac.h	/^	int8_t rs_rssi_ext2;$/;"	m	struct:ath_htc_rx_status
rs_rssi_ext2	ath9k/mac.h	/^	int8_t rs_rssi_ext2;$/;"	m	struct:ath_rx_status
rs_status	ath5k/ath5k.h	/^	u8	rs_status;$/;"	m	struct:ath5k_rx_status
rs_status	ath9k/mac.h	/^	u8 rs_status;$/;"	m	struct:ath_htc_rx_status
rs_status	ath9k/mac.h	/^	u8 rs_status;$/;"	m	struct:ath_rx_status
rs_tstamp	ath5k/ath5k.h	/^	u16	rs_tstamp;$/;"	m	struct:ath5k_rx_status
rs_tstamp	ath9k/mac.h	/^	__be64 rs_tstamp;$/;"	m	struct:ath_htc_rx_status
rs_tstamp	ath9k/mac.h	/^	u32 rs_tstamp;$/;"	m	struct:ath_rx_status
rsidx	ath9k/debug.h	/^	u8 rsidx;$/;"	m	struct:ath9k_debug
rsn_capab	ath6kl/core.h	/^	u16 rsn_capab;$/;"	m	struct:ath6kl_vif
rsp	carl9170/carl9170.h	/^		struct carl9170_rsp rsp;$/;"	m	union:ar9170::__anon50	typeref:struct:ar9170::__anon50::carl9170_rsp
rssi	ar5523/ar5523_hw.h	/^	__be32	rssi;$/;"	m	struct:ar5523_rx_desc
rssi	ath6kl/wmi.h	/^	a_sle16 rssi;$/;"	m	struct:wmi_rssi_threshold_event
rssi	ath6kl/wmi.h	/^	s8 rssi;$/;"	m	struct:wmi_bss_roam_info
rssi	ath6kl/wmi.h	/^	s8 rssi;$/;"	m	struct:wmi_data_hdr
rssi	ath6kl/wmi.h	/^	s8 rssi;$/;"	m	struct:wmi_set_rssi_filter_cmd
rssi	ath6kl/wmi.h	/^	u8 rssi;$/;"	m	struct:wmi_rx_meta_v1
rssi	ath9k/ath9k.h	/^	s8 rssi;$/;"	m	struct:fft_sample_ht20
rssi	ath9k/debug.h	/^		int8_t rssi;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
rssi	ath9k/debug.h	/^		int8_t rssi;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon8
rssi	ath9k/dfs.c	/^	u8 rssi;$/;"	m	struct:ath_radar_data	file:
rssi	ath9k/dfs_pattern_detector.h	/^	u8 rssi;$/;"	m	struct:pulse_event
rssi	carl9170/wlan.h	/^		u8 rssi[7];$/;"	m	union:ar9170_rx_phystatus::__anon45
rssi_add	ath9k/ath9k.h	/^	int rssi_add;$/;"	m	struct:ath_ant_comb
rssi_ant0	carl9170/wlan.h	/^			u8 rssi_ant0, rssi_ant1, rssi_ant2,$/;"	m	struct:ar9170_rx_phystatus::__anon45::__anon46
rssi_ant0x	carl9170/wlan.h	/^				rssi_ant0x, rssi_ant1x, rssi_ant2x,$/;"	m	struct:ar9170_rx_phystatus::__anon45::__anon46
rssi_ant1	carl9170/wlan.h	/^			u8 rssi_ant0, rssi_ant1, rssi_ant2,$/;"	m	struct:ar9170_rx_phystatus::__anon45::__anon46
rssi_ant1x	carl9170/wlan.h	/^				rssi_ant0x, rssi_ant1x, rssi_ant2x,$/;"	m	struct:ar9170_rx_phystatus::__anon45::__anon46
rssi_ant2	carl9170/wlan.h	/^			u8 rssi_ant0, rssi_ant1, rssi_ant2,$/;"	m	struct:ar9170_rx_phystatus::__anon45::__anon46
rssi_ant2x	carl9170/wlan.h	/^				rssi_ant0x, rssi_ant1x, rssi_ant2x,$/;"	m	struct:ar9170_rx_phystatus::__anon45::__anon46
rssi_combined	carl9170/wlan.h	/^				rssi_combined;$/;"	m	struct:ar9170_rx_phystatus::__anon45::__anon46
rssi_count	ath9k/ath9k.h	/^	int rssi_count;$/;"	m	struct:ath_btcoex
rssi_ctl0	ath9k/debug.h	/^		int8_t rssi_ctl0;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
rssi_ctl0	ath9k/debug.h	/^		int8_t rssi_ctl0;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon8
rssi_ctl1	ath9k/debug.h	/^		int8_t rssi_ctl1;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
rssi_ctl1	ath9k/debug.h	/^		int8_t rssi_ctl1;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon8
rssi_ctl2	ath9k/debug.h	/^		int8_t rssi_ctl2;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
rssi_ctl2	ath9k/debug.h	/^		int8_t rssi_ctl2;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon8
rssi_discards	ath9k/dfs_debug.h	/^	u32 rssi_discards;$/;"	m	struct:ath_dfs_stats
rssi_ext0	ath9k/debug.h	/^		int8_t rssi_ext0;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
rssi_ext0	ath9k/debug.h	/^		int8_t rssi_ext0;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon8
rssi_ext1	ath9k/debug.h	/^		int8_t rssi_ext1;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
rssi_ext1	ath9k/debug.h	/^		int8_t rssi_ext1;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon8
rssi_ext2	ath9k/debug.h	/^		int8_t rssi_ext2;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
rssi_ext2	ath9k/debug.h	/^		int8_t rssi_ext2;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon8
rssi_first	ath9k/ath9k.h	/^	int rssi_first;$/;"	m	struct:ath_ant_comb
rssi_lna1	ath9k/ath9k.h	/^	int rssi_lna1;$/;"	m	struct:ath_ant_comb
rssi_lna2	ath9k/ath9k.h	/^	int rssi_lna2;$/;"	m	struct:ath_ant_comb
rssi_second	ath9k/ath9k.h	/^	int rssi_second;$/;"	m	struct:ath_ant_comb
rssi_sub	ath9k/ath9k.h	/^	int rssi_sub;$/;"	m	struct:ath_ant_comb
rssi_third	ath9k/ath9k.h	/^	int rssi_third;$/;"	m	struct:ath_ant_comb
rssi_thresh	ath9k/wmi.h	/^		u8 rssi_thresh;$/;"	m	struct:wmi_event_txrate::__anon20
rssidt	ath6kl/wmi.h	/^	s8 rssidt;$/;"	m	struct:wmi_bss_roam_info
rsvd	ath6kl/wmi.h	/^	__le16 rsvd;$/;"	m	struct:wmi_ap_set_pvb_cmd
rtap_include_phy_info	wil6210/txrx.c	/^static bool rtap_include_phy_info;$/;"	v	file:
rts_aggr_limit	ath9k/hw.h	/^	u16 rts_aggr_limit;$/;"	m	struct:ath9k_hw_capabilities
rts_bad	ath9k/ani.h	/^	u32 rts_bad;$/;"	m	struct:ath9k_mib_stats
rts_fail	ath5k/ath5k.h	/^	unsigned int rts_fail;$/;"	m	struct:ath5k_statistics
rts_fail_cnt	ath6kl/wmi.h	/^	__le32 rts_fail_cnt;$/;"	m	struct:tx_stats
rts_fail_cnt	ath9k/debug.h	/^		u8 rts_fail_cnt;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
rts_good	ath9k/ani.h	/^	u32 rts_good;$/;"	m	struct:ath9k_mib_stats
rts_ok	ath5k/ath5k.h	/^	unsigned int rts_ok;$/;"	m	struct:ath5k_statistics
rts_success_cnt	ath6kl/wmi.h	/^	__le32 rts_success_cnt;$/;"	m	struct:tx_stats
rtscts_rate	ath9k/ath9k.h	/^	u8 rtscts_rate;$/;"	m	struct:ath_frame_info
rtscts_rate	ath9k/mac.h	/^	u8 rtscts_rate;$/;"	m	struct:ath_tx_info
rtsthreshold	ath9k/htc.h	/^	__be16 rtsthreshold;$/;"	m	struct:ath9k_htc_target_vif
rtt_done	ath9k/hw.h	/^	bool rtt_done;$/;"	m	struct:ath9k_hw_cal_data
rtt_table	ath9k/hw.h	/^	u32 rtt_table[AR9300_MAX_CHAINS][MAX_RTT_TABLE_ENTRY];$/;"	m	struct:ath9k_hw_cal_data
rx	ath6kl/htc.h	/^		struct htc_rx_packet_info rx;$/;"	m	union:htc_packet::__anon26	typeref:struct:htc_packet::__anon26::htc_rx_packet_info
rx	ath6kl/htc.h	/^	void (*rx) (struct htc_target *, struct htc_packet *);$/;"	m	struct:htc_ep_callbacks
rx	ath6kl/wmi.h	/^	struct rx_stats rx;$/;"	m	struct:wlan_net_stats	typeref:struct:wlan_net_stats::rx_stats
rx	ath9k/ath9k.h	/^	struct ath_rx rx;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_rx
rx	ath9k/htc.h	/^	__be32 rx;$/;"	m	struct:ath9k_htc_target_int_stats
rx	ath9k/htc.h	/^	struct ath9k_htc_rx rx;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ath9k_htc_rx
rx	ath9k/htc_hst.h	/^	void (*rx) (void *, struct sk_buff *, enum htc_endpoint_id);$/;"	m	struct:htc_ep_callbacks
rx	ath9k/mac.h	/^		} rx;$/;"	m	union:ar5416_desc::__anon2	typeref:struct:ar5416_desc::__anon2::__anon4
rx	wil6210/txrx.h	/^	struct vring_rx_desc rx;$/;"	m	union:vring_desc	typeref:struct:vring_desc::vring_rx_desc
rx	wil6210/wil6210.h	/^	struct wil6210_mbox_ring rx;$/;"	m	struct:wil6210_mbox_ctl	typeref:struct:wil6210_mbox_ctl::wil6210_mbox_ring
rxBandSelectGpio	ath9k/ar9003_eeprom.h	/^	u8 rxBandSelectGpio;$/;"	m	struct:ar9300_base_eep_hdr
rxGainType	ath9k/eeprom.h	/^	u8 rxGainType;$/;"	m	struct:base_eep_header
rxMask	ath9k/eeprom.h	/^	u8 rxMask;$/;"	m	struct:base_eep_ar9287_header
rxMask	ath9k/eeprom.h	/^	u8 rxMask;$/;"	m	struct:base_eep_header
rxMask	ath9k/eeprom.h	/^	u8 rxMask;$/;"	m	struct:base_eep_header_4k
rxNoisefloorCal	ath9k/ar9003_eeprom.h	/^	int8_t rxNoisefloorCal;$/;"	m	struct:ar9300_cal_data_per_freq_op_loop
rxNoisefloorPower	ath9k/ar9003_eeprom.h	/^	int8_t rxNoisefloorPower;$/;"	m	struct:ar9300_cal_data_per_freq_op_loop
rxTempMeas	ath9k/ar9003_eeprom.h	/^	u8 rxTempMeas;$/;"	m	struct:ar9300_cal_data_per_freq_op_loop
rxTxMarginCh	ath9k/eeprom.h	/^	u8 rxTxMarginCh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
rxTxMarginCh	ath9k/eeprom.h	/^	u8 rxTxMarginCh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
rxTxMarginCh	ath9k/eeprom.h	/^	u8 rxTxMarginCh[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
rxTxMarginCh	carl9170/eeprom.h	/^	u8	rxTxMarginCh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
rx_all_count	ath5k/ath5k.h	/^	unsigned int rx_all_count;	\/* all RX frames, including errors *\/$/;"	m	struct:ath5k_statistics
rx_alloc_thresh	ath6kl/htc.h	/^	int rx_alloc_thresh;$/;"	m	struct:htc_ep_callbacks
rx_alloc_thresh_hit	ath6kl/htc.h	/^	u32 rx_alloc_thresh_hit;$/;"	m	struct:htc_endpoint_stats
rx_allocthresh	ath6kl/htc.h	/^	struct htc_packet *(*rx_allocthresh) (struct htc_target *,$/;"	m	struct:htc_ep_callbacks	typeref:struct:htc_ep_callbacks::rx_allocthresh
rx_amsdu_freeq	ath6kl/core.h	/^	struct sk_buff_head rx_amsdu_freeq;$/;"	m	struct:aggr_info	typeref:struct:aggr_info::sk_buff_head
rx_anch	carl9170/carl9170.h	/^	struct usb_anchor rx_anch;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
rx_anch_urbs	carl9170/carl9170.h	/^	atomic_t rx_anch_urbs;$/;"	m	struct:ar9170
rx_bcast_byte	ath6kl/core.h	/^	u64 rx_bcast_byte;$/;"	m	struct:target_stats
rx_bcast_pkt	ath6kl/core.h	/^	u64 rx_bcast_pkt;$/;"	m	struct:target_stats
rx_beacons	ath9k/debug.h	/^	u32 rx_beacons;$/;"	m	struct:ath_rx_stats
rx_bndl_enable	ath6kl/htc.h	/^	int rx_bndl_enable;$/;"	m	struct:htc_target
rx_bufq	ath6kl/htc.h	/^	struct list_head rx_bufq;$/;"	m	struct:htc_endpoint	typeref:struct:htc_endpoint::list_head
rx_bufsize	ath.h	/^	u32 rx_bufsize;$/;"	m	struct:ath_common
rx_bundl	ath6kl/htc.h	/^	u32 rx_bundl;$/;"	m	struct:htc_endpoint_stats
rx_bundle_from_hdr	ath6kl/htc.h	/^	u32 rx_bundle_from_hdr;$/;"	m	struct:htc_endpoint_stats
rx_bundle_lkahd	ath6kl/htc.h	/^	u32 rx_bundle_lkahd;$/;"	m	struct:htc_endpoint_stats
rx_busy	ath.h	/^	u32 rx_busy;$/;"	m	struct:ath_cycle_counters
rx_byte	ath6kl/core.h	/^	u64 rx_byte;$/;"	m	struct:target_stats
rx_bytes	ath6kl/wmi.h	/^	__le32 rx_bytes;$/;"	m	struct:wmi_per_sta_stat
rx_bytes_all	ath9k/debug.h	/^	u32 rx_bytes_all;$/;"	m	struct:ath_rx_stats
rx_bytes_count	ath5k/ath5k.h	/^	unsigned int rx_bytes_count;	\/* all RX bytes, including errored pkts$/;"	m	struct:ath5k_statistics
rx_chainmask	ath9k/hw.h	/^	u8 rx_chainmask;$/;"	m	struct:ath9k_hw_capabilities
rx_cmd_buf	ar5523/ar5523.h	/^	void			*rx_cmd_buf;$/;"	m	struct:ar5523
rx_cmd_urb	ar5523/ar5523.h	/^	struct urb		*rx_cmd_urb;$/;"	m	struct:ar5523	typeref:struct:ar5523::urb
rx_complete	ath6kl/htc.h	/^	int (*rx_complete)(struct ath6kl *ar, struct sk_buff *skb, u8 pipe);$/;"	m	struct:ath6kl_htc_ops
rx_control_0	ath5k/desc.h	/^	u32	rx_control_0;$/;"	m	struct:ath5k_hw_rx_ctl
rx_control_1	ath5k/desc.h	/^	u32	rx_control_1;$/;"	m	struct:ath5k_hw_rx_ctl
rx_crc_err	ath6kl/core.h	/^	u64 rx_crc_err;$/;"	m	struct:target_stats
rx_ctl	ath5k/desc.h	/^	struct ath5k_hw_rx_ctl		rx_ctl;$/;"	m	struct:ath5k_hw_all_rx_desc	typeref:struct:ath5k_hw_all_rx_desc::ath5k_hw_rx_ctl
rx_data	ar5523/ar5523.h	/^	struct ar5523_rx_data	rx_data[AR5523_RX_DATA_COUNT];$/;"	m	struct:ar5523	typeref:struct:ar5523::ar5523_rx_data
rx_data_free	ar5523/ar5523.h	/^	struct list_head	rx_data_free;$/;"	m	struct:ar5523	typeref:struct:ar5523::list_head
rx_data_free_cnt	ar5523/ar5523.h	/^	atomic_t		rx_data_free_cnt;$/;"	m	struct:ar5523
rx_data_list_lock	ar5523/ar5523.h	/^	spinlock_t		rx_data_list_lock;$/;"	m	struct:ar5523
rx_data_used	ar5523/ar5523.h	/^	struct list_head	rx_data_used;$/;"	m	struct:ar5523	typeref:struct:ar5523::list_head
rx_decrypt_err	ath6kl/core.h	/^	u64 rx_decrypt_err;$/;"	m	struct:target_stats
rx_discard	ath6kl/wmi.h	/^	__le32 rx_discard;$/;"	m	struct:wmi_per_sta_stat
rx_dropped	carl9170/carl9170.h	/^	unsigned int rx_dropped;$/;"	m	struct:ar9170
rx_dupl_frame	ath6kl/core.h	/^	u64 rx_dupl_frame;$/;"	m	struct:target_stats
rx_edma	ath9k/ath9k.h	/^	struct ath_rx_edma rx_edma[ATH9K_RX_QUEUE_MAX];$/;"	m	struct:ath_rx	typeref:struct:ath_rx::ath_rx_edma
rx_enable	ath9k/hw.h	/^	void (*rx_enable)(struct ath_hw *ah);$/;"	m	struct:ath_hw_ops
rx_err	ath6kl/core.h	/^	u64 rx_err;$/;"	m	struct:target_stats
rx_error	ath6kl/wmi.h	/^	__le32 rx_error;$/;"	m	struct:wmi_per_sta_stat
rx_failover	carl9170/carl9170.h	/^	struct sk_buff *rx_failover;$/;"	m	struct:ar9170	typeref:struct:ar9170::sk_buff
rx_failover_missing	carl9170/carl9170.h	/^	int rx_failover_missing;$/;"	m	struct:ar9170
rx_fifo	ath9k/ath9k.h	/^	struct sk_buff_head rx_fifo;$/;"	m	struct:ath_rx_edma	typeref:struct:ath_rx_edma::sk_buff_head
rx_fifo_hwsize	ath9k/ath9k.h	/^	u32 rx_fifo_hwsize;$/;"	m	struct:ath_rx_edma
rx_filter	carl9170/carl9170.h	/^		bool rx_filter;$/;"	m	struct:ar9170::__anon48
rx_filter	carl9170/fwcmd.h	/^		struct carl9170_rx_filter_cmd	rx_filter;$/;"	m	union:carl9170_cmd::__anon37	typeref:struct:carl9170_cmd::__anon37::carl9170_rx_filter_cmd
rx_filter	carl9170/fwcmd.h	/^	__le32		rx_filter;$/;"	m	struct:carl9170_rx_filter_cmd
rx_filter	carl9170/fwdesc.h	/^	__le32 rx_filter;$/;"	m	struct:carl9170fw_dbg_desc
rx_filter_caps	carl9170/carl9170.h	/^	unsigned int rx_filter_caps;$/;"	m	struct:ar9170
rx_flags	ath6kl/htc.h	/^	u32 rx_flags;$/;"	m	struct:htc_rx_packet_info
rx_frags	ath9k/debug.h	/^	u32 rx_frags;$/;"	m	struct:ath_rx_stats
rx_frame	ath.h	/^	u32 rx_frame;$/;"	m	struct:ath_cycle_counters
rx_frgment_pkt	ath6kl/core.h	/^	u64 rx_frgment_pkt;$/;"	m	struct:target_stats
rx_gmbox_lkahd_alias	ath6kl/hif.h	/^	__le32 rx_gmbox_lkahd_alias[2];$/;"	m	struct:ath6kl_irq_proc_registers
rx_goodput	wil6210/wmi.h	/^	__le32 rx_goodput;$/;"	m	struct:wmi_notify_req_done_event
rx_has_plcp	carl9170/carl9170.h	/^	bool rx_has_plcp;$/;"	m	struct:ar9170
rx_hp_qdepth	ath9k/hw.h	/^	u8 rx_hp_qdepth;$/;"	m	struct:ath9k_hw_capabilities
rx_intr_mitigation	ath9k/hw.h	/^	bool rx_intr_mitigation;$/;"	m	struct:ath9k_ops_config
rx_key_cache_miss	ath6kl/core.h	/^	u64 rx_key_cache_miss;$/;"	m	struct:target_stats
rx_keycache_miss	ath9k/debug.h	/^	u32 rx_keycache_miss;$/;"	m	struct:ath_interrupt_stats
rx_led	ath5k/ath5k.h	/^	struct ath5k_led	rx_led;		\/* rx led *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_led
rx_len_err	ath9k/debug.h	/^	u32 rx_len_err;$/;"	m	struct:ath_rx_stats
rx_lkahd	ath6kl/hif.h	/^	__le32 rx_lkahd[2];$/;"	m	struct:ath6kl_irq_proc_registers
rx_lkahd_valid	ath6kl/hif.h	/^	u8 rx_lkahd_valid;$/;"	m	struct:ath6kl_irq_proc_registers
rx_lkahds	ath6kl/htc.h	/^	u32 rx_lkahds;$/;"	m	struct:htc_endpoint_stats
rx_lock	ath6kl/htc.h	/^	spinlock_t rx_lock;$/;"	m	struct:htc_target
rx_lock	ath9k/hif_usb.h	/^	spinlock_t rx_lock;$/;"	m	struct:hif_device_usb
rx_lp_qdepth	ath9k/hw.h	/^	u8 rx_lp_qdepth;$/;"	m	struct:ath9k_hw_capabilities
rx_mask	carl9170/eeprom.h	/^	u8	rx_mask;$/;"	m	struct:ar9170_eeprom
rx_max_frame_len	carl9170/fwdesc.h	/^	__le16 rx_max_frame_len;$/;"	m	struct:carl9170fw_otus_desc
rx_mcast_byte	ath6kl/core.h	/^	u64 rx_mcast_byte;$/;"	m	struct:target_stats
rx_mcast_pkt	ath6kl/core.h	/^	u64 rx_mcast_pkt;$/;"	m	struct:target_stats
rx_meta_ver	ath6kl/core.h	/^	u8 rx_meta_ver;$/;"	m	struct:ath6kl
rx_msg_intr	ath9k/btcoex.h	/^	u32 rx_msg_intr;$/;"	m	struct:ath9k_hw_mci
rx_oom_err	ath9k/debug.h	/^	u32 rx_oom_err;$/;"	m	struct:ath_rx_stats
rx_overrun	carl9170/carl9170.h	/^		u64 rx_overrun;$/;"	m	struct:ar9170::__anon49
rx_overrun	carl9170/fwcmd.h	/^	__le32 rx_overrun;$/;"	m	struct:carl9170_tally_rsp
rx_overrun_addr	carl9170/fwdesc.h	/^	__le32 rx_overrun_addr;$/;"	m	struct:carl9170fw_dbg_desc
rx_pad_len	ath9k/hif_usb.h	/^	int rx_pad_len;$/;"	m	struct:hif_device_usb
rx_pending	ath5k/ath5k.h	/^	bool			rx_pending;	\/* rx tasklet pending *\/$/;"	m	struct:ath5k_hw
rx_pkt	ath6kl/core.h	/^	u64 rx_pkt;$/;"	m	struct:target_stats
rx_pkt_len	ath9k/hif_usb.h	/^	int rx_pkt_len;$/;"	m	struct:hif_device_usb
rx_pkts	ath6kl/htc.h	/^	u32 rx_pkts;$/;"	m	struct:htc_endpoint_stats
rx_pkts	ath6kl/wmi.h	/^	__le32 rx_pkts;$/;"	m	struct:wmi_per_sta_stat
rx_pkts_all	ath9k/debug.h	/^	u32 rx_pkts_all;$/;"	m	struct:ath_rx_stats
rx_plcp	carl9170/carl9170.h	/^	struct ar9170_rx_head rx_plcp;$/;"	m	struct:ar9170	typeref:struct:ar9170::ar9170_rx_head
rx_poll_timer	ath9k/ath9k.h	/^	struct timer_list rx_poll_timer;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::timer_list
rx_pool	carl9170/carl9170.h	/^	struct usb_anchor rx_pool;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
rx_pool_urbs	carl9170/carl9170.h	/^	atomic_t rx_pool_urbs;$/;"	m	struct:ar9170
rx_proc_cnt	ath6kl/htc.h	/^	int rx_proc_cnt;$/;"	m	struct:htc_endpoint
rx_queue_num	ath6kl/wmi.h	/^	u8 rx_queue_num;$/;"	m	struct:wmi_create_pstream_cmd
rx_queue_num	ath6kl/wmi.h	/^	u8 rx_queue_num;$/;"	m	struct:wmi_delete_pstream_cmd
rx_queue_num	ath6kl/wmi.h	/^	u8 rx_queue_num;$/;"	m	struct:wmi_pstream_timeout_event
rx_rate_err	ath9k/debug.h	/^	u32 rx_rate_err;$/;"	m	struct:ath_rx_stats
rx_refill	ath6kl/htc.h	/^	void (*rx_refill) (struct htc_target *, enum htc_endpoint_id endpoint);$/;"	m	struct:htc_ep_callbacks
rx_refill_thresh	ath6kl/htc.h	/^	int rx_refill_thresh;$/;"	m	struct:htc_ep_callbacks
rx_refill_work	ar5523/ar5523.h	/^	struct work_struct	rx_refill_work;$/;"	m	struct:ar5523	typeref:struct:ar5523::work_struct
rx_remain_len	ath9k/hif_usb.h	/^	int rx_remain_len;$/;"	m	struct:hif_device_usb
rx_report	ath6kl/core.h	/^		void *rx_report;$/;"	m	struct:ath6kl::__anon23
rx_report_len	ath6kl/core.h	/^		size_t rx_report_len;$/;"	m	struct:ath6kl::__anon23
rx_ring_tail_ptr	wil6210/wmi.h	/^	__le32 rx_ring_tail_ptr;	\/* Rx V-Ring Tail pointer *\/$/;"	m	struct:wmi_cfg_rx_chain_done_event
rx_size	carl9170/carl9170.h	/^		unsigned int rx_size;$/;"	m	struct:ar9170::__anon48
rx_software_decryption	carl9170/carl9170.h	/^	bool rx_software_decryption;$/;"	m	struct:ar9170
rx_spectral	ath9k/debug.h	/^	u32 rx_spectral;$/;"	m	struct:ath_rx_stats
rx_st_flags	ath6kl/htc.h	/^	u32 rx_st_flags;$/;"	m	struct:htc_target
rx_stat	ath5k/desc.h	/^	struct ath5k_hw_rx_status	rx_stat;$/;"	m	struct:ath5k_hw_all_rx_desc	typeref:struct:ath5k_hw_all_rx_desc::ath5k_hw_rx_status
rx_stats	ath6kl/wmi.h	/^struct rx_stats {$/;"	s
rx_stats	ath9k/htc.h	/^	struct ath_rx_stats rx_stats;$/;"	m	struct:ath9k_debug	typeref:struct:ath9k_debug::ath_rx_stats
rx_status_0	ath5k/desc.h	/^	u32	rx_status_0;$/;"	m	struct:ath5k_hw_rx_status
rx_status_1	ath5k/desc.h	/^	u32	rx_status_1;$/;"	m	struct:ath5k_hw_rx_status
rx_status_len	ath9k/hw.h	/^	u8 rx_status_len;$/;"	m	struct:ath9k_hw_capabilities
rx_stream	carl9170/carl9170.h	/^		bool rx_stream;$/;"	m	struct:ar9170::__anon48
rx_submitted	ath9k/hif_usb.h	/^	struct usb_anchor rx_submitted;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_anchor
rx_sw_ring	wil6210/wmi.h	/^	struct wmi_sw_ring_cfg rx_sw_ring;$/;"	m	struct:wmi_cfg_rx_chain_cmd	typeref:struct:wmi_cfg_rx_chain_cmd::wmi_sw_ring_cfg
rx_tasklet	ath9k/htc.h	/^	struct tasklet_struct rx_tasklet;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::tasklet_struct
rx_tid	ath6kl/core.h	/^	struct rxtid rx_tid[NUM_OF_TIDS];$/;"	m	struct:aggr_info_conn	typeref:struct:aggr_info_conn::rxtid
rx_too_many_frags_err	ath9k/debug.h	/^	u32 rx_too_many_frags_err;$/;"	m	struct:ath_rx_stats
rx_total	carl9170/carl9170.h	/^		u64 rx_total;$/;"	m	struct:ar9170::__anon49
rx_total	carl9170/fwcmd.h	/^	__le32 rx_total;$/;"	m	struct:carl9170_tally_rsp
rx_total_addr	carl9170/fwdesc.h	/^	__le32 rx_total_addr;$/;"	m	struct:carl9170fw_dbg_desc
rx_transfer_len	ath9k/hif_usb.h	/^	int rx_transfer_len;$/;"	m	struct:hif_device_usb
rx_ucast_byte	ath6kl/core.h	/^	u64 rx_ucast_byte;$/;"	m	struct:target_stats
rx_ucast_pkt	ath6kl/core.h	/^	u64 rx_ucast_pkt;$/;"	m	struct:target_stats
rx_ucast_rate	ath6kl/core.h	/^	s32 rx_ucast_rate;$/;"	m	struct:target_stats
rx_work	carl9170/carl9170.h	/^	struct usb_anchor rx_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
rx_work_urbs	carl9170/carl9170.h	/^	atomic_t rx_work_urbs;$/;"	m	struct:ar9170
rxalloc_thresh_byte	ath6kl/htc.h	/^	u32 rxalloc_thresh_byte;$/;"	m	struct:htc_endpoint_stats
rxbuf	ath5k/ath5k.h	/^	struct list_head	rxbuf;		\/* receive buffer *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::list_head
rxbuf	ath9k/ath9k.h	/^	struct list_head rxbuf;$/;"	m	struct:ath_rx	typeref:struct:ath_rx::list_head
rxbuf	ath9k/htc.h	/^	struct list_head rxbuf;$/;"	m	struct:ath9k_htc_rx	typeref:struct:ath9k_htc_rx::list_head
rxbuflock	ath5k/ath5k.h	/^	spinlock_t		rxbuflock;$/;"	m	struct:ath5k_hw
rxbuflock	ath9k/htc.h	/^	spinlock_t rxbuflock;$/;"	m	struct:ath9k_htc_rx
rxbufsz	ar5523/ar5523.h	/^	unsigned int		rxbufsz;$/;"	m	struct:ar5523
rxchainmask	ath9k/hw.h	/^	u8 rxchainmask;$/;"	m	struct:ath_hw
rxdma	ath9k/ath9k.h	/^	struct ath_descdma rxdma;$/;"	m	struct:ath_rx	typeref:struct:ath_rx::ath_descdma
rxeol	ath9k/debug.h	/^	u32 rxeol;$/;"	m	struct:ath_interrupt_stats
rxeol	ath9k/htc.h	/^	__be32 rxeol;$/;"	m	struct:ath9k_htc_target_int_stats
rxeol_intr	ath5k/ath5k.h	/^	unsigned int rxeol_intr;$/;"	m	struct:ath5k_statistics
rxerr_crc	ath5k/ath5k.h	/^	unsigned int rxerr_crc;$/;"	m	struct:ath5k_statistics
rxerr_decrypt	ath5k/ath5k.h	/^	unsigned int rxerr_decrypt;$/;"	m	struct:ath5k_statistics
rxerr_fifo	ath5k/ath5k.h	/^	unsigned int rxerr_fifo;$/;"	m	struct:ath5k_statistics
rxerr_jumbo	ath5k/ath5k.h	/^	unsigned int rxerr_jumbo;$/;"	m	struct:ath5k_statistics
rxerr_mic	ath5k/ath5k.h	/^	unsigned int rxerr_mic;$/;"	m	struct:ath5k_statistics
rxerr_phy	ath5k/ath5k.h	/^	unsigned int rxerr_phy;$/;"	m	struct:ath5k_statistics
rxerr_phy_code	ath5k/ath5k.h	/^	unsigned int rxerr_phy_code[32];$/;"	m	struct:ath5k_statistics
rxerr_proc	ath5k/ath5k.h	/^	unsigned int rxerr_proc;$/;"	m	struct:ath5k_statistics
rxfilter	ath9k/ath9k.h	/^	unsigned int rxfilter;$/;"	m	struct:ath_rx
rxfilter	ath9k/htc.h	/^	unsigned int rxfilter;$/;"	m	struct:ath9k_htc_priv
rxhp	ath9k/debug.h	/^	u32 rxhp;$/;"	m	struct:ath_interrupt_stats
rxlink	ath5k/ath5k.h	/^	u32			*rxlink;	\/* link ptr in last RX desc *\/$/;"	m	struct:ath5k_hw
rxlink	ath9k/ath9k.h	/^	u32 *rxlink;$/;"	m	struct:ath_rx
rxlp	ath9k/debug.h	/^	u32 rxlp;$/;"	m	struct:ath_interrupt_stats
rxok	ath9k/debug.h	/^	u32 rxok;$/;"	m	struct:ath_interrupt_stats
rxorn	ath9k/debug.h	/^	u32 rxorn;$/;"	m	struct:ath_interrupt_stats
rxorn	ath9k/htc.h	/^	__be32 rxorn;$/;"	m	struct:ath9k_htc_target_int_stats
rxorn_intr	ath5k/ath5k.h	/^	unsigned int rxorn_intr;$/;"	m	struct:ath5k_statistics
rxotherant	ath9k/ath9k.h	/^	u8 rxotherant;$/;"	m	struct:ath_rx
rxphyerr	ath9k/debug.h	/^	u32 rxphyerr;$/;"	m	struct:ath_interrupt_stats
rxstats	ath9k/debug.h	/^	struct ath_rx_stats rxstats;$/;"	m	struct:ath_stats	typeref:struct:ath_stats::ath_rx_stats
rxstatus	ath9k/htc.h	/^	struct ath_htc_rx_status rxstatus;$/;"	m	struct:ath9k_htc_rxbuf	typeref:struct:ath9k_htc_rxbuf::ath_htc_rx_status
rxtid	ath6kl/core.h	/^struct rxtid {$/;"	s
rxtid_stats	ath6kl/core.h	/^struct rxtid_stats {$/;"	s
rxtotal	ar5523/ar5523_hw.h	/^	__be32		rxtotal;$/;"	m	struct:ar5523_fwblock
rxtq	ath5k/ath5k.h	/^	struct tasklet_struct	rxtq;		\/* rx intr tasklet *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::tasklet_struct
s	carl9170/wlan.h	/^	struct _carl9170_tx_superdesc s;$/;"	m	struct:_carl9170_tx_superframe	typeref:struct:_carl9170_tx_superframe::_carl9170_tx_superdesc
s	carl9170/wlan.h	/^	struct carl9170_tx_superdesc s;$/;"	m	struct:carl9170_tx_superframe	typeref:struct:carl9170_tx_superframe::carl9170_tx_superdesc
samp_lock	ath9k/debug.h	/^	spinlock_t samp_lock;$/;"	m	struct:ath9k_debug
sampidx	ath9k/debug.h	/^	u8 sampidx;$/;"	m	struct:ath9k_debug
saved_pwr_mode	ath6kl/wmi.h	/^	u8 saved_pwr_mode;$/;"	m	struct:wmi
sba	ath6kl/wmi.h	/^	__le32 sba;$/;"	m	struct:wmi_create_pstream_cmd
sbands	ath5k/ath5k.h	/^	struct ieee80211_supported_band sbands[IEEE80211_NUM_BANDS];$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_supported_band
sbands	ath9k/ath9k.h	/^	struct ieee80211_supported_band sbands[IEEE80211_NUM_BANDS];$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ieee80211_supported_band
sbands	ath9k/htc.h	/^	struct ieee80211_supported_band sbands[IEEE80211_NUM_BANDS];$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ieee80211_supported_band
sc	ath9k/ath9k.h	/^	struct ath_softc *sc;$/;"	m	struct:ath_node	typeref:struct:ath_node::ath_softc
sc_ah	ath9k/ath9k.h	/^	struct ath_hw *sc_ah;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_hw
sc_flags	ath9k/ath9k.h	/^	unsigned long sc_flags;$/;"	m	struct:ath_softc
sc_op_flags	ath9k/ath9k.h	/^enum sc_op_flags {$/;"	g
sc_pcu_lock	ath9k/ath9k.h	/^	spinlock_t sc_pcu_lock;$/;"	m	struct:ath_softc
sc_pm_lock	ath9k/ath9k.h	/^	spinlock_t sc_pm_lock;$/;"	m	struct:ath_softc
sc_serial_rw	ath9k/ath9k.h	/^	spinlock_t sc_serial_rw;$/;"	m	struct:ath_softc
scan	ath9k/ath9k.h	/^	bool scan;$/;"	m	struct:ath_ant_comb
scan_ctrl_flags	ath6kl/wmi.h	/^	u8 scan_ctrl_flags;$/;"	m	struct:wmi_scan_params_cmd
scan_not_start	ath9k/ath9k.h	/^	bool scan_not_start;$/;"	m	struct:ath_ant_comb
scan_req	ath6kl/core.h	/^	struct cfg80211_scan_request *scan_req;$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::cfg80211_scan_request
scan_request	wil6210/wil6210.h	/^	struct cfg80211_scan_request *scan_request;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::cfg80211_scan_request
scan_start_time	ath9k/ath9k.h	/^	unsigned long scan_start_time;$/;"	m	struct:ath_ant_comb
scan_type	ath6kl/wmi.h	/^	u8 scan_type;$/;"	m	struct:wmi_begin_scan_cmd
scan_type	ath6kl/wmi.h	/^	u8 scan_type;$/;"	m	struct:wmi_start_scan_cmd
scan_type	wil6210/wmi.h	/^	u8 scan_type;		\/* wmi_scan_type *\/$/;"	m	struct:wmi_start_scan_cmd
scanning	ath9k/ath9k.h	/^	int scanning;$/;"	m	struct:ath_softc
scat_entries	ath6kl/hif.h	/^	int scat_entries;$/;"	m	struct:hif_scatter_req
scat_list	ath6kl/hif.h	/^	struct hif_scatter_item scat_list[1];$/;"	m	struct:hif_scatter_req	typeref:struct:hif_scatter_req::hif_scatter_item
scat_lock	ath6kl/sdio.c	/^	spinlock_t scat_lock;$/;"	m	struct:ath6kl_sdio	file:
scat_q_depth	ath6kl/hif.h	/^	u32 scat_q_depth;$/;"	m	struct:hif_scatter_req
scat_req	ath6kl/hif.h	/^	struct hif_scatter_req *scat_req;$/;"	m	struct:bus_request	typeref:struct:bus_request::hif_scatter_req
scat_req	ath6kl/sdio.c	/^	struct list_head scat_req;$/;"	m	struct:ath6kl_sdio	typeref:struct:ath6kl_sdio::list_head	file:
scat_req_rw	ath6kl/hif.h	/^	int (*scat_req_rw) (struct ath6kl *ar,$/;"	m	struct:ath6kl_hif_ops
scatter_enabled	ath6kl/sdio.c	/^	bool scatter_enabled;$/;"	m	struct:ath6kl_sdio	file:
scatter_req_add	ath6kl/hif.h	/^	void (*scatter_req_add)(struct ath6kl *ar,$/;"	m	struct:ath6kl_hif_ops
scatter_req_get	ath6kl/hif.h	/^	struct hif_scatter_req *(*scatter_req_get)(struct ath6kl *ar);$/;"	m	struct:ath6kl_hif_ops	typeref:struct:ath6kl_hif_ops::scatter_req_get
schd_params	wil6210/wmi.h	/^	struct wmi_vring_cfg_schd schd_params;$/;"	m	struct:wmi_vring_cfg	typeref:struct:wmi_vring_cfg::wmi_vring_cfg_schd
sched	ath9k/ath9k.h	/^	bool sched;$/;"	m	struct:ath_atx_tid
sched	ath9k/ath9k.h	/^	int sched;$/;"	m	struct:ath_atx_ac
sched_addr	ath9k/btcoex.h	/^	u32 sched_addr;$/;"	m	struct:ath9k_hw_mci
sched_buf	ath9k/mci.h	/^	struct ath_mci_buf sched_buf;$/;"	m	struct:ath_mci_coex	typeref:struct:ath_mci_coex::ath_mci_buf
sched_scan_timer	ath6kl/core.h	/^	struct timer_list sched_scan_timer;$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::timer_list
scheme	ath9k/btcoex.h	/^	enum ath_btcoex_scheme scheme;$/;"	m	struct:ath_btcoex_hw	typeref:enum:ath_btcoex_hw::ath_btcoex_scheme
second	wil6210/wmi.h	/^	u8 second;$/;"	m	struct:wmi_notify_req_cmd
second_quick_scan_conf	ath9k/ath9k.h	/^	enum ath9k_ant_div_comb_lna_conf second_quick_scan_conf;$/;"	m	struct:ath_ant_comb	typeref:enum:ath_ant_comb::ath9k_ant_div_comb_lna_conf
second_ratio	ath9k/ath9k.h	/^	bool second_ratio;$/;"	m	struct:ath_ant_comb
sector	wil6210/wmi.h	/^	__le32 sector;$/;"	m	struct:wmi_rf_rx_test_cmd
secure_pcp	wil6210/wil6210.h	/^	u32 secure_pcp; \/* create secure PCP? *\/$/;"	m	struct:wil6210_priv
seek_cred	ath6kl/htc.h	/^	int seek_cred;$/;"	m	struct:htc_endpoint_credit_dist
sem	ath6kl/core.h	/^	struct semaphore sem;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::semaphore
send	ath9k/htc_hst.h	/^	int (*send) (void *hif_handle, u8 pipe, struct sk_buff *buf);$/;"	m	struct:ath9k_htc_hif
send_action_id	ath6kl/core.h	/^	u32 send_action_id;$/;"	m	struct:ath6kl_vif
send_eject_command	ath9k/hif_usb.c	/^static int send_eject_command(struct usb_interface *interface)$/;"	f	file:
send_packet_completion	ath6kl/htc_pipe.c	/^static void send_packet_completion(struct htc_target *target,$/;"	f	file:
seq	ath6kl/core.h	/^	u8 seq[ATH6KL_KEY_SEQ_LEN];$/;"	m	struct:ath6kl_key
seq	carl9170/fwcmd.h	/^			u8	seq;$/;"	m	struct:carl9170_cmd_head::__anon35::__anon36
seq	wil6210/wil6210.h	/^	__le16 seq;$/;"	m	struct:wil6210_mbox_hdr
seq_len	ath6kl/core.h	/^	u8 seq_len;$/;"	m	struct:ath6kl_key
seq_next	ath6kl/core.h	/^	u16 seq_next;$/;"	m	struct:rxtid
seq_next	ath9k/ath9k.h	/^	u16 seq_next;$/;"	m	struct:ath_atx_tid
seq_no	ath6kl/core.h	/^	u16 seq_no;$/;"	m	struct:skb_hold_q
seq_no	ath9k/ath9k.h	/^	u16 seq_no;$/;"	m	struct:ath_tx
seq_no	ath9k/htc.h	/^	u16 seq_no;$/;"	m	struct:ath9k_htc_vif
seq_no	ath9k/wmi.h	/^	__be16 seq_no;$/;"	m	struct:wmi_cmd_hdr
seq_num	ath6kl/core.h	/^		u32 seq_num;$/;"	m	struct:ath6kl::ath6kl_fw_recovery
seq_start	ath9k/ath9k.h	/^	u16 seq_start;$/;"	m	struct:ath_atx_tid
seq_table_addr	carl9170/fwdesc.h	/^	__le32 seq_table_addr;$/;"	m	struct:carl9170fw_txsq_desc
seqno	ath6kl/htc.h	/^	int seqno;$/;"	m	struct:htc_tx_packet_info
seqno	ath6kl/htc.h	/^	u8 seqno;$/;"	m	struct:htc_endpoint
seqno	ath9k/ath9k.h	/^	u16 seqno;$/;"	m	struct:ath_buf_state
seqnum	ar5523/ar5523_hw.h	/^	u8		seqnum;		\/* sequence number for ordering *\/$/;"	m	struct:ar5523_chunk
sequences	ath9k/dfs_pri_detector.h	/^	struct list_head sequences;$/;"	m	struct:pri_detector	typeref:struct:pri_detector::list_head
ser_reg_mode	ath9k/hw.h	/^enum ser_reg_mode {$/;"	g
serial	ar5523/ar5523.h	/^	u8			serial[16];$/;"	m	struct:ar5523
serialize_regmode	ath9k/hw.h	/^	int serialize_regmode;$/;"	m	struct:ath9k_ops_config
service_id	ath6kl/htc.h	/^	u16 service_id;$/;"	m	struct:htc_pipe_txcredit_alloc
service_id	ath9k/htc_hst.h	/^	__be16 service_id;$/;"	m	struct:htc_conn_svc_msg
service_id	ath9k/htc_hst.h	/^	__be16 service_id;$/;"	m	struct:htc_conn_svc_rspmsg
service_id	ath9k/htc_hst.h	/^	u16 service_id;$/;"	m	struct:htc_endpoint
service_id	ath9k/htc_hst.h	/^	u16 service_id;$/;"	m	struct:htc_service_connreq
service_start_time	ath6kl/wmi.h	/^	__le32 service_start_time;$/;"	m	struct:wmi_create_pstream_cmd
service_to_dlpipe	ath9k/htc_hst.c	/^static u8 service_to_dlpipe(u16 service_id)$/;"	f	file:
service_to_ulpipe	ath9k/htc_hst.c	/^static u8 service_to_ulpipe(u16 service_id)$/;"	f	file:
set	ar5523/ar5523_hw.h	/^	__u8		set[AR5523_MAX_NRATES];$/;"	m	struct:ar5523_cmd_rateset
set	carl9170/wlan.h	/^		__le16 set;$/;"	m	union:ar9170_tx_hw_mac_control::__anon40
set	carl9170/wlan.h	/^		__le32 set;$/;"	m	union:ar9170_tx_hw_phy_control::__anon42
set11nPktDurRTSCTS	ath9k/mac.h	26;"	d
set11nRate	ath9k/mac.h	23;"	d
set11nRateFlags	ath9k/mac.h	31;"	d
set11nTries	ath9k/mac.h	20;"	d
set_ac2_ep_map	ath6kl/init.c	/^static inline void set_ac2_ep_map(struct ath6kl *ar,$/;"	f	file:
set_addac	ath9k/eeprom.h	/^	void (*set_addac)(struct ath_hw *hw, struct ath9k_channel *chan);$/;"	m	struct:eeprom_ops
set_beacon_int_cmd	ath6kl/wmi.h	/^struct set_beacon_int_cmd {$/;"	s
set_board_values	ath9k/eeprom.h	/^	void (*set_board_values)(struct ath_hw *hw, struct ath9k_channel *chan);$/;"	m	struct:eeprom_ops
set_channel_regs	ath9k/hw.h	/^	void (*set_channel_regs)(struct ath_hw *ah, struct ath9k_channel *chan);$/;"	m	struct:ath_hw_private_ops
set_delta_slope	ath9k/hw.h	/^	void (*set_delta_slope)(struct ath_hw *ah, struct ath9k_channel *chan);$/;"	m	struct:ath_hw_private_ops
set_desc_link	ath9k/hw.h	/^	void (*set_desc_link)(void *ds, u32 link);$/;"	m	struct:ath_hw_ops
set_dfs_domain	ath9k/dfs_pattern_detector.h	/^	bool (*set_dfs_domain)(struct dfs_pattern_detector *dpd,$/;"	m	struct:dfs_pattern_detector
set_dtim_cmd	ath6kl/wmi.h	/^struct set_dtim_cmd {$/;"	s
set_htc_pkt_info	ath6kl/htc.h	/^static inline void set_htc_pkt_info(struct htc_packet *packet, void *context,$/;"	f
set_htc_rxpkt_info	ath6kl/htc.h	/^static inline void set_htc_rxpkt_info(struct htc_packet *packet, void *context,$/;"	f
set_radar_params	ath9k/hw.h	/^	void (*set_radar_params)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
set_rf_regs	ath9k/hw.h	/^	bool (*set_rf_regs)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
set_rfmode	ath9k/hw.h	/^	void (*set_rfmode)(struct ath_hw *ah, struct ath9k_channel *chan);$/;"	m	struct:ath_hw_private_ops
set_txdesc	ath9k/hw.h	/^	void (*set_txdesc)(struct ath_hw *ah, void *ds,$/;"	m	struct:ath_hw_ops
set_txpower	ath9k/eeprom.h	/^	void (*set_txpower)(struct ath_hw *hw, struct ath9k_channel *chan,$/;"	m	struct:eeprom_ops
setkey	carl9170/fwcmd.h	/^		struct carl9170_set_key_cmd	setkey;$/;"	m	union:carl9170_cmd::__anon37	typeref:struct:carl9170_cmd::__anon37::carl9170_set_key_cmd
setup	ath5k/ath5k.h	/^	bool			setup;$/;"	m	struct:ath5k_txq
setup_calibration	ath9k/hw.h	/^	void (*setup_calibration)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
setup_frame_info	ath9k/xmit.c	/^static void setup_frame_info(struct ieee80211_hw *hw,$/;"	f	file:
setup_ht_cap	ath9k/htc_drv_init.c	/^static void setup_ht_cap(struct ath9k_htc_priv *priv,$/;"	f	file:
setup_ht_cap	ath9k/init.c	/^static void setup_ht_cap(struct ath_softc *sc,$/;"	f	file:
sgentries	ath6kl/hif.h	/^	struct scatterlist *sgentries;$/;"	m	struct:hif_scatter_req	typeref:struct:hif_scatter_req::scatterlist
shared_chain_lnadiv	ath9k/hw.h	/^	bool shared_chain_lnadiv;$/;"	m	struct:ath_hw
short_gi	carl9170/wlan.h	/^			u8 short_gi:1;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon42::__anon43
short_repeat	ath9k/hw.h	/^	bool short_repeat;$/;"	m	struct:ath_spec_scan
short_scan_ratio	ath6kl/wmi.h	/^	u8 short_scan_ratio;$/;"	m	struct:wmi_scan_params_cmd
shortcal_timer	ath.h	/^	unsigned int shortcal_timer;$/;"	m	struct:ath_ani
shortretries	ath9k/htc.h	/^	__be32 shortretries;$/;"	m	struct:ath9k_htc_target_tx_stats
sign	ath9k/hw.h	/^		int32_t sign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon13
sign	ath9k/hw.h	/^		int32_t sign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon14
sign	ath9k/hw.h	/^		int32_t sign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon15
sign	ath9k/hw.h	/^		int32_t sign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon16
sinfo_gen	wil6210/wil6210.h	/^	int sinfo_gen;$/;"	m	struct:wil6210_priv
single	carl9170/wlan.h	/^		struct ar9170_rx_frame_single single;$/;"	m	union:ar9170_rx_frame::__anon47	typeref:struct:ar9170_rx_frame::__anon47::ar9170_rx_frame_single
singleton_pool_references	ath9k/dfs_pri_detector.c	/^static u32 singleton_pool_references;$/;"	v	file:
size	ar5523/ar5523_hw.h	/^	__be32	size;$/;"	m	struct:ar5523_cmd_create_connection
size	ar5523/ar5523_hw.h	/^	__be32	size;$/;"	m	struct:ar5523_cmd_rates
size	wil6210/wil6210.h	/^	u16 size; \/* number of vring_desc elements *\/$/;"	m	struct:vring
size	wil6210/wil6210.h	/^	u16 size;$/;"	m	struct:wil6210_mbox_ring
skb	ar5523/ar5523.h	/^	struct sk_buff		*skb;$/;"	m	struct:ar5523_rx_data	typeref:struct:ar5523_rx_data::sk_buff
skb	ar5523/ar5523.h	/^	struct sk_buff		*skb;$/;"	m	struct:ar5523_tx_data	typeref:struct:ar5523_tx_data::sk_buff
skb	ath5k/base.h	/^	struct sk_buff		*skb;	\/* skbuff for buf *\/$/;"	m	struct:ath5k_buf	typeref:struct:ath5k_buf::sk_buff
skb	ath6kl/core.h	/^	struct sk_buff *skb;$/;"	m	struct:ath6kl_cookie	typeref:struct:ath6kl_cookie::sk_buff
skb	ath6kl/core.h	/^	struct sk_buff *skb;$/;"	m	struct:skb_hold_q	typeref:struct:skb_hold_q::sk_buff
skb	ath6kl/htc.h	/^	struct sk_buff *skb;$/;"	m	struct:htc_packet	typeref:struct:htc_packet::sk_buff
skb	ath6kl/usb.c	/^	struct sk_buff *skb;$/;"	m	struct:ath6kl_urb_context	typeref:struct:ath6kl_urb_context::sk_buff	file:
skb	ath6kl/wmi.h	/^	struct sk_buff *skb;$/;"	m	struct:wmi_data_sync_bufs	typeref:struct:wmi_data_sync_bufs::sk_buff
skb	ath9k/hif_usb.h	/^	struct sk_buff *skb;$/;"	m	struct:cmd_buf	typeref:struct:cmd_buf::sk_buff
skb	ath9k/htc.h	/^	struct sk_buff *skb;$/;"	m	struct:ath9k_htc_rxbuf	typeref:struct:ath9k_htc_rxbuf::sk_buff
skb	carl9170/carl9170.h	/^	struct sk_buff *skb;$/;"	m	struct:carl9170_bar_list_entry	typeref:struct:carl9170_bar_list_entry::sk_buff
skb_allocated	ath9k/htc.h	/^	u32 skb_allocated;$/;"	m	struct:ath_rx_stats
skb_completed	ath9k/htc.h	/^	u32 skb_completed;$/;"	m	struct:ath_rx_stats
skb_dropped	ath9k/htc.h	/^	u32 skb_dropped;$/;"	m	struct:ath_rx_stats
skb_failed	ath9k/htc.h	/^	u32 skb_failed;$/;"	m	struct:ath_tx_stats
skb_hold_q	ath6kl/core.h	/^struct skb_hold_q {$/;"	s
skb_queue	ath9k/hif_usb.h	/^	struct sk_buff_head skb_queue;$/;"	m	struct:tx_buf	typeref:struct:tx_buf::sk_buff_head
skb_queued	ath9k/htc.h	/^	u32 skb_queued;$/;"	m	struct:ath_tx_stats
skb_success	ath9k/htc.h	/^	u32 skb_success;$/;"	m	struct:ath_tx_stats
skbaddr	ath5k/base.h	/^	dma_addr_t		skbaddr;\/* physical addr of skb data *\/$/;"	m	struct:ath5k_buf
skipcount	ath9k/calib.h	/^	int8_t skipcount;	\/* No. of times the PACAL to be skipped *\/$/;"	m	struct:ath9k_pacal_info
sleep_ms	carl9170/carl9170.h	/^		unsigned int sleep_ms;$/;"	m	struct:ar9170::__anon52
sleep_state	ath6kl/wmi.h	/^	__le32 sleep_state;$/;"	m	struct:wmi_report_sleep_state_event
sleeping	ath9k/ath9k.h	/^	bool sleeping;$/;"	m	struct:ath_node
sleeping	carl9170/carl9170.h	/^	bool sleeping;$/;"	m	struct:carl9170_sta_info
slottime	ath9k/ath9k.h	/^	int slottime;$/;"	m	struct:ath_beacon
slottime	ath9k/hw.h	/^	u32 slottime;$/;"	m	struct:ath_hw
slotupdate	ath9k/ath9k.h	/^	int slotupdate;$/;"	m	struct:ath_beacon
slowmode	ar5523/ar5523_hw.h	/^	__be32	slowmode;$/;"	m	struct:ar5523_cmd_ledblink
small_signal_gain	ath9k/hw.h	/^	u16 small_signal_gain[AR9300_MAX_CHAINS];$/;"	m	struct:ath9k_hw_cal_data
sme_state	ath6kl/core.h	/^	enum sme_state sme_state;$/;"	m	struct:ath6kl_vif	typeref:enum:ath6kl_vif::sme_state
sme_state	ath6kl/core.h	/^enum sme_state {$/;"	g
sniffer_cfg	wil6210/wmi.h	/^	struct wmi_sniffer_cfg sniffer_cfg;$/;"	m	struct:wmi_cfg_rx_chain_cmd	typeref:struct:wmi_cfg_rx_chain_cmd::wmi_sniffer_cfg
sniffer_enabled	carl9170/carl9170.h	/^	bool sniffer_enabled;$/;"	m	struct:ar9170
snr	ath6kl/wmi.h	/^	s8 snr;$/;"	m	struct:wmi_opt_rx_info_hdr
snr	ath6kl/wmi.h	/^	u8 snr; \/* note: rssi = snr - 95 dBm *\/$/;"	m	struct:wmi_bss_info_hdr2
snr	ath6kl/wmi.h	/^	u8 snr;$/;"	m	struct:wmi_snr_threshold_event
snr	wil6210/wil6210.h	/^	u32 snr;$/;"	m	struct:wil6210_stats
snr	wil6210/wmi.h	/^	s8 snr;$/;"	m	struct:wmi_rx_mgmt_info
snr2range_arr	wil6210/wmi.h	/^	s8 snr2range_arr[WMI_PROX_RANGE_NUM-1];$/;"	m	struct:wmi_pxmt_snr2_range_cfg_cmd
snr_val	wil6210/wmi.h	/^	__le32 snr_val;$/;"	m	struct:wmi_notify_req_done_event
snx	carl9170/carl9170.h	/^	u16 snx;	\/* awaiting _next_ frame *\/$/;"	m	struct:carl9170_sta_tid
source	ath6kl/wmi.h	/^	__le32 source;$/;"	m	struct:wmix_hb_challenge_resp_cmd
spec_config	ath9k/ath9k.h	/^	struct ath_spec_scan spec_config;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_spec_scan
spectral_bitmap_weight	ath9k/ath9k.h	/^static inline u8 spectral_bitmap_weight(u8 *bins)$/;"	f
spectral_max_index	ath9k/ath9k.h	/^static inline u8 spectral_max_index(u8 *bins)$/;"	f
spectral_max_magnitude	ath9k/ath9k.h	/^static inline u16 spectral_max_magnitude(u8 *bins)$/;"	f
spectral_mode	ath9k/ath9k.h	/^	enum spectral_mode spectral_mode;$/;"	m	struct:ath_softc	typeref:enum:ath_softc::spectral_mode
spectral_mode	ath9k/ath9k.h	/^enum spectral_mode {$/;"	g
spectral_scan_config	ath9k/hw.h	/^	void (*spectral_scan_config)(struct ath_hw *ah,$/;"	m	struct:ath_hw_ops
spectral_scan_trigger	ath9k/hw.h	/^	void (*spectral_scan_trigger)(struct ath_hw *ah);$/;"	m	struct:ath_hw_ops
spectral_scan_wait	ath9k/hw.h	/^	void (*spectral_scan_wait)(struct ath_hw *ah);$/;"	m	struct:ath_hw_ops
spurChan	ath9k/eeprom.h	/^	u16 spurChan;$/;"	m	struct:spur_chan
spurChan	carl9170/eeprom.h	/^		__le16 spurChan;$/;"	m	struct:ar9170_eeprom_modal::spur_channel
spurChans	ath9k/ar9003_eeprom.h	/^	u8 spurChans[AR_EEPROM_MODAL_SPURS];$/;"	m	struct:ar9300_modal_eep_header
spurChans	ath9k/eeprom.h	/^	struct spur_chan spurChans[AR_EEPROM_MODAL_SPURS];$/;"	m	struct:modal_eep_4k_header	typeref:struct:modal_eep_4k_header::spur_chan
spurChans	ath9k/eeprom.h	/^	struct spur_chan spurChans[AR_EEPROM_MODAL_SPURS];$/;"	m	struct:modal_eep_ar9287_header	typeref:struct:modal_eep_ar9287_header::spur_chan
spurChans	ath9k/eeprom.h	/^	struct spur_chan spurChans[AR_EEPROM_MODAL_SPURS];$/;"	m	struct:modal_eep_header	typeref:struct:modal_eep_header::spur_chan
spurImmunityLevel	ath9k/ani.h	/^	u8 spurImmunityLevel;$/;"	m	struct:ar5416AniState
spurRangeHigh	ath9k/eeprom.h	/^	u8 spurRangeHigh;$/;"	m	struct:spur_chan
spurRangeHigh	carl9170/eeprom.h	/^		u8	spurRangeHigh;$/;"	m	struct:ar9170_eeprom_modal::spur_channel
spurRangeLow	ath9k/eeprom.h	/^	u8 spurRangeLow;$/;"	m	struct:spur_chan
spurRangeLow	carl9170/eeprom.h	/^		u8	spurRangeLow;$/;"	m	struct:ar9170_eeprom_modal::spur_channel
spur_chan	ath9k/eeprom.h	/^struct spur_chan {$/;"	s
spur_channel	carl9170/eeprom.h	/^	struct spur_channel {$/;"	s	struct:ar9170_eeprom_modal
spur_channels	carl9170/eeprom.h	/^	} __packed spur_channels[AR5416_MODAL_SPURS];$/;"	m	struct:ar9170_eeprom_modal	typeref:struct:ar9170_eeprom_modal::spur_channel
spur_immunity_level	ath9k/ani.c	/^	int spur_immunity_level;$/;"	m	struct:ani_ofdm_level_entry	file:
spur_level	ath5k/ani.h	/^	int			spur_level;$/;"	m	struct:ath5k_ani_state
spur_mitigate_freq	ath9k/hw.h	/^	void (*spur_mitigate_freq)(struct ath_hw *ah,$/;"	m	struct:ath_hw_private_ops
spurchans	ath9k/hw.h	/^	u16 spurchans[AR_EEPROM_MODAL_SPURS][2];$/;"	m	struct:ath9k_ops_config
spurmode	ath9k/hw.h	/^	int spurmode;$/;"	m	struct:ath9k_ops_config
sq_threshld	ath6kl/wmi.h	/^	    sq_threshld[SIGNAL_QUALITY_METRICS_NUM_MAX];$/;"	m	struct:wmi	typeref:struct:wmi::sq_threshold_params
sq_threshold_params	ath6kl/wmi.h	/^struct sq_threshold_params {$/;"	s
sqi	wil6210/wmi.h	/^	u8 sqi;$/;"	m	struct:wmi_notify_req_done_event
sqi	wil6210/wmi.h	/^	u8 sqi;$/;"	m	struct:wmi_rx_mgmt_info
sr_name	ath5k/base.h	/^	const char		*sr_name;$/;"	m	struct:ath5k_srev_name
sr_type	ath5k/base.h	/^	enum ath5k_srev_type	sr_type;$/;"	m	struct:ath5k_srev_name	typeref:enum:ath5k_srev_name::ath5k_srev_type
sr_val	ath5k/base.h	/^	u_int			sr_val;$/;"	m	struct:ath5k_srev_name
src_addr	ath6kl/wmi.h	/^	u8 src_addr[ETH_ALEN];$/;"	m	struct:wmi_opt_rx_info_hdr
src_mac	wil6210/wmi.h	/^	u8 src_mac[WMI_MAC_LEN];$/;"	m	struct:wmi_eapol_rx_event
srev_names	ath5k/base.c	/^static const struct ath5k_srev_name srev_names[] = {$/;"	v	typeref:struct:ath5k_srev_name	file:
ss_mask	wil6210/wmi.h	/^	__le64 ss_mask;$/;"	m	struct:wmi_bcon_ctrl_cmd
ssap	ath6kl/common.h	/^	u8 ssap;$/;"	m	struct:ath6kl_llc_snap_hdr
ssid	ath6kl/cfg80211.c	/^	struct cfg80211_ssid ssid;$/;"	m	struct:ath6kl_cfg80211_match_probe_ssid	typeref:struct:ath6kl_cfg80211_match_probe_ssid::cfg80211_ssid	file:
ssid	ath6kl/core.h	/^	u8 ssid[IEEE80211_MAX_SSID_LEN];$/;"	m	struct:ath6kl_vif
ssid	ath6kl/wmi.h	/^	u8 ssid[IEEE80211_MAX_SSID_LEN];$/;"	m	struct:wmi_connect_cmd
ssid	ath6kl/wmi.h	/^	u8 ssid[IEEE80211_MAX_SSID_LEN];$/;"	m	struct:wmi_probed_ssid_cmd
ssid	wil6210/wmi.h	/^	u8 ssid[WMI_MAX_SSID_LEN];$/;"	m	struct:wmi_connect_cmd
ssid	wil6210/wmi.h	/^	u8 ssid[WMI_MAX_SSID_LEN];$/;"	m	struct:wmi_get_ssid_event
ssid	wil6210/wmi.h	/^	u8 ssid[WMI_MAX_SSID_LEN];$/;"	m	struct:wmi_get_status_done_event
ssid	wil6210/wmi.h	/^	u8 ssid[WMI_MAX_SSID_LEN];$/;"	m	struct:wmi_probed_ssid_cmd
ssid	wil6210/wmi.h	/^	u8 ssid[WMI_MAX_SSID_LEN];$/;"	m	struct:wmi_set_passphrase_cmd
ssid	wil6210/wmi.h	/^	u8 ssid[WMI_MAX_SSID_LEN];$/;"	m	struct:wmi_set_ssid_cmd
ssid_len	ath6kl/core.h	/^	int ssid_len;$/;"	m	struct:ath6kl_vif
ssid_len	ath6kl/wmi.h	/^	u8 ssid_len;$/;"	m	struct:wmi_connect_cmd
ssid_len	ath6kl/wmi.h	/^	u8 ssid_len;$/;"	m	struct:wmi_probed_ssid_cmd
ssid_len	wil6210/wmi.h	/^	__le32 ssid_len;$/;"	m	struct:wmi_get_ssid_event
ssid_len	wil6210/wmi.h	/^	__le32 ssid_len;$/;"	m	struct:wmi_get_status_done_event
ssid_len	wil6210/wmi.h	/^	__le32 ssid_len;$/;"	m	struct:wmi_set_ssid_cmd
ssid_len	wil6210/wmi.h	/^	u8 ssid_len;$/;"	m	struct:wmi_connect_cmd
ssid_len	wil6210/wmi.h	/^	u8 ssid_len;$/;"	m	struct:wmi_probed_ssid_cmd
ssid_len	wil6210/wmi.h	/^	u8 ssid_len;$/;"	m	struct:wmi_set_passphrase_cmd
st_seq_no	ath6kl/wmi.h	/^	__le16 st_seq_no;$/;"	m	struct:wmi_addba_req_event
sta	ath6kl/wmi.h	/^		} sta;$/;"	m	union:wmi_connect_event::__anon29	typeref:struct:wmi_connect_event::__anon29::__anon30
sta	ath6kl/wmi.h	/^	struct wmi_per_sta_stat sta[AP_MAX_NUM_STA + 1];$/;"	m	struct:wmi_ap_mode_stat	typeref:struct:wmi_ap_mode_stat::wmi_per_sta_stat
sta	ath9k/ath9k.h	/^	struct ieee80211_sta *sta; \/* station struct we're part of *\/$/;"	m	struct:ath_node	typeref:struct:ath_node::ieee80211_sta
sta	ath9k/ath9k.h	/^	struct ieee80211_sta *sta;$/;"	m	struct:ath_tx_control	typeref:struct:ath_tx_control::ieee80211_sta
sta_drain	ath9k/htc_hst.h	/^	void (*sta_drain) (void *hif_handle, u8 idx);$/;"	m	struct:ath9k_htc_hif
sta_flags	ath6kl/core.h	/^	u16 sta_flags;$/;"	m	struct:ath6kl_sta
sta_id1_defaults	ath9k/hw.h	/^	u32 sta_id1_defaults;$/;"	m	struct:ath_hw
sta_idx	ath9k/htc.h	/^	u8 sta_idx;$/;"	m	struct:ath9k_htc_tx_ctl
sta_index	ath9k/htc.h	/^	u8 sta_index;$/;"	m	struct:ath9k_htc_target_aggr
sta_index	ath9k/htc.h	/^	u8 sta_index;$/;"	m	struct:ath9k_htc_target_rate
sta_index	ath9k/htc.h	/^	u8 sta_index;$/;"	m	struct:ath9k_htc_target_sta
sta_list	ath6kl/core.h	/^	struct ath6kl_sta sta_list[AP_MAX_NUM_STA];$/;"	m	struct:ath6kl	typeref:struct:ath6kl::ath6kl_sta
sta_list_index	ath6kl/core.h	/^	u8 sta_list_index;$/;"	m	struct:ath6kl
sta_slot	ath9k/htc.h	/^	u8 sta_slot;$/;"	m	struct:ath9k_htc_priv
start	ath6kl/htc.h	/^	int (*start)(struct htc_target *target);$/;"	m	struct:ath6kl_htc_ops
start	ath9k/htc_hst.h	/^	void (*start) (void *hif_handle);$/;"	m	struct:ath9k_htc_hif
start	ath9k/mci.h	/^	bool start;$/;"	m	struct:ath_mci_profile_info
stat	ath6kl/core.h	/^	struct rxtid_stats stat[NUM_OF_TIDS];$/;"	m	struct:aggr_info_conn	typeref:struct:aggr_info_conn::rxtid_stats
stat_work	ar5523/ar5523.h	/^	struct delayed_work	stat_work;$/;"	m	struct:ar5523	typeref:struct:ar5523::delayed_work
stat_work	carl9170/carl9170.h	/^	struct delayed_work stat_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::delayed_work
state	ath.h	/^	enum ath_device_state state;$/;"	m	struct:ath_common	typeref:enum:ath_common::ath_device_state
state	ath6kl/core.h	/^	enum ath6kl_state state;$/;"	m	struct:ath6kl	typeref:enum:ath6kl::ath6kl_state
state	carl9170/carl9170.h	/^		bool state;$/;"	m	struct:ar9170::__anon52
state	carl9170/carl9170.h	/^	enum carl9170_device_state state;$/;"	m	struct:ar9170	typeref:enum:ar9170::carl9170_device_state
state	carl9170/carl9170.h	/^	enum carl9170_tid_state state;$/;"	m	struct:carl9170_sta_tid	typeref:enum:carl9170_sta_tid::carl9170_tid_state
state	carl9170/fwcmd.h	/^	__le32		state;$/;"	m	struct:carl9170_psm
state_lock	carl9170/carl9170.h	/^	spinlock_t state_lock;$/;"	m	struct:ar9170
stats	ath5k/ath5k.h	/^	struct ath5k_statistics	stats;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_statistics
stats	ath6kl/wmi.h	/^	struct wlan_net_stats stats;$/;"	m	struct:wmi_target_stats	typeref:struct:wmi_target_stats::wlan_net_stats
stats	ath9k/debug.h	/^	struct ath_stats stats;$/;"	m	struct:ath9k_debug	typeref:struct:ath9k_debug::ath_stats
stats	ath9k/hw.h	/^	struct ar5416Stats stats;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar5416Stats
stats	carl9170/carl9170.h	/^	struct carl9170_ba_stats stats[IEEE80211_NUM_TIDS];$/;"	m	struct:carl9170_sta_info	typeref:struct:carl9170_sta_info::carl9170_ba_stats
stats	carl9170/debug.h	/^	struct ath_stats stats;$/;"	m	struct:carl9170_debug	typeref:struct:carl9170_debug::ath_stats
stats	wil6210/wil6210.h	/^	struct wil6210_stats stats;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::wil6210_stats
status	ar5523/ar5523_hw.h	/^	__be32	status;		\/* start of RECEIVE_INFO *\/$/;"	m	struct:ar5523_rx_desc
status	ath6kl/hif.h	/^	int status;$/;"	m	struct:bus_request
status	ath6kl/hif.h	/^	int status;$/;"	m	struct:hif_scatter_req
status	ath6kl/htc.h	/^	int status;$/;"	m	struct:htc_packet
status	ath6kl/htc.h	/^	u8 status;$/;"	m	struct:htc_conn_service_resp
status	ath6kl/wmi.h	/^	a_sle32 status;$/;"	m	struct:wmi_scan_complete_event
status	ath6kl/wmi.h	/^	u8 status;$/;"	m	struct:tx_complete_msg_v1
status	ath6kl/wmi.h	/^	u8 status;$/;"	m	struct:wmi_addba_req_event
status	ath6kl/wmi.h	/^	u8 status;$/;"	m	struct:wmi_addba_resp_event
status	ath6kl/wmi.h	/^	u8 status;$/;"	m	struct:wmi_cancel_remain_on_chnl_event
status	ath6kl/wmi.h	/^	u8 status;$/;"	m	struct:wmi_rx_meta_v1
status	ath6kl/wmi.h	/^	u8 status;$/;"	m	struct:wmi_set_lpreamble_cmd
status	ath9k/htc_hst.h	/^	u8 status;$/;"	m	struct:htc_conn_svc_rspmsg
status	carl9170/wlan.h	/^	u8 status;$/;"	m	struct:ar9170_rx_macstatus
status	wil6210/txrx.h	/^	u8  status;    \/* 0: used; 1..7; reserved *\/$/;"	m	struct:vring_tx_dma
status	wil6210/txrx.h	/^	u8  status;$/;"	m	struct:vring_rx_dma
status	wil6210/wil6210.h	/^	ulong status;$/;"	m	struct:wil6210_priv
status	wil6210/wmi.h	/^	__le16 status;$/;"	m	struct:wmi_rcp_addba_resp_sent_event
status	wil6210/wmi.h	/^	__le16 status;$/;"	m	struct:wmi_rx_mgmt_info
status	wil6210/wmi.h	/^	__le16 status;$/;"	m	struct:wmi_vring_ba_status_event
status	wil6210/wmi.h	/^	__le32 status;$/;"	m	struct:wmi_cfg_rx_chain_done_event
status	wil6210/wmi.h	/^	__le32 status;$/;"	m	struct:wmi_notify_req_done_event
status	wil6210/wmi.h	/^	__le32 status;$/;"	m	struct:wmi_scan_complete_event
status	wil6210/wmi.h	/^	u8 status;	\/* enum wmi_sw_tx_status *\/$/;"	m	struct:wmi_sw_tx_complete_event
status	wil6210/wmi.h	/^	u8 status;	\/* wmi_fw_status *\/$/;"	m	struct:wmi_listen_started_event
status	wil6210/wmi.h	/^	u8 status;	\/* wmi_fw_status *\/$/;"	m	struct:wmi_pcp_started_event
status	wil6210/wmi.h	/^	u8 status;	\/* wmi_fw_status *\/$/;"	m	struct:wmi_port_allocated_event
status	wil6210/wmi.h	/^	u8 status;	\/* wmi_fw_status *\/$/;"	m	struct:wmi_port_deleted_event
status	wil6210/wmi.h	/^	u8 status;	\/* wmi_fw_status *\/$/;"	m	struct:wmi_search_started_event
status	wil6210/wmi.h	/^	u8 status;$/;"	m	struct:wmi_vring_cfg_done_event
status0	ath9k/mac.h	/^			u32 status0;$/;"	m	struct:ar5416_desc::__anon2::__anon3
status0	ath9k/mac.h	/^			u32 status0;$/;"	m	struct:ar5416_desc::__anon2::__anon4
status1	ath9k/ar9003_mac.h	/^	u32 status1;$/;"	m	struct:ar9003_rxs
status1	ath9k/ar9003_mac.h	/^	u32 status1;$/;"	m	struct:ar9003_txs
status1	ath9k/mac.h	/^			u32 status1;$/;"	m	struct:ar5416_desc::__anon2::__anon3
status1	ath9k/mac.h	/^			u32 status1;$/;"	m	struct:ar5416_desc::__anon2::__anon4
status10	ath9k/ar9003_mac.h	/^	u32 status10;$/;"	m	struct:ar9003_rxs
status11	ath9k/ar9003_mac.h	/^	u32 status11;$/;"	m	struct:ar9003_rxs
status2	ath9k/ar9003_mac.h	/^	u32 status2;$/;"	m	struct:ar9003_rxs
status2	ath9k/ar9003_mac.h	/^	u32 status2;$/;"	m	struct:ar9003_txs
status2	ath9k/mac.h	/^			u32 status2;$/;"	m	struct:ar5416_desc::__anon2::__anon3
status2	ath9k/mac.h	/^			u32 status2;$/;"	m	struct:ar5416_desc::__anon2::__anon4
status3	ath9k/ar9003_mac.h	/^	u32 status3;$/;"	m	struct:ar9003_rxs
status3	ath9k/ar9003_mac.h	/^	u32 status3;$/;"	m	struct:ar9003_txs
status3	ath9k/mac.h	/^			u32 status3;$/;"	m	struct:ar5416_desc::__anon2::__anon3
status3	ath9k/mac.h	/^			u32 status3;$/;"	m	struct:ar5416_desc::__anon2::__anon4
status4	ath9k/ar9003_mac.h	/^	u32 status4;$/;"	m	struct:ar9003_rxs
status4	ath9k/ar9003_mac.h	/^	u32 status4;$/;"	m	struct:ar9003_txs
status4	ath9k/mac.h	/^			u32 status4;$/;"	m	struct:ar5416_desc::__anon2::__anon3
status4	ath9k/mac.h	/^			u32 status4;$/;"	m	struct:ar5416_desc::__anon2::__anon4
status5	ath9k/ar9003_mac.h	/^	u32 status5;$/;"	m	struct:ar9003_rxs
status5	ath9k/ar9003_mac.h	/^	u32 status5;$/;"	m	struct:ar9003_txs
status5	ath9k/mac.h	/^			u32 status5;$/;"	m	struct:ar5416_desc::__anon2::__anon3
status5	ath9k/mac.h	/^			u32 status5;$/;"	m	struct:ar5416_desc::__anon2::__anon4
status6	ath9k/ar9003_mac.h	/^	u32 status6;$/;"	m	struct:ar9003_rxs
status6	ath9k/ar9003_mac.h	/^	u32 status6;$/;"	m	struct:ar9003_txs
status6	ath9k/mac.h	/^			u32 status6;$/;"	m	struct:ar5416_desc::__anon2::__anon3
status6	ath9k/mac.h	/^			u32 status6;$/;"	m	struct:ar5416_desc::__anon2::__anon4
status7	ath9k/ar9003_mac.h	/^	u32 status7;$/;"	m	struct:ar9003_rxs
status7	ath9k/ar9003_mac.h	/^	u32 status7;$/;"	m	struct:ar9003_txs
status7	ath9k/mac.h	/^			u32 status7;$/;"	m	struct:ar5416_desc::__anon2::__anon3
status7	ath9k/mac.h	/^			u32 status7;$/;"	m	struct:ar5416_desc::__anon2::__anon4
status8	ath9k/ar9003_mac.h	/^	u32 status8;$/;"	m	struct:ar9003_rxs
status8	ath9k/ar9003_mac.h	/^	u32 status8;$/;"	m	struct:ar9003_txs
status8	ath9k/mac.h	/^			u32 status8;$/;"	m	struct:ar5416_desc::__anon2::__anon3
status8	ath9k/mac.h	/^			u32 status8;$/;"	m	struct:ar5416_desc::__anon2::__anon4
status9	ath9k/ar9003_mac.h	/^	u32 status9;$/;"	m	struct:ar9003_rxs
status9	ath9k/mac.h	/^			u32 status9;$/;"	m	struct:ar5416_desc::__anon2::__anon3
status_code	ath6kl/wmi.h	/^	u8 status_code;$/;"	m	struct:wmi_cac_event
status_code	wil6210/wmi.h	/^	__le16 status_code;$/;"	m	struct:wmi_rcp_addba_resp_cmd
stomp_audio	ath9k/ath9k.h	/^	u8 stomp_audio;$/;"	m	struct:ath_btcoex
stomp_ftp	ath9k/btcoex.h	/^	u8 stomp_ftp;$/;"	m	struct:ath9k_hw_mci
stop	ath6kl/hif.h	/^	void (*stop)(struct ath6kl *ar);$/;"	m	struct:ath6kl_hif_ops
stop	ath6kl/htc.h	/^	void (*stop)(struct htc_target *target);$/;"	m	struct:ath6kl_htc_ops
stop	ath9k/htc_hst.h	/^	void (*stop) (void *hif_handle);$/;"	m	struct:ath9k_htc_hif
stop_tx_failure_cnt	ath6kl/wmi.h	/^	__le16 stop_tx_failure_cnt;$/;"	m	struct:pm_stats
stopped	ath9k/ath9k.h	/^	bool stopped;$/;"	m	struct:ath_txq
stopped	ath9k/wmi.h	/^	bool stopped;$/;"	m	struct:wmi
stream_exist_for_ac	ath6kl/wmi.h	/^	u16 stream_exist_for_ac[WMM_NUM_AC];$/;"	m	struct:wmi
strip_drv_header	ath9k/htc_drv_txrx.c	/^static inline int strip_drv_header(struct ath9k_htc_priv *priv,$/;"	f	file:
stype	wil6210/wmi.h	/^	__le16 stype;$/;"	m	struct:wmi_rx_mgmt_info
subminor	wil6210/wmi.h	/^	__le16 subminor;$/;"	m	struct:wmi_fw_ver_event
subsystem_id	carl9170/eeprom.h	/^	__le16	subsystem_id;$/;"	m	struct:ar9170_eeprom
subtype_txq_to_hwq	ath9k/htc_drv_txrx.c	/^static const int subtype_txq_to_hwq[] = {$/;"	v	file:
subvendorid	ath9k/hw.h	/^	u16 subvendorid;$/;"	m	struct:ath9k_hw_version
success	ath9k/rc.h	/^	u32 success;$/;"	m	struct:ath_rc_stats
success	carl9170/fwcmd.h	/^	u8 success:1;$/;"	m	struct:carl9170_tx_status
sum_cck_errors	ath5k/ani.h	/^	unsigned int		sum_cck_errors;$/;"	m	struct:ath5k_ani_state
sum_ofdm_errors	ath5k/ani.h	/^	unsigned int		sum_ofdm_errors;$/;"	m	struct:ath5k_ani_state
supp_cals	ath9k/hw.h	/^	u32 supp_cals;$/;"	m	struct:ath_hw
supp_rates	ath6kl/wmi.h	/^	struct wmi_supp_rates supp_rates[ATH6KL_NUM_BANDS];$/;"	m	struct:wmi_begin_scan_cmd	typeref:struct:wmi_begin_scan_cmd::wmi_supp_rates
supported_triggers	carl9170/fwdesc.h	/^	__le32 supported_triggers;	\/* CARL9170_WOL_ *\/$/;"	m	struct:carl9170fw_wol_desc
survey	ath5k/ath5k.h	/^	struct survey_info	survey;		\/* collected survey info *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::survey_info
survey	ath9k/ath9k.h	/^	struct survey_info survey[ATH9K_NUM_CHANNELS];$/;"	m	struct:ath_softc	typeref:struct:ath_softc::survey_info
survey	carl9170/carl9170.h	/^	struct survey_info *survey;$/;"	m	struct:ar9170	typeref:struct:ar9170::survey_info
suspend	ath6kl/hif.h	/^	int (*suspend)(struct ath6kl *ar, struct cfg80211_wowlan *wow);$/;"	m	struct:ath6kl_hif_ops
suspend_mode	ath6kl/core.c	/^static unsigned int suspend_mode;$/;"	v	file:
suspend_mode	ath6kl/core.h	/^	u16 suspend_mode;$/;"	m	struct:ath6kl
suspension_int	ath6kl/wmi.h	/^	__le32 suspension_int;$/;"	m	struct:wmi_create_pstream_cmd
svc_id	ath6kl/htc.h	/^	__le16 svc_id;$/;"	m	struct:htc_conn_service_msg
svc_id	ath6kl/htc.h	/^	__le16 svc_id;$/;"	m	struct:htc_conn_service_resp
svc_id	ath6kl/htc.h	/^	u16 svc_id;$/;"	m	struct:htc_endpoint
svc_id	ath6kl/htc.h	/^	u16 svc_id;$/;"	m	struct:htc_endpoint_credit_dist
svc_id	ath6kl/htc.h	/^	u16 svc_id;$/;"	m	struct:htc_service_connect_req
svc_meta_len	ath6kl/htc.h	/^	u8 svc_meta_len;$/;"	m	struct:htc_conn_service_msg
svc_meta_len	ath6kl/htc.h	/^	u8 svc_meta_len;$/;"	m	struct:htc_conn_service_resp
svc_meta_len	ath9k/htc_hst.h	/^	u8 svc_meta_len;$/;"	m	struct:htc_conn_svc_msg
svc_meta_len	ath9k/htc_hst.h	/^	u8 svc_meta_len;$/;"	m	struct:htc_conn_svc_rspmsg
swSettleHt40	ath9k/eeprom.h	/^	u8 swSettleHt40;$/;"	m	struct:modal_eep_4k_header
swSettleHt40	ath9k/eeprom.h	/^	u8 swSettleHt40;$/;"	m	struct:modal_eep_ar9287_header
swSettleHt40	ath9k/eeprom.h	/^	u8 swSettleHt40;$/;"	m	struct:modal_eep_header
swSettleHt40	carl9170/eeprom.h	/^	u8	swSettleHt40;$/;"	m	struct:ar9170_eeprom_modal
sw_beacon_response_time	ath9k/hw.h	/^	int sw_beacon_response_time;$/;"	m	struct:ath9k_ops_config
sw_mgmt_crypto	ath9k/hw.h	/^	bool sw_mgmt_crypto;$/;"	m	struct:ath_hw
sw_ver_build	ar5523/ar5523_hw.h	/^	__be32	sw_ver_build;$/;"	m	struct:ar5523_cmd_host_available
sw_ver_major	ar5523/ar5523_hw.h	/^	__be32	sw_ver_major;$/;"	m	struct:ar5523_cmd_host_available
sw_ver_minor	ar5523/ar5523_hw.h	/^	__be32	sw_ver_minor;$/;"	m	struct:ar5523_cmd_host_available
sw_ver_patch	ar5523/ar5523_hw.h	/^	__be32	sw_ver_patch;$/;"	m	struct:ar5523_cmd_host_available
sw_version	ath6kl/wmi.h	/^	__le32 sw_version;$/;"	m	struct:wmi_ready_event_2
sw_version	wil6210/wmi.h	/^	__le32 sw_version;$/;"	m	struct:wmi_ready_event
swba	ath9k/debug.h	/^	u32 swba;$/;"	m	struct:ath_interrupt_stats
swba_tasklet	ath9k/htc.h	/^	struct tasklet_struct swba_tasklet;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::tasklet_struct
swhead	wil6210/wil6210.h	/^	u32 swhead;$/;"	m	struct:vring
switchSettling	ath9k/ar9003_eeprom.h	/^	u8 switchSettling;$/;"	m	struct:ar9300_modal_eep_header
switchSettling	ath9k/eeprom.h	/^	u8 switchSettling;$/;"	m	struct:modal_eep_4k_header
switchSettling	ath9k/eeprom.h	/^	u8 switchSettling;$/;"	m	struct:modal_eep_ar9287_header
switchSettling	ath9k/eeprom.h	/^	u8 switchSettling;$/;"	m	struct:modal_eep_header
switchSettling	carl9170/eeprom.h	/^	u8	switchSettling;$/;"	m	struct:ar9170_eeprom_modal
switchcomspdt	ath9k/ar9003_eeprom.h	/^	__le16 switchcomspdt;$/;"	m	struct:ar9300_modal_eep_header
swreg	ath9k/ar9003_eeprom.h	/^	__le32 swreg;$/;"	m	struct:ar9300_base_eep_hdr
swtail	wil6210/wil6210.h	/^	u32 swtail;$/;"	m	struct:vring
sync	wil6210/wil6210.h	/^	__le32 sync;$/;"	m	struct:wil6210_mbox_ring_desc
sync_cause_all	ath9k/debug.h	/^	u32 sync_cause_all;$/;"	m	struct:ath_interrupt_stats
sync_mac_irq	ath9k/debug.h	/^	u32 sync_mac_irq;$/;"	m	struct:ath_interrupt_stats
sync_rtc_irq	ath9k/debug.h	/^	u32 sync_rtc_irq;$/;"	m	struct:ath_interrupt_stats
synth_center	ath9k/hw.h	/^	u16 synth_center;$/;"	m	struct:chan_centers
tPow2x	ath9k/ar9003_eeprom.h	/^	u8 tPow2x[14];$/;"	m	struct:cal_tgt_pow_ht
tPow2x	ath9k/ar9003_eeprom.h	/^	u8 tPow2x[4];$/;"	m	struct:cal_tgt_pow_legacy
tPow2x	ath9k/eeprom.h	/^	u8 tPow2x[4];$/;"	m	struct:cal_target_power_leg
tPow2x	ath9k/eeprom.h	/^	u8 tPow2x[8];$/;"	m	struct:cal_target_power_ht
tag	ath6kl/htc.h	/^	u16 tag;$/;"	m	struct:htc_tx_packet_info
tag	carl9170/hw.h	/^	__le16 tag;$/;"	m	struct:ar9170_stream
tail	carl9170/wlan.h	/^		struct ar9170_rx_frame_tail tail;$/;"	m	union:ar9170_rx_frame::__anon47	typeref:struct:ar9170_rx_frame::__anon47::ar9170_rx_frame_tail
tail	wil6210/wil6210.h	/^	u32 tail;$/;"	m	struct:wil6210_mbox_ring
tally	carl9170/carl9170.h	/^	} tally;$/;"	m	struct:ar9170	typeref:struct:ar9170::__anon49
tally	carl9170/fwcmd.h	/^		struct carl9170_tally_rsp	tally;$/;"	m	union:carl9170_rsp::__anon39	typeref:struct:carl9170_rsp::__anon39::carl9170_tally_rsp
target	ath6kl/htc.h	/^	struct htc_target *target;$/;"	m	struct:htc_endpoint	typeref:struct:htc_endpoint::htc_target
targetPowerCckRates	ath9k/ar9003_eeprom.h	/^enum targetPowerCckRates {$/;"	g
targetPowerHTRates	ath9k/ar9003_eeprom.h	/^enum targetPowerHTRates {$/;"	g
targetPowerLegacyRates	ath9k/ar9003_eeprom.h	/^enum targetPowerLegacyRates {$/;"	g
target_event_report_config	ath6kl/wmi.h	/^enum target_event_report_config {$/;"	g
target_power_36	ath5k/eeprom.h	/^	u16	target_power_36;$/;"	m	struct:ath5k_rate_pcal_info
target_power_48	ath5k/eeprom.h	/^	u16	target_power_48;$/;"	m	struct:ath5k_rate_pcal_info
target_power_54	ath5k/eeprom.h	/^	u16	target_power_54;$/;"	m	struct:ath5k_rate_pcal_info
target_power_6to24	ath5k/eeprom.h	/^	u16	target_power_6to24;$/;"	m	struct:ath5k_rate_pcal_info
target_stats	ath6kl/core.h	/^	struct target_stats target_stats;$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::target_stats
target_stats	ath6kl/core.h	/^struct target_stats {$/;"	s
target_type	ath6kl/core.h	/^	u32 target_type;$/;"	m	struct:ath6kl
target_ver	ath6kl/core.h	/^	u32 target_ver;$/;"	m	struct:ath6kl_version
target_wait	ath9k/htc_hst.h	/^	struct completion target_wait;$/;"	m	struct:htc_target	typeref:struct:htc_target::completion
tcmd	ath6kl/core.h	/^			const char *tcmd;$/;"	m	struct:ath6kl::ath6kl_hw::ath6kl_hw_fw
tempMeas	ath9k/ar9003_eeprom.h	/^	u8 tempMeas;$/;"	m	struct:ar9300_cal_data_per_freq_op_loop
tempSensSlope	ath9k/eeprom.h	/^	int8_t tempSensSlope;$/;"	m	struct:base_eep_ar9287_header
tempSensSlopePalOn	ath9k/eeprom.h	/^	int8_t tempSensSlopePalOn;$/;"	m	struct:base_eep_ar9287_header
tempSlope	ath9k/ar9003_eeprom.h	/^	int8_t tempSlope;$/;"	m	struct:ar9300_modal_eep_header
tempSlopeHigh	ath9k/ar9003_eeprom.h	/^	int8_t    tempSlopeHigh;$/;"	m	struct:ar9300_BaseExtension_2
tempSlopeLow	ath9k/ar9003_eeprom.h	/^	int8_t    tempSlopeLow;$/;"	m	struct:ar9300_BaseExtension_2
templateVersion	ath9k/ar9003_eeprom.h	/^	u8 templateVersion;$/;"	m	struct:ar9300_eeprom
tempslopextension	ath9k/ar9003_eeprom.h	/^	u8 tempslopextension[8];$/;"	m	struct:ar9300_BaseExtension_1
testmode	ath6kl/core.c	/^static unsigned int testmode;$/;"	v	file:
testmode	ath6kl/core.h	/^	unsigned int testmode;$/;"	m	struct:ath6kl
testscript	ath6kl/core.h	/^			const char *testscript;$/;"	m	struct:ath6kl::ath6kl_hw::ath6kl_hw_fw
testscript_addr	ath6kl/core.h	/^		u32 testscript_addr;$/;"	m	struct:ath6kl::ath6kl_hw
tgt_cred_sz	ath6kl/htc.h	/^	unsigned int tgt_cred_sz;$/;"	m	struct:htc_target
tgt_creds	ath6kl/htc.h	/^	int tgt_creds;$/;"	m	struct:htc_target
tgt_ready	ath9k/htc_hst.h	/^	atomic_t tgt_ready;$/;"	m	struct:htc_target
thresh62	ath9k/ar9003_eeprom.h	/^	u8 thresh62;$/;"	m	struct:ar9300_modal_eep_header
thresh62	ath9k/eeprom.h	/^	u8 thresh62;$/;"	m	struct:modal_eep_4k_header
thresh62	ath9k/eeprom.h	/^	u8 thresh62;$/;"	m	struct:modal_eep_ar9287_header
thresh62	ath9k/eeprom.h	/^	u8 thresh62;$/;"	m	struct:modal_eep_header
thresh62	carl9170/eeprom.h	/^	u8	thresh62;$/;"	m	struct:ar9170_eeprom_modal
thresh_above1_val	ath6kl/wmi.h	/^	a_sle16 thresh_above1_val;$/;"	m	struct:wmi_rssi_threshold_params_cmd
thresh_above1_val	ath6kl/wmi.h	/^	u8 thresh_above1_val;$/;"	m	struct:wmi_snr_threshold_params_cmd
thresh_above2_val	ath6kl/wmi.h	/^	a_sle16 thresh_above2_val;$/;"	m	struct:wmi_rssi_threshold_params_cmd
thresh_above2_val	ath6kl/wmi.h	/^	u8 thresh_above2_val;$/;"	m	struct:wmi_snr_threshold_params_cmd
thresh_above3_val	ath6kl/wmi.h	/^	a_sle16 thresh_above3_val;$/;"	m	struct:wmi_rssi_threshold_params_cmd
thresh_above3_val	ath6kl/wmi.h	/^	u8 thresh_above3_val;$/;"	m	struct:wmi_snr_threshold_params_cmd
thresh_above4_val	ath6kl/wmi.h	/^	a_sle16 thresh_above4_val;$/;"	m	struct:wmi_rssi_threshold_params_cmd
thresh_above4_val	ath6kl/wmi.h	/^	u8 thresh_above4_val;$/;"	m	struct:wmi_snr_threshold_params_cmd
thresh_above5_val	ath6kl/wmi.h	/^	a_sle16 thresh_above5_val;$/;"	m	struct:wmi_rssi_threshold_params_cmd
thresh_above6_val	ath6kl/wmi.h	/^	a_sle16 thresh_above6_val;$/;"	m	struct:wmi_rssi_threshold_params_cmd
thresh_below1_val	ath6kl/wmi.h	/^	a_sle16 thresh_below1_val;$/;"	m	struct:wmi_rssi_threshold_params_cmd
thresh_below1_val	ath6kl/wmi.h	/^	u8 thresh_below1_val;$/;"	m	struct:wmi_snr_threshold_params_cmd
thresh_below2_val	ath6kl/wmi.h	/^	a_sle16 thresh_below2_val;$/;"	m	struct:wmi_rssi_threshold_params_cmd
thresh_below2_val	ath6kl/wmi.h	/^	u8 thresh_below2_val;$/;"	m	struct:wmi_snr_threshold_params_cmd
thresh_below3_val	ath6kl/wmi.h	/^	a_sle16 thresh_below3_val;$/;"	m	struct:wmi_rssi_threshold_params_cmd
thresh_below3_val	ath6kl/wmi.h	/^	u8 thresh_below3_val;$/;"	m	struct:wmi_snr_threshold_params_cmd
thresh_below4_val	ath6kl/wmi.h	/^	a_sle16 thresh_below4_val;$/;"	m	struct:wmi_rssi_threshold_params_cmd
thresh_below4_val	ath6kl/wmi.h	/^	u8 thresh_below4_val;$/;"	m	struct:wmi_snr_threshold_params_cmd
thresh_below5_val	ath6kl/wmi.h	/^	a_sle16 thresh_below5_val;$/;"	m	struct:wmi_rssi_threshold_params_cmd
thresh_below6_val	ath6kl/wmi.h	/^	a_sle16 thresh_below6_val;$/;"	m	struct:wmi_rssi_threshold_params_cmd
threshold	ath6kl/wmi.h	/^	__le16 threshold;$/;"	m	struct:wmi_set_rts_cmd
tick	carl9170/fwcmd.h	/^	__le32 tick;$/;"	m	struct:carl9170_tally_rsp
tid	ath6kl/wmi.h	/^	u8 tid;$/;"	m	struct:wmi_addba_req_event
tid	ath6kl/wmi.h	/^	u8 tid;$/;"	m	struct:wmi_addba_resp_event
tid	ath6kl/wmi.h	/^	u8 tid;$/;"	m	struct:wmi_delba_event
tid	ath9k/ath9k.h	/^	struct ath_atx_tid tid[IEEE80211_NUM_TIDS];$/;"	m	struct:ath_node	typeref:struct:ath_node::ath_atx_tid
tid	ath9k/debug.h	/^		u8 tid;$/;"	m	struct:ath_dbg_bb_mac_samp::__anon7
tid	ath9k/mac.h	/^	u8 tid;$/;"	m	struct:ath_tx_status
tid	carl9170/carl9170.h	/^	u8 tid;		\/* TID number ( 0 - 15 ) *\/$/;"	m	struct:carl9170_sta_tid
tid_aggr_state	ath9k/htc.h	/^enum tid_aggr_state {$/;"	g
tid_q	ath9k/ath9k.h	/^	struct list_head tid_q;$/;"	m	struct:ath_atx_ac	typeref:struct:ath_atx_ac::list_head
tid_state	ath9k/htc.h	/^	enum tid_aggr_state tid_state[ATH9K_HTC_MAX_TID];$/;"	m	struct:ath9k_htc_sta	typeref:enum:ath9k_htc_sta::tid_aggr_state
tidno	ath9k/ath9k.h	/^	int tidno;$/;"	m	struct:ath_atx_tid
tidno	ath9k/htc.h	/^	u8 tidno;$/;"	m	struct:ath9k_htc_target_aggr
tidno	ath9k/htc.h	/^	u8 tidno;$/;"	m	struct:tx_frame_hdr
tidno	ath9k/htc.h	/^	u8 tidno;$/;"	m	struct:tx_mgmt_hdr
tim	ath9k/debug.h	/^	u32 tim;$/;"	m	struct:ath_interrupt_stats
timeout	carl9170/carl9170.h	/^	unsigned long timeout;$/;"	m	struct:carl9170_tx_info
timer	ath.h	/^	struct timer_list timer;$/;"	m	struct:ath_ani	typeref:struct:ath_ani::timer_list
timer	ath6kl/core.h	/^	struct timer_list timer;$/;"	m	struct:aggr_info_conn	typeref:struct:aggr_info_conn::timer_list
timer_bits	ath9k/hw.h	/^		unsigned long timer_bits;$/;"	m	union:ath_gen_timer_table::__anon11
timer_exp	ath9k/debug.h	/^	u32 timer_exp;$/;"	m	struct:ath_tx_stats
timer_exp	ath9k/htc.h	/^	__be32 timer_exp;$/;"	m	struct:ath9k_htc_target_tx_stats
timer_mask	ath9k/hw.h	/^	} timer_mask;$/;"	m	struct:ath_gen_timer_table	typeref:union:ath_gen_timer_table::__anon11
timer_mon	ath6kl/core.h	/^	bool timer_mon;$/;"	m	struct:rxtid
timer_scheduled	ath6kl/core.h	/^	u8 timer_scheduled;$/;"	m	struct:aggr_info_conn
timers	ath9k/hw.h	/^	struct ath_gen_timer *timers[ATH_MAX_GEN_TIMER];$/;"	m	struct:ath_gen_timer_table	typeref:struct:ath_gen_timer_table::ath_gen_timer
timeslot_us	wil6210/wmi.h	/^	__le16 timeslot_us;$/;"	m	struct:wmi_vring_cfg_schd
timestamp	ath6kl/debug.c	/^	__le32 timestamp;$/;"	m	struct:ath6kl_fwlog_slot	file:
timestamp	ath9k/htc.h	/^	unsigned long timestamp;$/;"	m	struct:ath9k_htc_tx_ctl
timoffset	ar5523/ar5523_hw.h	/^	__be32	timoffset;$/;"	m	struct:ar5523_cmd_set_associd
tkip_ccmp_stats	ath6kl/wmi.h	/^	struct tkip_ccmp_stats tkip_ccmp_stats;$/;"	m	struct:wlan_net_stats	typeref:struct:wlan_net_stats::tkip_ccmp_stats
tkip_ccmp_stats	ath6kl/wmi.h	/^struct tkip_ccmp_stats {$/;"	s
tkip_cnter_measures_invoked	ath6kl/core.h	/^	u64 tkip_cnter_measures_invoked;$/;"	m	struct:target_stats
tkip_cnter_measures_invoked	ath6kl/wmi.h	/^	__le32 tkip_cnter_measures_invoked;$/;"	m	struct:tkip_ccmp_stats
tkip_fmt_err	ath6kl/core.h	/^	u64 tkip_fmt_err;$/;"	m	struct:target_stats
tkip_fmt_err	ath6kl/wmi.h	/^	__le32 tkip_fmt_err;$/;"	m	struct:tkip_ccmp_stats
tkip_local_mic_fail	ath6kl/core.h	/^	u64 tkip_local_mic_fail;$/;"	m	struct:target_stats
tkip_local_mic_fail	ath6kl/wmi.h	/^	__le32 tkip_local_mic_fail;$/;"	m	struct:tkip_ccmp_stats
tkip_replays	ath6kl/core.h	/^	u64 tkip_replays;$/;"	m	struct:target_stats
tkip_replays	ath6kl/wmi.h	/^	__le32 tkip_replays;$/;"	m	struct:tkip_ccmp_stats
tlv	ath9k/ath9k.h	/^	struct fft_sample_tlv tlv;$/;"	m	struct:fft_sample_ht20	typeref:struct:fft_sample_ht20::fft_sample_tlv
tm	ath6kl/core.h	/^	} tm;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::__anon23
tmpL	ath5k/ath5k.h	/^		u8		tmpL[AR5K_EEPROM_N_PD_GAINS]$/;"	m	struct:ath5k_hw::__anon57
tmpR	ath5k/ath5k.h	/^		u8		tmpR[AR5K_EEPROM_N_PD_GAINS]$/;"	m	struct:ath5k_hw::__anon57
tmp_list	carl9170/carl9170.h	/^	struct list_head tmp_list;$/;"	m	struct:carl9170_sta_tid	typeref:struct:carl9170_sta_tid::list_head
to	wil6210/wmi.c	/^	u32 to;   \/* linker address - to, exclusive *\/$/;"	m	struct:__anon69	file:
to_resolution	wil6210/wmi.h	/^	u8 to_resolution;$/;"	m	struct:wmi_vring_cfg
toggled	carl9170/carl9170.h	/^	unsigned int toggled;$/;"	m	struct:carl9170_led
toggleq	ath5k/ath5k.h	/^	struct tasklet_struct toggleq;$/;"	m	struct:ath5k_rfkill	typeref:struct:ath5k_rfkill::tasklet_struct
total	ar5523/ar5523_hw.h	/^	__be32		total;$/;"	m	struct:ar5523_fwblock
total	ath9k/debug.h	/^	u32 total;$/;"	m	struct:ath_interrupt_stats
totalAdcDcOffsetIEvenPhase	ath9k/hw.h	819;"	d
totalAdcDcOffsetIOddPhase	ath9k/hw.h	818;"	d
totalAdcDcOffsetQEvenPhase	ath9k/hw.h	821;"	d
totalAdcDcOffsetQOddPhase	ath9k/hw.h	820;"	d
totalAdcIEvenPhase	ath9k/hw.h	815;"	d
totalAdcIOddPhase	ath9k/hw.h	814;"	d
totalAdcQEvenPhase	ath9k/hw.h	817;"	d
totalAdcQOddPhase	ath9k/hw.h	816;"	d
totalIqCorrMeas	ath9k/hw.h	813;"	d
totalPowerMeasI	ath9k/hw.h	811;"	d
totalPowerMeasQ	ath9k/hw.h	812;"	d
total_avail_credits	ath6kl/htc.h	/^	int total_avail_credits;$/;"	m	struct:ath6kl_htc_credit_info
total_chan_fail	carl9170/carl9170.h	/^	unsigned int total_chan_fail;$/;"	m	struct:ar9170
total_pkt_count	ath9k/ath9k.h	/^	u16 total_pkt_count;$/;"	m	struct:ath_ant_comb
total_tx_data_pend	ath6kl/core.h	/^	int total_tx_data_pend;$/;"	m	struct:ath6kl
tqi_aifs	ath5k/ath5k.h	/^	u8	tqi_aifs;$/;"	m	struct:ath5k_txq_info
tqi_aifs	ath9k/mac.h	/^	u32 tqi_aifs;$/;"	m	struct:ath9k_tx_queue_info
tqi_burstTime	ath9k/mac.h	/^	u32 tqi_burstTime;$/;"	m	struct:ath9k_tx_queue_info
tqi_burst_time	ath5k/ath5k.h	/^	u32	tqi_burst_time;$/;"	m	struct:ath5k_txq_info
tqi_cbrOverflowLimit	ath9k/mac.h	/^	u32 tqi_cbrOverflowLimit;$/;"	m	struct:ath9k_tx_queue_info
tqi_cbrPeriod	ath9k/mac.h	/^	u32 tqi_cbrPeriod;$/;"	m	struct:ath9k_tx_queue_info
tqi_cbr_overflow_limit	ath5k/ath5k.h	/^	u32	tqi_cbr_overflow_limit;$/;"	m	struct:ath5k_txq_info
tqi_cbr_period	ath5k/ath5k.h	/^	u32	tqi_cbr_period;$/;"	m	struct:ath5k_txq_info
tqi_cw_max	ath5k/ath5k.h	/^	u16	tqi_cw_max;$/;"	m	struct:ath5k_txq_info
tqi_cw_min	ath5k/ath5k.h	/^	u16	tqi_cw_min;$/;"	m	struct:ath5k_txq_info
tqi_cwmax	ath9k/mac.h	/^	u32 tqi_cwmax;$/;"	m	struct:ath9k_tx_queue_info
tqi_cwmin	ath9k/mac.h	/^	u32 tqi_cwmin;$/;"	m	struct:ath9k_tx_queue_info
tqi_flags	ath5k/ath5k.h	/^	u16	tqi_flags;$/;"	m	struct:ath5k_txq_info
tqi_intFlags	ath9k/mac.h	/^	u32 tqi_intFlags;$/;"	m	struct:ath9k_tx_queue_info
tqi_lgretry	ath9k/mac.h	/^	u16 tqi_lgretry;$/;"	m	struct:ath9k_tx_queue_info
tqi_physCompBuf	ath9k/mac.h	/^	u32 tqi_physCompBuf;$/;"	m	struct:ath9k_tx_queue_info
tqi_priority	ath9k/mac.h	/^	u32 tqi_priority;$/;"	m	struct:ath9k_tx_queue_info
tqi_qflags	ath9k/mac.h	/^	enum ath9k_tx_queue_flags tqi_qflags;$/;"	m	struct:ath9k_tx_queue_info	typeref:enum:ath9k_tx_queue_info::ath9k_tx_queue_flags
tqi_readyTime	ath9k/mac.h	/^	u32 tqi_readyTime;$/;"	m	struct:ath9k_tx_queue_info
tqi_ready_time	ath5k/ath5k.h	/^	u32	tqi_ready_time;$/;"	m	struct:ath5k_txq_info
tqi_shretry	ath9k/mac.h	/^	u16 tqi_shretry;$/;"	m	struct:ath9k_tx_queue_info
tqi_subtype	ath5k/ath5k.h	/^	enum ath5k_tx_queue_subtype tqi_subtype;$/;"	m	struct:ath5k_txq_info	typeref:enum:ath5k_txq_info::ath5k_tx_queue_subtype
tqi_subtype	ath9k/mac.h	/^	int tqi_subtype;$/;"	m	struct:ath9k_tx_queue_info
tqi_type	ath5k/ath5k.h	/^	enum ath5k_tx_queue tqi_type;$/;"	m	struct:ath5k_txq_info	typeref:enum:ath5k_txq_info::ath5k_tx_queue
tqi_type	ath9k/mac.h	/^	enum ath9k_tx_queue tqi_type;$/;"	m	struct:ath9k_tx_queue_info	typeref:enum:ath9k_tx_queue_info::ath9k_tx_queue
tqi_ver	ath9k/mac.h	/^	u32 tqi_ver;$/;"	m	struct:ath9k_tx_queue_info
traffic_class	ath6kl/wmi.h	/^	u8 traffic_class;$/;"	m	struct:wmi
traffic_class	ath6kl/wmi.h	/^	u8 traffic_class;$/;"	m	struct:wmi_create_pstream_cmd
traffic_class	ath6kl/wmi.h	/^	u8 traffic_class;$/;"	m	struct:wmi_data_sync_bufs
traffic_class	ath6kl/wmi.h	/^	u8 traffic_class;$/;"	m	struct:wmi_delete_pstream_cmd
traffic_class	ath6kl/wmi.h	/^	u8 traffic_class;$/;"	m	struct:wmi_pstream_timeout_event
traffic_direc	ath6kl/wmi.h	/^	u8 traffic_direc;$/;"	m	struct:wmi_create_pstream_cmd
traffic_direc	ath6kl/wmi.h	/^	u8 traffic_direc;$/;"	m	struct:wmi_delete_pstream_cmd
traffic_direc	ath6kl/wmi.h	/^	u8 traffic_direc;$/;"	m	struct:wmi_pstream_timeout_event
traffic_type	ath6kl/wmi.h	/^	u8 traffic_type;$/;"	m	struct:wmi_create_pstream_cmd
traffic_type	ath6kl/wmi.h	/^enum traffic_type {$/;"	g
transport	ath9k/htc_hst.h	/^	const enum ath9k_hif_transports transport;$/;"	m	struct:ath9k_htc_hif	typeref:enum:ath9k_htc_hif::ath9k_hif_transports
trcv_fifo_perr	ath9k/debug.h	/^	u32 trcv_fifo_perr;$/;"	m	struct:ath_interrupt_stats
tries	carl9170/fwcmd.h	/^	u8 tries:3;$/;"	m	struct:carl9170_tx_status
tries	carl9170/wlan.h	/^	u8 tries:3;$/;"	m	struct:ar9170_tx_rate_info
trigger	ath9k/hw.h	/^	void (*trigger)(void *arg);$/;"	m	struct:ath_gen_timer
ts	ath9k/debug.h	/^	} ts[ATH_DBG_MAX_SAMPLES];$/;"	m	struct:ath_dbg_bb_mac_samp	typeref:struct:ath_dbg_bb_mac_samp::__anon7
ts	ath9k/dfs_pattern_detector.h	/^	u64 ts;$/;"	m	struct:pulse_event
ts	ath9k/dfs_pri_detector.c	/^	u64 ts;$/;"	m	struct:pulse_elem	file:
ts_antenna	ath5k/ath5k.h	/^	u8	ts_antenna;$/;"	m	struct:ath5k_tx_status
ts_final_idx	ath5k/ath5k.h	/^	u8	ts_final_idx;$/;"	m	struct:ath5k_tx_status
ts_final_retry	ath5k/ath5k.h	/^	u8	ts_final_retry;$/;"	m	struct:ath5k_tx_status
ts_flags	ath9k/mac.h	/^	u8 ts_flags;$/;"	m	struct:ath_tx_status
ts_flags	ath9k/wmi.h	/^	u8 ts_flags;$/;"	m	struct:__wmi_event_txstatus
ts_longretry	ath9k/mac.h	/^	u8 ts_longretry;$/;"	m	struct:ath_tx_status
ts_paddr_end	ath9k/hw.h	/^	u32 ts_paddr_end;$/;"	m	struct:ath_hw
ts_paddr_start	ath9k/hw.h	/^	u32 ts_paddr_start;$/;"	m	struct:ath_hw
ts_rate	ath9k/wmi.h	/^	u8 ts_rate; \/* Also holds EP ID *\/$/;"	m	struct:__wmi_event_txstatus
ts_rateindex	ath9k/mac.h	/^	u8 ts_rateindex;$/;"	m	struct:ath_tx_status
ts_ring	ath9k/hw.h	/^	struct ar9003_txs *ts_ring;$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ar9003_txs
ts_rssi	ath5k/ath5k.h	/^	s8	ts_rssi;$/;"	m	struct:ath5k_tx_status
ts_rssi	ath9k/mac.h	/^	int8_t ts_rssi;$/;"	m	struct:ath_tx_status
ts_rssi_ctl0	ath9k/mac.h	/^	int8_t ts_rssi_ctl0;$/;"	m	struct:ath_tx_status
ts_rssi_ctl1	ath9k/mac.h	/^	int8_t ts_rssi_ctl1;$/;"	m	struct:ath_tx_status
ts_rssi_ctl2	ath9k/mac.h	/^	int8_t ts_rssi_ctl2;$/;"	m	struct:ath_tx_status
ts_rssi_ext0	ath9k/mac.h	/^	int8_t ts_rssi_ext0;$/;"	m	struct:ath_tx_status
ts_rssi_ext1	ath9k/mac.h	/^	int8_t ts_rssi_ext1;$/;"	m	struct:ath_tx_status
ts_rssi_ext2	ath9k/mac.h	/^	int8_t ts_rssi_ext2;$/;"	m	struct:ath_tx_status
ts_seqnum	ath5k/ath5k.h	/^	u16	ts_seqnum;$/;"	m	struct:ath5k_tx_status
ts_seqnum	ath9k/mac.h	/^	u16 ts_seqnum;$/;"	m	struct:ath_tx_status
ts_shortretry	ath5k/ath5k.h	/^	u8	ts_shortretry;$/;"	m	struct:ath5k_tx_status
ts_shortretry	ath9k/mac.h	/^	u8 ts_shortretry;$/;"	m	struct:ath_tx_status
ts_size	ath9k/hw.h	/^	u16 ts_size;$/;"	m	struct:ath_hw
ts_status	ath5k/ath5k.h	/^	u8	ts_status;$/;"	m	struct:ath5k_tx_status
ts_status	ath9k/mac.h	/^	u8 ts_status;$/;"	m	struct:ath_tx_status
ts_tail	ath9k/hw.h	/^	u16 ts_tail;$/;"	m	struct:ath_hw
ts_tstamp	ath5k/ath5k.h	/^	u16	ts_tstamp;$/;"	m	struct:ath5k_tx_status
ts_tstamp	ath9k/mac.h	/^	u32 ts_tstamp;$/;"	m	struct:ath_tx_status
ts_virtcol	ath5k/ath5k.h	/^	u8	ts_virtcol;$/;"	m	struct:ath5k_tx_status
ts_virtcol	ath9k/mac.h	/^	u8 ts_virtcol;$/;"	m	struct:ath_tx_status
tsf	ath9k/ath9k.h	/^	__be64 tsf;$/;"	m	struct:fft_sample_ht20
tsf	ath9k/wmi.h	/^	__be64 tsf;$/;"	m	struct:wmi_event_swba
tsf	carl9170/fwcmd.h	/^		__le32 tsf[2];$/;"	m	union:carl9170_tsf_rsp::__anon38
tsf	carl9170/fwcmd.h	/^		struct carl9170_tsf_rsp		tsf;$/;"	m	union:carl9170_rsp::__anon39	typeref:struct:carl9170_rsp::__anon39::carl9170_tsf_rsp
tsf	wil6210/wil6210.h	/^	u64 tsf;$/;"	m	struct:wil6210_stats
tsf	wil6210/wmi.h	/^	__le64 tsf;$/;"	m	struct:wmi_notify_req_done_event
tsf_64	carl9170/fwcmd.h	/^		__le64 tsf_64;$/;"	m	union:carl9170_tsf_rsp::__anon38
tsf_adjust	ath9k/ath9k.h	/^	__le64 tsf_adjust; \/* TSF adjustment for staggered beacons *\/$/;"	m	struct:ath_vif
tsfadjust	ath9k/htc.h	/^	__le64 tsfadjust;$/;"	m	struct:ath9k_htc_vif
tsfoor	ath9k/debug.h	/^	u32 tsfoor;$/;"	m	struct:ath_interrupt_stats
tsid	ath6kl/wmi.h	/^	u8 tsid;$/;"	m	struct:wmi_create_pstream_cmd
tsid	ath6kl/wmi.h	/^	u8 tsid;$/;"	m	struct:wmi_delete_pstream_cmd
tsidx	ath9k/debug.h	/^	u8 tsidx;$/;"	m	struct:ath9k_debug
tspec_suggestion	ath6kl/wmi.h	/^	u8 tspec_suggestion[WMM_TSPEC_IE_LEN];$/;"	m	struct:wmi_cac_event
tstamp_high	ar5523/ar5523_hw.h	/^	__be32	tstamp_high;	\/* high-order 32-bits of rx timestamp *\/$/;"	m	struct:ar5523_rx_desc
tstamp_low	ar5523/ar5523_hw.h	/^	__be32	tstamp_low;	\/* low-order 32-bits of rx timestamp *\/$/;"	m	struct:ar5523_rx_desc
turboprime	ar5523/ar5523_hw.h	/^	__be32	turboprime;$/;"	m	struct:ar5523_cmd_set_associd
twiceantennareduction	ar5523/ar5523_hw.h	/^	__be32	twiceantennareduction;$/;"	m	struct:ar5523_cmd_reset
tx	ath6kl/htc.h	/^		struct htc_tx_packet_info tx;$/;"	m	union:htc_packet::__anon26	typeref:struct:htc_packet::__anon26::htc_tx_packet_info
tx	ath6kl/htc.h	/^	int  (*tx)(struct htc_target *target, struct htc_packet *packet);$/;"	m	struct:ath6kl_htc_ops
tx	ath6kl/wmi.h	/^	struct tx_stats tx;$/;"	m	struct:wlan_net_stats	typeref:struct:wlan_net_stats::tx_stats
tx	ath9k/ath9k.h	/^	struct ath_tx tx;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_tx
tx	ath9k/hif_usb.h	/^	struct hif_usb_tx tx;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::hif_usb_tx
tx	ath9k/htc.h	/^	struct ath9k_htc_tx tx;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::ath9k_htc_tx
tx	ath9k/htc_hst.h	/^	void (*tx) (void *, struct sk_buff *, enum htc_endpoint_id, bool txok);$/;"	m	struct:htc_ep_callbacks
tx	ath9k/mac.h	/^		} tx;$/;"	m	union:ar5416_desc::__anon2	typeref:struct:ar5416_desc::__anon2::__anon3
tx	wil6210/txrx.h	/^	struct vring_tx_desc tx;$/;"	m	union:vring_desc	typeref:struct:vring_desc::vring_tx_desc
tx	wil6210/wil6210.h	/^	struct wil6210_mbox_ring tx;$/;"	m	struct:wil6210_mbox_ctl	typeref:struct:wil6210_mbox_ctl::wil6210_mbox_ring
txClip	ath9k/ar9003_eeprom.h	/^	u8 txClip;$/;"	m	struct:ar9300_modal_eep_header
txEndToRxOn	ath9k/ar9003_eeprom.h	/^	u8 txEndToRxOn;$/;"	m	struct:ar9300_modal_eep_header
txEndToRxOn	ath9k/eeprom.h	/^	u8 txEndToRxOn;$/;"	m	struct:modal_eep_4k_header
txEndToRxOn	ath9k/eeprom.h	/^	u8 txEndToRxOn;$/;"	m	struct:modal_eep_ar9287_header
txEndToRxOn	ath9k/eeprom.h	/^	u8 txEndToRxOn;$/;"	m	struct:modal_eep_header
txEndToRxOn	carl9170/eeprom.h	/^	u8	txEndToRxOn;$/;"	m	struct:ar9170_eeprom_modal
txEndToXpaOff	ath9k/ar9003_eeprom.h	/^	u8 txEndToXpaOff;$/;"	m	struct:ar9300_modal_eep_header
txEndToXpaOff	ath9k/eeprom.h	/^	u8 txEndToXpaOff;$/;"	m	struct:modal_eep_4k_header
txEndToXpaOff	ath9k/eeprom.h	/^	u8 txEndToXpaOff;$/;"	m	struct:modal_eep_ar9287_header
txEndToXpaOff	ath9k/eeprom.h	/^	u8 txEndToXpaOff;$/;"	m	struct:modal_eep_header
txEndToXpaOff	carl9170/eeprom.h	/^	u8	txEndToXpaOff;$/;"	m	struct:ar9170_eeprom_modal
txFrameToDataStart	ath9k/ar9003_eeprom.h	/^	u8 txFrameToDataStart;$/;"	m	struct:ar9300_modal_eep_header
txFrameToDataStart	ath9k/eeprom.h	/^	u8 txFrameToDataStart;$/;"	m	struct:modal_eep_4k_header
txFrameToDataStart	ath9k/eeprom.h	/^	u8 txFrameToDataStart;$/;"	m	struct:modal_eep_ar9287_header
txFrameToDataStart	ath9k/eeprom.h	/^	u8 txFrameToDataStart;$/;"	m	struct:modal_eep_header
txFrameToDataStart	carl9170/eeprom.h	/^	u8	txFrameToDataStart;$/;"	m	struct:ar9170_eeprom_modal
txFrameToPaOn	ath9k/ar9003_eeprom.h	/^	u8 txFrameToPaOn;$/;"	m	struct:ar9300_modal_eep_header
txFrameToPaOn	ath9k/eeprom.h	/^	u8 txFrameToPaOn;$/;"	m	struct:modal_eep_4k_header
txFrameToPaOn	ath9k/eeprom.h	/^	u8 txFrameToPaOn;$/;"	m	struct:modal_eep_ar9287_header
txFrameToPaOn	ath9k/eeprom.h	/^	u8 txFrameToPaOn;$/;"	m	struct:modal_eep_header
txFrameToPaOn	carl9170/eeprom.h	/^	u8	txFrameToPaOn;$/;"	m	struct:ar9170_eeprom_modal
txFrameToXpaOn	ath9k/ar9003_eeprom.h	/^	u8 txFrameToXpaOn;$/;"	m	struct:ar9300_modal_eep_header
txFrameToXpaOn	ath9k/eeprom.h	/^	u8 txFrameToXpaOn;$/;"	m	struct:modal_eep_4k_header
txFrameToXpaOn	ath9k/eeprom.h	/^	u8 txFrameToXpaOn;$/;"	m	struct:modal_eep_ar9287_header
txFrameToXpaOn	ath9k/eeprom.h	/^	u8 txFrameToXpaOn;$/;"	m	struct:modal_eep_header
txFrameToXpaOn	carl9170/eeprom.h	/^	u8	txFrameToXpaOn;$/;"	m	struct:ar9170_eeprom_modal
txGainType	ath9k/eeprom.h	/^	u8 txGainType;$/;"	m	struct:base_eep_header
txGainType	ath9k/eeprom.h	/^	u8 txGainType;$/;"	m	struct:base_eep_header_4k
txMask	ath9k/eeprom.h	/^	u8 txMask;$/;"	m	struct:base_eep_ar9287_header
txMask	ath9k/eeprom.h	/^	u8 txMask;$/;"	m	struct:base_eep_header
txMask	ath9k/eeprom.h	/^	u8 txMask;$/;"	m	struct:base_eep_header_4k
txRxAttenCh	ath9k/eeprom.h	/^	u8 txRxAttenCh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
txRxAttenCh	ath9k/eeprom.h	/^	u8 txRxAttenCh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
txRxAttenCh	ath9k/eeprom.h	/^	u8 txRxAttenCh[AR9287_MAX_CHAINS];$/;"	m	struct:modal_eep_ar9287_header
txRxAttenCh	carl9170/eeprom.h	/^	u8	txRxAttenCh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
tx_ack_failures	carl9170/carl9170.h	/^	unsigned int tx_ack_failures;$/;"	m	struct:ar9170
tx_all_count	ath5k/ath5k.h	/^	unsigned int tx_all_count;	\/* all TX frames, including errors *\/$/;"	m	struct:ath5k_statistics
tx_ampdu_iter	carl9170/carl9170.h	/^	struct carl9170_sta_tid __rcu *tx_ampdu_iter;$/;"	m	struct:ar9170	typeref:struct:ar9170::__rcu
tx_ampdu_list	carl9170/carl9170.h	/^	struct list_head tx_ampdu_list;$/;"	m	struct:ar9170	typeref:struct:ar9170::list_head
tx_ampdu_list_len	carl9170/carl9170.h	/^	unsigned int tx_ampdu_list_len;$/;"	m	struct:ar9170
tx_ampdu_list_lock	carl9170/carl9170.h	/^	spinlock_t tx_ampdu_list_lock;$/;"	m	struct:ar9170
tx_ampdu_schedule	carl9170/carl9170.h	/^	bool tx_ampdu_schedule;$/;"	m	struct:ar9170
tx_ampdu_scheduler	carl9170/carl9170.h	/^	atomic_t tx_ampdu_scheduler;$/;"	m	struct:ar9170
tx_ampdu_upload	carl9170/carl9170.h	/^	atomic_t tx_ampdu_upload;$/;"	m	struct:ar9170
tx_anch	carl9170/carl9170.h	/^	struct usb_anchor tx_anch;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
tx_anch_urbs	carl9170/carl9170.h	/^	atomic_t tx_anch_urbs;$/;"	m	struct:ar9170
tx_bcast_byte	ath6kl/core.h	/^	u64 tx_bcast_byte;$/;"	m	struct:target_stats
tx_bcast_pkt	ath6kl/core.h	/^	u64 tx_bcast_pkt;$/;"	m	struct:target_stats
tx_beacon_header	ath9k/htc.h	/^struct tx_beacon_header {$/;"	s
tx_bndl_mask	ath6kl/htc.h	/^	u32 tx_bndl_mask;$/;"	m	struct:htc_target
tx_buf	ath9k/ath9k.h	/^	unsigned long tx_buf[BITS_TO_LONGS(ATH_TID_MAX_BUFS)];$/;"	m	struct:ath_atx_tid
tx_buf	ath9k/hif_usb.h	/^	struct list_head tx_buf;$/;"	m	struct:hif_usb_tx	typeref:struct:hif_usb_tx::list_head
tx_buf	ath9k/hif_usb.h	/^struct tx_buf {$/;"	s
tx_buf_cnt	ath9k/hif_usb.h	/^	u8 tx_buf_cnt;$/;"	m	struct:hif_usb_tx
tx_bundles	ath6kl/htc.h	/^	u32 tx_bundles;$/;"	m	struct:htc_endpoint_stats
tx_byte	ath6kl/core.h	/^	u64 tx_byte;$/;"	m	struct:target_stats
tx_bytes	ath6kl/wmi.h	/^	__le32 tx_bytes;$/;"	m	struct:wmi_per_sta_stat
tx_bytes_all	ath9k/debug.h	/^	u32 tx_bytes_all;$/;"	m	struct:ath_tx_stats
tx_bytes_count	ath5k/ath5k.h	/^	unsigned int tx_bytes_count;	\/* all TX bytes, including errored pkts$/;"	m	struct:ath5k_statistics
tx_chainmask	ath9k/htc.h	/^	u8 tx_chainmask;$/;"	m	struct:ath9k_htc_cap_target
tx_chainmask	ath9k/hw.h	/^	u8 tx_chainmask;$/;"	m	struct:ath9k_hw_capabilities
tx_clcal	ath9k/hw.h	/^	u32 tx_clcal[AR9300_MAX_CHAINS][MAX_CL_TAB_ENTRY];$/;"	m	struct:ath9k_hw_cal_data
tx_cmd	ar5523/ar5523.h	/^	struct ar5523_tx_cmd	tx_cmd;$/;"	m	struct:ar5523	typeref:struct:ar5523::ar5523_tx_cmd
tx_cmd	carl9170/carl9170.h	/^	struct usb_anchor tx_cmd;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
tx_cmd_urbs	carl9170/carl9170.h	/^	atomic_t tx_cmd_urbs;$/;"	m	struct:ar9170
tx_comp_multi	ath6kl/htc.h	/^	void (*tx_comp_multi) (struct htc_target *, struct list_head *);$/;"	m	struct:htc_ep_callbacks
tx_complete	ath6kl/htc.h	/^	int (*tx_complete)(struct ath6kl *ar, struct sk_buff *skb);$/;"	m	struct:ath6kl_htc_ops
tx_complete	ath6kl/htc.h	/^	void (*tx_complete) (struct htc_target *, struct htc_packet *);$/;"	m	struct:htc_ep_callbacks
tx_complete_msg_v1	ath6kl/wmi.h	/^struct tx_complete_msg_v1 {$/;"	s
tx_complete_work	ath5k/ath5k.h	/^	struct delayed_work	tx_complete_work;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::delayed_work
tx_complete_work	ath9k/ath9k.h	/^	struct delayed_work tx_complete_work;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::delayed_work
tx_control_0	ath5k/desc.h	/^	u32	tx_control_0;$/;"	m	struct:ath5k_hw_2w_tx_ctl
tx_control_0	ath5k/desc.h	/^	u32	tx_control_0;$/;"	m	struct:ath5k_hw_4w_tx_ctl
tx_control_1	ath5k/desc.h	/^	u32	tx_control_1;$/;"	m	struct:ath5k_hw_2w_tx_ctl
tx_control_1	ath5k/desc.h	/^	u32	tx_control_1;$/;"	m	struct:ath5k_hw_4w_tx_ctl
tx_control_2	ath5k/desc.h	/^	u32	tx_control_2;$/;"	m	struct:ath5k_hw_4w_tx_ctl
tx_control_3	ath5k/desc.h	/^	u32	tx_control_3;$/;"	m	struct:ath5k_hw_4w_tx_ctl
tx_corr_coeff	ath9k/hw.h	/^	int tx_corr_coeff[MAX_IQCAL_MEASUREMENT][AR9300_MAX_CHAINS];$/;"	m	struct:ath9k_hw_cal_data
tx_cred_rpt	ath6kl/htc.h	/^	u32 tx_cred_rpt;$/;"	m	struct:htc_endpoint_stats
tx_credit_flow_enabled	ath6kl/htc.h	/^		bool tx_credit_flow_enabled;$/;"	m	struct:htc_endpoint::__anon27
tx_ctl	ath5k/desc.h	/^	struct ath5k_hw_2w_tx_ctl	tx_ctl;$/;"	m	struct:ath5k_hw_5210_tx_desc	typeref:struct:ath5k_hw_5210_tx_desc::ath5k_hw_2w_tx_ctl
tx_ctl	ath5k/desc.h	/^	struct ath5k_hw_4w_tx_ctl	tx_ctl;$/;"	m	struct:ath5k_hw_5212_tx_desc	typeref:struct:ath5k_hw_5212_tx_desc::ath5k_hw_4w_tx_ctl
tx_data_list_lock	ar5523/ar5523.h	/^	spinlock_t		tx_data_list_lock;$/;"	m	struct:ar5523
tx_desc_len	ath9k/hw.h	/^	u8 tx_desc_len;$/;"	m	struct:ath9k_hw_capabilities
tx_descs	carl9170/fwdesc.h	/^	u8 tx_descs;$/;"	m	struct:carl9170fw_otus_desc
tx_discard	ath6kl/wmi.h	/^	__le32 tx_discard;$/;"	m	struct:wmi_per_sta_stat
tx_diversity	ath9k/eeprom.h	/^	u8 tx_diversity;$/;"	m	struct:modal_eep_4k_header
tx_drop_packet_threshold	ath6kl/htc.h	/^	u16 tx_drop_packet_threshold;$/;"	m	struct:htc_endpoint
tx_dropped	ath6kl/htc.h	/^	u32 tx_dropped;$/;"	m	struct:htc_endpoint_stats
tx_dropped	carl9170/carl9170.h	/^	unsigned int tx_dropped;$/;"	m	struct:ar9170
tx_err	ath6kl/core.h	/^	u64 tx_err;$/;"	m	struct:target_stats
tx_err	carl9170/carl9170.h	/^	struct usb_anchor tx_err;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
tx_error	ath6kl/wmi.h	/^	__le32 tx_error;$/;"	m	struct:wmi_per_sta_stat
tx_fail_cnt	ath6kl/core.h	/^	u64 tx_fail_cnt;$/;"	m	struct:target_stats
tx_failed	ath9k/htc.h	/^	struct sk_buff_head tx_failed;$/;"	m	struct:ath9k_htc_tx	typeref:struct:ath9k_htc_tx::sk_buff_head
tx_failed_tasklet	ath9k/htc.h	/^	struct tasklet_struct tx_failed_tasklet;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::tasklet_struct
tx_fcs_errors	carl9170/carl9170.h	/^	unsigned int tx_fcs_errors;$/;"	m	struct:ar9170
tx_flush	carl9170/carl9170.h	/^	struct completion tx_flush;$/;"	m	struct:ar9170	typeref:struct:ar9170::completion
tx_flush_waitq	ar5523/ar5523.h	/^	wait_queue_head_t	tx_flush_waitq;$/;"	m	struct:ar5523
tx_frag_len	carl9170/fwdesc.h	/^	__le16 tx_frag_len;$/;"	m	struct:carl9170fw_otus_desc
tx_frame	ath.h	/^	u32 tx_frame;$/;"	m	struct:ath_cycle_counters
tx_frame_hdr	ath9k/htc.h	/^struct tx_frame_hdr {$/;"	s
tx_full	ath6kl/htc.h	/^	enum htc_send_full_action (*tx_full) (struct htc_target *,$/;"	m	struct:htc_ep_callbacks	typeref:enum:htc_ep_callbacks::tx_full
tx_goodput	wil6210/wmi.h	/^	__le32 tx_goodput;$/;"	m	struct:wmi_notify_req_done_event
tx_intr_mitigation	ath9k/hw.h	/^	bool tx_intr_mitigation;$/;"	m	struct:ath9k_ops_config
tx_issued	ath6kl/htc.h	/^	u32 tx_issued;$/;"	m	struct:htc_endpoint_stats
tx_janitor	carl9170/carl9170.h	/^	struct delayed_work tx_janitor;$/;"	m	struct:ar9170	typeref:struct:ar9170::delayed_work
tx_janitor_last_run	carl9170/carl9170.h	/^	unsigned long tx_janitor_last_run;$/;"	m	struct:ar9170
tx_last	ath9k/ath9k.h	/^	bool tx_last;$/;"	m	struct:ath_beacon
tx_led	ath5k/ath5k.h	/^	struct ath5k_led	tx_led;		\/* tx led *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_led
tx_lock	ath6kl/htc.h	/^	spinlock_t tx_lock;$/;"	m	struct:htc_target
tx_lock	ath9k/hif_usb.h	/^	spinlock_t tx_lock;$/;"	m	struct:hif_usb_tx
tx_lock	ath9k/htc.h	/^	spinlock_t tx_lock;$/;"	m	struct:ath9k_htc_tx
tx_lookup_queue	ath6kl/htc.h	/^		struct list_head tx_lookup_queue;$/;"	m	struct:htc_endpoint::__anon27	typeref:struct:htc_endpoint::__anon27::list_head
tx_mask	carl9170/eeprom.h	/^	u8	tx_mask;$/;"	m	struct:ar9170_eeprom
tx_mcast_byte	ath6kl/core.h	/^	u64 tx_mcast_byte;$/;"	m	struct:target_stats
tx_mcast_pkt	ath6kl/core.h	/^	u64 tx_mcast_pkt;$/;"	m	struct:target_stats
tx_mgmt_hdr	ath9k/htc.h	/^struct tx_mgmt_hdr {$/;"	s
tx_mult_retry_cnt	ath6kl/core.h	/^	u64 tx_mult_retry_cnt;$/;"	m	struct:target_stats
tx_nr_pending	ar5523/ar5523.h	/^	atomic_t		tx_nr_pending;$/;"	m	struct:ar5523
tx_nr_total	ar5523/ar5523.h	/^	atomic_t		tx_nr_total;$/;"	m	struct:ar5523
tx_pend	ath6kl/core.h	/^	u8 tx_pend;$/;"	m	struct:ath6kl_node_mapping
tx_pending	ath5k/ath5k.h	/^	bool			tx_pending;	\/* tx tasklet pending *\/$/;"	m	struct:ath5k_hw
tx_pending	ath6kl/core.h	/^	int tx_pending[ENDPOINT_MAX];$/;"	m	struct:ath6kl
tx_pending	ath9k/hif_usb.h	/^	struct list_head tx_pending;$/;"	m	struct:hif_usb_tx	typeref:struct:hif_usb_tx::list_head
tx_pending	carl9170/carl9170.h	/^	struct sk_buff_head tx_pending[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170	typeref:struct:ar9170::sk_buff_head
tx_pkt	ath6kl/core.h	/^	u64 tx_pkt;$/;"	m	struct:target_stats
tx_pkt_bundled	ath6kl/htc.h	/^	u32 tx_pkt_bundled;$/;"	m	struct:htc_endpoint_stats
tx_pkt_per_ac	ath6kl/core.h	/^	u64 tx_pkt_per_ac[4];$/;"	m	struct:target_stats
tx_pkts	ath6kl/wmi.h	/^	__le32 tx_pkts;$/;"	m	struct:wmi_per_sta_stat
tx_pkts_all	ath9k/debug.h	/^	u32 tx_pkts_all;$/;"	m	struct:ath_tx_stats
tx_power	carl9170/wlan.h	/^			u8 tx_power:6;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon42::__anon43
tx_prio	ath9k/btcoex.h	/^	u8 tx_prio[ATH_BTCOEX_STOMP_MAX];$/;"	m	struct:ath_btcoex_hw
tx_proc_cnt	ath6kl/htc.h	/^	int tx_proc_cnt;$/;"	m	struct:htc_endpoint
tx_processed	ath9k/ath9k.h	/^	bool tx_processed;$/;"	m	struct:ath_beacon
tx_pwr	ath6kl/core.h	/^	u8 tx_pwr;$/;"	m	struct:ath6kl
tx_queue_num	ath6kl/wmi.h	/^	u8 tx_queue_num;$/;"	m	struct:wmi_delete_pstream_cmd
tx_queue_num	ath6kl/wmi.h	/^	u8 tx_queue_num;$/;"	m	struct:wmi_pstream_timeout_event
tx_queue_pending	ar5523/ar5523.h	/^	struct list_head	tx_queue_pending;$/;"	m	struct:ar5523	typeref:struct:ar5523::list_head
tx_queue_submitted	ar5523/ar5523.h	/^	struct list_head	tx_queue_submitted;$/;"	m	struct:ar5523	typeref:struct:ar5523::list_head
tx_retry_cnt	ath6kl/core.h	/^	u64 tx_retry_cnt;$/;"	m	struct:target_stats
tx_rts_fail_cnt	ath6kl/core.h	/^	u64 tx_rts_fail_cnt;$/;"	m	struct:target_stats
tx_rts_success_cnt	ath6kl/core.h	/^	u64 tx_rts_success_cnt;$/;"	m	struct:target_stats
tx_schedule	carl9170/carl9170.h	/^	bool tx_schedule;$/;"	m	struct:ar9170
tx_seq_id	ath9k/wmi.h	/^	u16 tx_seq_id;$/;"	m	struct:wmi
tx_seq_table	carl9170/carl9170.h	/^		unsigned int tx_seq_table;$/;"	m	struct:ar9170::__anon48
tx_skb_cnt	ath9k/hif_usb.h	/^	u16 tx_skb_cnt;$/;"	m	struct:hif_usb_tx
tx_skb_queue	ath9k/hif_usb.h	/^	struct sk_buff_head tx_skb_queue;$/;"	m	struct:hif_usb_tx	typeref:struct:hif_usb_tx::sk_buff_head
tx_stat	ath5k/desc.h	/^	struct ath5k_hw_tx_status	tx_stat;$/;"	m	struct:ath5k_hw_5210_tx_desc	typeref:struct:ath5k_hw_5210_tx_desc::ath5k_hw_tx_status
tx_stat	ath5k/desc.h	/^	struct ath5k_hw_tx_status	tx_stat;$/;"	m	struct:ath5k_hw_5212_tx_desc	typeref:struct:ath5k_hw_5212_tx_desc::ath5k_hw_tx_status
tx_stats	ath6kl/wmi.h	/^struct tx_stats {$/;"	s
tx_stats	ath9k/htc.h	/^	struct ath_tx_stats tx_stats;$/;"	m	struct:ath9k_debug	typeref:struct:ath9k_debug::ath_tx_stats
tx_stats	carl9170/carl9170.h	/^	struct carl9170_tx_queue_stats tx_stats[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170	typeref:struct:ar9170::carl9170_tx_queue_stats
tx_stats_lock	carl9170/carl9170.h	/^	spinlock_t tx_stats_lock;$/;"	m	struct:ar9170
tx_status	carl9170/carl9170.h	/^	struct sk_buff_head tx_status[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170	typeref:struct:ar9170::sk_buff_head
tx_status	carl9170/fwcmd.h	/^		struct carl9170_tx_status	tx_status[0];$/;"	m	union:carl9170_rsp::__anon39	typeref:struct:carl9170_rsp::__anon39::carl9170_tx_status
tx_status_0	ath5k/desc.h	/^	u32	tx_status_0;$/;"	m	struct:ath5k_hw_tx_status
tx_status_1	ath5k/desc.h	/^	u32	tx_status_1;$/;"	m	struct:ath5k_hw_tx_status
tx_stream	carl9170/carl9170.h	/^		bool tx_stream;$/;"	m	struct:ar9170::__anon48
tx_sw_ring	wil6210/wmi.h	/^	struct wmi_sw_ring_cfg tx_sw_ring;$/;"	m	struct:wmi_vring_cfg	typeref:struct:wmi_vring_cfg::wmi_sw_ring_cfg
tx_time	carl9170/carl9170.h	/^		u64 tx_time;	\/* usec *\/$/;"	m	struct:ar9170::__anon49
tx_time	carl9170/fwcmd.h	/^	__le32 tx_time;$/;"	m	struct:carl9170_tally_rsp
tx_total_pending	carl9170/carl9170.h	/^	atomic_t tx_total_pending;$/;"	m	struct:ar9170
tx_total_queued	carl9170/carl9170.h	/^	atomic_t tx_total_queued;$/;"	m	struct:ar9170
tx_tpt	wil6210/wmi.h	/^	__le32 tx_tpt;$/;"	m	struct:wmi_notify_req_done_event
tx_trig_level	ath9k/hw.h	/^	u16 tx_trig_level;$/;"	m	struct:ath_hw
tx_ucast_byte	ath6kl/core.h	/^	u64 tx_ucast_byte;$/;"	m	struct:target_stats
tx_ucast_pkt	ath6kl/core.h	/^	u64 tx_ucast_pkt;$/;"	m	struct:target_stats
tx_ucast_rate	ath6kl/core.h	/^	s32 tx_ucast_rate;$/;"	m	struct:target_stats
tx_vring_tail_ptr	wil6210/wmi.h	/^	__le32 tx_vring_tail_ptr;$/;"	m	struct:wmi_vring_cfg_done_event
tx_wait	carl9170/carl9170.h	/^	struct usb_anchor tx_wait;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
tx_wakeup_policy	ath6kl/wmi.h	/^	__le16 tx_wakeup_policy;$/;"	m	struct:wmi_power_params_cmd
tx_wd_timer	ar5523/ar5523.h	/^	struct timer_list	tx_wd_timer;$/;"	m	struct:ar5523	typeref:struct:ar5523::timer_list
tx_wd_work	ar5523/ar5523.h	/^	struct work_struct	tx_wd_work;$/;"	m	struct:ar5523	typeref:struct:ar5523::work_struct
tx_work	ar5523/ar5523.h	/^	struct work_struct	tx_work;$/;"	m	struct:ar5523	typeref:struct:ar5523::work_struct
txbuf	ath5k/ath5k.h	/^	struct list_head	txbuf;		\/* transmit buffer *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::list_head
txbuf	ath9k/ath9k.h	/^	struct list_head txbuf;$/;"	m	struct:ath_tx	typeref:struct:ath_tx::list_head
txbuf_len	ath5k/ath5k.h	/^	unsigned int		txbuf_len;	\/* buf count in txbuf list *\/$/;"	m	struct:ath5k_hw
txbuflock	ath5k/ath5k.h	/^	spinlock_t		txbuflock;$/;"	m	struct:ath5k_hw
txbuflock	ath9k/ath9k.h	/^	spinlock_t txbuflock;$/;"	m	struct:ath_tx
txchainmask	ath9k/hw.h	/^	u8 txchainmask;$/;"	m	struct:ath_hw
txcredit_alloc	ath6kl/htc.h	/^		struct htc_pipe_txcredit_alloc txcredit_alloc[ENDPOINT_MAX];$/;"	m	struct:htc_target::__anon28	typeref:struct:htc_target::__anon28::htc_pipe_txcredit_alloc
txdesc_interrupt_mask	ath9k/hw.h	/^	u32 txdesc_interrupt_mask;$/;"	m	struct:ath_hw
txdma	ath9k/ath9k.h	/^	struct ath_descdma txdma;$/;"	m	struct:ath_tx	typeref:struct:ath_tx::ath_descdma
txe_intvl	ath6kl/core.h	/^	u32 txe_intvl;$/;"	m	struct:ath6kl_vif
txeol	ath9k/debug.h	/^	u32 txeol;$/;"	m	struct:ath_interrupt_stats
txeol_interrupt_mask	ath9k/hw.h	/^	u32 txeol_interrupt_mask;$/;"	m	struct:ath_hw
txerr_fifo	ath5k/ath5k.h	/^	unsigned int txerr_fifo;$/;"	m	struct:ath5k_statistics
txerr_filt	ath5k/ath5k.h	/^	unsigned int txerr_filt;$/;"	m	struct:ath5k_statistics
txerr_filtered	ath9k/debug.h	/^	u32 txerr_filtered;$/;"	m	struct:ath_tx_stats
txerr_interrupt_mask	ath9k/hw.h	/^	u32 txerr_interrupt_mask;$/;"	m	struct:ath_hw
txerr_retry	ath5k/ath5k.h	/^	unsigned int txerr_retry;$/;"	m	struct:ath5k_statistics
txfailed	ath9k/debug.h	/^	u32 txfailed;$/;"	m	struct:ath_tx_stats
txok	ath9k/debug.h	/^	u32 txok;$/;"	m	struct:ath_interrupt_stats
txok	ath9k/htc.h	/^	u8 txok;$/;"	m	struct:ath9k_htc_tx_ctl
txok_interrupt_mask	ath9k/hw.h	/^	u32 txok_interrupt_mask;$/;"	m	struct:ath_hw
txop_enable	ath6kl/wmi.h	/^	u8 txop_enable;$/;"	m	struct:wmi_set_wmm_txop_cmd
txop_rifs	carl9170/wlan.h	/^			u8 txop_rifs:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon40::__anon41
txp_cck_ofdm_gainf_delta	ath5k/ath5k.h	/^		s16		txp_cck_ofdm_gainf_delta;$/;"	m	struct:ath5k_hw::__anon57
txp_cck_ofdm_pwr_delta	ath5k/ath5k.h	/^		s16		txp_cck_ofdm_pwr_delta;$/;"	m	struct:ath5k_hw::__anon57
txp_cur_pwr	ath5k/ath5k.h	/^		s16		txp_cur_pwr;$/;"	m	struct:ath5k_hw::__anon57
txp_max_pwr	ath5k/ath5k.h	/^		s16		txp_max_pwr;$/;"	m	struct:ath5k_hw::__anon57
txp_min_idx	ath5k/ath5k.h	/^		u8		txp_min_idx;$/;"	m	struct:ath5k_hw::__anon57
txp_min_pwr	ath5k/ath5k.h	/^		s16		txp_min_pwr;$/;"	m	struct:ath5k_hw::__anon57
txp_ofdm	ath5k/ath5k.h	/^		s16		txp_ofdm;$/;"	m	struct:ath5k_hw::__anon57
txp_offset	ath5k/ath5k.h	/^		s16		txp_offset;$/;"	m	struct:ath5k_hw::__anon57
txp_pd_table	ath5k/ath5k.h	/^		u8		txp_pd_table[AR5K_EEPROM_POWER_TABLE_SIZE * 2];$/;"	m	struct:ath5k_hw::__anon57
txp_rates_power_table	ath5k/ath5k.h	/^		u16		txp_rates_power_table[AR5K_MAX_RATES];$/;"	m	struct:ath5k_hw::__anon57
txp_requested	ath5k/ath5k.h	/^		int		txp_requested;	\/* Requested tx power in dBm *\/$/;"	m	struct:ath5k_hw::__anon57
txp_setup	ath5k/ath5k.h	/^		bool		txp_setup;$/;"	m	struct:ath5k_hw::__anon57
txp_tpc	ath5k/ath5k.h	/^		bool		txp_tpc;$/;"	m	struct:ath5k_hw::__anon57
txpower	ath9k/mac.h	/^	u8 txpower;$/;"	m	struct:ath_tx_info
txpowlimit	ath9k/ath9k.h	/^	u16 txpowlimit;$/;"	m	struct:ath_config
txpowlimit	ath9k/htc.h	/^	u16 txpowlimit;$/;"	m	struct:ath9k_htc_priv
txprocdesc	ath9k/debug.h	/^	u32 txprocdesc;$/;"	m	struct:ath_tx_stats
txq	ath6kl/htc.h	/^	struct list_head txq;$/;"	m	struct:htc_endpoint	typeref:struct:htc_endpoint::list_head
txq	ath9k/ath9k.h	/^	struct ath_txq *txq;$/;"	m	struct:ath_atx_ac	typeref:struct:ath_atx_ac::ath_txq
txq	ath9k/ath9k.h	/^	struct ath_txq *txq;$/;"	m	struct:ath_tx_control	typeref:struct:ath_tx_control::ath_txq
txq	ath9k/ath9k.h	/^	struct ath_txq txq[ATH9K_NUM_TX_QUEUES];$/;"	m	struct:ath_tx	typeref:struct:ath_tx::ath_txq
txq	ath9k/hw.h	/^	struct ath9k_tx_queue_info txq[ATH9K_NUM_TX_QUEUES];$/;"	m	struct:ath_hw	typeref:struct:ath_hw::ath9k_tx_queue_info
txq_depth	ath6kl/htc.h	/^	int txq_depth;$/;"	m	struct:htc_endpoint_credit_dist
txq_fifo	ath9k/ath9k.h	/^	struct list_head txq_fifo[ATH_TXFIFO_DEPTH];$/;"	m	struct:ath_txq	typeref:struct:ath_txq::list_head
txq_headidx	ath9k/ath9k.h	/^	u8 txq_headidx;$/;"	m	struct:ath_txq
txq_len	ath5k/ath5k.h	/^	int			txq_len;$/;"	m	struct:ath5k_txq
txq_map	ath9k/ath9k.h	/^	struct ath_txq *txq_map[IEEE80211_NUM_ACS];$/;"	m	struct:ath_tx	typeref:struct:ath_tx::ath_txq
txq_max	ath5k/ath5k.h	/^	int			txq_max;$/;"	m	struct:ath5k_txq
txq_max_pending	ath9k/ath9k.h	/^	u32 txq_max_pending[IEEE80211_NUM_ACS];$/;"	m	struct:ath_tx
txq_poll_mark	ath5k/ath5k.h	/^	bool			txq_poll_mark;$/;"	m	struct:ath5k_txq
txq_stuck	ath5k/ath5k.h	/^	unsigned int		txq_stuck;$/;"	m	struct:ath5k_txq
txq_tailidx	ath9k/ath9k.h	/^	u8 txq_tailidx;$/;"	m	struct:ath_txq
txqid	ar5523/ar5523_hw.h	/^	__be32	txqid;		\/* tx queue id and flags *\/$/;"	m	struct:ar5523_tx_desc
txqs	ath5k/ath5k.h	/^	struct ath5k_txq	txqs[AR5K_NUM_TX_QUEUES];	\/* tx queues *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_txq
txqsetup	ath9k/ath9k.h	/^	u32 txqsetup;$/;"	m	struct:ath_tx
txrate	ath9k/wmi.h	/^	__be32 txrate;$/;"	m	struct:wmi_event_txrate
txrxMask	ath9k/ar9003_eeprom.h	/^	u8 txrxMask;$/;"	m	struct:ar9300_base_eep_hdr
txrxgain	ath9k/ar9003_eeprom.h	/^	u8 txrxgain;$/;"	m	struct:ar9300_base_eep_hdr
txs	ath9k/wmi.h	/^	struct __wmi_event_txstatus txs;$/;"	m	struct:ath9k_htc_tx_event	typeref:struct:ath9k_htc_tx_event::__wmi_event_txstatus
txs_len	ath9k/hw.h	/^	u8 txs_len;$/;"	m	struct:ath9k_hw_capabilities
txsdma	ath9k/ath9k.h	/^	struct ath_descdma txsdma;$/;"	m	struct:ath_softc	typeref:struct:ath_softc::ath_descdma
txstart	ath9k/debug.h	/^	u32 txstart;$/;"	m	struct:ath_tx_stats
txstats	ath9k/debug.h	/^	struct ath_tx_stats txstats[ATH9K_NUM_TX_QUEUES];$/;"	m	struct:ath_stats	typeref:struct:ath_stats::ath_tx_stats
txstatus	ath9k/wmi.h	/^	struct __wmi_event_txstatus txstatus[HTC_MAX_TX_STATUS];$/;"	m	struct:wmi_event_txstatus	typeref:struct:wmi_event_txstatus::__wmi_event_txstatus
txto	ath9k/htc.h	/^	__be32 txto;$/;"	m	struct:ath9k_htc_target_int_stats
txtq	ath5k/ath5k.h	/^	struct tasklet_struct	txtq;		\/* tx intr tasklet *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::tasklet_struct
txurn	ath9k/debug.h	/^	u32 txurn;$/;"	m	struct:ath_interrupt_stats
txurn	ath9k/htc.h	/^	__be32 txurn;$/;"	m	struct:ath9k_htc_target_int_stats
txurn_interrupt_mask	ath9k/hw.h	/^	u32 txurn_interrupt_mask;$/;"	m	struct:ath_hw
type	ar5523/ar5523_hw.h	/^	__be32	type;		\/* opcode: WDMSG_SEND or WDCMSG_FLUSH *\/$/;"	m	struct:ar5523_tx_desc
type	ath6kl/bmi.h	/^	__le32 type;         \/* target type *\/$/;"	m	struct:ath6kl_bmi_target_info
type	ath9k/ath9k.h	/^	u8 type;	\/* see ath_fft_sample *\/$/;"	m	struct:fft_sample_tlv
type	ath9k/htc.h	/^	u8 type; \/* ATH9K_HTC_* *\/$/;"	m	struct:ath9k_htc_tx_ctl
type	ath9k/mac.h	/^	enum ath9k_pkt_type type;$/;"	m	struct:ath_tx_info	typeref:enum:ath_tx_info::ath9k_pkt_type
type	ath9k/mci.h	/^	u8 type;$/;"	m	struct:ath_mci_profile_info
type	carl9170/fwcmd.h	/^	__le16		type;$/;"	m	struct:carl9170_set_key_cmd
type	wil6210/wil6210.h	/^	__le16 type;$/;"	m	struct:wil6210_mbox_hdr
type_id	ath9k/dfs_pattern_detector.h	/^	u8 type_id;$/;"	m	struct:radar_detector_specs
u	ath6kl/wmi.h	/^	} u;$/;"	m	struct:wmi_connect_event	typeref:union:wmi_connect_event::__anon29
u	ath9k/mac.h	/^	} u;$/;"	m	struct:ar5416_desc	typeref:union:ar5416_desc::__anon2
u8	carl9170/wlan.h	/^			u8:1;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon42::__anon43
u8	carl9170/wlan.h	/^			u8:6;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon42::__anon43
uapsd_ep	ath9k/htc.h	/^	enum htc_endpoint_id uapsd_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
uart_debug	ath6kl/core.c	/^static unsigned int uart_debug;$/;"	v	file:
uarttx_pin	ath6kl/core.h	/^		u32 uarttx_pin;$/;"	m	struct:ath6kl::ath6kl_hw
uc_code_blob	wil6210/wil6210.h	/^	struct debugfs_blob_wrapper uc_code_blob;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::debugfs_blob_wrapper
uc_data_blob	wil6210/wil6210.h	/^	struct debugfs_blob_wrapper uc_data_blob;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::debugfs_blob_wrapper
ucast_byte	ath6kl/wmi.h	/^	__le32 ucast_byte;$/;"	m	struct:rx_stats
ucast_byte	ath6kl/wmi.h	/^	__le32 ucast_byte;$/;"	m	struct:tx_stats
ucast_pkt	ath6kl/wmi.h	/^	__le32 ucast_pkt;$/;"	m	struct:rx_stats
ucast_pkt	ath6kl/wmi.h	/^	__le32 ucast_pkt;$/;"	m	struct:tx_stats
ucast_rate	ath6kl/wmi.h	/^	a_sle32 ucast_rate;$/;"	m	struct:rx_stats
ucast_rate	ath6kl/wmi.h	/^	a_sle32 ucast_rate;$/;"	m	struct:tx_stats
ucipher	ath6kl/core.h	/^	u8 ucipher;$/;"	m	struct:ath6kl_sta
ucode_cmd	wil6210/txrx.h	/^	u32 ucode_cmd;$/;"	m	struct:vring_tx_mac
ud	ath5k/desc.h	/^	} ud;$/;"	m	struct:ath5k_desc	typeref:union:ath5k_desc::__anon54
udev	ath6kl/usb.c	/^	struct usb_device *udev;$/;"	m	struct:ath6kl_usb	typeref:struct:ath6kl_usb::usb_device	file:
udev	ath9k/hif_usb.h	/^	struct usb_device *udev;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_device
udev	carl9170/carl9170.h	/^	struct usb_device *udev;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_device
ul_pipeid	ath9k/htc_hst.h	/^	u8 ul_pipeid;$/;"	m	struct:htc_conn_svc_msg
ul_pipeid	ath9k/htc_hst.h	/^	u8 ul_pipeid;$/;"	m	struct:htc_endpoint
unhalt_bt_gpm	ath9k/btcoex.h	/^	bool unhalt_bt_gpm; \/* need send UNHALT *\/$/;"	m	struct:ath9k_hw_mci
unsign	ath9k/hw.h	/^		u32 unsign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon13
unsign	ath9k/hw.h	/^		u32 unsign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon14
unsign	ath9k/hw.h	/^		u32 unsign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon15
unsign	ath9k/hw.h	/^		u32 unsign[AR5416_MAX_CHAINS];$/;"	m	union:ath_hw::__anon16
unused	ath6kl/wmi.h	/^			u8 unused[3];$/;"	m	struct:wmi_connect_event::__anon29::__anon31
unused	ath6kl/wmi.h	/^			u8 unused[8];$/;"	m	struct:wmi_connect_event::__anon29::__anon32
up_to_ac	ath6kl/wmi.c	/^static const u8 up_to_ac[] = {$/;"	v	file:
update_2g5g	ath9k/btcoex.h	/^	bool update_2g5g;$/;"	m	struct:ath9k_hw_mci
update_tally	carl9170/debug.h	/^	struct delayed_work update_tally;$/;"	m	struct:carl9170_debug	typeref:struct:carl9170_debug::delayed_work
updateslot	ath9k/ath9k.h	/^	} updateslot;		\/* slot time update fsm *\/$/;"	m	struct:ath_beacon	typeref:enum:ath_beacon::__anon9
upper_bins	ath9k/ath9k.h	/^	u8 upper_bins[3];$/;"	m	struct:ath_ht20_40_mag_info
upper_threshold	ath6kl/wmi.h	/^	s16 upper_threshold[SIG_QUALITY_UPPER_THRESH_LVLS];$/;"	m	struct:sq_threshold_params
upper_threshold_valid_count	ath6kl/wmi.h	/^	u32 upper_threshold_valid_count;$/;"	m	struct:sq_threshold_params
urb	ar5523/ar5523.h	/^	struct urb		*urb;$/;"	m	struct:ar5523_rx_data	typeref:struct:ar5523_rx_data::urb
urb	ar5523/ar5523.h	/^	struct urb		*urb;$/;"	m	struct:ar5523_tx_data	typeref:struct:ar5523_tx_data::urb
urb	ath9k/hif_usb.h	/^	struct urb *urb;$/;"	m	struct:tx_buf	typeref:struct:tx_buf::urb
urb_alloc	ath6kl/usb.c	/^	u32 urb_alloc;$/;"	m	struct:ath6kl_usb_pipe	file:
urb_cnt	ath6kl/usb.c	/^	u32 urb_cnt;$/;"	m	struct:ath6kl_usb_pipe	file:
urb_cnt_thresh	ath6kl/usb.c	/^	u32 urb_cnt_thresh;$/;"	m	struct:ath6kl_usb_pipe	file:
urb_list_head	ath6kl/usb.c	/^	struct list_head urb_list_head;$/;"	m	struct:ath6kl_usb_pipe	typeref:struct:ath6kl_usb_pipe::list_head	file:
urb_submitted	ath6kl/usb.c	/^	struct usb_anchor urb_submitted;$/;"	m	struct:ath6kl_usb_pipe	typeref:struct:ath6kl_usb_pipe::usb_anchor	file:
urb_tx	ar5523/ar5523.h	/^	struct urb		*urb_tx;$/;"	m	struct:ar5523_tx_cmd	typeref:struct:ar5523_tx_cmd::urb
usb_device_id	ath9k/hif_usb.h	/^	const struct usb_device_id *usb_device_id;$/;"	m	struct:hif_device_usb	typeref:struct:hif_device_usb::usb_device_id
usb_pipe_handle	ath6kl/usb.c	/^	unsigned int usb_pipe_handle;$/;"	m	struct:ath6kl_usb_pipe	file:
usb_tasklet	carl9170/carl9170.h	/^	struct tasklet_struct usb_tasklet;$/;"	m	struct:ar9170	typeref:struct:ar9170::tasklet_struct
usbdev	ath9k/hw.h	/^	enum ath_usb_dev usbdev;$/;"	m	struct:ath9k_hw_version	typeref:enum:ath9k_hw_version::ath_usb_dev
use_msi	wil6210/pcie_bus.c	/^static int use_msi = 1;$/;"	v	file:
usedkeys	carl9170/carl9170.h	/^	u64 usedkeys;$/;"	m	struct:ar9170
user	carl9170/fwcmd.h	/^	__le16		user;$/;"	m	struct:carl9170_disable_key_cmd
user	carl9170/fwcmd.h	/^	__le16		user;$/;"	m	struct:carl9170_set_key_cmd
user_key_ctrl	ath6kl/core.h	/^	u32 user_key_ctrl;$/;"	m	struct:ath6kl
user_pri	ath6kl/wmi.h	/^	u8 user_pri;$/;"	m	struct:wmi_create_pstream_cmd
user_ratekbps	ath9k/rc.h	/^		u32 user_ratekbps;$/;"	m	struct:ath_rate_table::__anon18
usr_bss_filter	ath6kl/core.h	/^	u8 usr_bss_filter;$/;"	m	struct:ath6kl
utf	ath6kl/core.h	/^			const char *utf;$/;"	m	struct:ath6kl::ath6kl_hw::ath6kl_hw_fw
util	ath6kl/wmi.h	/^	s8 util;$/;"	m	struct:wmi_bss_roam_info
va	wil6210/wil6210.h	/^	volatile union vring_desc *va; \/* vring_desc[size], WriteBack by DMA *\/$/;"	m	struct:vring	typeref:union:vring::vring_desc
val	ath9k/hw.h	/^		u16 val;$/;"	m	union:ath_gen_timer_table::__anon11
val	ath9k/wmi.h	/^	__be32 val;$/;"	m	struct:register_write
val	carl9170/fwcmd.h	/^		__le32		val;$/;"	m	struct:carl9170_write_reg::__anon34
valid	ath6kl/core.h	/^	bool valid;$/;"	m	struct:ath6kl_req_key
valid	ath6kl/wmi.h	/^	__le32 valid;$/;"	m	struct:ath6kl_wmix_dbglog_cfg_module_cmd
valid_cpu_addr	carl9170/fw.c	/^static bool valid_cpu_addr(const u32 address)$/;"	f	file:
valid_dma_addr	carl9170/fw.c	/^static bool valid_dma_addr(const u32 address)$/;"	f	file:
valid_phy_ratecnt	ath9k/rc.h	/^	u8 valid_phy_ratecnt[WLAN_RC_PHY_MAX];$/;"	m	struct:ath_rate_priv
valid_phy_rateidx	ath9k/rc.h	/^	u8 valid_phy_rateidx[WLAN_RC_PHY_MAX][RATE_TABLE_SIZE];$/;"	m	struct:ath_rate_priv
valid_rate_index	ath9k/rc.h	/^	u8 valid_rate_index[RATE_TABLE_SIZE];$/;"	m	struct:ath_rate_priv
validate_antenna_mask	ath9k/main.c	/^static bool validate_antenna_mask(struct ath_hw *ah, u32 val)$/;"	f	file:
vals	carl9170/fwcmd.h	/^	u32	vals[0];$/;"	m	struct:carl9170_u32_list
value	ath6kl/usb.c	/^	__le32 value;$/;"	m	struct:ath6kl_usb_ctrl_diag_cmd_write	file:
value	ath6kl/usb.c	/^	__le32 value;$/;"	m	struct:ath6kl_usb_ctrl_diag_resp_read	file:
value	carl9170/debug.h	/^	u32 value;$/;"	m	struct:carl9170_debug_mem_rbe
value	carl9170/fwdesc.h	/^	__le32 value;$/;"	m	struct:carl9170fw_fix_entry
value	wil6210/wmi.h	/^	__le32 value;$/;"	m	struct:wmi_echo_cmd
ver2_0_info	ath6kl/htc.h	/^	struct htc_ready_msg ver2_0_info;$/;"	m	struct:htc_ready_ext_msg	typeref:struct:htc_ready_ext_msg::htc_ready_msg
version	ath6kl/bmi.h	/^	__le32 version;      \/* target version id *\/$/;"	m	struct:ath6kl_bmi_target_info
version	ath6kl/core.h	/^	struct ath6kl_version version;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::ath6kl_version
version	ath9k/eeprom.h	/^	u16 version;$/;"	m	struct:base_eep_ar9287_header
version	ath9k/eeprom.h	/^	u16 version;$/;"	m	struct:base_eep_header
version	ath9k/eeprom.h	/^	u16 version;$/;"	m	struct:base_eep_header_4k
version	ath9k/eeprom.h	/^	u8 version;$/;"	m	struct:modal_eep_4k_header
version	ath9k/eeprom.h	/^	u8 version;$/;"	m	struct:modal_eep_ar9287_header
version	ath9k/hw.c	/^	u16 version;$/;"	m	struct:__anon6	file:
version	ath9k/hw.c	/^	u32 version;$/;"	m	struct:__anon5	file:
version	carl9170/eeprom.h	/^	__le16	version;$/;"	m	struct:ar9170_eeprom
vif	ar5523/ar5523.h	/^	struct ieee80211_vif	*vif;$/;"	m	struct:ar5523	typeref:struct:ar5523::ieee80211_vif
vif	ath9k/ath9k.h	/^	struct ieee80211_vif *vif; \/* interface with which we're associated *\/$/;"	m	struct:ath_node	typeref:struct:ath_node::ieee80211_vif
vif	carl9170/carl9170.h	/^	struct ieee80211_vif __rcu *vif;$/;"	m	struct:carl9170_vif	typeref:struct:carl9170_vif::__rcu
vif_bitmap	carl9170/carl9170.h	/^	unsigned long vif_bitmap;$/;"	m	struct:ar9170
vif_id	carl9170/fwcmd.h	/^	__le32		vif_id;$/;"	m	struct:carl9170_bcn_ctrl_cmd
vif_id	carl9170/wlan.h	/^	u8 vif_id:3;$/;"	m	struct:carl9170_tx_superdesc
vif_idx	ath9k/htc.h	/^	u8 vif_idx;$/;"	m	struct:tx_frame_hdr
vif_idx	ath9k/htc.h	/^	u8 vif_idx;$/;"	m	struct:tx_mgmt_hdr
vif_index	ath9k/htc.h	/^	u8 vif_index;$/;"	m	struct:ath9k_htc_target_rate_mask
vif_index	ath9k/htc.h	/^	u8 vif_index;$/;"	m	struct:ath9k_htc_target_sta
vif_index	ath9k/htc.h	/^	u8 vif_index;$/;"	m	struct:tx_beacon_header
vif_list	ath6kl/core.h	/^	struct list_head vif_list;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::list_head
vif_list	carl9170/carl9170.h	/^	struct list_head vif_list;$/;"	m	struct:ar9170	typeref:struct:ar9170::list_head
vif_max	ath6kl/core.h	/^	unsigned int vif_max;$/;"	m	struct:ath6kl
vif_num	carl9170/carl9170.h	/^		unsigned int vif_num;$/;"	m	struct:ar9170::__anon48
vif_num	carl9170/fwdesc.h	/^	u8 vif_num;$/;"	m	struct:carl9170fw_otus_desc
vif_priv	carl9170/carl9170.h	/^	struct carl9170_vif vif_priv[AR9170_MAX_VIRTUAL_MAC];$/;"	m	struct:ar9170	typeref:struct:ar9170::carl9170_vif
vif_slot	ath9k/htc.h	/^	u8 vif_slot;$/;"	m	struct:ath9k_htc_priv
vif_sta_pos	ath9k/htc.h	/^	u8 vif_sta_pos[ATH9K_HTC_MAX_VIF];$/;"	m	struct:ath9k_htc_priv
vifs	carl9170/carl9170.h	/^	unsigned int vifs;$/;"	m	struct:ar9170
virt_dma_buf	ath6kl/hif.h	/^	u8 *virt_dma_buf;$/;"	m	struct:hif_scatter_req
virt_scat	ath6kl/hif.h	/^	bool virt_scat;$/;"	m	struct:hif_scatter_req
vlan_id	wil6210/wmi.h	/^	u8 vlan_id;$/;"	m	struct:wmi_cfg_rx_chain_cmd
voice_priority	ath9k/mci.h	/^	u8 voice_priority;$/;"	m	struct:ath_mci_profile
voice_psc_cap	ath6kl/wmi.h	/^	u8 voice_psc_cap;$/;"	m	struct:wmi_create_pstream_cmd
voice_type	ath9k/mci.h	/^	u8 voice_type;$/;"	m	struct:ath_mci_profile_info
voiceps_cap_type	ath6kl/wmi.h	/^enum voiceps_cap_type {$/;"	g
voltMeas	ath9k/ar9003_eeprom.h	/^	u8 voltMeas;$/;"	m	struct:ar9300_cal_data_per_freq_op_loop
voltSlope	ath9k/ar9003_eeprom.h	/^	int8_t voltSlope;$/;"	m	struct:ar9300_modal_eep_header
vpdPdg	ath9k/eeprom.h	/^	u8 vpdPdg[2][5];$/;"	m	struct:calDataPerFreqOpLoop
vpdPdg	ath9k/eeprom.h	/^	u8 vpdPdg[2][5];$/;"	m	struct:cal_data_op_loop_ar9287
vpdPdg	ath9k/eeprom.h	/^	u8 vpdPdg[AR5416_EEP4K_NUM_PD_GAINS][AR5416_PD_GAIN_ICEPTS];$/;"	m	struct:cal_data_per_freq_4k
vpdPdg	ath9k/eeprom.h	/^	u8 vpdPdg[AR5416_NUM_PD_GAINS][AR5416_PD_GAIN_ICEPTS];$/;"	m	struct:cal_data_per_freq
vpdPdg	ath9k/eeprom.h	/^	u8 vpdPdg[AR5416_NUM_PD_GAINS][AR9287_PD_GAIN_ICEPTS];$/;"	m	struct:cal_data_per_freq_ar9287
vpd_pdg	carl9170/eeprom.h	/^	u8	vpd_pdg[AR5416_NUM_PD_GAINS][AR5416_PD_GAIN_ICEPTS];$/;"	m	struct:ar9170_calibration_data_per_freq
vring	wil6210/wil6210.h	/^struct vring {$/;"	s
vring_cfg	wil6210/wmi.h	/^	struct wmi_vring_cfg vring_cfg;$/;"	m	struct:wmi_vring_cfg_cmd	typeref:struct:wmi_vring_cfg_cmd::wmi_vring_cfg
vring_desc	wil6210/txrx.h	/^union vring_desc {$/;"	u
vring_rx	wil6210/wil6210.h	/^	struct vring vring_rx;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::vring
vring_rx_desc	wil6210/txrx.h	/^struct vring_rx_desc {$/;"	s
vring_rx_dma	wil6210/txrx.h	/^struct vring_rx_dma {$/;"	s
vring_rx_mac	wil6210/txrx.h	/^struct vring_rx_mac {$/;"	s
vring_tx	wil6210/wil6210.h	/^	struct vring vring_tx[WIL6210_MAX_TX_RINGS];$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::vring
vring_tx_desc	wil6210/txrx.h	/^struct vring_tx_desc {$/;"	s
vring_tx_dma	wil6210/txrx.h	/^struct vring_tx_dma {$/;"	s
vring_tx_mac	wil6210/txrx.h	/^struct vring_tx_mac {$/;"	s
w4	wil6210/txrx.h	/^	u16 w4;$/;"	m	struct:vring_rx_mac
wait	ath6kl/core.h	/^	u32 wait;$/;"	m	struct:ath6kl_mgmt_buff
wait	ath6kl/wmi.h	/^	__le32 wait;$/;"	m	struct:wmi_send_action_cmd
wait	ath6kl/wmi.h	/^	__le32 wait;$/;"	m	struct:wmi_send_mgmt_cmd
wait_target	ath6kl/htc.h	/^	int (*wait_target)(struct htc_target *target);$/;"	m	struct:ath6kl_htc_ops
want_ch_switch	ath6kl/core.h	/^	u32 want_ch_switch;$/;"	m	struct:ath6kl
war_stats	ath6kl/core.h	/^		} war_stats;$/;"	m	struct:ath6kl::__anon24	typeref:struct:ath6kl::__anon24::__anon25
wb_thrsh	wil6210/wmi.h	/^	__le16 wb_thrsh;$/;"	m	struct:wmi_cfg_rx_chain_cmd
wdev	ath6kl/core.h	/^	struct wireless_dev wdev;$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::wireless_dev
wdev	wil6210/wil6210.h	/^	struct wireless_dev *wdev;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::wireless_dev
wdev_to_wil	wil6210/wil6210.h	266;"	d
weight	ath6kl/wmi.h	/^	u8 weight;$/;"	m	struct:sq_threshold_params
weight	ath6kl/wmi.h	/^	u8 weight;$/;"	m	struct:wmi_rssi_threshold_params_cmd
weight	ath6kl/wmi.h	/^	u8 weight;$/;"	m	struct:wmi_snr_threshold_params_cmd
wep_key_list	ath6kl/core.h	/^	struct ath6kl_wep_key wep_key_list[WMI_MAX_KEY_INDEX + 1];$/;"	m	struct:ath6kl_vif	typeref:struct:ath6kl_vif::ath6kl_wep_key
width	ath9k/dfs_pattern_detector.h	/^	u8 width;$/;"	m	struct:pulse_event
width_max	ath9k/dfs_pattern_detector.h	/^	u8 width_max;$/;"	m	struct:radar_detector_specs
width_min	ath9k/dfs_pattern_detector.h	/^	u8 width_min;$/;"	m	struct:radar_detector_specs
wil6210-objs	wil6210/Makefile	/^wil6210-objs := main.o$/;"	m
wil6210_debug_irq_mask	wil6210/interrupt.c	/^static int wil6210_debug_irq_mask(struct wil6210_priv *wil, u32 pseudo_cause)$/;"	f	file:
wil6210_debugfs_create_ISR	wil6210/debugfs.c	/^static int wil6210_debugfs_create_ISR(struct wil6210_priv *wil,$/;"	f	file:
wil6210_debugfs_create_ITR_CNT	wil6210/debugfs.c	/^static int wil6210_debugfs_create_ITR_CNT(struct wil6210_priv *wil,$/;"	f	file:
wil6210_debugfs_create_pseudo_ISR	wil6210/debugfs.c	/^static int wil6210_debugfs_create_pseudo_ISR(struct wil6210_priv *wil,$/;"	f	file:
wil6210_debugfs_init	wil6210/debugfs.c	/^int wil6210_debugfs_init(struct wil6210_priv *wil)$/;"	f
wil6210_debugfs_remove	wil6210/debugfs.c	/^void wil6210_debugfs_remove(struct wil6210_priv *wil)$/;"	f
wil6210_disable_irq	wil6210/interrupt.c	/^void wil6210_disable_irq(struct wil6210_priv *wil)$/;"	f
wil6210_disconnect	wil6210/main.c	/^void wil6210_disconnect(struct wil6210_priv *wil, void *bssid)$/;"	f
wil6210_driver	wil6210/pcie_bus.c	/^module_pci_driver(wil6210_driver);$/;"	v
wil6210_driver	wil6210/pcie_bus.c	/^static struct pci_driver wil6210_driver = {$/;"	v	typeref:struct:pci_driver	file:
wil6210_enable_irq	wil6210/interrupt.c	/^void wil6210_enable_irq(struct wil6210_priv *wil)$/;"	f
wil6210_fini_irq	wil6210/interrupt.c	/^void wil6210_fini_irq(struct wil6210_priv *wil, int irq)$/;"	f
wil6210_hardirq	wil6210/interrupt.c	/^static irqreturn_t wil6210_hardirq(int irq, void *cookie)$/;"	f	file:
wil6210_init_irq	wil6210/interrupt.c	/^int wil6210_init_irq(struct wil6210_priv *wil, int irq)$/;"	f
wil6210_irq_misc	wil6210/interrupt.c	/^static irqreturn_t wil6210_irq_misc(int irq, void *cookie)$/;"	f	file:
wil6210_irq_misc_thread	wil6210/interrupt.c	/^static irqreturn_t wil6210_irq_misc_thread(int irq, void *cookie)$/;"	f	file:
wil6210_irq_rx	wil6210/interrupt.c	/^static irqreturn_t wil6210_irq_rx(int irq, void *cookie)$/;"	f	file:
wil6210_irq_tx	wil6210/interrupt.c	/^static irqreturn_t wil6210_irq_tx(int irq, void *cookie)$/;"	f	file:
wil6210_mask_irq_misc	wil6210/interrupt.c	/^static void wil6210_mask_irq_misc(struct wil6210_priv *wil)$/;"	f	file:
wil6210_mask_irq_pseudo	wil6210/interrupt.c	/^static void wil6210_mask_irq_pseudo(struct wil6210_priv *wil)$/;"	f	file:
wil6210_mask_irq_rx	wil6210/interrupt.c	/^static void wil6210_mask_irq_rx(struct wil6210_priv *wil)$/;"	f	file:
wil6210_mask_irq_tx	wil6210/interrupt.c	/^static void wil6210_mask_irq_tx(struct wil6210_priv *wil)$/;"	f	file:
wil6210_mbox_ctl	wil6210/wil6210.h	/^struct wil6210_mbox_ctl {$/;"	s
wil6210_mbox_hdr	wil6210/wil6210.h	/^struct wil6210_mbox_hdr {$/;"	s
wil6210_mbox_hdr_wmi	wil6210/wil6210.h	/^struct wil6210_mbox_hdr_wmi {$/;"	s
wil6210_mbox_ring	wil6210/wil6210.h	/^struct wil6210_mbox_ring {$/;"	s
wil6210_mbox_ring_desc	wil6210/wil6210.h	/^struct wil6210_mbox_ring_desc {$/;"	s
wil6210_pcie_ids	wil6210/pcie_bus.c	/^static DEFINE_PCI_DEVICE_TABLE(wil6210_pcie_ids) = {$/;"	v	file:
wil6210_priv	wil6210/wil6210.h	/^struct wil6210_priv {$/;"	s
wil6210_request_3msi	wil6210/interrupt.c	/^static int wil6210_request_3msi(struct wil6210_priv *wil, int irq)$/;"	f	file:
wil6210_stats	wil6210/wil6210.h	/^struct wil6210_stats {$/;"	s
wil6210_thread_irq	wil6210/interrupt.c	/^static irqreturn_t wil6210_thread_irq(int irq, void *cookie)$/;"	f	file:
wil6210_unmask_irq_misc	wil6210/interrupt.c	/^static void wil6210_unmask_irq_misc(struct wil6210_priv *wil)$/;"	f	file:
wil6210_unmask_irq_pseudo	wil6210/interrupt.c	/^static void wil6210_unmask_irq_pseudo(struct wil6210_priv *wil)$/;"	f	file:
wil6210_unmask_irq_rx	wil6210/interrupt.c	/^static void wil6210_unmask_irq_rx(struct wil6210_priv *wil)$/;"	f	file:
wil6210_unmask_irq_tx	wil6210/interrupt.c	/^static void wil6210_unmask_irq_tx(struct wil6210_priv *wil)$/;"	f	file:
wil_60ghz_channels	wil6210/cfg80211.c	/^static struct ieee80211_channel wil_60ghz_channels[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
wil_band_60ghz	wil6210/cfg80211.c	/^static struct ieee80211_supported_band wil_band_60ghz = {$/;"	v	typeref:struct:ieee80211_supported_band	file:
wil_bf_debugfs_show	wil6210/debugfs.c	/^static int wil_bf_debugfs_show(struct seq_file *s, void *data)$/;"	f	file:
wil_bf_seq_open	wil6210/debugfs.c	/^static int wil_bf_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
wil_cache_mbox_regs	wil6210/interrupt.c	/^static void wil_cache_mbox_regs(struct wil6210_priv *wil)$/;"	f	file:
wil_cfg80211_add_key	wil6210/cfg80211.c	/^static int wil_cfg80211_add_key(struct wiphy *wiphy,$/;"	f	file:
wil_cfg80211_change_iface	wil6210/cfg80211.c	/^static int wil_cfg80211_change_iface(struct wiphy *wiphy,$/;"	f	file:
wil_cfg80211_connect	wil6210/cfg80211.c	/^static int wil_cfg80211_connect(struct wiphy *wiphy,$/;"	f	file:
wil_cfg80211_del_key	wil6210/cfg80211.c	/^static int wil_cfg80211_del_key(struct wiphy *wiphy,$/;"	f	file:
wil_cfg80211_disconnect	wil6210/cfg80211.c	/^static int wil_cfg80211_disconnect(struct wiphy *wiphy,$/;"	f	file:
wil_cfg80211_get_station	wil6210/cfg80211.c	/^static int wil_cfg80211_get_station(struct wiphy *wiphy,$/;"	f	file:
wil_cfg80211_init	wil6210/cfg80211.c	/^struct wireless_dev *wil_cfg80211_init(struct device *dev)$/;"	f
wil_cfg80211_ops	wil6210/cfg80211.c	/^static struct cfg80211_ops wil_cfg80211_ops = {$/;"	v	typeref:struct:cfg80211_ops	file:
wil_cfg80211_scan	wil6210/cfg80211.c	/^static int wil_cfg80211_scan(struct wiphy *wiphy,$/;"	f	file:
wil_cfg80211_set_channel	wil6210/cfg80211.c	/^static int wil_cfg80211_set_channel(struct wiphy *wiphy,$/;"	f	file:
wil_cfg80211_set_default_key	wil6210/cfg80211.c	/^static int wil_cfg80211_set_default_key(struct wiphy *wiphy,$/;"	f	file:
wil_cfg80211_start_ap	wil6210/cfg80211.c	/^static int wil_cfg80211_start_ap(struct wiphy *wiphy,$/;"	f	file:
wil_cfg80211_stop_ap	wil6210/cfg80211.c	/^static int wil_cfg80211_stop_ap(struct wiphy *wiphy,$/;"	f	file:
wil_cipher_suites	wil6210/cfg80211.c	/^static const u32 wil_cipher_suites[] = {$/;"	v	file:
wil_connect_timer_fn	wil6210/main.c	/^static void wil_connect_timer_fn(ulong x)$/;"	f	file:
wil_connect_worker	wil6210/main.c	/^static void wil_connect_worker(struct work_struct *work)$/;"	f	file:
wil_dbg	wil6210/wil6210.h	270;"	d
wil_dbg_irq	wil6210/wil6210.h	274;"	d
wil_dbg_misc	wil6210/wil6210.h	277;"	d
wil_dbg_txrx	wil6210/wil6210.h	275;"	d
wil_dbg_wmi	wil6210/wil6210.h	276;"	d
wil_debugfs_create_ioblob	wil6210/debugfs.c	/^struct dentry *wil_debugfs_create_ioblob(const char *name,$/;"	f	file:
wil_debugfs_create_iomem_x32	wil6210/debugfs.c	/^static struct dentry *wil_debugfs_create_iomem_x32(const char *name,$/;"	f	file:
wil_debugfs_iomem_x32_get	wil6210/debugfs.c	/^static int wil_debugfs_iomem_x32_get(void *data, u64 *val)$/;"	f	file:
wil_debugfs_iomem_x32_set	wil6210/debugfs.c	/^static int wil_debugfs_iomem_x32_set(void *data, u64 val)$/;"	f	file:
wil_disconnect_worker	wil6210/main.c	/^static void wil_disconnect_worker(struct work_struct *work)$/;"	f	file:
wil_down	wil6210/main.c	/^int wil_down(struct wil6210_priv *wil)$/;"	f
wil_err	wil6210/wil6210.h	272;"	d
wil_find_tx_vring	wil6210/txrx.c	/^static struct vring *wil_find_tx_vring(struct wil6210_priv *wil,$/;"	f	file:
wil_hex_dump_txrx	wil6210/wil6210.h	279;"	d
wil_hex_dump_wmi	wil6210/wil6210.h	285;"	d
wil_icr_clear	wil6210/interrupt.c	/^static inline void wil_icr_clear(u32 x, void __iomem *addr)$/;"	f	file:
wil_if_add	wil6210/netdev.c	/^int wil_if_add(struct wil6210_priv *wil)$/;"	f
wil_if_alloc	wil6210/netdev.c	/^void *wil_if_alloc(struct device *dev, void __iomem *csr)$/;"	f
wil_if_free	wil6210/netdev.c	/^void wil_if_free(struct wil6210_priv *wil)$/;"	f
wil_if_pcie_disable	wil6210/pcie_bus.c	/^static int wil_if_pcie_disable(struct wil6210_priv *wil)$/;"	f	file:
wil_if_pcie_enable	wil6210/pcie_bus.c	/^static int wil_if_pcie_enable(struct wil6210_priv *wil)$/;"	f	file:
wil_if_remove	wil6210/netdev.c	/^void wil_if_remove(struct wil6210_priv *wil)$/;"	f
wil_iftype_nl2wmi	wil6210/cfg80211.c	/^int wil_iftype_nl2wmi(enum nl80211_iftype type)$/;"	f
wil_info	wil6210/wil6210.h	271;"	d
wil_ioread32_and_clear	wil6210/interrupt.c	/^static inline u32 wil_ioread32_and_clear(void __iomem *addr)$/;"	f	file:
wil_link_off	wil6210/main.c	/^void wil_link_off(struct wil6210_priv *wil)$/;"	f
wil_link_on	wil6210/main.c	/^void wil_link_on(struct wil6210_priv *wil)$/;"	f
wil_mbox_debugfs_show	wil6210/debugfs.c	/^static int wil_mbox_debugfs_show(struct seq_file *s, void *data)$/;"	f	file:
wil_mbox_ring_le2cpus	wil6210/main.c	/^void wil_mbox_ring_le2cpus(struct wil6210_mbox_ring *r)$/;"	f
wil_mbox_seq_open	wil6210/debugfs.c	/^static int wil_mbox_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
wil_memcpy_fromio_32	wil6210/main.c	/^void wil_memcpy_fromio_32(void *dst, const volatile void __iomem *src,$/;"	f
wil_memcpy_toio_32	wil6210/main.c	/^void wil_memcpy_toio_32(volatile void __iomem *dst, const void *src,$/;"	f
wil_memread_debugfs_show	wil6210/debugfs.c	/^static int wil_memread_debugfs_show(struct seq_file *s, void *data)$/;"	f	file:
wil_memread_seq_open	wil6210/debugfs.c	/^static int wil_memread_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
wil_mgmt_stypes	wil6210/cfg80211.c	/^wil_mgmt_stypes[NUM_NL80211_IFTYPES] = {$/;"	v	typeref:struct:ieee80211_txrx_stypes	file:
wil_netdev_ops	wil6210/netdev.c	/^static const struct net_device_ops wil_netdev_ops = {$/;"	v	typeref:struct:net_device_ops	file:
wil_netif_rx_any	wil6210/txrx.c	/^static void wil_netif_rx_any(struct sk_buff *skb, struct net_device *ndev)$/;"	f	file:
wil_notify_fw_error	wil6210/interrupt.c	/^static void wil_notify_fw_error(struct wil6210_priv *wil)$/;"	f	file:
wil_open	wil6210/netdev.c	/^static int wil_open(struct net_device *ndev)$/;"	f	file:
wil_pcie_probe	wil6210/pcie_bus.c	/^static int wil_pcie_probe(struct pci_dev *pdev, const struct pci_device_id *id)$/;"	f	file:
wil_pcie_remove	wil6210/pcie_bus.c	/^static void wil_pcie_remove(struct pci_dev *pdev)$/;"	f	file:
wil_print_ring	wil6210/debugfs.c	/^static void wil_print_ring(struct seq_file *s, const char *prefix,$/;"	f	file:
wil_print_vring	wil6210/debugfs.c	/^static void wil_print_vring(struct seq_file *s, struct wil6210_priv *wil,$/;"	f	file:
wil_priv_deinit	wil6210/main.c	/^void wil_priv_deinit(struct wil6210_priv *wil)$/;"	f
wil_priv_init	wil6210/main.c	/^int wil_priv_init(struct wil6210_priv *wil)$/;"	f
wil_read_file_ioblob	wil6210/debugfs.c	/^static ssize_t wil_read_file_ioblob(struct file *file, char __user *user_buf,$/;"	f	file:
wil_read_file_ssid	wil6210/debugfs.c	/^static ssize_t wil_read_file_ssid(struct file *file, char __user *user_buf,$/;"	f	file:
wil_reset	wil6210/main.c	/^int wil_reset(struct wil6210_priv *wil)$/;"	f
wil_rx_add_radiotap_header	wil6210/txrx.c	/^static void wil_rx_add_radiotap_header(struct wil6210_priv *wil,$/;"	f	file:
wil_rx_fini	wil6210/txrx.c	/^void wil_rx_fini(struct wil6210_priv *wil)$/;"	f
wil_rx_handle	wil6210/txrx.c	/^void wil_rx_handle(struct wil6210_priv *wil)$/;"	f
wil_rx_init	wil6210/txrx.c	/^int wil_rx_init(struct wil6210_priv *wil)$/;"	f
wil_rx_refill	wil6210/txrx.c	/^static int wil_rx_refill(struct wil6210_priv *wil, int count)$/;"	f	file:
wil_rxdesc_cid	wil6210/txrx.h	/^static inline int wil_rxdesc_cid(struct vring_rx_desc *d)$/;"	f
wil_rxdesc_ds_bits	wil6210/txrx.h	/^static inline int wil_rxdesc_ds_bits(struct vring_rx_desc *d)$/;"	f
wil_rxdesc_ext_subtype	wil6210/txrx.h	/^static inline int wil_rxdesc_ext_subtype(struct vring_rx_desc *d)$/;"	f
wil_rxdesc_ftype	wil6210/txrx.h	/^static inline int wil_rxdesc_ftype(struct vring_rx_desc *d)$/;"	f
wil_rxdesc_mcs	wil6210/txrx.h	/^static inline int wil_rxdesc_mcs(struct vring_rx_desc *d)$/;"	f
wil_rxdesc_mid	wil6210/txrx.h	/^static inline int wil_rxdesc_mid(struct vring_rx_desc *d)$/;"	f
wil_rxdesc_phy_length	wil6210/txrx.h	/^static inline int wil_rxdesc_phy_length(struct vring_rx_desc *d)$/;"	f
wil_rxdesc_seq	wil6210/txrx.h	/^static inline int wil_rxdesc_seq(struct vring_rx_desc *d)$/;"	f
wil_rxdesc_subtype	wil6210/txrx.h	/^static inline int wil_rxdesc_subtype(struct vring_rx_desc *d)$/;"	f
wil_rxdesc_tid	wil6210/txrx.h	/^static inline int wil_rxdesc_tid(struct vring_rx_desc *d)$/;"	f
wil_skb_rxdesc	wil6210/txrx.h	/^static inline struct vring_rx_desc *wil_skb_rxdesc(struct sk_buff *skb)$/;"	f
wil_start_xmit	wil6210/txrx.c	/^netdev_tx_t wil_start_xmit(struct sk_buff *skb, struct net_device *ndev)$/;"	f
wil_status_dontscan	wil6210/wil6210.h	/^	wil_status_dontscan,$/;"	e	enum:__anon67
wil_status_fwconnected	wil6210/wil6210.h	/^	wil_status_fwconnected,$/;"	e	enum:__anon67
wil_status_fwready	wil6210/wil6210.h	/^	wil_status_fwready = 0,$/;"	e	enum:__anon67
wil_status_irqen	wil6210/wil6210.h	/^	wil_status_irqen, \/* FIXME: interrupts enabled - for debug *\/$/;"	e	enum:__anon67
wil_status_reset_done	wil6210/wil6210.h	/^	wil_status_reset_done,$/;"	e	enum:__anon67
wil_stop	wil6210/netdev.c	/^static int wil_stop(struct net_device *ndev)$/;"	f	file:
wil_swap_ethaddr	wil6210/txrx.c	/^static void wil_swap_ethaddr(void *data)$/;"	f	file:
wil_swap_u16	wil6210/txrx.c	/^static void wil_swap_u16(u16 *a, u16 *b)$/;"	f	file:
wil_target_reset	wil6210/main.c	/^static void wil_target_reset(struct wil6210_priv *wil)$/;"	f	file:
wil_temp_debugfs_show	wil6210/debugfs.c	/^static int wil_temp_debugfs_show(struct seq_file *s, void *data)$/;"	f	file:
wil_temp_seq_open	wil6210/debugfs.c	/^static int wil_temp_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
wil_to_dev	wil6210/wil6210.h	263;"	d
wil_to_ndev	wil6210/wil6210.h	267;"	d
wil_to_wdev	wil6210/wil6210.h	265;"	d
wil_to_wiphy	wil6210/wil6210.h	262;"	d
wil_tx_complete	wil6210/txrx.c	/^void wil_tx_complete(struct wil6210_priv *wil, int ringid)$/;"	f
wil_tx_desc_map	wil6210/txrx.c	/^static int wil_tx_desc_map(volatile struct vring_tx_desc *d,$/;"	f	file:
wil_tx_vring	wil6210/txrx.c	/^static int wil_tx_vring(struct wil6210_priv *wil, struct vring *vring,$/;"	f	file:
wil_txdesc_debugfs_show	wil6210/debugfs.c	/^static int wil_txdesc_debugfs_show(struct seq_file *s, void *data)$/;"	f	file:
wil_txdesc_seq_open	wil6210/debugfs.c	/^static int wil_txdesc_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
wil_up	wil6210/main.c	/^int wil_up(struct wil6210_priv *wil)$/;"	f
wil_vring_advance_head	wil6210/txrx.c	/^static inline void wil_vring_advance_head(struct vring *vring, int n)$/;"	f	file:
wil_vring_alloc	wil6210/txrx.c	/^static int wil_vring_alloc(struct wil6210_priv *wil, struct vring *vring)$/;"	f	file:
wil_vring_alloc_skb	wil6210/txrx.c	/^static int wil_vring_alloc_skb(struct wil6210_priv *wil, struct vring *vring,$/;"	f	file:
wil_vring_avail_tx	wil6210/txrx.c	/^static inline int wil_vring_avail_tx(struct vring *vring)$/;"	f	file:
wil_vring_debugfs_show	wil6210/debugfs.c	/^static int wil_vring_debugfs_show(struct seq_file *s, void *data)$/;"	f	file:
wil_vring_fini_tx	wil6210/txrx.c	/^void wil_vring_fini_tx(struct wil6210_priv *wil, int id)$/;"	f
wil_vring_free	wil6210/txrx.c	/^static void wil_vring_free(struct wil6210_priv *wil, struct vring *vring,$/;"	f	file:
wil_vring_init_tx	wil6210/txrx.c	/^int wil_vring_init_tx(struct wil6210_priv *wil, int id, int size,$/;"	f
wil_vring_is_empty	wil6210/txrx.c	/^static inline int wil_vring_is_empty(struct vring *vring)$/;"	f	file:
wil_vring_is_full	wil6210/txrx.c	/^static inline int wil_vring_is_full(struct vring *vring)$/;"	f	file:
wil_vring_next_tail	wil6210/txrx.c	/^static inline u32 wil_vring_next_tail(struct vring *vring)$/;"	f	file:
wil_vring_reap_rx	wil6210/txrx.c	/^static struct sk_buff *wil_vring_reap_rx(struct wil6210_priv *wil,$/;"	f	file:
wil_vring_seq_open	wil6210/debugfs.c	/^static int wil_vring_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
wil_wait_for_fw_ready	wil6210/main.c	/^static int wil_wait_for_fw_ready(struct wil6210_priv *wil)$/;"	f	file:
wil_wdev_free	wil6210/cfg80211.c	/^void wil_wdev_free(struct wil6210_priv *wil)$/;"	f
wil_wiphy_init	wil6210/cfg80211.c	/^static void wil_wiphy_init(struct wiphy *wiphy)$/;"	f	file:
wil_write_file_reset	wil6210/debugfs.c	/^static ssize_t wil_write_file_reset(struct file *file, const char __user *buf,$/;"	f	file:
wil_write_file_ssid	wil6210/debugfs.c	/^static ssize_t wil_write_file_ssid(struct file *file, const char __user *buf,$/;"	f	file:
win_sz	ath6kl/core.h	/^	u16 win_sz;$/;"	m	struct:rxtid
win_sz	ath6kl/wmi.h	/^	u8 win_sz;$/;"	m	struct:wmi_addba_req_event
window_size	ath9k/dfs_pri_detector.h	/^	u32 window_size;$/;"	m	struct:pri_detector
wiphy	ath6kl/core.h	/^	struct wiphy *wiphy;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::wiphy
wiphy_registered	ath6kl/core.h	/^	bool wiphy_registered;$/;"	m	struct:ath6kl
wiphy_to_wil	wil6210/wil6210.h	264;"	d
wlanDisableGpio	ath9k/ar9003_eeprom.h	/^	u8 wlanDisableGpio;$/;"	m	struct:ar9300_base_eep_hdr
wlanLedGpio	ath9k/ar9003_eeprom.h	/^	u8 wlanLedGpio;$/;"	m	struct:ar9300_base_eep_hdr
wlan_cal_done	ath9k/btcoex.h	/^	u32 wlan_cal_done;$/;"	m	struct:ath9k_hw_mci
wlan_cal_seq	ath9k/btcoex.h	/^	u32 wlan_cal_seq;$/;"	m	struct:ath9k_hw_mci
wlan_channels	ath9k/btcoex.h	/^	u32 wlan_channels[4];$/;"	m	struct:ath9k_hw_mci
wlan_channels_update	ath9k/btcoex.h	/^	bool wlan_channels_update;$/;"	m	struct:ath9k_hw_mci
wlan_low_pwr_state	ath6kl/core.h	/^enum wlan_low_pwr_state {$/;"	g
wlan_net_stats	ath6kl/wmi.h	/^struct wlan_net_stats {$/;"	s
wlan_pwr_state	ath6kl/core.h	/^	enum wlan_low_pwr_state wlan_pwr_state;$/;"	m	struct:ath6kl	typeref:enum:ath6kl::wlan_low_pwr_state
wlan_ver	ath6kl/core.h	/^	u32 wlan_ver;$/;"	m	struct:ath6kl_version
wlan_ver_major	ath9k/btcoex.h	/^	u8 wlan_ver_major;$/;"	m	struct:ath9k_hw_mci
wlan_ver_minor	ath9k/btcoex.h	/^	u8 wlan_ver_minor;$/;"	m	struct:ath9k_hw_mci
wlan_weight	ath9k/btcoex.h	/^	u32 wlan_weight[AR9300_NUM_WLAN_WEIGHTS];$/;"	m	struct:ath_btcoex_hw
wlan_wow_stats	ath6kl/wmi.h	/^struct wlan_wow_stats {$/;"	s
wlanactive_gpio	ath9k/btcoex.h	/^	u8 wlanactive_gpio;$/;"	m	struct:ath_btcoex_hw
wlanmode	ar5523/ar5523_hw.h	/^	__be32	wlanmode;$/;"	m	struct:ar5523_cmd_connection_attr
wmi	ath6kl/core.h	/^	struct wmi *wmi;$/;"	m	struct:ath6kl	typeref:struct:ath6kl::wmi
wmi	ath6kl/wmi.h	/^struct wmi {$/;"	s
wmi	ath9k/htc.h	/^	struct wmi *wmi;$/;"	m	struct:ath9k_htc_priv	typeref:struct:ath9k_htc_priv::wmi
wmi	ath9k/wmi.h	/^struct wmi {$/;"	s
wmi	wil6210/wil6210.h	/^		struct wil6210_mbox_hdr_wmi wmi;$/;"	m	struct:pending_wmi_event::__anon66	typeref:struct:pending_wmi_event::__anon66::wil6210_mbox_hdr_wmi
wmi_add_cipher_key	wil6210/wmi.c	/^int wmi_add_cipher_key(struct wil6210_priv *wil, u8 key_index,$/;"	f
wmi_add_cipher_key_cmd	ath6kl/wmi.h	/^struct wmi_add_cipher_key_cmd {$/;"	s
wmi_add_cipher_key_cmd	wil6210/wmi.h	/^struct wmi_add_cipher_key_cmd {$/;"	s
wmi_add_krk_cmd	ath6kl/wmi.h	/^struct wmi_add_krk_cmd {$/;"	s
wmi_add_wow_pattern_cmd	ath6kl/wmi.h	/^struct wmi_add_wow_pattern_cmd {$/;"	s
wmi_addba_req_event	ath6kl/wmi.h	/^struct wmi_addba_req_event {$/;"	s
wmi_addba_resp_event	ath6kl/wmi.h	/^struct wmi_addba_resp_event {$/;"	s
wmi_addr	wil6210/wmi.c	/^void __iomem *wmi_addr(struct wil6210_priv *wil, u32 ptr)$/;"	f
wmi_addr_remap	wil6210/wmi.c	/^static u32 wmi_addr_remap(u32 x)$/;"	f	file:
wmi_ap_apsd_buffered_traffic_cmd	ath6kl/wmi.h	/^struct wmi_ap_apsd_buffered_traffic_cmd {$/;"	s
wmi_ap_apsd_buffered_traffic_flags	ath6kl/wmi.h	/^enum wmi_ap_apsd_buffered_traffic_flags {$/;"	g
wmi_ap_hidden_ssid_cmd	ath6kl/wmi.h	/^struct wmi_ap_hidden_ssid_cmd {$/;"	s
wmi_ap_info	ath6kl/wmi.h	/^union wmi_ap_info {$/;"	u
wmi_ap_info_v1	ath6kl/wmi.h	/^struct wmi_ap_info_v1 {$/;"	s
wmi_ap_mode_stat	ath6kl/wmi.h	/^struct wmi_ap_mode_stat {$/;"	s
wmi_ap_set_apsd_cmd	ath6kl/wmi.h	/^struct wmi_ap_set_apsd_cmd {$/;"	s
wmi_ap_set_mlme_cmd	ath6kl/wmi.h	/^struct wmi_ap_set_mlme_cmd {$/;"	s
wmi_ap_set_pvb_cmd	ath6kl/wmi.h	/^struct wmi_ap_set_pvb_cmd {$/;"	s
wmi_aplist_event	ath6kl/wmi.h	/^struct wmi_aplist_event {$/;"	s
wmi_auth_mode	wil6210/wmi.h	/^enum wmi_auth_mode {$/;"	g
wmi_bcon_ctrl_cmd	wil6210/wmi.h	/^struct wmi_bcon_ctrl_cmd {$/;"	s
wmi_begin_scan_cmd	ath6kl/wmi.h	/^struct wmi_begin_scan_cmd {$/;"	s
wmi_bi_ftype	ath6kl/wmi.h	/^enum wmi_bi_ftype {$/;"	g
wmi_bit_rate	ath6kl/wmi.h	/^enum wmi_bit_rate {$/;"	g
wmi_bit_rate_reply	ath6kl/wmi.h	/^struct wmi_bit_rate_reply {$/;"	s
wmi_bmiss_time_cmd	ath6kl/wmi.h	/^struct wmi_bmiss_time_cmd {$/;"	s
wmi_bss_filter	ath6kl/wmi.h	/^enum wmi_bss_filter {$/;"	g
wmi_bss_filter_cmd	ath6kl/wmi.h	/^struct wmi_bss_filter_cmd {$/;"	s
wmi_bss_flags	ath6kl/wmi.h	/^enum wmi_bss_flags {$/;"	g
wmi_bss_info_hdr2	ath6kl/wmi.h	/^struct wmi_bss_info_hdr2 {$/;"	s
wmi_bss_roam_info	ath6kl/wmi.h	/^struct wmi_bss_roam_info {$/;"	s
wmi_buffer	wil6210/wmi.c	/^void __iomem *wmi_buffer(struct wil6210_priv *wil, __le32 ptr_)$/;"	f
wmi_cac_event	ath6kl/wmi.h	/^struct wmi_cac_event {$/;"	s
wmi_call	wil6210/wmi.c	/^int wmi_call(struct wil6210_priv *wil, u16 cmdid, void *buf, u16 len,$/;"	f
wmi_cancel_remain_on_chnl_event	ath6kl/wmi.h	/^struct wmi_cancel_remain_on_chnl_event {$/;"	s
wmi_cfg_rx_chain_cmd	wil6210/wmi.h	/^struct wmi_cfg_rx_chain_cmd {$/;"	s
wmi_cfg_rx_chain_cmd_action	wil6210/wmi.h	/^enum wmi_cfg_rx_chain_cmd_action {$/;"	g
wmi_cfg_rx_chain_cmd_decap_trans_type	wil6210/wmi.h	/^enum wmi_cfg_rx_chain_cmd_decap_trans_type {$/;"	g
wmi_cfg_rx_chain_cmd_nwifi_ds_trans_type	wil6210/wmi.h	/^enum wmi_cfg_rx_chain_cmd_nwifi_ds_trans_type {$/;"	g
wmi_cfg_rx_chain_cmd_reorder_type	wil6210/wmi.h	/^enum wmi_cfg_rx_chain_cmd_reorder_type {$/;"	g
wmi_cfg_rx_chain_done_event	wil6210/wmi.h	/^struct wmi_cfg_rx_chain_done_event {$/;"	s
wmi_cfg_rx_chain_done_event_status	wil6210/wmi.h	/^enum wmi_cfg_rx_chain_done_event_status {$/;"	g
wmi_channel_list_reply	ath6kl/wmi.h	/^struct wmi_channel_list_reply {$/;"	s
wmi_cmd_ep	ath9k/htc.h	/^	enum htc_endpoint_id wmi_cmd_ep;$/;"	m	struct:ath9k_htc_priv	typeref:enum:ath9k_htc_priv::htc_endpoint_id
wmi_cmd_error_event	ath6kl/wmi.h	/^struct wmi_cmd_error_event {$/;"	s
wmi_cmd_hdr	ath6kl/wmi.h	/^struct wmi_cmd_hdr {$/;"	s
wmi_cmd_hdr	ath9k/wmi.h	/^struct wmi_cmd_hdr {$/;"	s
wmi_cmd_hdr_get_if_idx	ath6kl/wmi.h	/^static inline u8 wmi_cmd_hdr_get_if_idx(struct wmi_cmd_hdr *chdr)$/;"	f
wmi_cmd_id	ath6kl/wmi.h	/^enum wmi_cmd_id {$/;"	g
wmi_cmd_id	ath9k/wmi.h	/^enum wmi_cmd_id {$/;"	g
wmi_cmd_to_name	ath9k/wmi.c	/^static const char *wmi_cmd_to_name(enum wmi_cmd_id wmi_cmd)$/;"	f	file:
wmi_command_id	wil6210/wmi.h	/^enum wmi_command_id {$/;"	g
wmi_connect_cmd	ath6kl/wmi.h	/^struct wmi_connect_cmd {$/;"	s
wmi_connect_cmd	wil6210/wmi.h	/^struct wmi_connect_cmd {$/;"	s
wmi_connect_ctrl_flag_bits	wil6210/wmi.h	/^enum wmi_connect_ctrl_flag_bits {$/;"	g
wmi_connect_ctrl_flags_bits	ath6kl/wmi.h	/^enum wmi_connect_ctrl_flags_bits {$/;"	g
wmi_connect_event	ath6kl/wmi.h	/^struct wmi_connect_event {$/;"	s
wmi_connect_event	wil6210/wmi.h	/^struct wmi_connect_event {$/;"	s
wmi_corr_measure_cmd	wil6210/wmi.h	/^struct wmi_corr_measure_cmd {$/;"	s
wmi_corr_measure_event	wil6210/wmi.h	/^struct wmi_corr_measure_event {$/;"	s
wmi_create_pstream_cmd	ath6kl/wmi.h	/^struct wmi_create_pstream_cmd {$/;"	s
wmi_crypto_type	wil6210/wmi.h	/^enum wmi_crypto_type {$/;"	g
wmi_data_hdr	ath6kl/wmi.h	/^struct wmi_data_hdr {$/;"	s
wmi_data_hdr_data_type	ath6kl/wmi.h	/^enum wmi_data_hdr_data_type {$/;"	g
wmi_data_hdr_flags	ath6kl/wmi.h	/^enum wmi_data_hdr_flags {$/;"	g
wmi_data_hdr_get_dot11	ath6kl/wmi.h	/^static inline u8 wmi_data_hdr_get_dot11(struct wmi_data_hdr *dhdr)$/;"	f
wmi_data_hdr_get_if_idx	ath6kl/wmi.h	/^static inline u8 wmi_data_hdr_get_if_idx(struct wmi_data_hdr *dhdr)$/;"	f
wmi_data_hdr_get_meta	ath6kl/wmi.h	/^static inline u8 wmi_data_hdr_get_meta(struct wmi_data_hdr *dhdr)$/;"	f
wmi_data_hdr_get_seqno	ath6kl/wmi.h	/^static inline u16 wmi_data_hdr_get_seqno(struct wmi_data_hdr *dhdr)$/;"	f
wmi_data_hdr_get_up	ath6kl/wmi.h	/^static inline u8 wmi_data_hdr_get_up(struct wmi_data_hdr *dhdr)$/;"	f
wmi_data_hdr_is_amsdu	ath6kl/wmi.h	/^static inline u8 wmi_data_hdr_is_amsdu(struct wmi_data_hdr *dhdr)$/;"	f
wmi_data_hdr_set_up	ath6kl/wmi.h	/^static inline void wmi_data_hdr_set_up(struct wmi_data_hdr *dhdr,$/;"	f
wmi_data_port_open_event	wil6210/wmi.h	/^struct wmi_data_port_open_event {$/;"	s
wmi_data_sync_bufs	ath6kl/wmi.h	/^struct wmi_data_sync_bufs {$/;"	s
wmi_del_cipher_key	wil6210/wmi.c	/^int wmi_del_cipher_key(struct wil6210_priv *wil, u8 key_index,$/;"	f
wmi_del_wow_pattern_cmd	ath6kl/wmi.h	/^struct wmi_del_wow_pattern_cmd {$/;"	s
wmi_delba_event	ath6kl/wmi.h	/^struct wmi_delba_event {$/;"	s
wmi_delba_event	wil6210/wmi.h	/^struct wmi_delba_event {$/;"	s
wmi_delete_cipher_key_cmd	ath6kl/wmi.h	/^struct wmi_delete_cipher_key_cmd {$/;"	s
wmi_delete_cipher_key_cmd	wil6210/wmi.h	/^struct wmi_delete_cipher_key_cmd {$/;"	s
wmi_delete_port_cmd	wil6210/wmi.h	/^struct wmi_delete_port_cmd {$/;"	s
wmi_delete_pstream_cmd	ath6kl/wmi.h	/^struct wmi_delete_pstream_cmd {$/;"	s
wmi_disable_11b_rates_cmd	ath6kl/wmi.h	/^struct wmi_disable_11b_rates_cmd {$/;"	s
wmi_disc_timeout_cmd	ath6kl/wmi.h	/^struct wmi_disc_timeout_cmd {$/;"	s
wmi_disconnect_event	ath6kl/wmi.h	/^struct wmi_disconnect_event {$/;"	s
wmi_disconnect_event	wil6210/wmi.h	/^struct wmi_disconnect_event {$/;"	s
wmi_disconnect_reason	ath6kl/wmi.h	/^enum wmi_disconnect_reason {$/;"	g
wmi_disconnect_reason	wil6210/wmi.h	/^enum wmi_disconnect_reason {$/;"	g
wmi_disconnect_sta_cmd	wil6210/wmi.h	/^struct wmi_disconnect_sta_cmd {$/;"	s
wmi_discovery_mode	wil6210/wmi.h	/^enum wmi_discovery_mode {$/;"	g
wmi_dot11_auth_mode	wil6210/wmi.h	/^enum wmi_dot11_auth_mode {$/;"	g
wmi_eapol_rx_event	wil6210/wmi.h	/^struct wmi_eapol_rx_event {$/;"	s
wmi_eapol_tx_cmd	wil6210/wmi.h	/^struct wmi_eapol_tx_cmd {$/;"	s
wmi_echo	wil6210/wmi.c	/^int wmi_echo(struct wil6210_priv *wil)$/;"	f
wmi_echo_cmd	wil6210/wmi.h	/^struct wmi_echo_cmd {$/;"	s
wmi_echo_event	wil6210/wmi.h	/^struct wmi_echo_event {$/;"	s
wmi_enable_sched_scan_cmd	ath6kl/wmi.h	/^struct wmi_enable_sched_scan_cmd {$/;"	s
wmi_error_code	ath6kl/wmi.h	/^enum wmi_error_code {$/;"	g
wmi_ev_lock	wil6210/wil6210.h	/^	spinlock_t wmi_ev_lock;$/;"	m	struct:wil6210_priv
wmi_event_flush	wil6210/wmi.c	/^void wmi_event_flush(struct wil6210_priv *wil)$/;"	f
wmi_event_handle	wil6210/wmi.c	/^static void wmi_event_handle(struct wil6210_priv *wil,$/;"	f	file:
wmi_event_id	ath6kl/wmi.h	/^enum wmi_event_id {$/;"	g
wmi_event_id	ath9k/wmi.h	/^enum wmi_event_id {$/;"	g
wmi_event_id	wil6210/wmi.h	/^enum wmi_event_id {$/;"	g
wmi_event_queue	ath9k/wmi.h	/^	struct sk_buff_head wmi_event_queue;$/;"	m	struct:wmi	typeref:struct:wmi::sk_buff_head
wmi_event_swba	ath9k/wmi.h	/^struct wmi_event_swba {$/;"	s
wmi_event_tasklet	ath9k/wmi.h	/^	struct tasklet_struct wmi_event_tasklet;$/;"	m	struct:wmi	typeref:struct:wmi::tasklet_struct
wmi_event_txrate	ath9k/wmi.h	/^struct wmi_event_txrate {$/;"	s
wmi_event_txstatus	ath9k/wmi.h	/^struct wmi_event_txstatus {$/;"	s
wmi_event_worker	wil6210/wil6210.h	/^	struct work_struct wmi_event_worker;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::work_struct
wmi_event_worker	wil6210/wmi.c	/^void wmi_event_worker(struct work_struct *work)$/;"	f
wmi_evt_ba_status	wil6210/wmi.c	/^static void wmi_evt_ba_status(struct wil6210_priv *wil, int id, void *d,$/;"	f	file:
wmi_evt_call_handler	wil6210/wmi.c	/^static bool wmi_evt_call_handler(struct wil6210_priv *wil, int id,$/;"	f	file:
wmi_evt_connect	wil6210/wmi.c	/^static void wmi_evt_connect(struct wil6210_priv *wil, int id, void *d, int len)$/;"	f	file:
wmi_evt_disconnect	wil6210/wmi.c	/^static void wmi_evt_disconnect(struct wil6210_priv *wil, int id,$/;"	f	file:
wmi_evt_eapol_rx	wil6210/wmi.c	/^static void wmi_evt_eapol_rx(struct wil6210_priv *wil, int id,$/;"	f	file:
wmi_evt_fw_ready	wil6210/wmi.c	/^static void wmi_evt_fw_ready(struct wil6210_priv *wil, int id, void *d,$/;"	f	file:
wmi_evt_handlers	wil6210/wmi.c	/^} wmi_evt_handlers[] = {$/;"	v	typeref:struct:__anon70	file:
wmi_evt_linkdown	wil6210/wmi.c	/^static void wmi_evt_linkdown(struct wil6210_priv *wil, int id, void *d, int len)$/;"	f	file:
wmi_evt_linkup	wil6210/wmi.c	/^static void wmi_evt_linkup(struct wil6210_priv *wil, int id, void *d, int len)$/;"	f	file:
wmi_evt_notify	wil6210/wmi.c	/^static void wmi_evt_notify(struct wil6210_priv *wil, int id, void *d, int len)$/;"	f	file:
wmi_evt_ready	wil6210/wmi.c	/^static void wmi_evt_ready(struct wil6210_priv *wil, int id, void *d, int len)$/;"	f	file:
wmi_evt_rx_mgmt	wil6210/wmi.c	/^static void wmi_evt_rx_mgmt(struct wil6210_priv *wil, int id, void *d, int len)$/;"	f	file:
wmi_evt_scan_complete	wil6210/wmi.c	/^static void wmi_evt_scan_complete(struct wil6210_priv *wil, int id,$/;"	f	file:
wmi_fix_rates_reply	ath6kl/wmi.h	/^struct wmi_fix_rates_reply {$/;"	s
wmi_fw_status	wil6210/wmi.h	/^enum wmi_fw_status {$/;"	g
wmi_fw_ver_event	wil6210/wmi.h	/^struct wmi_fw_ver_event {$/;"	s
wmi_fw_version	ath9k/wmi.h	/^struct wmi_fw_version {$/;"	s
wmi_get_channel	wil6210/wmi.c	/^int wmi_get_channel(struct wil6210_priv *wil, int *channel)$/;"	f
wmi_get_keepalive_cmd	ath6kl/wmi.h	/^struct wmi_get_keepalive_cmd {$/;"	s
wmi_get_p2p_info	ath6kl/wmi.h	/^struct wmi_get_p2p_info {$/;"	s
wmi_get_pcp_channel_event	wil6210/wmi.h	/^struct wmi_get_pcp_channel_event {$/;"	s
wmi_get_ssid	wil6210/wmi.c	/^int wmi_get_ssid(struct wil6210_priv *wil, u8 *ssid_len, void *ssid)$/;"	f
wmi_get_ssid_event	wil6210/wmi.h	/^struct wmi_get_ssid_event {$/;"	s
wmi_get_status_done_event	wil6210/wmi.h	/^struct wmi_get_status_done_event {$/;"	s
wmi_get_temperature	wil6210/wmi.c	/^int wmi_get_temperature(struct wil6210_priv *wil, u32 *t_m, u32 *t_r)$/;"	f
wmi_ie_field_type	ath6kl/wmi.h	/^enum wmi_ie_field_type {$/;"	g
wmi_key_usage	wil6210/wmi.h	/^enum wmi_key_usage {$/;"	g
wmi_listen_int_cmd	ath6kl/wmi.h	/^struct wmi_listen_int_cmd {$/;"	s
wmi_listen_started_event	wil6210/wmi.h	/^struct wmi_listen_started_event {$/;"	s
wmi_lock	ath9k/wmi.h	/^	spinlock_t wmi_lock;$/;"	m	struct:wmi
wmi_mac_addr_resp_event	wil6210/wmi.h	/^struct wmi_mac_addr_resp_event {$/;"	s
wmi_mcast_filter_add_del_cmd	ath6kl/wmi.h	/^struct wmi_mcast_filter_add_del_cmd {$/;"	s
wmi_mcast_filter_cmd	ath6kl/wmi.h	/^struct wmi_mcast_filter_cmd {$/;"	s
wmi_mgmt_frame_type	ath6kl/wmi.h	/^enum wmi_mgmt_frame_type {$/;"	g
wmi_mgmt_frame_type	wil6210/wmi.h	/^enum wmi_mgmt_frame_type {$/;"	g
wmi_mode_phy	ath6kl/wmi.h	/^enum wmi_mode_phy {$/;"	g
wmi_msg_type	ath6kl/wmi.h	/^enum wmi_msg_type {$/;"	g
wmi_mutex	wil6210/wil6210.h	/^	struct mutex wmi_mutex;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::mutex
wmi_neighbor_info	ath6kl/wmi.h	/^struct wmi_neighbor_info {$/;"	s
wmi_neighbor_report_event	ath6kl/wmi.h	/^struct wmi_neighbor_report_event {$/;"	s
wmi_network_type	wil6210/wmi.h	/^enum wmi_network_type {$/;"	g
wmi_notify_req_cmd	wil6210/wmi.h	/^struct wmi_notify_req_cmd {$/;"	s
wmi_notify_req_done_event	wil6210/wmi.h	/^struct wmi_notify_req_done_event {$/;"	s
wmi_opt_rx_info_hdr	ath6kl/wmi.h	/^struct wmi_opt_rx_info_hdr {$/;"	s
wmi_p2p_capabilities	ath6kl/wmi.h	/^struct wmi_p2p_capabilities {$/;"	s
wmi_p2p_capabilities_event	ath6kl/wmi.h	/^struct wmi_p2p_capabilities_event {$/;"	s
wmi_p2p_cfg	wil6210/wmi.c	/^int wmi_p2p_cfg(struct wil6210_priv *wil, int channel)$/;"	f
wmi_p2p_cfg_cmd	wil6210/wmi.h	/^struct wmi_p2p_cfg_cmd {$/;"	s
wmi_p2p_hmodel	ath6kl/wmi.h	/^struct wmi_p2p_hmodel {$/;"	s
wmi_p2p_info_event	ath6kl/wmi.h	/^struct wmi_p2p_info_event {$/;"	s
wmi_p2p_macaddr	ath6kl/wmi.h	/^struct wmi_p2p_macaddr {$/;"	s
wmi_p2p_probe_response_cmd	ath6kl/wmi.h	/^struct wmi_p2p_probe_response_cmd {$/;"	s
wmi_p2p_rx_probe_req_event	ath6kl/wmi.h	/^struct wmi_p2p_rx_probe_req_event {$/;"	s
wmi_pcp_factor_event	wil6210/wmi.h	/^struct wmi_pcp_factor_event {$/;"	s
wmi_pcp_start	wil6210/wmi.c	/^int wmi_pcp_start(struct wil6210_priv *wil, int bi, u8 wmi_nettype, u8 chan)$/;"	f
wmi_pcp_start_cmd	wil6210/wmi.h	/^struct wmi_pcp_start_cmd {$/;"	s
wmi_pcp_started_event	wil6210/wmi.h	/^struct wmi_pcp_started_event {$/;"	s
wmi_pcp_stop	wil6210/wmi.c	/^int wmi_pcp_stop(struct wil6210_priv *wil)$/;"	f
wmi_peer_node_event	ath6kl/wmi.h	/^struct wmi_peer_node_event {$/;"	s
wmi_per_sta_stat	ath6kl/wmi.h	/^struct wmi_per_sta_stat {$/;"	s
wmi_phy_cap	ath6kl/wmi.h	/^enum wmi_phy_cap {$/;"	g
wmi_phy_capability	wil6210/wmi.h	/^enum wmi_phy_capability {$/;"	g
wmi_phy_mode	ath6kl/wmi.h	/^enum wmi_phy_mode {$/;"	g
wmi_pmkid	ath6kl/wmi.h	/^struct wmi_pmkid {$/;"	s
wmi_pmkid_list_reply	ath6kl/wmi.h	/^struct wmi_pmkid_list_reply {$/;"	s
wmi_port_allocate_cmd	wil6210/wmi.h	/^struct wmi_port_allocate_cmd {$/;"	s
wmi_port_allocated_event	wil6210/wmi.h	/^struct wmi_port_allocated_event {$/;"	s
wmi_port_deleted_event	wil6210/wmi.h	/^struct wmi_port_deleted_event {$/;"	s
wmi_port_role	wil6210/wmi.h	/^enum wmi_port_role {$/;"	g
wmi_power_mgmt_cfg_cmd	wil6210/wmi.h	/^struct wmi_power_mgmt_cfg_cmd {$/;"	s
wmi_power_mode	ath6kl/wmi.h	/^enum wmi_power_mode {$/;"	g
wmi_power_mode_cmd	ath6kl/wmi.h	/^struct wmi_power_mode_cmd {$/;"	s
wmi_power_params_cmd	ath6kl/wmi.h	/^struct wmi_power_params_cmd {$/;"	s
wmi_power_source_type	wil6210/wmi.h	/^enum wmi_power_source_type {$/;"	g
wmi_preamble_policy	ath6kl/wmi.h	/^enum wmi_preamble_policy {$/;"	g
wmi_probe_req_report_cmd	ath6kl/wmi.h	/^struct wmi_probe_req_report_cmd {$/;"	s
wmi_probed_ssid_cmd	ath6kl/wmi.h	/^struct wmi_probed_ssid_cmd {$/;"	s
wmi_probed_ssid_cmd	wil6210/wmi.h	/^struct wmi_probed_ssid_cmd {$/;"	s
wmi_protocol_ver	ath6kl/wmi.h	/^	__le32 wmi_protocol_ver;$/;"	m	struct:host_app_area
wmi_pspoll_event	ath6kl/wmi.h	/^struct wmi_pspoll_event {$/;"	s
wmi_pstream_timeout_event	ath6kl/wmi.h	/^struct wmi_pstream_timeout_event {$/;"	s
wmi_pxmt_range_cfg_cmd	wil6210/wmi.h	/^struct wmi_pxmt_range_cfg_cmd {$/;"	s
wmi_pxmt_snr2_range_cfg_cmd	wil6210/wmi.h	/^struct wmi_pxmt_snr2_range_cfg_cmd {$/;"	s
wmi_rate_tbl	ath6kl/wmi.c	/^static const s32 wmi_rate_tbl[][2] = {$/;"	v	file:
wmi_rcp_addba_req_cmd	wil6210/wmi.h	/^struct wmi_rcp_addba_req_cmd {$/;"	s
wmi_rcp_addba_req_event	wil6210/wmi.h	/^struct wmi_rcp_addba_req_event {$/;"	s
wmi_rcp_addba_resp_cmd	wil6210/wmi.h	/^struct wmi_rcp_addba_resp_cmd {$/;"	s
wmi_rcp_addba_resp_sent_event	wil6210/wmi.h	/^struct wmi_rcp_addba_resp_sent_event {$/;"	s
wmi_rcp_delba_cmd	wil6210/wmi.h	/^struct wmi_rcp_delba_cmd {$/;"	s
wmi_read_hdr	wil6210/wmi.c	/^int wmi_read_hdr(struct wil6210_priv *wil, __le32 ptr,$/;"	f
wmi_read_rssi_event	wil6210/wmi.h	/^struct wmi_read_rssi_event {$/;"	s
wmi_ready	wil6210/wil6210.h	/^	struct completion wmi_ready;$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::completion
wmi_ready_event	wil6210/wmi.h	/^struct wmi_ready_event {$/;"	s
wmi_ready_event_2	ath6kl/wmi.h	/^struct wmi_ready_event_2 {$/;"	s
wmi_reconnect_cmd	ath6kl/wmi.h	/^struct wmi_reconnect_cmd {$/;"	s
wmi_reconnect_cmd	wil6210/wmi.h	/^struct wmi_reconnect_cmd {$/;"	s
wmi_recv_cmd	wil6210/wmi.c	/^void wmi_recv_cmd(struct wil6210_priv *wil)$/;"	f
wmi_remain_on_chnl_cmd	ath6kl/wmi.h	/^struct wmi_remain_on_chnl_cmd {$/;"	s
wmi_remain_on_chnl_event	ath6kl/wmi.h	/^struct wmi_remain_on_chnl_event {$/;"	s
wmi_report_sleep_state_event	ath6kl/wmi.h	/^struct wmi_report_sleep_state_event {$/;"	s
wmi_report_sleep_status	ath6kl/wmi.h	/^enum wmi_report_sleep_status {$/;"	g
wmi_rf_mgmt_cmd	wil6210/wmi.h	/^struct wmi_rf_mgmt_cmd {$/;"	s
wmi_rf_mgmt_status_event	wil6210/wmi.h	/^struct wmi_rf_mgmt_status_event {$/;"	s
wmi_rf_mgmt_type	wil6210/wmi.h	/^enum wmi_rf_mgmt_type {$/;"	g
wmi_rf_rx_test_cmd	wil6210/wmi.h	/^struct wmi_rf_rx_test_cmd {$/;"	s
wmi_rf_status	wil6210/wmi.h	/^enum wmi_rf_status {$/;"	g
wmi_roam_ctrl	ath6kl/wmi.h	/^enum wmi_roam_ctrl {$/;"	g
wmi_roam_mode	ath6kl/wmi.h	/^enum wmi_roam_mode {$/;"	g
wmi_rssi_threshold_event	ath6kl/wmi.h	/^struct wmi_rssi_threshold_event {$/;"	s
wmi_rssi_threshold_params_cmd	ath6kl/wmi.h	/^struct wmi_rssi_threshold_params_cmd {$/;"	s
wmi_rssi_threshold_val	ath6kl/wmi.h	/^enum wmi_rssi_threshold_val {$/;"	g
wmi_rx_action_event	ath6kl/wmi.h	/^struct wmi_rx_action_event {$/;"	s
wmi_rx_chain_add	wil6210/wmi.c	/^int wmi_rx_chain_add(struct wil6210_priv *wil, struct vring *vring)$/;"	f
wmi_rx_frame_format_cmd	ath6kl/wmi.h	/^struct wmi_rx_frame_format_cmd {$/;"	s
wmi_rx_meta_v1	ath6kl/wmi.h	/^struct wmi_rx_meta_v1 {$/;"	s
wmi_rx_meta_v2	ath6kl/wmi.h	/^struct wmi_rx_meta_v2 {$/;"	s
wmi_rx_mgmt_info	wil6210/wmi.h	/^struct wmi_rx_mgmt_info {$/;"	s
wmi_rx_mgmt_packet_event	wil6210/wmi.h	/^struct wmi_rx_mgmt_packet_event {$/;"	s
wmi_scan_complete_event	ath6kl/wmi.h	/^struct wmi_scan_complete_event {$/;"	s
wmi_scan_complete_event	wil6210/wmi.h	/^struct wmi_scan_complete_event {$/;"	s
wmi_scan_ctrl_flags_bits	ath6kl/wmi.h	/^enum wmi_scan_ctrl_flags_bits {$/;"	g
wmi_scan_params_cmd	ath6kl/wmi.h	/^struct wmi_scan_params_cmd {$/;"	s
wmi_scan_status	ath6kl/wmi.h	/^enum wmi_scan_status {$/;"	g
wmi_scan_type	ath6kl/wmi.h	/^enum wmi_scan_type {$/;"	g
wmi_scan_type	wil6210/wmi.h	/^enum wmi_scan_type {$/;"	g
wmi_search_started_event	wil6210/wmi.h	/^struct wmi_search_started_event {$/;"	s
wmi_send	wil6210/wmi.c	/^int wmi_send(struct wil6210_priv *wil, u16 cmdid, void *buf, u16 len)$/;"	f
wmi_send_action_cmd	ath6kl/wmi.h	/^struct wmi_send_action_cmd {$/;"	s
wmi_send_mgmt_cmd	ath6kl/wmi.h	/^struct wmi_send_mgmt_cmd {$/;"	s
wmi_seq	wil6210/wil6210.h	/^	u16 wmi_seq;$/;"	m	struct:wil6210_priv
wmi_set_appie_cmd	ath6kl/wmi.h	/^struct wmi_set_appie_cmd {$/;"	s
wmi_set_appie_cmd	wil6210/wmi.h	/^struct wmi_set_appie_cmd {$/;"	s
wmi_set_appie_extended_cmd	ath6kl/wmi.h	/^struct wmi_set_appie_extended_cmd {$/;"	s
wmi_set_channel	wil6210/wmi.c	/^int wmi_set_channel(struct wil6210_priv *wil, int channel)$/;"	f
wmi_set_host_sleep_mode_cmd	ath6kl/wmi.h	/^struct wmi_set_host_sleep_mode_cmd {$/;"	s
wmi_set_htcap_cmd	ath6kl/wmi.h	/^struct wmi_set_htcap_cmd {$/;"	s
wmi_set_ie	wil6210/wmi.c	/^int wmi_set_ie(struct wil6210_priv *wil, u8 type, u16 ie_len, const void *ie)$/;"	f
wmi_set_ie_cmd	ath6kl/wmi.h	/^struct wmi_set_ie_cmd {$/;"	s
wmi_set_inact_period_cmd	ath6kl/wmi.h	/^struct wmi_set_inact_period_cmd {$/;"	s
wmi_set_ip_cmd	ath6kl/wmi.h	/^struct wmi_set_ip_cmd {$/;"	s
wmi_set_keepalive_cmd	ath6kl/wmi.h	/^struct wmi_set_keepalive_cmd {$/;"	s
wmi_set_lpreamble_cmd	ath6kl/wmi.h	/^struct wmi_set_lpreamble_cmd {$/;"	s
wmi_set_mac_address	wil6210/wmi.c	/^int wmi_set_mac_address(struct wil6210_priv *wil, void *addr)$/;"	f
wmi_set_mac_address_cmd	wil6210/wmi.h	/^struct wmi_set_mac_address_cmd {$/;"	s
wmi_set_passphrase_cmd	wil6210/wmi.h	/^struct wmi_set_passphrase_cmd {$/;"	s
wmi_set_pcp_channel_cmd	wil6210/wmi.h	/^struct wmi_set_pcp_channel_cmd {$/;"	s
wmi_set_pmk_cmd	wil6210/wmi.h	/^struct  wmi_set_pmk_cmd {$/;"	s
wmi_set_regdomain_cmd	ath6kl/wmi.h	/^struct wmi_set_regdomain_cmd {$/;"	s
wmi_set_rssi_filter_cmd	ath6kl/wmi.h	/^struct wmi_set_rssi_filter_cmd {$/;"	s
wmi_set_rts_cmd	ath6kl/wmi.h	/^struct wmi_set_rts_cmd {$/;"	s
wmi_set_ssid	wil6210/wmi.c	/^int wmi_set_ssid(struct wil6210_priv *wil, u8 ssid_len, const void *ssid)$/;"	f
wmi_set_ssid_cmd	wil6210/wmi.h	/^struct wmi_set_ssid_cmd {$/;"	s
wmi_set_tx_pwr_cmd	ath6kl/wmi.h	/^struct wmi_set_tx_pwr_cmd {$/;"	s
wmi_set_tx_select_rates32_cmd	ath6kl/wmi.h	/^struct wmi_set_tx_select_rates32_cmd {$/;"	s
wmi_set_tx_select_rates64_cmd	ath6kl/wmi.h	/^struct wmi_set_tx_select_rates64_cmd {$/;"	s
wmi_set_wmm_txop_cmd	ath6kl/wmi.h	/^struct wmi_set_wmm_txop_cmd {$/;"	s
wmi_set_wow_mode_cmd	ath6kl/wmi.h	/^struct wmi_set_wow_mode_cmd {$/;"	s
wmi_setpmkid_cmd	ath6kl/wmi.h	/^struct wmi_setpmkid_cmd {$/;"	s
wmi_sniffer_cfg	wil6210/wmi.h	/^struct wmi_sniffer_cfg {$/;"	s
wmi_sniffer_cfg_mode	wil6210/wmi.h	/^enum wmi_sniffer_cfg_mode {$/;"	g
wmi_sniffer_cfg_phy_info_mode	wil6210/wmi.h	/^enum wmi_sniffer_cfg_phy_info_mode {$/;"	g
wmi_sniffer_cfg_phy_support	wil6210/wmi.h	/^enum wmi_sniffer_cfg_phy_support {$/;"	g
wmi_snr_threshold_event	ath6kl/wmi.h	/^struct wmi_snr_threshold_event {$/;"	s
wmi_snr_threshold_params_cmd	ath6kl/wmi.h	/^struct wmi_snr_threshold_params_cmd {$/;"	s
wmi_snr_threshold_val	ath6kl/wmi.h	/^enum wmi_snr_threshold_val {$/;"	g
wmi_ssid_flag	ath6kl/wmi.h	/^enum wmi_ssid_flag {$/;"	g
wmi_ssid_flag	wil6210/wmi.h	/^enum wmi_ssid_flag {$/;"	g
wmi_sta_bmiss_enhance_cmd	ath6kl/wmi.h	/^struct wmi_sta_bmiss_enhance_cmd {$/;"	s
wmi_start_scan_cmd	ath6kl/wmi.h	/^struct wmi_start_scan_cmd {$/;"	s
wmi_start_scan_cmd	wil6210/wmi.h	/^struct wmi_start_scan_cmd {$/;"	s
wmi_supp_rates	ath6kl/wmi.h	/^struct wmi_supp_rates {$/;"	s
wmi_sw_ring_cfg	wil6210/wmi.h	/^struct wmi_sw_ring_cfg {$/;"	s
wmi_sw_tx_complete_event	wil6210/wmi.h	/^struct wmi_sw_tx_complete_event {$/;"	s
wmi_sw_tx_req_cmd	wil6210/wmi.h	/^struct wmi_sw_tx_req_cmd {$/;"	s
wmi_sw_tx_status	wil6210/wmi.h	/^enum wmi_sw_tx_status {$/;"	g
wmi_sync_cmd	ath6kl/wmi.h	/^struct wmi_sync_cmd {$/;"	s
wmi_sync_flag	ath6kl/wmi.h	/^enum wmi_sync_flag {$/;"	g
wmi_target_roam_tbl	ath6kl/wmi.h	/^struct wmi_target_roam_tbl {$/;"	s
wmi_target_roam_time	ath6kl/wmi.h	/^struct wmi_target_roam_time {$/;"	s
wmi_target_stats	ath6kl/wmi.h	/^struct wmi_target_stats {$/;"	s
wmi_temp_sense_cmd	wil6210/wmi.h	/^struct wmi_temp_sense_cmd {$/;"	s
wmi_temp_sense_done_event	wil6210/wmi.h	/^struct wmi_temp_sense_done_event {$/;"	s
wmi_tkip_micerr_event	ath6kl/wmi.h	/^struct wmi_tkip_micerr_event {$/;"	s
wmi_tx_complete_event	ath6kl/wmi.h	/^struct wmi_tx_complete_event {$/;"	s
wmi_tx_eapol	wil6210/wmi.c	/^int wmi_tx_eapol(struct wil6210_priv *wil, struct sk_buff *skb)$/;"	f
wmi_tx_meta_v1	ath6kl/wmi.h	/^struct wmi_tx_meta_v1 {$/;"	s
wmi_tx_meta_v2	ath6kl/wmi.h	/^struct wmi_tx_meta_v2 {$/;"	s
wmi_tx_pwr_reply	ath6kl/wmi.h	/^struct wmi_tx_pwr_reply {$/;"	s
wmi_tx_status_event	ath6kl/wmi.h	/^struct wmi_tx_status_event {$/;"	s
wmi_txe_notify_cmd	ath6kl/wmi.h	/^struct wmi_txe_notify_cmd {$/;"	s
wmi_txe_notify_event	ath6kl/wmi.h	/^struct wmi_txe_notify_event {$/;"	s
wmi_txop_cfg	ath6kl/wmi.h	/^enum wmi_txop_cfg {$/;"	g
wmi_vring_ba_dis_cmd	wil6210/wmi.h	/^struct wmi_vring_ba_dis_cmd {$/;"	s
wmi_vring_ba_en_cmd	wil6210/wmi.h	/^struct wmi_vring_ba_en_cmd {$/;"	s
wmi_vring_ba_status	wil6210/wmi.h	/^enum wmi_vring_ba_status {$/;"	g
wmi_vring_ba_status_event	wil6210/wmi.h	/^struct wmi_vring_ba_status_event {$/;"	s
wmi_vring_cfg	wil6210/wmi.h	/^struct wmi_vring_cfg {$/;"	s
wmi_vring_cfg_cmd	wil6210/wmi.h	/^struct wmi_vring_cfg_cmd {$/;"	s
wmi_vring_cfg_cmd_action	wil6210/wmi.h	/^enum wmi_vring_cfg_cmd_action {$/;"	g
wmi_vring_cfg_done_event	wil6210/wmi.h	/^struct wmi_vring_cfg_done_event {$/;"	s
wmi_vring_cfg_ds_cfg	wil6210/wmi.h	/^enum wmi_vring_cfg_ds_cfg {$/;"	g
wmi_vring_cfg_encap_trans_type	wil6210/wmi.h	/^enum wmi_vring_cfg_encap_trans_type {$/;"	g
wmi_vring_cfg_nwifi_ds_trans_type	wil6210/wmi.h	/^enum wmi_vring_cfg_nwifi_ds_trans_type {$/;"	g
wmi_vring_cfg_schd	wil6210/wmi.h	/^struct wmi_vring_cfg_schd {$/;"	s
wmi_vring_cfg_schd_params_priority	wil6210/wmi.h	/^enum wmi_vring_cfg_schd_params_priority {$/;"	g
wmi_wbe_link_down_event	wil6210/wmi.h	/^struct wmi_wbe_link_down_event {$/;"	s
wmi_wbe_link_down_event_reason	wil6210/wmi.h	/^enum wmi_wbe_link_down_event_reason {$/;"	g
wmi_wq	wil6210/wil6210.h	/^	struct workqueue_struct *wmi_wq; \/* for deferred calls *\/$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::workqueue_struct
wmi_wq_conn	wil6210/wil6210.h	/^	struct workqueue_struct *wmi_wq_conn; \/* for connect worker *\/$/;"	m	struct:wil6210_priv	typeref:struct:wil6210_priv::workqueue_struct
wmix_cmd_hdr	ath6kl/wmi.h	/^struct wmix_cmd_hdr {$/;"	s
wmix_command_id	ath6kl/wmi.h	/^enum wmix_command_id {$/;"	g
wmix_event_id	ath6kl/wmi.h	/^enum wmix_event_id {$/;"	g
wmix_hb_challenge_resp_cmd	ath6kl/wmi.h	/^struct wmix_hb_challenge_resp_cmd {$/;"	s
wol	carl9170/fwcmd.h	/^		struct carl9170_wol_cmd		wol;$/;"	m	union:carl9170_cmd::__anon37	typeref:struct:carl9170_cmd::__anon37::carl9170_wol_cmd
wow_enabled	ath9k/ath9k.h	/^	u32 wow_enabled;$/;"	m	struct:ath_softc
wow_event_mask	ath9k/hw.h	/^	u32 wow_event_mask;$/;"	m	struct:ath_hw
wow_evt_discarded	ath6kl/core.h	/^	u16 wow_evt_discarded;$/;"	m	struct:target_stats
wow_evt_discarded	ath6kl/wmi.h	/^	__le16 wow_evt_discarded;$/;"	m	struct:wlan_wow_stats
wow_filter	ath6kl/wmi.h	/^struct wow_filter {$/;"	s
wow_filter_id	ath6kl/wmi.h	/^	u8 wow_filter_id;$/;"	m	struct:wow_filter
wow_filter_mask	ath6kl/wmi.h	/^	u8 wow_filter_mask[WOW_PATTERN_SIZE];$/;"	m	struct:wow_filter
wow_filter_offset	ath6kl/wmi.h	/^	u8 wow_filter_offset;$/;"	m	struct:wow_filter
wow_filter_pattern	ath6kl/wmi.h	/^	u8 wow_filter_pattern[WOW_PATTERN_SIZE];$/;"	m	struct:wow_filter
wow_filter_size	ath6kl/wmi.h	/^	u8 wow_filter_size;$/;"	m	struct:wow_filter
wow_got_bmiss_intr	ath9k/ath9k.h	/^	atomic_t wow_got_bmiss_intr;$/;"	m	struct:ath_softc
wow_host_evt_wakeups	ath6kl/core.h	/^	u8 wow_host_evt_wakeups;$/;"	m	struct:target_stats
wow_host_evt_wakeups	ath6kl/wmi.h	/^	u8 wow_host_evt_wakeups;$/;"	m	struct:wlan_wow_stats
wow_host_pkt_wakeups	ath6kl/core.h	/^	u8 wow_host_pkt_wakeups;$/;"	m	struct:target_stats
wow_host_pkt_wakeups	ath6kl/wmi.h	/^	u8 wow_host_pkt_wakeups;$/;"	m	struct:wlan_wow_stats
wow_intr_before_sleep	ath9k/ath9k.h	/^	u32 wow_intr_before_sleep;$/;"	m	struct:ath_softc
wow_mode	ath6kl/core.c	/^static unsigned int wow_mode;$/;"	v	file:
wow_pkt_dropped	ath6kl/core.h	/^	u32 wow_pkt_dropped;$/;"	m	struct:target_stats
wow_pkt_dropped	ath6kl/wmi.h	/^	__le32 wow_pkt_dropped;$/;"	m	struct:wlan_wow_stats
wow_sleep_proc_intr	ath9k/ath9k.h	/^	atomic_t wow_sleep_proc_intr; \/* in the middle of WoW sleep ? *\/$/;"	m	struct:ath_softc
wow_stats	ath6kl/wmi.h	/^	struct wlan_wow_stats wow_stats;$/;"	m	struct:wmi_target_stats	typeref:struct:wmi_target_stats::wlan_wow_stats
wow_suspend_mode	ath6kl/core.h	/^	u16 wow_suspend_mode;$/;"	m	struct:ath6kl
wow_valid_filter	ath6kl/wmi.h	/^	u8 wow_valid_filter;$/;"	m	struct:wow_filter
wpa_ie	ath6kl/core.h	/^	u8 wpa_ie[ATH6KL_MAX_IE];$/;"	m	struct:ath6kl_sta
wps	carl9170/carl9170.h	/^	} wps;$/;"	m	struct:ar9170	typeref:struct:ar9170::__anon51
wq	ar5523/ar5523.h	/^	struct workqueue_struct *wq;$/;"	m	struct:ar5523	typeref:struct:ar5523::workqueue_struct
wr_async_lock	ath6kl/sdio.c	/^	spinlock_t wr_async_lock;$/;"	m	struct:ath6kl_sdio	file:
wr_async_work	ath6kl/sdio.c	/^	struct work_struct wr_async_work;$/;"	m	struct:ath6kl_sdio	typeref:struct:ath6kl_sdio::work_struct	file:
wr_asyncq	ath6kl/sdio.c	/^	struct list_head wr_asyncq;$/;"	m	struct:ath6kl_sdio	typeref:struct:ath6kl_sdio::list_head	file:
wreg	carl9170/fwcmd.h	/^		struct carl9170_write_reg	wreg;$/;"	m	union:carl9170_cmd::__anon37	typeref:struct:carl9170_cmd::__anon37::carl9170_write_reg
write	ath.h	/^	void (*write)(void *, u32 val, u32 reg_offset);$/;"	m	struct:ath_ops
write	carl9170/debug.c	/^	ssize_t (*write)(struct ar9170 *aru, const char *buf, size_t size);$/;"	m	struct:carl9170_debugfs_fops	file:
write_async	ath6kl/hif.h	/^	int (*write_async)(struct ath6kl *ar, u32 address, u8 *buffer,$/;"	m	struct:ath6kl_hif_ops
write_file_ani	ath5k/debug.c	/^static ssize_t write_file_ani(struct file *file,$/;"	f	file:
write_file_ant_diversity	ath9k/debug.c	/^static ssize_t write_file_ant_diversity(struct file *file,$/;"	f	file:
write_file_antenna	ath5k/debug.c	/^static ssize_t write_file_antenna(struct file *file,$/;"	f	file:
write_file_beacon	ath5k/debug.c	/^static ssize_t write_file_beacon(struct file *file,$/;"	f	file:
write_file_debug	ath5k/debug.c	/^static ssize_t write_file_debug(struct file *file,$/;"	f	file:
write_file_debug	ath9k/debug.c	/^static ssize_t write_file_debug(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_debug	ath9k/htc_drv_debug.c	/^static ssize_t write_file_debug(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_dfs	ath9k/dfs_debug.c	/^static ssize_t write_file_dfs(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_disable_ani	ath9k/debug.c	/^static ssize_t write_file_disable_ani(struct file *file,$/;"	f	file:
write_file_frameerrors	ath5k/debug.c	/^static ssize_t write_file_frameerrors(struct file *file,$/;"	f	file:
write_file_queue	ath5k/debug.c	/^static ssize_t write_file_queue(struct file *file,$/;"	f	file:
write_file_regidx	ath9k/debug.c	/^static ssize_t write_file_regidx(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_regval	ath9k/debug.c	/^static ssize_t write_file_regval(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_reset	ath5k/debug.c	/^static ssize_t write_file_reset(struct file *file,$/;"	f	file:
write_file_rx_chainmask	ath9k/debug.c	/^static ssize_t write_file_rx_chainmask(struct file *file, const char __user *user_buf,$/;"	f	file:
write_file_simulate_radar	ath9k/dfs_debug.c	/^static ssize_t write_file_simulate_radar(struct file *file,$/;"	f	file:
write_file_spec_scan_ctl	ath9k/debug.c	/^static ssize_t write_file_spec_scan_ctl(struct file *file,$/;"	f	file:
write_file_spectral_count	ath9k/debug.c	/^static ssize_t write_file_spectral_count(struct file *file,$/;"	f	file:
write_file_spectral_fft_period	ath9k/debug.c	/^static ssize_t write_file_spectral_fft_period(struct file *file,$/;"	f	file:
write_file_spectral_period	ath9k/debug.c	/^static ssize_t write_file_spectral_period(struct file *file,$/;"	f	file:
write_file_spectral_short_repeat	ath9k/debug.c	/^static ssize_t write_file_spectral_short_repeat(struct file *file,$/;"	f	file:
write_file_tx_chainmask	ath9k/debug.c	/^static ssize_t write_file_tx_chainmask(struct file *file, const char __user *user_buf,$/;"	f	file:
write_flush	ath.h	/^	void (*write_flush) (void *);$/;"	m	struct:ath_ops
xatten1DB	ath9k/ar9003_eeprom.h	/^	u8 xatten1DB[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_modal_eep_header
xatten1DBHigh	ath9k/ar9003_eeprom.h	/^	u8   xatten1DBHigh[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_BaseExtension_2
xatten1DBLow	ath9k/ar9003_eeprom.h	/^	u8   xatten1DBLow[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_BaseExtension_2
xatten1Margin	ath9k/ar9003_eeprom.h	/^	u8 xatten1Margin[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_modal_eep_header
xatten1MarginHigh	ath9k/ar9003_eeprom.h	/^	u8   xatten1MarginHigh[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_BaseExtension_2
xatten1MarginLow	ath9k/ar9003_eeprom.h	/^	u8   xatten1MarginLow[AR9300_MAX_CHAINS];$/;"	m	struct:ar9300_BaseExtension_2
xatten2Db	ath9k/eeprom.h	/^	u8 xatten2Db[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
xatten2Db	ath9k/eeprom.h	/^	u8 xatten2Db[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
xatten2Margin	ath9k/eeprom.h	/^	u8 xatten2Margin[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
xatten2Margin	ath9k/eeprom.h	/^	u8 xatten2Margin[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
xlnaGainCh	ath9k/eeprom.h	/^	u8 xlnaGainCh[AR5416_EEP4K_MAX_CHAINS];$/;"	m	struct:modal_eep_4k_header
xlnaGainCh	ath9k/eeprom.h	/^	u8 xlnaGainCh[AR5416_MAX_CHAINS];$/;"	m	struct:modal_eep_header
xlnaGainCh	carl9170/eeprom.h	/^	u8	xlnaGainCh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
xlna_bias_strength	ath9k/ar9003_eeprom.h	/^	u8 xlna_bias_strength;$/;"	m	struct:ar9300_modal_eep_header
xpaBiasLvl	ath9k/ar9003_eeprom.h	/^	u8 xpaBiasLvl;$/;"	m	struct:ar9300_modal_eep_header
xpaBiasLvl	ath9k/eeprom.h	/^	u8 xpaBiasLvl;$/;"	m	struct:modal_eep_4k_header
xpaBiasLvl	ath9k/eeprom.h	/^	u8 xpaBiasLvl;$/;"	m	struct:modal_eep_ar9287_header
xpaBiasLvl	ath9k/eeprom.h	/^	u8 xpaBiasLvl;$/;"	m	struct:modal_eep_header
xpaBiasLvl	carl9170/eeprom.h	/^	u8	xpaBiasLvl;$/;"	m	struct:ar9170_eeprom_modal
xpaBiasLvlFreq	ath9k/eeprom.h	/^	u16 xpaBiasLvlFreq[3];$/;"	m	struct:modal_eep_header
xpd	ath9k/eeprom.h	/^	u8 xpd;$/;"	m	struct:modal_eep_4k_header
xpd	ath9k/eeprom.h	/^	u8 xpd;$/;"	m	struct:modal_eep_ar9287_header
xpd	ath9k/eeprom.h	/^	u8 xpd;$/;"	m	struct:modal_eep_header
xpd	carl9170/eeprom.h	/^	u8	xpd;$/;"	m	struct:ar9170_eeprom_modal
xpdGain	ath9k/eeprom.h	/^	u8 xpdGain;$/;"	m	struct:modal_eep_4k_header
xpdGain	ath9k/eeprom.h	/^	u8 xpdGain;$/;"	m	struct:modal_eep_ar9287_header
xpdGain	ath9k/eeprom.h	/^	u8 xpdGain;$/;"	m	struct:modal_eep_header
xpdGain	carl9170/eeprom.h	/^	u8	xpdGain;$/;"	m	struct:ar9170_eeprom_modal
xretries	ath9k/debug.h	/^	u32 xretries;$/;"	m	struct:ath_tx_stats
xretries	ath9k/htc.h	/^	__be32 xretries;$/;"	m	struct:ath9k_htc_target_tx_stats
xretries	ath9k/rc.h	/^	u32 xretries;$/;"	m	struct:ath_rc_stats
xtxop	ath9k/debug.h	/^	u32 xtxop;$/;"	m	struct:ath_tx_stats
year	wil6210/wmi.h	/^	u8 year;$/;"	m	struct:wmi_notify_req_cmd
