#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Mar 20 18:44:38 2017
# Process ID: 12164
# Current directory: C:/Users/IBM_ADMIN/Desktop/yy/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5484 C:\Users\IBM_ADMIN\Desktop\yy\project_1\project_1.xpr
# Log file: C:/Users/IBM_ADMIN/Desktop/yy/project_1/vivado.log
# Journal file: C:/Users/IBM_ADMIN/Desktop/yy/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'w:/img_proc_full'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/IBM_ADMIN/Downloads/vivado-library-master/if/pmod_v1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/IBM_ADMIN/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/IBM_ADMIN/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/img_proc_full'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/IBM_ADMIN/Desktop/yy/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/IBM_ADMIN/Desktop/yy/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/IBM_ADMIN/Desktop/yy/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/IBM_ADMIN/Desktop/yy/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/IBM_ADMIN/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/IBM_ADMIN/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/IBM_ADMIN/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0

open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1021.938 ; gain = 322.461
open_bd_design {C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- digilentinc.com:IP:PmodWIFI:1.0 - PmodWIFI_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 - stream_jpg_yy_nv_mn_v1_0_wed2_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1071.699 ; gain = 49.762
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (stream_jpg_yy_nv_mn_v1_0_v1_0_wed2 1.0) from revision 10 to revision 19
WARNING: [IP_Flow 19-4698] Upgrade has added port 'calibrate'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'edge_ram_addr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'edge_ram_din'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'edge_ram_wren'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'img_proc_write'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'microblaze_read'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/IBM_ADMIN/Desktop/yy/project_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/IBM_ADMIN/Desktop/yy/project_1/ip_upgrade.log'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.1 fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
startgroup
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.TDATA_NUM_BYTES {4} CONFIG.Overflow_Flag_AXI {true} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.TSTRB_WIDTH {4} CONFIG.TKEEP_WIDTH {4} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_M0_AXIS]
connect_bd_intf_net [get_bd_intf_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis] [get_bd_intf_pins fifo_generator_0/M_AXIS]
connect_bd_intf_net [get_bd_intf_pins fifo_generator_0/S_AXIS] [get_bd_intf_pins microblaze_0/M0_AXIS]
connect_bd_net [get_bd_pins fifo_generator_0/s_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins fifo_generator_0/s_aresetn] [get_bd_pins rst_clk_wiz_1_100M/mb_reset]
startgroup
connect_bd_net -net axis_overflow [get_bd_pins fifo_generator_0/axis_overflow]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {axis_overflow }]
true
endgroup
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_intf_nets {microblaze_0_M0_AXIS }]
true
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_intf_nets {fifo_generator_0_M_AXIS }]
true
report_ip_status -name ip_status 
validate_bd_design
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /fifo_generator_0/s_aresetn(ACTIVE_LOW) and /rst_clk_wiz_1_100M/mb_reset(ACTIVE_HIGH)
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1345.902 ; gain = 199.184
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_mb_reset]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_mb_reset]'
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_mb_reset]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/mb_reset] [get_bd_pins microblaze_0_axi_intc/processor_rst]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/mb_reset] [get_bd_pins microblaze_0/Reset]
connect_bd_net [get_bd_pins fifo_generator_0/s_aresetn] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_aresetn]
validate_bd_design
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb
/stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tlast
/stream_jpg_yy_nv_mn_v1_0_wed2_0/calibrate
/stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read

validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1417.184 ; gain = 0.000
save_bd_design
Wrote  : <C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb
/stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tlast
/stream_jpg_yy_nv_mn_v1_0_wed2_0/calibrate
/stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read

Verilog Output written to : C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream_jpg_yy_nv_mn_v1_0_wed2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us .
Exporting to file C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Mon Mar 20 18:50:07 2017] Launched synth_1...
Run output will be captured here: C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.runs/synth_1/runme.log
[Mon Mar 20 18:50:07 2017] Launched impl_1...
Run output will be captured here: C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:01:07 . Memory (MB): peak = 1417.184 ; gain = 0.000
open_hw
file copy -force C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.sdk/design_1_wrapper.hdf

connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646030A
set_property PROGRAM.FILE {C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a100t_0 and the probes file C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.runs/impl_1/debug_nets.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file has 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file OR
2. Goto device properties and associate the correct probes file with the programming file already programmed in the device.
set_property PROBES.FILE {C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 20:30:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 20:30:02
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 20:30:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 20:30:23
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 20:30:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 20:30:26
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 20:30:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 20:30:36
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 20:30:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 20:30:37
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 20:30:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 20:30:39
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 20:30:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 20:30:40
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 20:30:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 20:30:41
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 20:30:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 20:30:42
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 20:30:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 20:30:44
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 20:31:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 20:31:12
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 20:31:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 20:31:53
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 20:32:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 20:32:00
open_bd_design {C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets fifo_generator_0_M_AXIS] [get_bd_intf_nets microblaze_0_M0_AXIS] [get_bd_nets axis_overflow] [get_bd_cells fifo_generator_0]
connect_bd_intf_net [get_bd_intf_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis] [get_bd_intf_pins microblaze_0/M0_AXIS]
save_bd_design
Wrote  : <C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb
/stream_jpg_yy_nv_mn_v1_0_wed2_0/calibrate
/stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read

Verilog Output written to : C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream_jpg_yy_nv_mn_v1_0_wed2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us .
Exporting to file C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:01:17 . Memory (MB): peak = 1600.055 ; gain = 30.211
export_ip_user_files -of_objects [get_files C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.ip_user_files/ipstatic -force -quiet
ipx::edit_ip_in_project -upgrade true -name stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project -directory C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project c:/Users/IBM_ADMIN/Desktop/yy/img_proc_full/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/ibm_admin/desktop/yy/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/img_proc_full'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/IBM_ADMIN/Desktop/yy/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/IBM_ADMIN/Desktop/yy/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/IBM_ADMIN/Desktop/yy/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/IBM_ADMIN/Desktop/yy/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/IBM_ADMIN/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/IBM_ADMIN/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/IBM_ADMIN/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1600.055 ; gain = 0.000
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project project_1
current_project stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project
close_project
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1753.738 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar 20 20:40:16 2017] Launched synth_1...
Run output will be captured here: C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.runs/synth_1/runme.log
[Mon Mar 20 20:40:16 2017] Launched impl_1...
Run output will be captured here: C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.runs/impl_1/runme.log
file copy -force C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.sdk/design_1_wrapper.hdf

set_property PROBES.FILE {C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/yy_ready_o} {u_ila_0_microblaze_0_M0_AXIS_TVALID} {u_ila_0_rst_clk_wiz_1_100M_peripheral_aresetn} {u_ila_0_microblaze_0_M0_AXIS_TREADY} {u_ila_0_microblaze_0_M0_AXIS_TREADY_1} {u_ila_0_microblaze_0_M0_AXIS_TVALID_1} {u_ila_0_s00_axis_tdata} {u_ila_0_s00_axis_tdata_1} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:10
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:13
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:17
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:20
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:24
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:27
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:31
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:34
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:38
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:42
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:45
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:48
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:52
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:55
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:12:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:12:59
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:13:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:13:02
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-20 21:13:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-20 21:13:06
save_wave_config {C:/Users/IBM_ADMIN/Desktop/yy/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 21:13:15 2017...
