# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 3 6 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
BLOCK 4 1
BLOCK 4 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
CPU 4 2 2
# CONTEXT CPU 3 4
BLOCK 5 2
UNBLOCK 5 0
UNBLOCK 5 1
UNBLOCK 5 3
CPU 5 4 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 6 3
UNBLOCK 6 2
CPU 6 4 0
CPU 6 5 1
CPU 6 7 2
CPU 6 6 3
CPU 7 4 0
# CONTEXT CPU 1 7
CPU 7 7 2
CPU 7 6 3
# CONTEXT CPU 0 8
CPU 8 8 1
CPU 8 7 2
CPU 8 6 3
BLOCK 9 8
CPU 9 9 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 6 3
BLOCK 10 7
UNBLOCK 10 8
CPU 10 9 0
CPU 10 10 1
# CONTEXT CPU 2 10
CPU 10 6 3
UNBLOCK 11 7
CPU 11 9 0
CPU 11 10 1
CPU 11 11 2
CPU 11 6 3
BLOCK 12 9
BLOCK 12 10
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
# CONTEXT CPU 3 12
UNBLOCK 13 9
UNBLOCK 13 10
CPU 13 12 0
CPU 13 13 1
CPU 13 14 2
# CONTEXT CPU 3 13
BLOCK 14 14
CPU 14 12 0
CPU 14 13 1
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
BLOCK 15 12
UNBLOCK 15 14
# CONTEXT CPU 0 15
CPU 15 13 1
# CONTEXT CPU 2 15
CPU 15 0 3
BLOCK 16 13
UNBLOCK 16 12
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
CPU 16 0 3
UNBLOCK 17 13
# CONTEXT CPU 0 17
# CONTEXT CPU 1 17
CPU 17 1 2
CPU 17 0 3
CPU 18 3 0
# CONTEXT CPU 1 18
CPU 18 1 2
CPU 18 0 3
CPU 19 3 0
CPU 19 2 1
CPU 19 1 2
CPU 19 0 3
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
CPU 20 1 2
CPU 20 0 3
EXIT 21 0 3
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
CPU 21 1 2
# CONTEXT CPU 3 21
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
CPU 22 1 2
# CONTEXT CPU 3 22
EXIT 23 1 2
CPU 23 5 0
CPU 23 4 1
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
BLOCK 24 4
CPU 24 5 0
# CONTEXT CPU 1 24
CPU 24 7 2
CPU 24 8 3
UNBLOCK 25 4
CPU 25 5 0
# CONTEXT CPU 1 25
CPU 25 7 2
CPU 25 8 3
CPU 26 5 0
# CONTEXT CPU 1 26
CPU 26 7 2
CPU 26 8 3
BLOCK 27 5
# CONTEXT CPU 0 27
CPU 27 11 1
CPU 27 7 2
CPU 27 8 3
UNBLOCK 28 5
# CONTEXT CPU 0 28
CPU 28 11 1
CPU 28 7 2
CPU 28 8 3
EXIT 29 7 2
# CONTEXT CPU 0 29
CPU 29 11 1
# CONTEXT CPU 2 29
CPU 29 8 3
BLOCK 30 11
CPU 30 6 0
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
CPU 30 8 3
BLOCK 31 6
BLOCK 31 8
UNBLOCK 31 11
# CONTEXT CPU 0 31
CPU 31 10 1
# CONTEXT CPU 2 31
# CONTEXT CPU 3 31
UNBLOCK 32 6
UNBLOCK 32 8
# CONTEXT CPU 0 32
CPU 32 10 1
CPU 32 9 2
# CONTEXT CPU 3 32
BLOCK 33 10
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
CPU 33 9 2
# CONTEXT CPU 3 33
UNBLOCK 34 10
CPU 34 14 0
CPU 34 13 1
CPU 34 9 2
CPU 34 12 3
BLOCK 35 14
BLOCK 35 13
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
CPU 35 9 2
CPU 35 12 3
BLOCK 36 9
BLOCK 36 12
UNBLOCK 36 13
UNBLOCK 36 14
CPU 36 3 0
CPU 36 2 1
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
UNBLOCK 37 9
UNBLOCK 37 12
CPU 37 3 0
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
# CONTEXT CPU 3 37
# CONTEXT CPU 0 38
CPU 38 11 1
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
CPU 39 6 0
CPU 39 11 1
CPU 39 4 2
CPU 39 5 3
EXIT 40 6 0
# CONTEXT CPU 0 40
CPU 40 11 1
CPU 40 4 2
CPU 40 5 3
# CONTEXT CPU 0 41
CPU 41 11 1
CPU 41 4 2
# CONTEXT CPU 3 41
BLOCK 42 11
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
CPU 42 4 2
# CONTEXT CPU 3 42
UNBLOCK 43 11
CPU 43 8 0
CPU 43 13 1
# CONTEXT CPU 2 43
# CONTEXT CPU 3 43
EXIT 44 8 0
BLOCK 44 13
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
CPU 44 10 3
UNBLOCK 45 13
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
CPU 45 10 3
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46 14 2
CPU 46 10 3
BLOCK 47 14
CPU 47 9 0
CPU 47 12 1
# CONTEXT CPU 2 47
CPU 47 10 3
BLOCK 48 12
UNBLOCK 48 14
CPU 48 9 0
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
CPU 48 10 3
EXIT 49 9 0
EXIT 49 10 3
UNBLOCK 49 12
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50 2 2
# CONTEXT CPU 3 50
# CONTEXT CPU 0 51
CPU 51 3 1
CPU 51 2 2
# CONTEXT CPU 3 51
CPU 52 5 0
# CONTEXT CPU 1 52
CPU 52 2 2
CPU 52 11 3
EXIT 53 5 0
EXIT 53 2 2
EXIT 53 11 3
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
CPU 54 14 2
# CONTEXT CPU 3 54
BLOCK 55 14
# CONTEXT CPU 0 55
CPU 55 4 1
# CONTEXT CPU 2 55
# CONTEXT CPU 3 55
EXIT 56 4 1
UNBLOCK 56 14
CPU 56 13 0
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
CPU 56 12 3
BLOCK 57 12
CPU 57 13 0
# CONTEXT CPU 1 57
# CONTEXT CPU 2 57
CPU 57 -1 3
UNBLOCK 58 12
CPU 58 13 0
# CONTEXT CPU 1 58
CPU 58 3 2
# CONTEXT CPU 3 58
BLOCK 59 13
EXIT 59 3 2
CPU 59 -1 0
CPU 59 14 1
CPU 59 -1 2
CPU 59 12 3
BLOCK 60 14
UNBLOCK 60 13
# CONTEXT CPU 0 60
CPU 60 -1 1
CPU 60 -1 2
CPU 60 12 3
UNBLOCK 61 14
CPU 61 13 0
# CONTEXT CPU 1 61
CPU 61 -1 2
CPU 61 12 3
EXIT 62 13 0
EXIT 62 12 3
CPU 62 -1 0
CPU 62 14 1
CPU 62 -1 2
CPU 62 -1 3
BLOCK 63 14
CPU 63 -1 0
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
UNBLOCK 64 14
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
CPU 67 14 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
BLOCK 68 14
CPU 68 -1 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
UNBLOCK 69 14
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
CPU 70 14 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
BLOCK 71 14
CPU 71 -1 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
UNBLOCK 72 14
# CONTEXT CPU 0 72
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
CPU 73 14 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
EXIT 74 14 0
CPU 74 -1 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
