Classic Timing Analyzer report for behavioural
Fri Nov 05 09:23:16 2010
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                    ;
+------------------------------+-------+---------------+-------------+---------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.480 ns   ; DATA[0] ; Y[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5Q208C7        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+----------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To   ;
+-------+-------------------+-----------------+----------+------+
; N/A   ; None              ; 15.480 ns       ; DATA[0]  ; Y[0] ;
; N/A   ; None              ; 15.304 ns       ; DATA[1]  ; Y[0] ;
; N/A   ; None              ; 15.207 ns       ; DATA[3]  ; Y[0] ;
; N/A   ; None              ; 14.770 ns       ; DATA[2]  ; Y[0] ;
; N/A   ; None              ; 13.978 ns       ; DATA[0]  ; Y[1] ;
; N/A   ; None              ; 13.796 ns       ; DATA[1]  ; Y[1] ;
; N/A   ; None              ; 13.700 ns       ; DATA[3]  ; Y[1] ;
; N/A   ; None              ; 13.671 ns       ; DATA[8]  ; Y[0] ;
; N/A   ; None              ; 13.523 ns       ; DATA[9]  ; Y[0] ;
; N/A   ; None              ; 13.500 ns       ; DATA[4]  ; Y[0] ;
; N/A   ; None              ; 13.264 ns       ; DATA[2]  ; Y[1] ;
; N/A   ; None              ; 12.432 ns       ; DATA[4]  ; Y[1] ;
; N/A   ; None              ; 12.345 ns       ; DATA[8]  ; Y[1] ;
; N/A   ; None              ; 12.300 ns       ; DATA[0]  ; Y[3] ;
; N/A   ; None              ; 12.288 ns       ; DATA[13] ; Y[2] ;
; N/A   ; None              ; 12.263 ns       ; DATA[12] ; Y[2] ;
; N/A   ; None              ; 12.193 ns       ; DATA[13] ; Y[3] ;
; N/A   ; None              ; 12.168 ns       ; DATA[12] ; Y[3] ;
; N/A   ; None              ; 12.164 ns       ; DATA[9]  ; Y[1] ;
; N/A   ; None              ; 12.121 ns       ; DATA[1]  ; Y[3] ;
; N/A   ; None              ; 12.018 ns       ; DATA[11] ; Y[2] ;
; N/A   ; None              ; 12.018 ns       ; DATA[3]  ; Y[3] ;
; N/A   ; None              ; 11.991 ns       ; DATA[11] ; Y[1] ;
; N/A   ; None              ; 11.972 ns       ; DATA[0]  ; Y[2] ;
; N/A   ; None              ; 11.925 ns       ; DATA[11] ; Y[3] ;
; N/A   ; None              ; 11.890 ns       ; DATA[9]  ; Y[2] ;
; N/A   ; None              ; 11.833 ns       ; DATA[8]  ; Y[2] ;
; N/A   ; None              ; 11.830 ns       ; DATA[9]  ; Y[3] ;
; N/A   ; None              ; 11.793 ns       ; DATA[1]  ; Y[2] ;
; N/A   ; None              ; 11.772 ns       ; DATA[8]  ; Y[3] ;
; N/A   ; None              ; 11.740 ns       ; DATA[14] ; Y[2] ;
; N/A   ; None              ; 11.721 ns       ; DATA[15] ; Y[2] ;
; N/A   ; None              ; 11.690 ns       ; DATA[3]  ; Y[2] ;
; N/A   ; None              ; 11.651 ns       ; DATA[12] ; Y[0] ;
; N/A   ; None              ; 11.645 ns       ; DATA[14] ; Y[3] ;
; N/A   ; None              ; 11.626 ns       ; DATA[15] ; Y[3] ;
; N/A   ; None              ; 11.582 ns       ; DATA[2]  ; Y[3] ;
; N/A   ; None              ; 11.452 ns       ; DATA[11] ; Y[0] ;
; N/A   ; None              ; 11.342 ns       ; DATA[4]  ; Y[3] ;
; N/A   ; None              ; 11.254 ns       ; DATA[2]  ; Y[2] ;
; N/A   ; None              ; 11.044 ns       ; DATA[4]  ; Y[2] ;
; N/A   ; None              ; 10.849 ns       ; DATA[13] ; Y[1] ;
; N/A   ; None              ; 10.834 ns       ; DATA[12] ; Y[1] ;
; N/A   ; None              ; 10.663 ns       ; DATA[13] ; Y[0] ;
; N/A   ; None              ; 10.604 ns       ; DATA[15] ; Y[0] ;
; N/A   ; None              ; 10.529 ns       ; DATA[14] ; Y[0] ;
; N/A   ; None              ; 10.356 ns       ; DATA[15] ; Y[1] ;
; N/A   ; None              ; 10.279 ns       ; DATA[14] ; Y[1] ;
; N/A   ; None              ; 9.383 ns        ; DATA[6]  ; Y[0] ;
; N/A   ; None              ; 9.267 ns        ; DATA[5]  ; Y[0] ;
; N/A   ; None              ; 9.215 ns        ; GO       ; Y[2] ;
; N/A   ; None              ; 9.210 ns        ; GO       ; Y[1] ;
; N/A   ; None              ; 9.210 ns        ; GO       ; Y[3] ;
; N/A   ; None              ; 8.612 ns        ; DATA[7]  ; Y[0] ;
; N/A   ; None              ; 8.601 ns        ; GO       ; Y[0] ;
; N/A   ; None              ; 8.230 ns        ; DATA[5]  ; Y[1] ;
; N/A   ; None              ; 8.061 ns        ; DATA[6]  ; Y[1] ;
; N/A   ; None              ; 7.960 ns        ; DATA[10] ; Y[2] ;
; N/A   ; None              ; 7.933 ns        ; DATA[10] ; Y[1] ;
; N/A   ; None              ; 7.882 ns        ; DATA[7]  ; Y[1] ;
; N/A   ; None              ; 7.867 ns        ; DATA[10] ; Y[3] ;
; N/A   ; None              ; 7.700 ns        ; DATA[10] ; Y[0] ;
; N/A   ; None              ; 7.471 ns        ; DATA[7]  ; Y[3] ;
; N/A   ; None              ; 7.222 ns        ; DATA[6]  ; Y[3] ;
; N/A   ; None              ; 7.173 ns        ; DATA[7]  ; Y[2] ;
; N/A   ; None              ; 7.110 ns        ; DATA[5]  ; Y[3] ;
; N/A   ; None              ; 6.924 ns        ; DATA[6]  ; Y[2] ;
; N/A   ; None              ; 6.812 ns        ; DATA[5]  ; Y[2] ;
+-------+-------------------+-----------------+----------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Nov 05 09:23:16 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Info: Longest tpd from source pin "DATA[0]" to destination pin "Y[0]" is 15.480 ns
    Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_180; Fanout = 3; PIN Node = 'DATA[0]'
    Info: 2: + IC(6.242 ns) + CELL(0.541 ns) = 7.696 ns; Loc. = LCCOMB_X2_Y4_N24; Fanout = 1; COMB Node = 'leading_ones:inst|process_0~14'
    Info: 3: + IC(0.316 ns) + CELL(0.545 ns) = 8.557 ns; Loc. = LCCOMB_X2_Y4_N18; Fanout = 1; COMB Node = 'leading_ones:inst|process_0~15'
    Info: 4: + IC(0.294 ns) + CELL(0.485 ns) = 9.336 ns; Loc. = LCCOMB_X2_Y4_N28; Fanout = 1; COMB Node = 'leading_ones:inst|process_0~16'
    Info: 5: + IC(0.568 ns) + CELL(0.507 ns) = 10.411 ns; Loc. = LCCOMB_X2_Y4_N14; Fanout = 1; COMB Node = 'leading_ones:inst|process_0~17'
    Info: 6: + IC(0.876 ns) + CELL(0.178 ns) = 11.465 ns; Loc. = LCCOMB_X1_Y3_N4; Fanout = 1; COMB Node = 'leading_ones:inst|process_0~18'
    Info: 7: + IC(1.115 ns) + CELL(2.900 ns) = 15.480 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'Y[0]'
    Info: Total cell delay = 6.069 ns ( 39.21 % )
    Info: Total interconnect delay = 9.411 ns ( 60.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Fri Nov 05 09:23:17 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


