{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1397484541501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1397484541502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 16:09:01 2014 " "Processing started: Mon Apr 14 16:09:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1397484541502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1397484541502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1397484541502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1397484541729 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ddl_ctrlr EP2S15F484C5 " "Selected device EP2S15F484C5 for design \"ddl_ctrlr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1397484542002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1397484542045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1397484542045 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL0:inst44\|altpll:altpll_component\|pll Enhanced PLL " "Implemented PLL \"PLL0:inst44\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1397484542155 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk1 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1397484542155 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk2 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1397484542155 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk4 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk4 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1397484542155 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1397484542155 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1 1397484542218 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C5 " "Device EP2S30F484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1397484542548 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5 " "Device EP2S60F484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1397484542548 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5ES " "Device EP2S60F484C5ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1397484542548 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90H484C5 " "Device EP2S90H484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1397484542548 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1397484542548 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "18 " "Fitter converted 18 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CS~ T16 " "Pin ~CS~ is reserved at location T16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~CS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7451 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nWS~ V16 " "Pin ~nWS~ is reserved at location V16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nWS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nWS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7452 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nRS~ W17 " "Pin ~nRS~ is reserved at location W17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nRS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nRS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7453 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~RUnLU~ V11 " "Pin ~RUnLU~ is reserved at location V11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~RUnLU~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~RUnLU~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7454 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCS~ W12 " "Pin ~nCS~ is reserved at location W12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nCS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7455 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM2~ D12 " "Pin ~PGM2~ is reserved at location D12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~PGM2~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM2~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7456 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM0~ H11 " "Pin ~PGM0~ is reserved at location H11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~PGM0~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7457 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM1~ E11 " "Pin ~PGM1~ is reserved at location E11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~PGM1~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7458 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Pin ~DATA0~ is reserved at location E13" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7459 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CRC_ERROR~ E12 " "Pin ~CRC_ERROR~ is reserved at location E12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~CRC_ERROR~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CRC_ERROR~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7460 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA1~ H12 " "Pin ~DATA1~ is reserved at location H12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA1~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7461 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA2~ D17 " "Pin ~DATA2~ is reserved at location D17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA2~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA2~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7462 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA4~ E16 " "Pin ~DATA4~ is reserved at location E16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA4~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA4~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7463 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA3~ A19 " "Pin ~DATA3~ is reserved at location A19" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA3~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA3~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7464 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA5~ E17 " "Pin ~DATA5~ is reserved at location E17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA5~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA5~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7465 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA6~ B19 " "Pin ~DATA6~ is reserved at location B19" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA6~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA6~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7466 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~RDYnBSY~ F17 " "Pin ~RDYnBSY~ is reserved at location F17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~RDYnBSY~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~RDYnBSY~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7467 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA7~ D18 " "Pin ~DATA7~ is reserved at location D18" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA7~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA7~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 7468 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397484542556 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1397484542556 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1397484542567 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1397484542715 ""}
{ "Critical Warning" "WFARM_FARM_PLL_CLKIN_FED_BY_GCLK" "PLL0:inst44\|altpll:altpll_component\|pll CLK40DES1 " "Input pin \"CLK40DES1\" feeds inclk port of PLL \"PLL0:inst44\|altpll:altpll_component\|pll\" by global clock - I/O timing will be affected" {  } { { "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -176 -1368 -1200 -160 "CLK40DES1" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 136 6720 7625 0} { 0 { 0 ""} 0 1244 6720 7625 0}  }  } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst44" "" } } } } { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL0:inst44|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 1 164040 "Input pin \"%2!s!\" feeds inclk port of PLL \"%1!s!\" by global clock - I/O timing will be affected" 0 0 "" 0 -1 1397484542759 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1397484542946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1397484542946 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1397484542946 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1397484542946 ""}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1397484542958 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1397484543005 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397484543006 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397484543006 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397484543006 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000    CLK40DES1 " "  25.000    CLK40DES1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397484543006 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " "  25.000 ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397484543006 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst63 " "  25.000       inst63" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397484543006 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst85 " "  25.000       inst85" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397484543006 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " "  25.000 PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397484543006 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " "  50.000 PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397484543006 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " " 100.000 PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397484543006 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 PLL0:inst44\|altpll:altpll_component\|_clk4 " "   6.250 PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397484543006 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397484543006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK40DES1 (placed in PIN N20 (CLK3p, Input)) " "Automatically promoted node CLK40DES1 (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543164 ""}  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -176 -1368 -1200 -160 "CLK40DES1" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 136 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543164 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X21_Y27_N8 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X21_Y27_N8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543164 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL0:inst44|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 1244 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543164 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL0:inst44|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 1244 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543164 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL0:inst44|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 1244 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk4 (placed in counter C3 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk4 (placed in counter C3 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543165 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL0:inst44|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 1244 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543165 ""}  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 3997 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddlctrlr:inst\|FIFO_CLK  " "Automatically promoted node ddlctrlr:inst\|FIFO_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543165 ""}  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 1756 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|FIFO_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 1534 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst63  " "Automatically promoted node inst63 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543165 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 576 -808 -744 656 "inst63" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst63 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 1720 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst85  " "Automatically promoted node inst85 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst64 " "Destination node inst64" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 1710 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst21~2 " "Destination node inst21~2" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 2248 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst20 " "Destination node inst20" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 1717 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst72 " "Destination node inst72" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -248 1008 1072 -200 "inst72" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst72 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 1732 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0 " "Destination node ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 81 16 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 2398 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WRITE_fbTEN_pulse~0 " "Destination node ddlctrlr:inst\|WRITE_fbTEN_pulse~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 2699 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0 " "Destination node DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 2825 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0 " "Destination node ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 3080 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|SEGMENT_WORD_COUNTER\[11\]~0 " "Destination node ddlctrlr:inst\|SEGMENT_WORD_COUNTER\[11\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 87 21 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEGMENT_WORD_COUNTER[11]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 3101 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543165 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1397484543165 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 1711 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 629 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 4557 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 4553 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 628 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 4554 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543166 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1397484543166 ""}  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 5339 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Destination node L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 17 13 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 2570 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Destination node TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 65 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 3000 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Destination node TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 64 16 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[8]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 3058 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_DELAY:inst68\|COUNTER\[4\]~1 " "Destination node L0_DELAY:inst68\|COUNTER\[4\]~1" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 3079 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[11\]~0 " "Destination node TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[11\]~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 50 14 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2_DETECTOR_A[11]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 3120 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Destination node TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 63 1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 3156 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst65~0 " "Destination node inst65~0" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 3206 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1397484543167 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 1717 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst64  " "Automatically promoted node inst64 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|COLUMN_NMBER\[3\]~0 " "Destination node ddlctrlr:inst\|COLUMN_NMBER\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 85 13 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_NMBER[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 2307 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0 " "Destination node ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 107 17 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 2313 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0 " "Destination node ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 86 16 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEGMENT_COUNTER[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 2320 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|CMD_DEC_REG\[7\]~0 " "Destination node ddlctrlr:inst\|CMD_DEC_REG\[7\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 80 12 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CMD_DEC_REG[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 2453 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0 " "Destination node ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 104 16 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WAIT_CLEAR_BUSY[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 2678 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1397484543167 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 1710 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 4261 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 5786 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543168 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1397484543168 ""}  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 4122 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397484543168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 4178 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 4179 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 4262 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397484543168 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1397484543168 ""}  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 0 { 0 ""} 0 4022 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397484543168 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1397484543467 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1397484543471 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1397484543471 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1397484543475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1397484543481 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1397484543484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1 1397484543627 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1397484543631 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1397484543631 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397484543681 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397484543777 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "PLL0:inst44\|altpll:altpll_component\|pll 0 " "PLL \"PLL0:inst44\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] PLL0:inst44\|altpll:altpll_component\|pll driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl " "Input port INCLK\[0\] of node \"PLL0:inst44\|altpll:altpll_component\|pll\" is driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "PLL0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/PLL0.tdf" 50 0 0 } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst44" "" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -176 -1368 -1200 -160 "CLK40DES1" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1397484543944 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "PLL0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/PLL0.tdf" 50 0 0 } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst44" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1397484543944 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1397484543984 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397484544763 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst64~clkctrl " "Asynchronous signal \|ddl_ctrlr\|inst64~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|BLOCK_WRITE_START " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|BLOCK_WRITE_START" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst67 " "Asynchronous signal \|ddl_ctrlr\|inst67" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_ILLEGAL_FANOUT_SIGNAL" "\|ddl_ctrlr\|inst21~2 " "Signal fans out to non asynchronous inputs at node \|ddl_ctrlr\|inst21~2. No action will be taken" {  } {  } 0 128022 "Signal fans out to non asynchronous inputs at node %1!s!. No action will be taken" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Asynchronous signal \|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_DONT_TOUCH" "" "Netlist optimizations are not allowed on this signal (either by user assignment or because of partition boundaries). No action will be taken" {  } {  } 0 128023 "Netlist optimizations are not allowed on this signal (either by user assignment or because of partition boundaries). No action will be taken" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst20~clkctrl " "Asynchronous signal \|ddl_ctrlr\|inst20~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst72 " "Asynchronous signal \|ddl_ctrlr\|inst72" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_NMBER\[3\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_NMBER\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst21~2 " "Asynchronous signal \|ddl_ctrlr\|inst21~2" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst34 " "Asynchronous signal \|ddl_ctrlr\|inst34" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst56 " "Asynchronous signal \|ddl_ctrlr\|inst56" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Asynchronous signal \|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN_pulse~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN_pulse~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0 " "Asynchronous signal \|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1 " "Asynchronous signal \|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_COUNTER\[11\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_COUNTER\[11\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[11\]~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[11\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:sld_hub_inst\|clr_reg~clkctrl " "Asynchronous signal \|ddl_ctrlr\|sld_hub:sld_hub_inst\|clr_reg~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Asynchronous signal \|ddl_ctrlr\|sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl " "Asynchronous signal \|ddl_ctrlr\|sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:sld_hub_inst\|virtual_ir_scan_reg " "Asynchronous signal \|ddl_ctrlr\|sld_hub:sld_hub_inst\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl " "Asynchronous signal \|ddl_ctrlr\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397484544819 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "30 0 " "Found 30 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1 1397484544819 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1 1397484544819 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1397484544823 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397484544855 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397484545065 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397484545068 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397484545143 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397484545143 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397484545351 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1397484545637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1397484545760 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1397484545978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1 1397484546115 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1397484546120 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1397484546120 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1397484546131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1397484546696 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397484546748 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397484546845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1397484547516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1397484547521 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1397484551457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1397484551458 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1397484551459 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397484551835 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1 1397484551892 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1397484551892 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397484551893 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397484557087 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397484557183 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397484557424 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397484557426 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397484557525 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397484557525 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397484557695 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397484557696 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397484557806 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:06 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:06" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1397484558110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1397484558450 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397484559058 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397484559153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X12_Y13 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } { { "loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23 - Copy/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13"} 0 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1397484562139 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1397484562139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1397484567451 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" { { "Info" "IDAT_USING_ADVANCED_IO_TIMING" "" "Using Advanced I/O Timing for I/O buffer delay annotation" {  } {  } 0 306008 "Using Advanced I/O Timing for I/O buffer delay annotation" 0 0 "" 0 -1 1397484567568 ""}  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1397484567568 ""}
{ "Warning" "WDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without board trace model assignments" { { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[12\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[12\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[11\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[11\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[10\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[10\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[9\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[9\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[8\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[8\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[31\] 3.3-V LVTTL " "Pin \"fbD\[31\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[30\] 3.3-V LVTTL " "Pin \"fbD\[30\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[29\] 3.3-V LVTTL " "Pin \"fbD\[29\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[28\] 3.3-V LVTTL " "Pin \"fbD\[28\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[27\] 3.3-V LVTTL " "Pin \"fbD\[27\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[26\] 3.3-V LVTTL " "Pin \"fbD\[26\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[25\] 3.3-V LVTTL " "Pin \"fbD\[25\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[24\] 3.3-V LVTTL " "Pin \"fbD\[24\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[23\] 3.3-V LVTTL " "Pin \"fbD\[23\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[22\] 3.3-V LVTTL " "Pin \"fbD\[22\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[21\] 3.3-V LVTTL " "Pin \"fbD\[21\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[20\] 3.3-V LVTTL " "Pin \"fbD\[20\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[19\] 3.3-V LVTTL " "Pin \"fbD\[19\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[18\] 3.3-V LVTTL " "Pin \"fbD\[18\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[17\] 3.3-V LVTTL " "Pin \"fbD\[17\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[16\] 3.3-V LVTTL " "Pin \"fbD\[16\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[15\] 3.3-V LVTTL " "Pin \"fbD\[15\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[14\] 3.3-V LVTTL " "Pin \"fbD\[14\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[13\] 3.3-V LVTTL " "Pin \"fbD\[13\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[12\] 3.3-V LVTTL " "Pin \"fbD\[12\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[11\] 3.3-V LVTTL " "Pin \"fbD\[11\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[10\] 3.3-V LVTTL " "Pin \"fbD\[10\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[9\] 3.3-V LVTTL " "Pin \"fbD\[9\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[8\] 3.3-V LVTTL " "Pin \"fbD\[8\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[7\] 3.3-V LVTTL " "Pin \"fbD\[7\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[6\] 3.3-V LVTTL " "Pin \"fbD\[6\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[5\] 3.3-V LVTTL " "Pin \"fbD\[5\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[4\] 3.3-V LVTTL " "Pin \"fbD\[4\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[3\] 3.3-V LVTTL " "Pin \"fbD\[3\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[2\] 3.3-V LVTTL " "Pin \"fbD\[2\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[1\] 3.3-V LVTTL " "Pin \"fbD\[1\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[0\] 3.3-V LVTTL " "Pin \"fbD\[0\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbCTRLn 3.3-V LVTTL " "Pin \"fbCTRLn\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbTENn 3.3-V LVTTL " "Pin \"fbTENn\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "SEG_CLOCK 3.3-V LVTTL " "Pin \"SEG_CLOCK\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "foCLK 3.3-V LVTTL " "Pin \"foCLK\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "LOC_CSn 3.3-V LVTTL " "Pin \"LOC_CSn\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "SEG_TRIG 3.3-V LVTTL " "Pin \"SEG_TRIG\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "BUSY 3.3-V LVTTL " "Pin \"BUSY\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "SPARE_LVDS 3.3-V LVTTL " "Pin \"SPARE_LVDS\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "G_SPARE1 3.3-V LVTTL " "Pin \"G_SPARE1\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "G_SPARE2 3.3-V LVTTL " "Pin \"G_SPARE2\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "TRIG_LED 3.3-V LVTTL " "Pin \"TRIG_LED\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "ACCESS_LED 3.3-V LVTTL " "Pin \"ACCESS_LED\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "foBSYn 3.3-V LVTTL " "Pin \"foBSYn\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "LOC_Rn/W 3.3-V LVTTL " "Pin \"LOC_Rn/W\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "Aout 3.3-V LVTTL " "Pin \"Aout\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "Bout 3.3-V LVTTL " "Pin \"Bout\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "Cout 3.3-V LVTTL " "Pin \"Cout\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "Dout 3.3-V LVTTL " "Pin \"Dout\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "RESETn_to_SEGMENT 3.3-V LVTTL " "Pin \"RESETn_to_SEGMENT\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[7\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[7\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[6\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[6\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[5\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[5\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[4\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[4\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[3\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[3\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[2\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[2\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[1\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[1\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[0\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[0\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397484567624 ""}  } {  } 0 306009 "Found %1!d! output pins without board trace model assignments" 0 0 "" 0 -1 1397484567624 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1397484567977 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" { { "Info" "IDAT_USING_ADVANCED_IO_TIMING" "" "Using Advanced I/O Timing for I/O buffer delay annotation" {  } {  } 0 306008 "Using Advanced I/O Timing for I/O buffer delay annotation" 0 0 "" 0 -1 1397484568226 ""}  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1397484568226 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1397484568679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.fit.smsg " "Generated suppressed messages file C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1397484570120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1397484570791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 16:09:30 2014 " "Processing ended: Mon Apr 14 16:09:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1397484570791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1397484570791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1397484570791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397484570791 ""}
