$date
	Tue Nov 04 18:10:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_maxpool2x2 $end
$var wire 1 ! out_valid $end
$var wire 8 " out_data [7:0] $end
$var parameter 32 # DATA_W $end
$var reg 1 $ clk $end
$var reg 1 % in_valid $end
$var reg 8 & p00 [7:0] $end
$var reg 8 ' p01 [7:0] $end
$var reg 8 ( p10 [7:0] $end
$var reg 8 ) p11 [7:0] $end
$var reg 1 * rst $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % in_valid $end
$var wire 8 + p00 [7:0] $end
$var wire 8 , p01 [7:0] $end
$var wire 8 - p10 [7:0] $end
$var wire 8 . p11 [7:0] $end
$var wire 1 * rst $end
$var parameter 32 / DATA_W $end
$var reg 8 0 max1 [7:0] $end
$var reg 8 1 max2 [7:0] $end
$var reg 8 2 out_data [7:0] $end
$var reg 1 ! out_valid $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 /
b1000 #
$end
#0
$dumpvars
bx 2
bx 1
bx 0
b0 .
b0 -
b0 ,
b0 +
1*
b0 )
b0 (
b0 '
b0 &
0%
0$
bx "
x!
$end
#5000
b0 1
b0 0
b0 "
b0 2
0!
1$
#10000
0$
#15000
1$
#20000
0$
1%
b111 )
b111 .
b10 (
b10 -
b1001 '
b1001 ,
b101 &
b101 +
0*
#25000
1!
b1001 "
b1001 2
b111 1
b1001 0
1$
#30000
0$
0%
#35000
0!
1$
#40000
0$
1%
b11111101 )
b11111101 .
b11110110 (
b11110110 -
b11111011 '
b11111011 ,
b11111000 &
b11111000 +
#45000
1!
b11111101 "
b11111101 2
b11111101 1
b11111011 0
1$
#50000
0$
0%
#55000
0!
1$
#60000
0$
1%
b1101 )
b1101 .
b1011 (
b1011 -
b1100 '
b1100 ,
b1100 &
b1100 +
#65000
1!
b1101 "
b1101 2
b1101 1
b1100 0
1$
#70000
0$
0%
#75000
0!
1$
#80000
0$
#85000
1$
#90000
0$
#95000
1$
#100000
0$
#105000
1$
#110000
0$
#115000
1$
#120000
0$
#125000
1$
#130000
0$
#135000
1$
#140000
0$
