

================================================================
== Vitis HLS Report for 'store_output_S0'
================================================================
* Date:           Tue May 27 03:08:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50252|    50252|  0.201 ms|  0.201 ms|  50252|  50252|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                                        |                                                                             |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                        Instance                                        |                                    Module                                   |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3_fu_100  |store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3  |    50180|    50180|  0.201 ms|  0.201 ms|  50180|  50180|       no|
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|      591|      376|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      502|    -|
|Register             |        -|     -|      158|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      749|      949|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                        Instance                                        |                                    Module                                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |mul_8ns_19ns_26_1_1_U797                                                                |mul_8ns_19ns_26_1_1                                                          |        0|   1|    0|    6|    0|
    |grp_store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3_fu_100  |store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3  |        0|   0|  591|  370|    0|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                   |                                                                             |        0|   1|  591|  376|    0|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln240_fu_160_p2  |         +|   0|  0|  71|          64|          64|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  71|          64|          64|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  338|         74|    1|         74|
    |kernel_output_blk_n_AW        |    9|          2|    1|          2|
    |kernel_output_blk_n_B         |    9|          2|    1|          2|
    |m_axi_kernel_output_AWADDR    |   14|          3|   64|        192|
    |m_axi_kernel_output_AWBURST   |    9|          2|    2|          4|
    |m_axi_kernel_output_AWCACHE   |    9|          2|    4|          8|
    |m_axi_kernel_output_AWID      |    9|          2|    1|          2|
    |m_axi_kernel_output_AWLEN     |   14|          3|   32|         96|
    |m_axi_kernel_output_AWLOCK    |    9|          2|    2|          4|
    |m_axi_kernel_output_AWPROT    |    9|          2|    3|          6|
    |m_axi_kernel_output_AWQOS     |    9|          2|    4|          8|
    |m_axi_kernel_output_AWREGION  |    9|          2|    4|          8|
    |m_axi_kernel_output_AWSIZE    |    9|          2|    3|          6|
    |m_axi_kernel_output_AWUSER    |    9|          2|    1|          2|
    |m_axi_kernel_output_AWVALID   |   14|          3|    1|          3|
    |m_axi_kernel_output_BREADY    |   14|          3|    1|          3|
    |m_axi_kernel_output_WVALID    |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  502|        110|  126|        422|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                 Name                                                | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                            |  73|   0|   73|          0|
    |grp_store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln240_reg_186                                                                                    |  26|   0|   26|          0|
    |trunc_ln_reg_191                                                                                     |  58|   0|   58|          0|
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                | 158|   0|  158|          0|
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  store_output_S0|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  store_output_S0|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  store_output_S0|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  store_output_S0|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  store_output_S0|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  store_output_S0|  return value|
|output_0_address0             |  out|   16|   ap_memory|         output_0|         array|
|output_0_ce0                  |  out|    1|   ap_memory|         output_0|         array|
|output_0_q0                   |   in|   32|   ap_memory|         output_0|         array|
|output_1_address0             |  out|   16|   ap_memory|         output_1|         array|
|output_1_ce0                  |  out|    1|   ap_memory|         output_1|         array|
|output_1_q0                   |   in|   32|   ap_memory|         output_1|         array|
|output_2_address0             |  out|   16|   ap_memory|         output_2|         array|
|output_2_ce0                  |  out|    1|   ap_memory|         output_2|         array|
|output_2_q0                   |   in|   32|   ap_memory|         output_2|         array|
|output_3_address0             |  out|   16|   ap_memory|         output_3|         array|
|output_3_ce0                  |  out|    1|   ap_memory|         output_3|         array|
|output_3_q0                   |   in|   32|   ap_memory|         output_3|         array|
|output_4_address0             |  out|   16|   ap_memory|         output_4|         array|
|output_4_ce0                  |  out|    1|   ap_memory|         output_4|         array|
|output_4_q0                   |   in|   32|   ap_memory|         output_4|         array|
|output_5_address0             |  out|   16|   ap_memory|         output_5|         array|
|output_5_ce0                  |  out|    1|   ap_memory|         output_5|         array|
|output_5_q0                   |   in|   32|   ap_memory|         output_5|         array|
|output_6_address0             |  out|   16|   ap_memory|         output_6|         array|
|output_6_ce0                  |  out|    1|   ap_memory|         output_6|         array|
|output_6_q0                   |   in|   32|   ap_memory|         output_6|         array|
|output_7_address0             |  out|   16|   ap_memory|         output_7|         array|
|output_7_ce0                  |  out|    1|   ap_memory|         output_7|         array|
|output_7_q0                   |   in|   32|   ap_memory|         output_7|         array|
|output_8_address0             |  out|   16|   ap_memory|         output_8|         array|
|output_8_ce0                  |  out|    1|   ap_memory|         output_8|         array|
|output_8_q0                   |   in|   32|   ap_memory|         output_8|         array|
|output_9_address0             |  out|   16|   ap_memory|         output_9|         array|
|output_9_ce0                  |  out|    1|   ap_memory|         output_9|         array|
|output_9_q0                   |   in|   32|   ap_memory|         output_9|         array|
|output_10_address0            |  out|   16|   ap_memory|        output_10|         array|
|output_10_ce0                 |  out|    1|   ap_memory|        output_10|         array|
|output_10_q0                  |   in|   32|   ap_memory|        output_10|         array|
|output_11_address0            |  out|   16|   ap_memory|        output_11|         array|
|output_11_ce0                 |  out|    1|   ap_memory|        output_11|         array|
|output_11_q0                  |   in|   32|   ap_memory|        output_11|         array|
|output_12_address0            |  out|   16|   ap_memory|        output_12|         array|
|output_12_ce0                 |  out|    1|   ap_memory|        output_12|         array|
|output_12_q0                  |   in|   32|   ap_memory|        output_12|         array|
|output_13_address0            |  out|   16|   ap_memory|        output_13|         array|
|output_13_ce0                 |  out|    1|   ap_memory|        output_13|         array|
|output_13_q0                  |   in|   32|   ap_memory|        output_13|         array|
|output_14_address0            |  out|   16|   ap_memory|        output_14|         array|
|output_14_ce0                 |  out|    1|   ap_memory|        output_14|         array|
|output_14_q0                  |   in|   32|   ap_memory|        output_14|         array|
|output_15_address0            |  out|   16|   ap_memory|        output_15|         array|
|output_15_ce0                 |  out|    1|   ap_memory|        output_15|         array|
|output_15_q0                  |   in|   32|   ap_memory|        output_15|         array|
|m_axi_kernel_output_AWVALID   |  out|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_AWREADY   |   in|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_AWADDR    |  out|   64|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_AWID      |  out|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_AWLEN     |  out|   32|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_AWSIZE    |  out|    3|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_AWBURST   |  out|    2|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_AWLOCK    |  out|    2|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_AWCACHE   |  out|    4|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_AWPROT    |  out|    3|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_AWQOS     |  out|    4|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_AWREGION  |  out|    4|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_AWUSER    |  out|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_WVALID    |  out|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_WREADY    |   in|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_WDATA     |  out|  512|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_WSTRB     |  out|   64|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_WLAST     |  out|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_WID       |  out|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_WUSER     |  out|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_ARVALID   |  out|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_ARREADY   |   in|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_ARADDR    |  out|   64|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_ARID      |  out|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_ARLEN     |  out|   32|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_ARSIZE    |  out|    3|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_ARBURST   |  out|    2|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_ARLOCK    |  out|    2|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_ARCACHE   |  out|    4|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_ARPROT    |  out|    3|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_ARQOS     |  out|    4|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_ARREGION  |  out|    4|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_ARUSER    |  out|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_RVALID    |   in|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_RREADY    |  out|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_RDATA     |   in|  512|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_RLAST     |   in|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_RID       |   in|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_RFIFONUM  |   in|    9|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_RUSER     |   in|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_RRESP     |   in|    2|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_BVALID    |   in|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_BREADY    |  out|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_BRESP     |   in|    2|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_BID       |   in|    1|       m_axi|    kernel_output|       pointer|
|m_axi_kernel_output_BUSER     |   in|    1|       m_axi|    kernel_output|       pointer|
|voutput                       |   in|   64|     ap_none|          voutput|        scalar|
|d0                            |   in|    4|     ap_none|               d0|        scalar|
+------------------------------+-----+-----+------------+-----------------+--------------+

