[{"DBLP title": "BIST-Assisted Tuning Scheme for Minimizing IO-Channel Power of TSV-Based 3D DRAMs.", "DBLP authors": ["Yun-Chao You", "Chi-Chun Yang", "Jin-Fu Li", "Chih-Yen Lo", "Chao-Hsun Chen", "Jenn-Shiang Lai", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"], "year": 2014, "MAG papers": [{"PaperId": 2065743792, "PaperTitle": "bist assisted tuning scheme for minimizing io channel power of tsv based 3d drams", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national central university": 3.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Dual-Speed TAM Optimization of 3D SoCs for Mid-bond and Post-bond Testing.", "DBLP authors": ["Kele Shen", "Dong Xiang", "Zhou Jiang"], "year": 2014, "MAG papers": [{"PaperId": 1991928038, "PaperTitle": "dual speed tam optimization of 3d socs for mid bond and post bond testing", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Optimized Pre-bond Test Methodology for Silicon Interposer Testing.", "DBLP authors": ["Katherine Shu-Min Li", "Sying-Jyan Wang", "Jia-Lin Wu", "Cheng-You Ho", "Yingchieh Ho", "Ruei-Ting Gu", "Bo-Chuan Cheng"], "year": 2014, "MAG papers": [{"PaperId": 1999476150, "PaperTitle": "optimized pre bond test methodology for silicon interposer testing", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national sun yat sen university": 4.0, "national chung hsing university": 1.0, "national dong hwa university": 1.0}}], "source": "ES"}, {"DBLP title": "Design of a Radiation Hardened Latch for Low-Power Circuits.", "DBLP authors": ["Huaguo Liang", "Zhi Wang", "Zhengfeng Huang", "Aibin Yan"], "year": 2014, "MAG papers": [{"PaperId": 1998591589, "PaperTitle": "design of a radiation hardened latch for low power circuits", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"hefei university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Optimal Redundancy Designs for CNFET-Based Circuits.", "DBLP authors": ["Da Cheng", "Fangzhou Wang", "Feng Gao", "Sandeep K. Gupta"], "year": 2014, "MAG papers": [{"PaperId": 2089104269, "PaperTitle": "optimal redundancy designs for cnfet based circuits", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of southern california": 4.0}}], "source": "ES"}, {"DBLP title": "A Heuristically Mechanical Model for Accurate and Fast Soft Error Analysis.", "DBLP authors": ["Jiajia Jiao", "Yuzhuo Fu"], "year": 2014, "MAG papers": [{"PaperId": 2070198971, "PaperTitle": "a heuristically mechanical model for accurate and fast soft error analysis", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"shanghai jiao tong university": 2.0}}], "source": "ES"}, {"DBLP title": "Error Resilient Real-Time State Variable Systems for Signal Processing and Control.", "DBLP authors": ["Suvadeep Banerjee", "\u00c1lvaro G\u00f3mez-Pau", "Abhijit Chatterjee", "Jacob A. Abraham"], "year": 2014, "MAG papers": [{"PaperId": 2066512261, "PaperTitle": "error resilient real time state variable systems for signal processing and control", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 1.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Variability and Soft-Error Resilience in Dependable VLSI Platform.", "DBLP authors": ["Yukio Mitsuyama", "Hidetoshi Onodera"], "year": 2014, "MAG papers": [{"PaperId": 2045939766, "PaperTitle": "variability and soft error resilience in dependable vlsi platform", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kyoto university": 1.0, "kochi university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive Mitigation of Parameter Variations.", "DBLP authors": ["Farshad Firouzi", "Fangming Ye", "Saman Kiamehr", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2014, "MAG papers": [{"PaperId": 2012852931, "PaperTitle": "adaptive mitigation of parameter variations", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"karlsruhe institute of technology": 3.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Reliability-Driven Pipelined Scan-Like Testing of Digital Microfluidic Biochips.", "DBLP authors": ["Zipeng Li", "Trung Anh Dinh", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "year": 2014, "MAG papers": [{"PaperId": 2016540621, "PaperTitle": "reliability driven pipelined scan like testing of digital microfluidic biochips", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"national cheng kung university": 1.0, "ritsumeikan university": 1.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "A Cost-Effective Stimulus Generator for Battery Channel Characterization in Electric Vehicles.", "DBLP authors": ["Shao-Feng Hung", "Long-Yi Lin", "Hao-Chiao Hong"], "year": 2014, "MAG papers": [{"PaperId": 2092125853, "PaperTitle": "a cost effective stimulus generator for battery channel characterization in electric vehicles", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Generator for Test Set Construction of SMGF in Reversible Circuit by Boolean Difference Method.", "DBLP authors": ["Bappaditya Mondal", "Dipak Kumar Kole", "Debesh Kumar Das", "Hafizur Rahaman"], "year": 2014, "MAG papers": [{"PaperId": 1969837086, "PaperTitle": "generator for test set construction of smgf in reversible circuit by boolean difference method", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"indian institute of engineering science and technology shibpur": 3.0, "jadavpur university": 1.0}}], "source": "ES"}, {"DBLP title": "High-Speed Serial Embedded Deterministic Test for System-on-Chip Designs.", "DBLP authors": ["Maciej Trawka", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Artur Pogiel", "Janusz Rajski", "Jakub Janicki", "Jerzy Tyszer"], "year": 2014, "MAG papers": [{"PaperId": 1997924888, "PaperTitle": "high speed serial embedded deterministic test for system on chip designs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"poznan university of technology": 2.0, "mentor graphics": 4.0}}], "source": "ES"}, {"DBLP title": "A Scalable and Parallel Test Access Strategy for NoC-Based Multicore System.", "DBLP authors": ["Taewoo Han", "Inhyuk Choi", "Hyunggoy Oh", "Sungho Kang"], "year": 2014, "MAG papers": [{"PaperId": 2008125077, "PaperTitle": "a scalable and parallel test access strategy for noc based multicore system", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"yonsei university": 4.0}}], "source": "ES"}, {"DBLP title": "On Covering Structural Defects in NoCs by Functional Tests.", "DBLP authors": ["Atefe Dalirsani", "Nadereh Hatami", "Michael E. Imhof", "Marcus Eggenberger", "Gert Schley", "Martin Radetzki", "Hans-Joachim Wunderlich"], "year": 2014, "MAG papers": [{"PaperId": 2077339032, "PaperTitle": "on covering structural defects in nocs by functional tests", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of stuttgart": 7.0}}], "source": "ES"}, {"DBLP title": "Design, Verification, and Application of IEEE 1687.", "DBLP authors": ["Farrokh Ghani Zadegan", "Erik Larsson", "Artur Jutman", "Sergei Devadze", "Rene Krenz-Baath"], "year": 2014, "MAG papers": [{"PaperId": 2038476033, "PaperTitle": "design verification and application of ieee 1687", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"hamm ag": 1.0, "lund university": 2.0}}], "source": "ES"}, {"DBLP title": "Silicon Evaluation of Cell-Aware ATPG Tests and Small Delay Tests.", "DBLP authors": ["Fan Yang", "Sreejit Chakravarty", "Arun Gunda", "Nicole Wu", "Jianyu Ning"], "year": 2014, "MAG papers": [{"PaperId": 2043807076, "PaperTitle": "silicon evaluation of cell aware atpg tests and small delay tests", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On Supporting Sequential Constraints for On-Chip Generation of Post-silicon Validation Stimuli.", "DBLP authors": ["Xiaobing Shi", "Nicola Nicolici"], "year": 2014, "MAG papers": [{"PaperId": 2036210008, "PaperTitle": "on supporting sequential constraints for on chip generation of post silicon validation stimuli", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Predicting IC Defect Level Using Diagnosis.", "DBLP authors": ["Cheng Xue", "R. D. (Shawn) Blanton"], "year": 2014, "MAG papers": [{"PaperId": 1967318117, "PaperTitle": "predicting ic defect level using diagnosis", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Testability-Driven Fault Sampling for Deterministic Test Coverage Estimation of Large Designs.", "DBLP authors": ["Kun-Han Tsai"], "year": 2014, "MAG papers": [{"PaperId": 1988584325, "PaperTitle": "testability driven fault sampling for deterministic test coverage estimation of large designs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Methodology for Early RTL Testability and Coverage Analysis and Its Application to Industrial Designs.", "DBLP authors": ["Chandan Kumar", "Fadi Maamari", "Kiran Vittal", "Wilson Pradeep", "Rajesh Tiwari", "Srivaths Ravi"], "year": 2014, "MAG papers": [{"PaperId": 2004791847, "PaperTitle": "methodology for early rtl testability and coverage analysis and its application to industrial designs", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas instruments": 3.0}}], "source": "ES"}, {"DBLP title": "Circuit Parameter Independent Test Pattern Generation for Interconnect Open Defects.", "DBLP authors": ["Dominik Erb", "Karsten Scheibler", "Matthias Sauer", "Sudhakar M. Reddy", "Bernd Becker"], "year": 2014, "MAG papers": [{"PaperId": 2085453167, "PaperTitle": "circuit parameter independent test pattern generation for interconnect open defects", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of iowa": 1.0, "university of freiburg": 4.0}}], "source": "ES"}, {"DBLP title": "Built-In Scrambling Analysis for Yield Enhancement of Embedded Memories.", "DBLP authors": ["Shyue-Kung Lu", "Hao-Cheng Jheng", "Hao-Wei Lin", "Masaki Hashizume", "Seiji Kajihara"], "year": 2014, "MAG papers": [{"PaperId": 2084493380, "PaperTitle": "built in scrambling analysis for yield enhancement of embedded memories", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university of science and technology": 3.0, "university of tokushima": 1.0, "kyushu institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Intra-channel Reconfigurable Interface for TSV and Micro Bump Fault Tolerance in 3-D RAMs.", "DBLP authors": ["Kuan-Te Wu", "Jin-Fu Li", "Yun-Chao Yu", "Chih-Sheng Hou", "Chi-Chun Yang", "Ding-Ming Kwai", "Yung-Fa Chou", "Chih-Yen Lo"], "year": 2014, "MAG papers": [{"PaperId": 2069798307, "PaperTitle": "intra channel reconfigurable interface for tsv and micro bump fault tolerance in 3 d rams", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national central university": 5.0}}], "source": "ES"}, {"DBLP title": "SRAM Array Yield Estimation under Spatially-Correlated Process Variation.", "DBLP authors": ["Jizhe Zhang", "Sandeep K. Gupta"], "year": 2014, "MAG papers": [{"PaperId": 2075123181, "PaperTitle": "sram array yield estimation under spatially correlated process variation", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Temperature and Voltage Estimation Using Ring-Oscillator-Based Monitor for Field Test.", "DBLP authors": ["Yousuke Miyake", "Yasuo Sato", "Seiji Kajihara", "Yukiya Miura"], "year": 2014, "MAG papers": [{"PaperId": 2044547009, "PaperTitle": "temperature and voltage estimation using ring oscillator based monitor for field test", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"tokyo metropolitan university": 1.0, "kyushu institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "On-Line Transition-Time Monitoring for Die-to-Die Interconnects in 3D ICs.", "DBLP authors": ["Shi-Yu Huang", "Hua-Xuan Li", "Zeng-Fu Zeng", "Kun-Han Tsai", "Wu-Tung Cheng"], "year": 2014, "MAG papers": [{"PaperId": 2091911110, "PaperTitle": "on line transition time monitoring for die to die interconnects in 3d ics", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"mentor graphics": 2.0, "national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "A Novel Circuit for Transition-Edge Detection: Using a Stochastic Comparator Group to Test Transition-Edge.", "DBLP authors": ["Takahiro J. Yamaguchi", "James S. Tandon", "Satoshi Komatsu", "Kunihiro Asada"], "year": 2014, "MAG papers": [{"PaperId": 2091119006, "PaperTitle": "a novel circuit for transition edge detection using a stochastic comparator group to test transition edge", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tokyo": 2.0}}], "source": "ES"}, {"DBLP title": "Low Power Test Compression with Programmable Broadcast-Based Control.", "DBLP authors": ["Sylwester Milewski", "Grzegorz Mrugalski", "Janusz Rajski", "Jerzy Tyszer"], "year": 2014, "MAG papers": [{"PaperId": 2035690862, "PaperTitle": "low power test compression with programmable broadcast based control", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"mentor graphics": 2.0, "poznan university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Exploit Dynamic Voltage and Frequency Scaling for SoC Test Scheduling under Thermal Constraints.", "DBLP authors": ["Li Ling", "Jianhui Jiang"], "year": 2014, "MAG papers": [{"PaperId": 2059473540, "PaperTitle": "exploit dynamic voltage and frequency scaling for soc test scheduling under thermal constraints", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tongji university": 2.0}}], "source": "ES"}, {"DBLP title": "High Quality Testing of Grid Style Power Gating.", "DBLP authors": ["Vasileios Tenentes", "S. Saqib Khursheed", "Bashir M. Al-Hashimi", "Shida Zhong", "Sheng Yang"], "year": 2014, "MAG papers": [{"PaperId": 1996610696, "PaperTitle": "high quality testing of grid style power gating", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of southampton": 4.0, "university of liverpool": 1.0}}], "source": "ES"}, {"DBLP title": "A Resizing Method to Minimize Effects of Hardware Trojans.", "DBLP authors": ["Byeongju Cha", "Sandeep K. Gupta"], "year": 2014, "MAG papers": [{"PaperId": 2089949818, "PaperTitle": "a resizing method to minimize effects of hardware trojans", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "High Resolution Pulse Propagation Driven Trojan Detection in Digital Logic: Optimization Algorithms and Infrastructure.", "DBLP authors": ["Sabyasachi Deyati", "Barry John Muldrey", "Adit D. Singh", "Abhijit Chatterjee"], "year": 2014, "MAG papers": [{"PaperId": 1984515112, "PaperTitle": "high resolution pulse propagation driven trojan detection in digital logic optimization algorithms and infrastructure", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"georgia institute of technology": 3.0, "auburn university": 1.0}}], "source": "ES"}, {"DBLP title": "Physically-Aware Diagnostic Resolution.", "DBLP authors": ["John A. Porche", "R. D. (Shawn) Blanton"], "year": 2014, "MAG papers": [{"PaperId": 2059003023, "PaperTitle": "physically aware diagnostic resolution", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "On-Chip Implementation of an Integrator-Based Servo-Loop for ADC Static Linearity Test.", "DBLP authors": ["Guillaume Renaud", "Manuel J. Barragan", "Salvador Mir", "Marc Sabut"], "year": 2014, "MAG papers": [{"PaperId": 2056737996, "PaperTitle": "on chip implementation of an integrator based servo loop for adc static linearity test", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An ATE Based 32 Gbaud PAM-4 At-Speed Characterization and Testing Solution.", "DBLP authors": ["Jose Moreira", "Hubert Werkmann", "Masahiro Ishida", "Bernhard Roth", "Volker Filsinger", "Sui-Xia Yang"], "year": 2014, "MAG papers": [{"PaperId": 2065714092, "PaperTitle": "an ate based 32 gbaud pam 4 at speed characterization and testing solution", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"advantest": 2.0}}], "source": "ES"}, {"DBLP title": "Testing of Non-volatile Logic-Based System Chips.", "DBLP authors": ["Yong-Xiao Chen", "Jin-Fu Li"], "year": 2014, "MAG papers": [{"PaperId": 2076385893, "PaperTitle": "testing of non volatile logic based system chips", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national central university": 2.0}}], "source": "ES"}, {"DBLP title": "Dual-Purpose Mixed-Level Test Generation Using Swarm Intelligence.", "DBLP authors": ["Kelson Gent", "Michael S. Hsiao"], "year": 2014, "MAG papers": [{"PaperId": 2020752185, "PaperTitle": "dual purpose mixed level test generation using swarm intelligence", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Opportunities and Verification Challenges of Run-Time Performance Adaptation.", "DBLP authors": ["Masanori Hashimoto"], "year": 2014, "MAG papers": [{"PaperId": 2124747320, "PaperTitle": "opportunities and verification challenges of run time performance adaptation", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"osaka university": 1.0}}], "source": "ES"}, {"DBLP title": "An On-Chip Digital Environment Monitor for Field Test.", "DBLP authors": ["Seiji Kajihara", "Yousuke Miyake", "Yasuo Sato", "Yukiya Miura"], "year": 2014, "MAG papers": [{"PaperId": 2024277864, "PaperTitle": "an on chip digital environment monitor for field test", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kyushu institute of technology": 3.0, "tokyo metropolitan university": 1.0}}], "source": "ES"}, {"DBLP title": "On-Chip Monitoring for In-Place Diagnosis of Undesired Power Domain Problems in IC Chips.", "DBLP authors": ["Makoto Nagata", "Daisuke Fujimoto", "Noriyuki Miura"], "year": 2014, "MAG papers": [{"PaperId": 2059701549, "PaperTitle": "on chip monitoring for in place diagnosis of undesired power domain problems in ic chips", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kobe university": 3.0}}], "source": "ES"}, {"DBLP title": "An On-Line Timing Error Detection Method for Silicon Debug.", "DBLP authors": ["Yun Cheng", "Huawei Li", "Xiaowei Li"], "year": 2014, "MAG papers": [{"PaperId": 2015785233, "PaperTitle": "an on line timing error detection method for silicon debug", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An All Digital Distributed Sensor Network Based Framework for Continuous Noise Monitoring and Timing Failure Analysis in SoCs.", "DBLP authors": ["Mehdi Sadi", "Zoe Conroy", "Bill Eklow", "Matthias Kamm", "Nematollah Bidokhti", "Mark Mohammad Tehranipoor"], "year": 2014, "MAG papers": [{"PaperId": 2018013690, "PaperTitle": "an all digital distributed sensor network based framework for continuous noise monitoring and timing failure analysis in socs", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"cisco systems inc": 4.0, "university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "On-Chip Delay Sensor for Environments with Large Temperature Fluctuations.", "DBLP authors": ["Jibing Qiu", "Guihai Yan", "Xiaowei Li"], "year": 2014, "MAG papers": [{"PaperId": 1999978016, "PaperTitle": "on chip delay sensor for environments with large temperature fluctuations", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Timing Evaluation Tests for Scan Enable Signals with Application to TDF Testing.", "DBLP authors": ["Jie Zou", "Chao Han", "Adit D. Singh"], "year": 2014, "MAG papers": [{"PaperId": 2013261053, "PaperTitle": "timing evaluation tests for scan enable signals with application to tdf testing", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"auburn university": 3.0}}], "source": "ES"}, {"DBLP title": "FPGA-Based Subset Sum Delay Lines.", "DBLP authors": ["Chung-Yun Wang", "Yu-Yi Chen", "Jiun-Lang Huang", "Xuan-Lun Huang"], "year": 2014, "MAG papers": [{"PaperId": 2019459422, "PaperTitle": "fpga based subset sum delay lines", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Parallel Path Delay Fault Simulation for Multi/Many-Core Processors with SIMD Units.", "DBLP authors": ["Yussuf Ali", "Yuta Yamato", "Tomokazu Yoneda", "Kazumi Hatayama", "Michiko Inoue"], "year": 2014, "MAG papers": [{"PaperId": 2061141752, "PaperTitle": "parallel path delay fault simulation for multi many core processors with simd units", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"gunma university": 1.0, "nara institute of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "High Quality System Level Test and Diagnosis.", "DBLP authors": ["Artur Jutman", "Matteo Sonza Reorda", "Hans-Joachim Wunderlich"], "year": 2014, "MAG papers": [{"PaperId": 1981066526, "PaperTitle": "high quality system level test and diagnosis", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of stuttgart": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient Diagnosis Pattern Generation Procedure to Distinguish Stuck-at Faults and Bridging Faults.", "DBLP authors": ["Cheng-Hung Wu", "Kuen-Jong Lee"], "year": 2014, "MAG papers": [{"PaperId": 2095537921, "PaperTitle": "an efficient diagnosis pattern generation procedure to distinguish stuck at faults and bridging faults", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "On the Generation of Diagnostic Test Set for Intra-cell Defects.", "DBLP authors": ["Zhenzhou Sun", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Arnaud Virazel", "Etienne Auvray"], "year": 2014, "MAG papers": [{"PaperId": 2033128783, "PaperTitle": "on the generation of diagnostic test set for intra cell defects", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Diagnosing Cell Internal Defects Using Analog Simulation-Based Fault Models.", "DBLP authors": ["Huaxing Tang", "Brady Benware", "Michael Reese", "Joseph Caroselli", "Thomas Herrmann", "Friedrich Hapke", "Robert Tao", "Wu-Tung Cheng", "Manish Sharma"], "year": 2014, "MAG papers": [{"PaperId": 2022412407, "PaperTitle": "diagnosing cell internal defects using analog simulation based fault models", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"mentor graphics": 5.0, "advanced micro devices": 3.0, "globalfoundries": 1.0}}], "source": "ES"}, {"DBLP title": "Improving Output Compaction Efficiency with High Observability Scan Chains.", "DBLP authors": ["Sying-Jyan Wang", "Che-Wei Kao", "Katherine Shu-Min Li"], "year": 2014, "MAG papers": [{"PaperId": 2038535139, "PaperTitle": "improving output compaction efficiency with high observability scan chains", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chung hsing university": 3.0}}], "source": "ES"}, {"DBLP title": "Two-Step Dynamic Encoding for Linear Decompressors.", "DBLP authors": ["Emil Gizdarski"], "year": 2014, "MAG papers": [{"PaperId": 2003936936, "PaperTitle": "two step dynamic encoding for linear decompressors", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "A Case Study on Implementing Compressed DFT Architecture.", "DBLP authors": ["Anshuman Chandra", "Subramanian Chebiyam", "Rohit Kapur"], "year": 2014, "MAG papers": [{"PaperId": 2053311960, "PaperTitle": "a case study on implementing compressed dft architecture", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "Leveraging Emerging Technology for Hardware Security - Case Study on Silicon Nanowire FETs and Graphene SymFETs.", "DBLP authors": ["Yu Bi", "Pierre-Emmanuel Gaillardon", "Xiaobo Sharon Hu", "Michael T. Niemier", "Jiann-Shiun Yuan", "Yier Jin"], "year": 2014, "MAG papers": [{"PaperId": 2020279094, "PaperTitle": "leveraging emerging technology for hardware security case study on silicon nanowire fets and graphene symfets", "Year": 2014, "CitationCount": 41, "EstimatedCitation": 66, "Affiliations": {"ecole normale superieure": 1.0, "university of central florida": 3.0, "university of notre dame": 2.0}}], "source": "ES"}, {"DBLP title": "Advanced Analysis of Cell Stability for Reliable SRAM PUFs.", "DBLP authors": ["Alison Hosey", "Md. Tauhidur Rahman", "Kan Xiao", "Domenic Forte", "Mohammad Tehranipoor"], "year": 2014, "MAG papers": [{"PaperId": 2075058667, "PaperTitle": "advanced analysis of cell stability for reliable sram pufs", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of connecticut": 5.0}}], "source": "ES"}, {"DBLP title": "On the Use of Scan Chain to Improve Physical Attacks (Extended Abstract).", "DBLP authors": ["Junfeng Fan", "Hua Xie", "Yiwei Zhang"], "year": 2014, "MAG papers": [{"PaperId": 2011435831, "PaperTitle": "on the use of scan chain to improve physical attacks extended abstract", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}]