styx_ps.v,verilog,xil_defaultlib,../../../bd/styx_ps/sim/styx_ps.v,incdir="../../../../agc.srcs/sources_1/bd/styx_ps/ipshared/ec67/hdl"incdir="../../../../agc.srcs/sources_1/bd/styx_ps/ipshared/8c62/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
