;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; P04
P04__0__DM__MASK EQU 0x07
P04__0__DM__SHIFT EQU 0
P04__0__DR EQU CYREG_PRT1_DR
P04__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P04__0__HSIOM_MASK EQU 0x0000000F
P04__0__HSIOM_SHIFT EQU 0
P04__0__INTCFG EQU CYREG_PRT1_INTCFG
P04__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P04__0__MASK EQU 0x01
P04__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P04__0__OUT_SEL_SHIFT EQU 0
P04__0__OUT_SEL_VAL EQU 3
P04__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P04__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P04__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P04__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P04__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P04__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P04__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P04__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P04__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P04__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P04__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P04__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P04__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P04__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P04__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P04__0__PC EQU CYREG_PRT1_PC
P04__0__PC2 EQU CYREG_PRT1_PC2
P04__0__PORT EQU 1
P04__0__PS EQU CYREG_PRT1_PS
P04__0__SHIFT EQU 0
P04__DR EQU CYREG_PRT1_DR
P04__INTCFG EQU CYREG_PRT1_INTCFG
P04__INTSTAT EQU CYREG_PRT1_INTSTAT
P04__MASK EQU 0x01
P04__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P04__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P04__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P04__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P04__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P04__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P04__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P04__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P04__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P04__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P04__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P04__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P04__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P04__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P04__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P04__PC EQU CYREG_PRT1_PC
P04__PC2 EQU CYREG_PRT1_PC2
P04__PORT EQU 1
P04__PS EQU CYREG_PRT1_PS
P04__SHIFT EQU 0

; ADC_SAR
ADC_SAR_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
ADC_SAR_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_intClock__MASK EQU 0x80000000
ADC_SAR_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B00
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_IRQ__INTC_NUMBER EQU 14
ADC_SAR_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 1
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Audio_In
Audio_In__0__DM__MASK EQU 0x1C0
Audio_In__0__DM__SHIFT EQU 6
Audio_In__0__DR EQU CYREG_PRT2_DR
Audio_In__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Audio_In__0__HSIOM_MASK EQU 0x00000F00
Audio_In__0__HSIOM_SHIFT EQU 8
Audio_In__0__INTCFG EQU CYREG_PRT2_INTCFG
Audio_In__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Audio_In__0__MASK EQU 0x04
Audio_In__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Audio_In__0__OUT_SEL_SHIFT EQU 4
Audio_In__0__OUT_SEL_VAL EQU 2
Audio_In__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Audio_In__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Audio_In__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Audio_In__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Audio_In__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Audio_In__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Audio_In__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Audio_In__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Audio_In__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Audio_In__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Audio_In__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Audio_In__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Audio_In__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Audio_In__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Audio_In__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Audio_In__0__PC EQU CYREG_PRT2_PC
Audio_In__0__PC2 EQU CYREG_PRT2_PC2
Audio_In__0__PORT EQU 2
Audio_In__0__PS EQU CYREG_PRT2_PS
Audio_In__0__SHIFT EQU 2
Audio_In__DR EQU CYREG_PRT2_DR
Audio_In__INTCFG EQU CYREG_PRT2_INTCFG
Audio_In__INTSTAT EQU CYREG_PRT2_INTSTAT
Audio_In__MASK EQU 0x04
Audio_In__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Audio_In__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Audio_In__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Audio_In__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Audio_In__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Audio_In__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Audio_In__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Audio_In__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Audio_In__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Audio_In__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Audio_In__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Audio_In__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Audio_In__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Audio_In__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Audio_In__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Audio_In__PC EQU CYREG_PRT2_PC
Audio_In__PC2 EQU CYREG_PRT2_PC2
Audio_In__PORT EQU 2
Audio_In__PS EQU CYREG_PRT2_PS
Audio_In__SHIFT EQU 2
Audio_In_Neg__0__DM__MASK EQU 0x07
Audio_In_Neg__0__DM__SHIFT EQU 0
Audio_In_Neg__0__DR EQU CYREG_PRT0_DR
Audio_In_Neg__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Audio_In_Neg__0__HSIOM_MASK EQU 0x0000000F
Audio_In_Neg__0__HSIOM_SHIFT EQU 0
Audio_In_Neg__0__INTCFG EQU CYREG_PRT0_INTCFG
Audio_In_Neg__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Audio_In_Neg__0__MASK EQU 0x01
Audio_In_Neg__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Audio_In_Neg__0__OUT_SEL_SHIFT EQU 0
Audio_In_Neg__0__OUT_SEL_VAL EQU 3
Audio_In_Neg__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Audio_In_Neg__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Audio_In_Neg__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Audio_In_Neg__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Audio_In_Neg__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Audio_In_Neg__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Audio_In_Neg__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Audio_In_Neg__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Audio_In_Neg__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Audio_In_Neg__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Audio_In_Neg__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Audio_In_Neg__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Audio_In_Neg__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Audio_In_Neg__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Audio_In_Neg__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Audio_In_Neg__0__PC EQU CYREG_PRT0_PC
Audio_In_Neg__0__PC2 EQU CYREG_PRT0_PC2
Audio_In_Neg__0__PORT EQU 0
Audio_In_Neg__0__PS EQU CYREG_PRT0_PS
Audio_In_Neg__0__SHIFT EQU 0
Audio_In_Neg__DR EQU CYREG_PRT0_DR
Audio_In_Neg__INTCFG EQU CYREG_PRT0_INTCFG
Audio_In_Neg__INTSTAT EQU CYREG_PRT0_INTSTAT
Audio_In_Neg__MASK EQU 0x01
Audio_In_Neg__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Audio_In_Neg__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Audio_In_Neg__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Audio_In_Neg__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Audio_In_Neg__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Audio_In_Neg__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Audio_In_Neg__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Audio_In_Neg__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Audio_In_Neg__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Audio_In_Neg__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Audio_In_Neg__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Audio_In_Neg__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Audio_In_Neg__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Audio_In_Neg__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Audio_In_Neg__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Audio_In_Neg__PC EQU CYREG_PRT0_PC
Audio_In_Neg__PC2 EQU CYREG_PRT0_PC2
Audio_In_Neg__PORT EQU 0
Audio_In_Neg__PS EQU CYREG_PRT0_PS
Audio_In_Neg__SHIFT EQU 0

; PWM_Tick
PWM_Tick_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_Tick_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_Tick_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_Tick_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_Tick_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_Tick_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_Tick_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_Tick_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_Tick_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_Tick_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_Tick_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_Tick_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_Tick_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_Tick_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; StripLights
StripLights_B_WS2811_ctrl__0__MASK EQU 0x01
StripLights_B_WS2811_ctrl__0__POS EQU 0
StripLights_B_WS2811_ctrl__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
StripLights_B_WS2811_ctrl__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
StripLights_B_WS2811_ctrl__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
StripLights_B_WS2811_ctrl__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
StripLights_B_WS2811_ctrl__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
StripLights_B_WS2811_ctrl__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
StripLights_B_WS2811_ctrl__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
StripLights_B_WS2811_ctrl__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
StripLights_B_WS2811_ctrl__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
StripLights_B_WS2811_ctrl__3__MASK EQU 0x08
StripLights_B_WS2811_ctrl__3__POS EQU 3
StripLights_B_WS2811_ctrl__4__MASK EQU 0x10
StripLights_B_WS2811_ctrl__4__POS EQU 4
StripLights_B_WS2811_ctrl__5__MASK EQU 0x20
StripLights_B_WS2811_ctrl__5__POS EQU 5
StripLights_B_WS2811_ctrl__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
StripLights_B_WS2811_ctrl__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
StripLights_B_WS2811_ctrl__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
StripLights_B_WS2811_ctrl__COUNT_REG EQU CYREG_UDB_W8_CTL_02
StripLights_B_WS2811_ctrl__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
StripLights_B_WS2811_ctrl__MASK EQU 0x39
StripLights_B_WS2811_ctrl__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
StripLights_B_WS2811_ctrl__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
StripLights_B_WS2811_ctrl__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
StripLights_B_WS2811_dshifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
StripLights_B_WS2811_dshifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
StripLights_B_WS2811_dshifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
StripLights_B_WS2811_dshifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
StripLights_B_WS2811_dshifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
StripLights_B_WS2811_dshifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
StripLights_B_WS2811_dshifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
StripLights_B_WS2811_dshifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
StripLights_B_WS2811_dshifter_u0__A0_REG EQU CYREG_UDB_W8_A0_02
StripLights_B_WS2811_dshifter_u0__A1_REG EQU CYREG_UDB_W8_A1_02
StripLights_B_WS2811_dshifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
StripLights_B_WS2811_dshifter_u0__D0_REG EQU CYREG_UDB_W8_D0_02
StripLights_B_WS2811_dshifter_u0__D1_REG EQU CYREG_UDB_W8_D1_02
StripLights_B_WS2811_dshifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
StripLights_B_WS2811_dshifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
StripLights_B_WS2811_dshifter_u0__F0_REG EQU CYREG_UDB_W8_F0_02
StripLights_B_WS2811_dshifter_u0__F1_REG EQU CYREG_UDB_W8_F1_02
StripLights_B_WS2811_dshifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
StripLights_B_WS2811_dshifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
StripLights_B_WS2811_pwm8_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
StripLights_B_WS2811_pwm8_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
StripLights_B_WS2811_pwm8_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
StripLights_B_WS2811_pwm8_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
StripLights_B_WS2811_pwm8_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
StripLights_B_WS2811_pwm8_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
StripLights_B_WS2811_pwm8_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
StripLights_B_WS2811_pwm8_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
StripLights_B_WS2811_pwm8_u0__A0_REG EQU CYREG_UDB_W8_A0_01
StripLights_B_WS2811_pwm8_u0__A1_REG EQU CYREG_UDB_W8_A1_01
StripLights_B_WS2811_pwm8_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
StripLights_B_WS2811_pwm8_u0__D0_REG EQU CYREG_UDB_W8_D0_01
StripLights_B_WS2811_pwm8_u0__D1_REG EQU CYREG_UDB_W8_D1_01
StripLights_B_WS2811_pwm8_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
StripLights_B_WS2811_pwm8_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
StripLights_B_WS2811_pwm8_u0__F0_REG EQU CYREG_UDB_W8_F0_01
StripLights_B_WS2811_pwm8_u0__F1_REG EQU CYREG_UDB_W8_F1_01
StripLights_B_WS2811_pwm8_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
StripLights_B_WS2811_pwm8_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
StripLights_B_WS2811_StatusReg__0__MASK EQU 0x01
StripLights_B_WS2811_StatusReg__0__POS EQU 0
StripLights_B_WS2811_StatusReg__1__MASK EQU 0x02
StripLights_B_WS2811_StatusReg__1__POS EQU 1
StripLights_B_WS2811_StatusReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
StripLights_B_WS2811_StatusReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
StripLights_B_WS2811_StatusReg__6__MASK EQU 0x40
StripLights_B_WS2811_StatusReg__6__POS EQU 6
StripLights_B_WS2811_StatusReg__7__MASK EQU 0x80
StripLights_B_WS2811_StatusReg__7__POS EQU 7
StripLights_B_WS2811_StatusReg__MASK EQU 0xC3
StripLights_B_WS2811_StatusReg__MASK_REG EQU CYREG_UDB_W8_MSK_02
StripLights_B_WS2811_StatusReg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
StripLights_B_WS2811_StatusReg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
StripLights_B_WS2811_StatusReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
StripLights_B_WS2811_StatusReg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
StripLights_B_WS2811_StatusReg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
StripLights_B_WS2811_StatusReg__STATUS_REG EQU CYREG_UDB_W8_ST_02
StripLights_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
StripLights_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
StripLights_isr__INTC_MASK EQU 0x01
StripLights_isr__INTC_NUMBER EQU 0
StripLights_isr__INTC_PRIOR_MASK EQU 0xC0
StripLights_isr__INTC_PRIOR_NUM EQU 0
StripLights_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
StripLights_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
StripLights_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
StripLights_StringSel_Sync_ctrl_reg__0__MASK EQU 0x01
StripLights_StringSel_Sync_ctrl_reg__0__POS EQU 0
StripLights_StringSel_Sync_ctrl_reg__1__MASK EQU 0x02
StripLights_StringSel_Sync_ctrl_reg__1__POS EQU 1
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
StripLights_StringSel_Sync_ctrl_reg__2__MASK EQU 0x04
StripLights_StringSel_Sync_ctrl_reg__2__POS EQU 2
StripLights_StringSel_Sync_ctrl_reg__3__MASK EQU 0x08
StripLights_StringSel_Sync_ctrl_reg__3__POS EQU 3
StripLights_StringSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
StripLights_StringSel_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
StripLights_StringSel_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
StripLights_StringSel_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
StripLights_StringSel_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
StripLights_StringSel_Sync_ctrl_reg__MASK EQU 0x0F
StripLights_StringSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
StripLights_StringSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
StripLights_StringSel_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01

; Opamp_Buffer
Opamp_Buffer_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Opamp_Buffer_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_Buffer_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Opamp_Buffer_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Opamp_Buffer_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Opamp_Buffer_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_Buffer_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Opamp_Buffer_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_Buffer_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Opamp_Buffer_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_Buffer_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_Buffer_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA0_COMP_TRIM
Opamp_Buffer_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_Buffer_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA0_OFFSET_TRIM
Opamp_Buffer_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES0_CTRL
Opamp_Buffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM
Opamp_Buffer_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM_OA0_SW
Opamp_Buffer_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM_OA0_SW_CLEAR

; Control_Reg_NeoWrite
Control_Reg_NeoWrite_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_NeoWrite_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Control_Reg_NeoWrite_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Control_Reg_NeoWrite_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
Control_Reg_NeoWrite_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
Control_Reg_NeoWrite_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
Control_Reg_NeoWrite_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Control_Reg_NeoWrite_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
Control_Reg_NeoWrite_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Control_Reg_NeoWrite_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
Control_Reg_NeoWrite_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Control_Reg_NeoWrite_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_NeoWrite_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Control_Reg_NeoWrite_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Control_Reg_NeoWrite_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
