Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Aug  7 11:47:30 2024
| Host         : nothon-Swift-SF314-57 running 64-bit Ubuntu 24.04 LTS
| Command      : report_control_sets -verbose -file main_design_wrapper_control_sets_placed.rpt
| Design       : main_design_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   412 |
|    Minimum number of control sets                        |   412 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1217 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   412 |
| >= 0 to < 4        |    43 |
| >= 4 to < 6        |    73 |
| >= 6 to < 8        |    24 |
| >= 8 to < 10       |    61 |
| >= 10 to < 12      |    32 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |    20 |
| >= 16              |   140 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             784 |          287 |
| No           | No                    | Yes                    |             153 |           52 |
| No           | Yes                   | No                     |             696 |          291 |
| Yes          | No                    | No                     |            1678 |          469 |
| Yes          | No                    | Yes                    |             278 |           69 |
| Yes          | Yes                   | No                     |            3186 |          902 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                                                                         Enable Signal                                                                                                                                                         |                                                                                                                                                      Set/Reset Signal                                                                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                      | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                  |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                           | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_a_1                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
| ~main_design_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset__0                                                                                                           |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                     | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                              |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/S_AXI_WREADY_i_reg                                                                                                                      | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset__0                                                                                                             |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                 |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]                                                                                                          | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/SR[0]                                                                                                                                                   |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                                                     | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset__0                                                                                                             |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                 |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                                                                     | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                1 |              2 |         2.00 |
|  main_design_i/lvds_selectio_data_1/inst/clk_div_out     |                                                                                                                                                                                                                                                                                                                               | main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                              |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/load_si_ptr                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                                                     | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/SR[0]                                                                                                                                                   |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset__0                                                                                                           |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_design_i/lvds_selectio_data_0/inst/clk_div_out     |                                                                                                                                                                                                                                                                                                                               | main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                     | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                |                1 |              3 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]    |                2 |              3 |         1.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                              |                1 |              3 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                        |                2 |              3 |         1.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                                            | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0                                                                                                                                                                     |                1 |              3 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]_1                                                  |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]_0                                                  |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[0][0]                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]_0                                                  |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]_0                                                  |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                         |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_2                                                         |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_2                                                         |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_1                                                         |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                  | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                           | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                  | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                          | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                   | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                                                            |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                                                                                 | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                  | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[3]_i_1_n_0                                                                                                                                                             | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                                            | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                           |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                      | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                      | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                           |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_1                                                         |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/lvds_selectio_data_1/inst/clk_div_out     |                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                         |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]_0                                                  |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]_0                                                  |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]_0                                                  |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]_1                                                  |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                  | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                                                     | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/S_AXI_WREADY_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                4 |              4 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                                                          |                4 |              4 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  main_design_i/lvds_selectio_data_0/inst/clk_div_out     | main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_1_n_0                                                                                                                                                                                                                                                                        | main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                    | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                                                     | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                1 |              4 |         4.00 |
|  main_design_i/lvds_selectio_data_1/inst/clk_div_out     | main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_1_n_0                                                                                                                                                                                                                                                                        | main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/lvds_selectio_data_0/inst/clk_div_out     |                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                             | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                     | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                                           | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/SR[0]                                                                                                                                                   |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[1][0]                                                                                                                                                                         | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[1][0]                                                                                                                                                                         | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                           | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                 |                3 |              5 |         1.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK2       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState_reg[1][0]                                                                                                                                                                                                                             | main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                     | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                             | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                                                                                            |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                     | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                            | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                           | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                                                       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                                                       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                          | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                                           | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                      | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK2       |                                                                                                                                                                                                                                                                                                                               | main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                     |                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                              | main_design_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                                                             | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                3 |              6 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                             | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                                                                        |                1 |              6 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                           | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                                                            |                1 |              6 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                 | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_2_n_0                                                                                                                                           | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0                                                                                                                                       |                5 |              7 |         1.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                 | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[1][0]                                                                                                                      | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/load_si_ptr                                                                                                                         |                2 |              7 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                                                          |                2 |              7 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/E[0]                                                                                                                                    | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[0]_0[0]                                                                                                 |                2 |              7 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_2_n_0                                                                                                                                           | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0                                                                                                                                       |                5 |              7 |         1.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                                                                                        |                3 |              7 |         2.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                                                                        |                3 |              7 |         2.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                              | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                3 |              7 |         2.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rvalid_d2_reg_0                                                                                                                                             | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rlast_0[0]                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                             | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                     | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                             | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                5 |              8 |         1.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                                                            | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/SR[0]                                                                                                                                                   |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                7 |              8 |         1.14 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                                                            | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                      | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                          | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                          | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                        |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                 | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                      | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                 | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                      | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                      | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                                                                             | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                                | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                 | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                                                                                       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                                                            |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1[0]                                                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                                | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/E[0]                                                                                                                                                                                                                          | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                                                                               |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                 | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                      | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                                                                                                       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                           |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                      | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                           | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                          | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                      | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                      | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                 | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                                                                                 | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axis_interconnect_0/xbar/inst/areset_r                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |                5 |              9 |         1.80 |
|  main_design_i/lvds_selectio_data_0/inst/clk_div_out     | main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0                                                                                                                                                                                                                                                              | main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                   | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                2 |              9 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                             | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                3 |              9 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                   | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                2 |              9 |         4.50 |
|  main_design_i/lvds_selectio_data_1/inst/clk_div_out     | main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0                                                                                                                                                                                                                                                              | main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                 | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                             | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                    |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                          |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                    | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                    |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                 | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                          |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                 | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                4 |             10 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                        | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                               |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                               | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                               |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                 | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                4 |             10 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/rgb_led_ctrl_0/U0/rgb_led_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                                        | main_design_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             11 |         5.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                2 |             11 |         5.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                4 |             11 |         2.75 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                3 |             11 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                                                                                                      | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                          |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                              | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                               |                2 |             12 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |                6 |             12 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                    |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                6 |             13 |         2.17 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                             |                5 |             13 |         2.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                6 |             13 |         2.17 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                7 |             13 |         1.86 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                     | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                 |                4 |             14 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                7 |             14 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                6 |             14 |         2.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                 |                4 |             14 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                9 |             14 |         1.56 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                                                                 | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                8 |             15 |         1.88 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                              |                                                                                                                                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                5 |             15 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                              |                                                                                                                                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                             | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |                5 |             15 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                            | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                         |                7 |             15 |         2.14 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                   | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                                 |                3 |             15 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_addr_d1[2]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                 | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                 |                3 |             15 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/updt_data_reg                                                                                                      | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
| ~main_design_i/processing_system7_0/inst/FCLK_CLK2       |                                                                                                                                                                                                                                                                                                                               | main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                    | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_all_idle                                                                                                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                3 |             17 |         5.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/SR[0]                                                                                                                                                   |                9 |             17 |         1.89 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                3 |             17 |         5.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                            | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                4 |             18 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                  | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                4 |             18 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                 | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                 |                5 |             18 |         3.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                                | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                              |                3 |             18 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                  | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                6 |             18 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                            | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                4 |             18 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                                                                       | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                                                    |                4 |             19 |         4.75 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_coelsc_reg                                                                                        | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                                                                      |                4 |             20 |         5.00 |
|  main_design_i/lvds_selectio_data_0/inst/clk_div_out     | main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                6 |             20 |         3.33 |
|  main_design_i/lvds_selectio_data_1/inst/clk_div_out     | main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                5 |             20 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                                                                                     | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                5 |             20 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               10 |             21 |         2.10 |
|  main_design_i/lvds_selectio_data_1/inst/clk_div_out     | main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                8 |             22 |         2.75 |
|  main_design_i/lvds_selectio_data_0/inst/clk_div_out     | main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                7 |             22 |         3.14 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                8 |             23 |         2.88 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |                7 |             23 |         3.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                7 |             23 |         3.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               10 |             24 |         2.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                 | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                                                              | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                                                                                        | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |               15 |             26 |         1.73 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_2[0]                                                                                                                                                                        | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                              |                                                                                                                                                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                                                       | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                              |                                                                                                                                                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0[0]                                                                                                                                                                                                        | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                9 |             26 |         2.89 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                                                                                      | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_1[0]                                                                                                                                                                                                        | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |               12 |             26 |         2.17 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_2[0]                                                                                                                                                                                    | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |               10 |             26 |         2.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                                                   | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                                           | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                6 |             26 |         4.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                | main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                 |               10 |             26 |         2.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |               11 |             26 |         2.36 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ch1_updt_curdesc_wren                                                                                                                                                                                      | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                6 |             27 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                           | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                                                            |                9 |             27 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_axi_aresetn                                                                                                                                             |               20 |             27 |         1.35 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                                          | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                9 |             27 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                                          | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                9 |             27 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                           | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                                                            |                7 |             28 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                                                                     | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                8 |             28 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                 | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                                                                   |                6 |             28 |         4.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                                                           |                4 |             28 |         7.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                                                           |                4 |             28 |         7.00 |
|                                                          |                                                                                                                                                                                                                                                                                                                               | main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                 |               11 |             29 |         2.64 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                        | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                                                          |                5 |             30 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                   | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                 |                9 |             30 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2[32]_i_1_n_0                                                                                                                                                                | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                5 |             30 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                                                                  |                6 |             31 |         5.17 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                        | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                                                          |               10 |             31 |         3.10 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                                   | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                7 |             31 |         4.43 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                              |               12 |             31 |         2.58 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                                                                                         | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                6 |             31 |         5.17 |
| ~main_design_i/processing_system7_0/inst/FCLK_CLK2       | main_design_i/noip_ctrl_0/U0/read_data_ctr                                                                                                                                                                                                                                                                                    | main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                                                                                      | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK2       | main_design_i/noip_ctrl_0/U0/addr_ctr                                                                                                                                                                                                                                                                                         | main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                          | main_design_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                                                                         |               32 |             32 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in                                                                                                                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                            | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                                                            |               13 |             32 |         2.46 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK2       | main_design_i/noip_ctrl_0/U0/write_data_ctr_0                                                                                                                                                                                                                                                                                 | main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                                                                                 | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                                                  |                6 |             32 |         5.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                 |               12 |             33 |         2.75 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                9 |             33 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                  | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                9 |             33 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                7 |             33 |         4.71 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               10 |             33 |         3.30 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |               12 |             34 |         2.83 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                                 | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                                                              |               12 |             34 |         2.83 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               17 |             35 |         2.06 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                8 |             35 |         4.38 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |               11 |             36 |         3.27 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                     | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                                                              |               12 |             36 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |               12 |             36 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                5 |             39 |         7.80 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               14 |             40 |         2.86 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                5 |             40 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                                                           |                5 |             40 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                                                           |                5 |             40 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awvalid                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                8 |             41 |         5.12 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                          | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                  |               10 |             41 |         4.10 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                      | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                              |                8 |             41 |         5.12 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                              |               13 |             41 |         3.15 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                                  | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                             |                6 |             42 |         7.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                            | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                             |                6 |             43 |         7.17 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/s_awvalid_reg                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |               10 |             44 |         4.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |               19 |             46 |         2.42 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               12 |             47 |         3.92 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               10 |             47 |         4.70 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                                                        | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                              |               14 |             47 |         3.36 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |               10 |             48 |         4.80 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |               11 |             48 |         4.36 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                8 |             48 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                9 |             48 |         5.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                                                             | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                              |               11 |             48 |         4.36 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                              |               25 |             54 |         2.16 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]_0[0]    |                                                                                                                                                                                                                                                                                                                           |               11 |             57 |         5.18 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]_0[0]    |                                                                                                                                                                                                                                                                                                                           |               11 |             57 |         5.18 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                        | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |               11 |             58 |         5.27 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                        | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |               13 |             58 |         4.46 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]_0[0] |                                                                                                                                                                                                                                                                                                                           |               11 |             60 |         5.45 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]_0[0] |                                                                                                                                                                                                                                                                                                                           |               11 |             60 |         5.45 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |               13 |             69 |         5.31 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |               14 |             69 |         4.93 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_rden2_new                                                                                                                                                                              | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |               19 |             73 |         3.84 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                                  | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                  |               18 |             73 |         4.06 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                                           |               11 |             82 |         7.45 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                                           |               11 |             82 |         7.45 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |               28 |             86 |         3.07 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                          | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |               20 |             86 |         4.30 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                                                                                     | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                                                                                                      |               23 |             87 |         3.78 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                                   | main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                                                                                                      |               23 |             87 |         3.78 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       | main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               | main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                    |               29 |             90 |         3.10 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |              283 |            776 |         2.74 |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


