{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550535457399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550535457403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 18 17:17:37 2019 " "Processing started: Mon Feb 18 17:17:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550535457403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550535457403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_9-3 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_9-3 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550535457403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550535457702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550535457702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550535466088 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550535466088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550535466088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "char_decoder.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/char_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550535466089 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "char_decoder.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550535466089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550535466089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-dflipflop_arch " "Found design unit 1: dflipflop-dflipflop_arch" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/dflipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550535466091 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/dflipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550535466091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550535466091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_2ton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_2ton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_2ton-clock_div_2ton_arch " "Found design unit 1: clock_div_2ton-clock_div_2ton_arch" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550535466093 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_2ton " "Found entity 1: clock_div_2ton" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550535466093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550535466093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550535466113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_2ton clock_div_2ton:Tick0 " "Elaborating entity \"clock_div_2ton\" for hierarchy \"clock_div_2ton:Tick0\"" {  } { { "top.vhd" "Tick0" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/top.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550535466122 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt clock_div_2ton.vhd(14) " "Verilog HDL or VHDL warning at clock_div_2ton.vhd(14): object \"cnt\" assigned a value but never read" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550535466123 "|top|clock_div_2ton:Tick0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cntn clock_div_2ton.vhd(72) " "VHDL Process Statement warning at clock_div_2ton.vhd(72): signal \"cntn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550535466123 "|top|clock_div_2ton:Tick0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cntn clock_div_2ton.vhd(75) " "VHDL Process Statement warning at clock_div_2ton.vhd(75): signal \"cntn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550535466123 "|top|clock_div_2ton:Tick0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cntn clock_div_2ton.vhd(78) " "VHDL Process Statement warning at clock_div_2ton.vhd(78): signal \"cntn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550535466123 "|top|clock_div_2ton:Tick0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cntn clock_div_2ton.vhd(81) " "VHDL Process Statement warning at clock_div_2ton.vhd(81): signal \"cntn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550535466123 "|top|clock_div_2ton:Tick0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Clock_Out clock_div_2ton.vhd(67) " "VHDL Process Statement warning at clock_div_2ton.vhd(67): inferring latch(es) for signal or variable \"Clock_Out\", which holds its previous value in one or more paths through the process" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1550535466123 "|top|clock_div_2ton:Tick0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clock_Out clock_div_2ton.vhd(67) " "Inferred latch for \"Clock_Out\" at clock_div_2ton.vhd(67)" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550535466123 "|top|clock_div_2ton:Tick0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop clock_div_2ton:Tick0\|dflipflop:D0 " "Elaborating entity \"dflipflop\" for hierarchy \"clock_div_2ton:Tick0\|dflipflop:D0\"" {  } { { "clock_div_2ton.vhd" "D0" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550535466123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_decoder char_decoder:C0 " "Elaborating entity \"char_decoder\" for hierarchy \"char_decoder:C0\"" {  } { { "top.vhd" "C0" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/top.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550535466132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clock_div_2ton:Tick0\|Clock_Out " "LATCH primitive \"clock_div_2ton:Tick0\|Clock_Out\" is permanently enabled" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550535466370 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_div_2ton:Tick0\|Clock_Out~0 " "Found clock multiplexer clock_div_2ton:Tick0\|Clock_Out~0" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1550535466372 "|top|clock_div_2ton:Tick0|Clock_Out~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_div_2ton:Tick0\|Clock_Out~1 " "Found clock multiplexer clock_div_2ton:Tick0\|Clock_Out~1" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1550535466372 "|top|clock_div_2ton:Tick0|Clock_Out~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_div_2ton:Tick0\|Clock_Out~2 " "Found clock multiplexer clock_div_2ton:Tick0\|Clock_Out~2" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/clock_div_2ton.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1550535466372 "|top|clock_div_2ton:Tick0|Clock_Out~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1550535466372 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550535466673 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnt_int\[0\] Low " "Register cnt_int\[0\] will power up to Low" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-3/top.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550535466788 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1550535466788 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550535466822 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550535466900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550535466900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550535466926 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550535466926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550535466926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550535466926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550535466935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 18 17:17:46 2019 " "Processing ended: Mon Feb 18 17:17:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550535466935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550535466935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550535466935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550535466935 ""}
