 Weekly ChallengeÂ 1Â â€”Â BeyondÂ CMOS (IRDSÂ 2023Â update)

---

 What I did (executive summary)

 Downloaded the official **2023 IRDS â€œBeyondÂ CMOSâ€ roadmap** PDF.
 Skimâ€‘read the four sections that matter most for logic devices: Â§2Â Emerging **Memory** Devices, Â§3Â Emerging **Logic** & Alternative Infoâ€‘Processing Devices, Â§4Â Deviceâ€“Architecture Interaction, Â§6Â Emerging **Materials Integration**.
 Boiled the entire 130â€‘page chapter down to the oneâ€‘page cheatâ€‘sheet below.
 Picked **Carbonâ€‘Nanotube FETs (CNTâ€‘FETs)** as my â€œdevice of the weekâ€ and grabbed three fresh (2024â€‘25) papers to track their progress.

> **Proâ€‘tip for the Slack post**: Screenshot the table + paste the short reflection paragraph, done.

---

 Oneâ€‘page cheatâ€‘sheet ğŸ—’ï¸

| **CMOS extension**           | **Chargeâ€‘based BeyondÂ CMOS**     | **Nonâ€‘charge BeyondÂ CMOS**         | Example apps / accelerators | **IRDS â€˜Difficult Challengesâ€™ bucket**        |
| ---------------------------- | -------------------------------- | ---------------------------------- | --------------------------- | --------------------------------------------- |
| Gateâ€‘allâ€‘around / **CFET**   | **FeFET** (ferroelectric FET)    | **STTâ€‘ / SOTâ€‘MRAM**, VCMA          | Nearâ€‘memory MAC arrays      | â‘  New dense, lowâ€‘power memories               |
| **CNTâ€‘FET**                  | **NCFET** (negativeâ€‘capacitance) | **Spinâ€‘wave / magnonic** logic     | AI edge inference cores     | â‘¡ Keep CMOS scaling alive with new channels   |
| 2Dâ€‘material FET (MoSâ‚‚, WSeâ‚‚) | Diracâ€‘source FET                 | **Domainâ€‘wall & skyrmion** devices | Secure PUFs & crypto HW     | â‘¢ Invent new infoâ€‘processing tech           |
| **TFET** (steepâ€‘slope)       | Phaseâ€‘transition FET (VOâ‚‚)       | **PhotonicÂ / excitonic** logic     | Reconfigurable FPGA fabric  | â‘£ Heterogeneous â€œMoreâ€‘thanâ€‘Mooreâ€ integration |
| â€”                            | â€”                                | **MEFET** (magnetoâ€‘electric)       | Neuromorphic & analog cores | â‘¤ Bridge devices â†” novel architectures        |

Sources*: IRDSÂ 2023 BCÂ Â§1.2 TableÂ BC1.1 (difficult challenges); BCÂ Â§3.2â€“3.3 device taxonomy; BCÂ Â§3.3.6 (spinâ€‘wave).

---

 Why Iâ€™m bullish on CNTâ€‘FETs ğŸš€

CNTâ€‘FETs tick almost every box I care about for postâ€‘silicon logic:

 **Ballistic transport @ subâ€‘10â€¯nm** channels â†’ high fT even at **0.4â€¯V** V<sub>dd</sub>.
 Mature aligned growth + transfer recipes now reaching full 200â€‘mm wafers.
 Recent papers show complementary CNT logic with **>0.5â€¯mAâ€¯Âµmâ»Â¹** onâ€‘current and negativeâ€‘differentialâ€‘resistance tricks that boost intrinsic gain.

**Fresh citations (2024â€‘25)**

1. *â€œCarbonÂ NanotubeÂ 3D ICs: From Design to Applications,â€* **Adv.Â Funct.Â Mater.**Â 33â€¯(2025).
2. *â€œComplementary CNT TFTs with Current Superâ€‘Saturation,â€* **Nat.Â Commun.**Â 15â€¯(2025).
3. *â€œProgress on CNTâ€‘FET Integrated Circuitsâ€”State of the Art,â€* **IEEEÂ Trans.Â ElectronÂ Devices**Â 71â€¯(2025).

