<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230004210A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230004210</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17943857</doc-number><date>20220913</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2019-0094022</doc-number><date>20190801</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20190101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>06</class><subclass>F</subclass><main-group>1</main-group><subgroup>3287</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20190101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>06</class><subclass>F</subclass><main-group>1</main-group><subgroup>3296</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>03</class><subclass>K</subclass><main-group>17</main-group><subgroup>687</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>06</class><subclass>F</subclass><main-group>1</main-group><subgroup>3287</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>06</class><subclass>F</subclass><main-group>1</main-group><subgroup>3296</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>03</class><subclass>K</subclass><main-group>17</main-group><subgroup>6871</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SYSTEM ON CHIP AND ELECTRONIC DEVICE INCLUDING THE SAME</invention-title><us-related-documents><continuation><relation><parent-doc><document-id><country>US</country><doc-number>16845661</doc-number><date>20200410</date></document-id><parent-grant-document><document-id><country>US</country><doc-number>11467652</doc-number></document-id></parent-grant-document></parent-doc><child-doc><document-id><country>US</country><doc-number>17943857</doc-number></document-id></child-doc></relation></continuation></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>JEON</last-name><first-name>Byungchul</first-name><address><city>Seongnam-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Kim</last-name><first-name>Jae Min</first-name><address><city>Suwon-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Kim</last-name><first-name>Hyunseok</first-name><address><city>Gwacheon-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>Huh</last-name><first-name>Junho</first-name><address><city>Yongin-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><role>03</role><address><city>Suwon-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A system on chip (SoC) includes a first core and a second core, first and second power gating switches, and a first power switch. The first power gating switch is arranged between the first core and a first power rail that receives a first voltage, and is selectively turned on in response to a first power gating signal. The second power gating switch is arranged between the second core and a second power rail that receives a second voltage, and is selectively turned on in response to a second power gating signal. The first power switch is arranged between the first power rail and the second power rail, and is selectively turned on in response to a first power control signal to connect the first power gating switch or the second power gating switch both the first power rail and the second power rail.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="84.41mm" wi="158.75mm" file="US20230004210A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="118.87mm" wi="156.13mm" file="US20230004210A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="86.19mm" wi="120.40mm" file="US20230004210A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="131.32mm" wi="79.33mm" file="US20230004210A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="150.45mm" wi="158.24mm" file="US20230004210A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="148.00mm" wi="100.84mm" file="US20230004210A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="228.94mm" wi="152.65mm" orientation="landscape" file="US20230004210A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="185.76mm" wi="139.53mm" file="US20230004210A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="218.02mm" wi="143.68mm" orientation="landscape" file="US20230004210A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="180.09mm" wi="121.92mm" orientation="landscape" file="US20230004210A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="191.26mm" wi="143.09mm" orientation="landscape" file="US20230004210A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="213.53mm" wi="103.46mm" orientation="landscape" file="US20230004210A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="157.90mm" wi="120.14mm" file="US20230004210A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="223.60mm" wi="154.69mm" orientation="landscape" file="US20230004210A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="226.31mm" wi="143.09mm" orientation="landscape" file="US20230004210A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="150.45mm" wi="158.24mm" file="US20230004210A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="158.92mm" wi="156.97mm" file="US20230004210A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="198.54mm" wi="120.90mm" orientation="landscape" file="US20230004210A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application is a continuation of U.S. application Ser. No. 16/845,661 filed Apr. 10, 2020, which claims priority from Korean Patent Application No. 10-2019-0094022, filed on Aug. 1, 2019, in the Korean Intellectual Property Office, the entire disclosure of which are incorporated by reference herein in their entirety.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Field</heading><p id="p-0003" num="0002">The present disclosure relates to an integrated circuit (IC), and more particularly, to a system on chip (SoC) and an electronic device including the SoC.</p><heading id="h-0004" level="1">2. Description of the Related Art</heading><p id="p-0004" num="0003">Recently, in the computing field, performance of multimedia for which multitasking and high speed computation are required has become important, and thus, a multi-core processor, which includes a plurality of processing cores in one processor, has been developed. Meanwhile, a system on chip (SoC) indicates a technique of integrating various functional blocks, such as a central processing unit (CPU), a memory, an interface, a digital signal processing circuit, and an analog signal processing circuit, into one semiconductor integrated circuit to realize a computing system or other electronic systems, or indicates an integrated circuit (IC) generated based on this technique. As the performance of computing systems or electronic systems has increased in recent times, SoCs that include a plurality of processing cores have been developed and various methods of optimizing power management and performance of the plurality of cores included in SoCs have been studied.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0005" num="0004">It is an aspect to provide a system on chip (SoC) for improving power management efficiency of a plurality of cores and an electronic device including the SoC.</p><p id="p-0006" num="0005">According to an aspect of an embodiment, there is provided a system on chip (SoC) including a plurality of cores including at least a first core and a second core, a first power gating switch which is arranged between a first power rail transmitting a first voltage and the first core and is selectively turned on in response to a first power gating signal, a second power gating switch which is arranged between a second power rail transmitting a second voltage and the second core and is selectively turned on in response to a second power gating signal, and a first power switch which is arranged between the first power rail and the second power rail, and is selectively turned on in response to a first power control signal such that the first power gating switch or the second power gating switch is connected to both of the first and second power rails.</p><p id="p-0007" num="0006">According to another aspect of an embodiment, there is provided an electronic device including a first voltage regulator configured to provide a first voltage to a first power rail; a second voltage regulator configured to provide a second voltage to a second power rail, a plurality of cores including at least a first core and a second core, a first power gating switch which is arranged between the first power rail and the first core and is selectively turned on in response to a first power gating signal, a second power gating switch which is arranged between the second power rail and the second core and is selectively turned on in response to a second power gating signal, and a power switch which is arranged between the first power rail and the second power rail, and is selectively turned on in response to a first power control signal such that the first power gating switch or the second power gating switch is connected to both of the first and second power rails.</p><p id="p-0008" num="0007">According to another aspect of an embodiment, there is provided an electronic device including a first intellectual property (IP), a second IP, a first voltage regulator connected to the first IP via a first power rail and configured to provide a first voltage to the first IP, a second voltage regulator connected to the second IP via a second power rail and configured to provide a second voltage to the second IP; and a power switch which is arranged between the first and second power rails and is driven according to a power control signal, wherein, when the power control signal is enabled, the power switch is turned on to connect the first IP or the second IP to both of the first and second power rails.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0009" num="0008">Embodiments will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings in which:</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a block diagram of an electronic device according to an embodiment;</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a table showing an example of operations of a first power gating switch, a second power gating switch, and a first power switch, according to operating states of a first core and a second core, according to an embodiment;</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a layout of a multi-core processor including a first core and a second core, according to an embodiment;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a block diagram of an electronic device according to an embodiment;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a flowchart of an operating method of a system on chip (SoC), according to an embodiment;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a detailed flowchart of an operating method of an SoC, according to an embodiment;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a flowchart of an operation between an SoC and a power management integrated circuit (PMIC), according to an embodiment;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>8</b></figref> shows an example of an electronic device including a first core and a second core, according to an embodiment;</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>9</b></figref> shows an example of an SoC including a first core and a second core, according to an embodiment;</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>10</b></figref> shows an example of an SoC including a first core, a second core, a third core, and a fourth core according to an embodiment;</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a table showing an example of operations of a first power switch, a second power switch, a third power switch, and a fourth power switch, according to operating states of a first core, a second core, a third core, and a fourth core, according to an embodiment;</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a layout of a multi-core processor including a first core, a second core, a third core, and a fourth core, according to an embodiment;</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a detailed flowchart of an operating method of an SoC, according to an embodiment;</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>14</b></figref> shows an example of an SoC including a first core, a second core, a third core, and a fourth core according to another embodiment;</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a block diagram of an electronic device according to an embodiment;</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a block diagram of an electronic device according to an embodiment; and</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>17</b></figref> is a block diagram of an electronic device according to an embodiment.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION OF THE EMBODIMENTS</heading><p id="p-0027" num="0026">Hereinafter, embodiments will be described in detail with reference to the accompanying drawings.</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a block diagram of an electronic device according to an embodiment.</p><p id="p-0029" num="0028">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, an electronic device <b>10</b> may include a multi-core processor <b>110</b> and a power management integrated circuit (PMIC) <b>200</b>. The multi-core processor <b>110</b> may include a first core (CORE<b>1</b>) <b>110</b><i>a </i>and a second core (CORE<b>2</b>) <b>110</b><i>b </i>and the PMIC <b>200</b> may include a first voltage regulator (VR<b>1</b>) <b>210</b><i>a </i>and a second voltage regulator (VR<b>2</b>) <b>210</b><i>b. </i>According to an embodiment, the &#x201c;core&#x201d; may be referred to as a processing core, a core processor, a processor or a central processing unit (CPU).</p><p id="p-0030" num="0029">A related art PMIC which does not support per-core dynamic voltage management, may include one voltage regulator and the one voltage regulator may have to provide maximum currents required by a plurality of cores included in the multi-core processor. However, since the plurality of cores included in the multi-core processor may independently operate according to task schedules, frequently one core may not perform a task, while another core performs a task, based on characteristics of an application program. In order to reduce power consumption of a core not performing a task, separate voltages may be supplied to the plurality of cores. That is, a plurality of voltage regulators may be provided.</p><p id="p-0031" num="0030">According to an embodiment, the PMIC <b>200</b> may support per-core dynamic voltage management by including the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>corresponding to the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b, </i>respectively. Also, the electronic device <b>10</b> may support dynamic frequency management by using a phase locked loop (PLL), etc. in the multi-core processor <b>110</b>. With this configuration, the electronic device <b>10</b> may realize per-core dynamic voltage frequency scaling (DVFS) via dynamic voltage management and dynamic frequency management.</p><p id="p-0032" num="0031">In detail, the VR<b>1</b> <b>210</b><i>a </i>may generate a first voltage V<b>1</b> and provide the generated first voltage V<b>1</b> to the CORE<b>1</b> <b>110</b><i>a </i>via a first power rail PR<b>1</b>. Here, a voltage level of the first voltage V<b>1</b> may be variable according to an operating frequency, an operating voltage, or a workload of the CORE<b>1</b> <b>110</b><i>a. </i>For example, when the CORE<b>1</b> <b>110</b><i>a </i>performs a high performance operation or a high speed operation, an operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>may be increased, and thus, a voltage level of the first voltage V<b>1</b> to be supplied to the CORE<b>1</b> <b>110</b><i>a </i>may be increased. As another example, when the CORE<b>1</b> <b>110</b><i>a </i>performs a low performance operation or a low speed operation, an operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>may be decreased, and thus, a voltage level of the first voltage V<b>1</b> to be supplied to the CORE<b>1</b> <b>110</b><i>a </i>may be decreased, thereby reducing power consumption of the CORE<b>1</b> <b>110</b><i>a. </i></p><p id="p-0033" num="0032">Similarly, the VR<b>2</b> <b>210</b><i>b </i>may generate a second voltage V<b>2</b> and provide the generated second voltage V<b>2</b> to the CORE<b>2</b> <b>110</b><i>b </i>via a second power rail PR<b>2</b>. Here, a voltage level of the second voltage V<b>2</b> may be variable according to an operating frequency, an operating voltage, or a workload of the CORE<b>2</b> <b>110</b><i>b. </i>For example, when the CORE<b>2</b> <b>110</b><i>b </i>performs a high performance operation or a high speed operation, an operating frequency of the CORE<b>2</b> <b>110</b><i>b </i>may be increased, and thus, a voltage level of the second voltage V<b>2</b> to be supplied to the CORE<b>2</b> <b>110</b><i>b </i>may be increased. As another example, when the CORE<b>2</b> <b>110</b><i>b </i>performs a low performance operation or a low speed operation, an operating frequency of the CORE<b>2</b> <b>110</b><i>b </i>may be decreased, and thus, a voltage level of the second voltage V<b>2</b> to be supplied to the CORE<b>2</b> <b>110</b><i>b </i>may be decreased, thereby reducing power consumption of the CORE<b>2</b> <b>110</b><i>b. </i></p><p id="p-0034" num="0033">The multi-core processor <b>110</b> may further include a first power gating switch SW<b>1</b> and a second power gating switch SW<b>2</b>. The first power gating switch SW<b>1</b> may be arranged between the first power rail PR<b>1</b> and the CORE<b>1</b> <b>110</b><i>a </i>and may be selectively turned on in response to a first power gating signal S<b>1</b>G. The first power rail PR<b>1</b> and the CORE<b>1</b> <b>110</b><i>a </i>may be selectively connected with each other through the first power gating switch SW<b>1</b>. The second power gating switch SW<b>2</b> may be arranged between the second power rail PR<b>2</b> and the CORE<b>2</b> <b>110</b><i>b </i>and may be selectively turned on in response to a second power gating signal S<b>2</b>G. The second power rail PR<b>2</b> and the CORE<b>2</b> <b>110</b><i>b </i>may be selectively connected with each other through the second power gating switch SW<b>2</b>.</p><p id="p-0035" num="0034">The multi-core processor <b>110</b> may further include a first power switch SW<b>12</b>. The first power switch SW<b>12</b> may be arranged between the first power rail PR<b>1</b> and the second power rail PR<b>2</b> and may selectively connect the first power rail PR<b>1</b> with the second power rail PR<b>2</b> in response to a first power control signal S<b>12</b>G. Through the first power switch SW<b>12</b>, the first or second power gating switch SW<b>1</b> or SW<b>2</b> may be connected to both of the first and second power rails PR<b>1</b> and PR<b>2</b>. Hereinafter, operations of the first and second power gating switches SW<b>1</b> and SW<b>2</b> and the first power switch SW<b>12</b> will be described with reference to <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a table <b>20</b> showing an example of operations of the first and second power gating switches SW<b>1</b> and SW<b>2</b> and the first power switch SW<b>12</b> according to operating states of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>of <figref idref="DRAWINGS">FIG. <b>1</b></figref>, according to an embodiment.</p><p id="p-0037" num="0036">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref> together, the operating states of the CORE<b>1</b> <b>110</b><i>a </i>may include an active state and an inactive state, and the operating states of the CORE<b>2</b> <b>110</b><i>b </i>may include an active state and an idle state. For example, there may be cases in which one of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>may stop performing a task and be in a stand-by mode until the other finishes performing a task. In this situation, a core that is not processing an operation and is in the stand-by mode may be referred to as an idle core and a core performing a task may be referred to as an active core.</p><p id="p-0038" num="0037">A power gating switch connected to an active core of the CORE<b>1</b> <b>110</b><i>a </i>and CORE<b>2</b> <b>110</b><i>b </i>may be turned on, and thus, the active core may normally receive a power supply. In detail, when the CORE<b>1</b> <b>110</b><i>a </i>is in an active state, the first power gating switch SW<b>1</b> may be turned on and the first voltage V<b>1</b> may be provided to the CORE<b>1</b> <b>110</b><i>a </i>from the VR<b>1</b> <b>210</b><i>a. </i>Likewise, when the CORE<b>2</b> <b>110</b><i>b </i>is in an active state, the second power gating switch SW<b>2</b> may be turned on and the second voltage V<b>2</b> may be provided to the CORE<b>2</b> <b>110</b><i>b </i>from the VR<b>2</b> <b>210</b><i>b. </i></p><p id="p-0039" num="0038">On the contrary, a power gating switch connected to an idle core of the CORE<b>1</b> <b>110</b><i>a </i>and CORE<b>2</b> <b>110</b><i>b </i>may be turned off, and thus, the idle core may be power gated to reduce power consumption of the idle core. In detail, when the CORE<b>1</b> <b>110</b><i>a </i>is in an idle state, the first power gating switch SW<b>1</b> may be turned off and the first voltage V<b>1</b> may not be provided to the CORE<b>1</b> <b>110</b><i>a </i>from the VR<b>1</b> <b>210</b><i>a. </i>Likewise, when the CORE<b>2</b> <b>110</b><i>b </i>is in an idle state, the second power gating switch SW<b>2</b> may be turned off and the second voltage V<b>2</b> may not be provided to the CORE<b>2</b> <b>110</b><i>b </i>from the VR<b>2</b> <b>210</b><i>b. </i></p><p id="p-0040" num="0039">When both of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>are in an active state or in an idle state, the first power switch SW<b>12</b> may be turned off. In other words, when both the CORE <b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>are in a same state, the first power switch SW<b>12</b> may be turned off. When only one of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>is in an active state, the first power switch SW<b>12</b> may be selectively turned on according to an operating voltage, an operating frequency, or a workload of the active core. For example, when only the CORE<b>1</b> <b>110</b><i>a </i>is in an active state and the operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>is higher than a reference frequency, the first power switch SW<b>12</b> may be turned on. Accordingly, both of the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>may be electrically connected to the CORE<b>1</b> <b>110</b><i>a </i>and a current greater than a current capacity of the VR<b>1</b> <b>210</b><i>a </i>may be provided to the CORE<b>1</b> <b>110</b><i>a. </i>As another example, when only the CORE<b>2</b> <b>110</b><i>b </i>is in an active state and the operating frequency of the CORE<b>2</b> <b>110</b><i>b </i>is higher than a reference frequency, the first power switch SW<b>12</b> may be turned on. Accordingly, both of the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>may be electrically connected to the CORE<b>2</b> <b>110</b><i>b </i>and a current greater than a current capacity of the VR<b>2</b> <b>210</b><i>b </i>may be provided to the CORE<b>2</b> <b>110</b><i>b. </i></p><p id="p-0041" num="0040">In this configuration, for supporting per-core dynamic voltage management, one voltage regulator may be divided into the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b. </i>A current capacity of one voltage regulator included in a related art PMIC not supporting per-core dynamic voltage management may correspond to total maximum current consumption of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b, </i>and may be, for example, 8 A. A current capacity of each of the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>included in the PMIC <b>200</b> supporting per-core dynamic voltage management may be determined based on current consumption of each of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>Here, maximum current consumption of each of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>may be greater than a half of the total maximum current consumption (for example, 8 A) of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>When the multi-core processor <b>110</b> includes N cores, maximum current consumption of each core may be greater than 1/N of total maximum current consumption of the N cores (here, N is a natural number equal to or greater than 2).</p><p id="p-0042" num="0041">When the maximum current consumption of each of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>is 6 A and each of the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>is realized to have a current capacity of 6 A, total current capacity of the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>may be 12 A. Here, the total current capacity of the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>may be greater than a current capacity of a related art single voltage regulator, which is 8 A, and thus, an area of the PMIC <b>200</b> may be increased. Also, when the total current capacity is increased, the number of passive devices, such as inductors or capacitors, may be increased or a value of each passive device, such as an inductance or a capacitance, may be increased.</p><p id="p-0043" num="0042">However, according to an embodiment, since the multi-core processor <b>110</b> includes the first power switch SW<b>12</b>, the current capacity of each of the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>may correspond to a half of the total maximum current consumption of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>For example, the current capacity of each of the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>may be 4 A. Accordingly, the total current capacity of the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>may be 8 A, which is the same as the current capacity of the previous single voltage regulator. Thus, while the per-core dynamic voltage management is supported, the area of the PMIC <b>200</b> may not be increased. Also, the number of passive devices, such as inductors and capacitors, may not be increased, or a value of each passive device, that is, an inductance or a capacitance, may not be increased.</p><p id="p-0044" num="0043"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a layout <b>30</b> of a multi-core processor including a CORE<b>1</b> and a CORE<b>2</b>, according to an embodiment.</p><p id="p-0045" num="0044">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the layout <b>30</b> of the multi-core processor may correspond to, for example, a layout of the multi-core processor <b>110</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. The layout <b>30</b> of the multi-core processor may include a first region R<b>1</b>, a second region R<b>2</b>, and a third region R<b>3</b> adjacent to one another in a Y direction. The CORE<b>1</b> may be arranged in the first region R<b>1</b> and the CORE<b>2</b> may be arranged in the second region R<b>2</b>. Each of the first and second regions R<b>1</b> and R<b>2</b> may have a certain area extending in an X direction and the Y direction. The areas may be the same size or different sizes. A first power switch SW<b>12</b> may be arranged in the third region R<b>3</b> between the first and second regions R<b>1</b> and R<b>2</b>.</p><p id="p-0046" num="0045"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a block diagram of an electronic device according to an embodiment.</p><p id="p-0047" num="0046">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, an electronic device <b>10</b>&#x2032; may include a system on chip (SoC) <b>100</b> and the PMIC <b>200</b>. The SoC <b>100</b> may include the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b, </i>the first and second power gating switches SW<b>1</b> and SW<b>2</b>, the first power switch SW<b>12</b>, and a control logic <b>120</b>. <figref idref="DRAWINGS">FIG. <b>4</b></figref> illustrates that the PMIC <b>200</b> is realized outside the SoC <b>100</b>. However, embodiments are not limited thereto and in some embodiments, the PMIC <b>200</b> may be included in/on the SoC <b>100</b>. The PMIC <b>200</b> may correspond to the PMIC <b>200</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref> and the electronic device <b>10</b>&#x2032; may be a modified example of the electronic device <b>10</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. The aspects described in detail with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> through <b>3</b></figref> may be applied to the embodiment shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, and repeated descriptions of like element will not be given for conciseness.</p><p id="p-0048" num="0047">The control logic <b>120</b> may determine operating states of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>and generate the first and second power gating signals S<b>1</b>G and S<b>2</b>G based on the determined operating states. Also, the control logic <b>120</b> may monitor operating frequencies of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>The control logic <b>120</b> may generate the first power control signal S<b>12</b>G based on the operating states and the operating frequencies of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i></p><p id="p-0049" num="0048">The control logic <b>120</b> may generate a first voltage control signal VCS<b>1</b> and a second voltage control signal VCS<b>2</b> based on the operating states and the operating frequencies of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>The control logic <b>120</b> may provide the generated first and second voltage control signals VCS<b>1</b> and VCS<b>2</b> to the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b, </i>respectively. The VR<b>1</b> <b>210</b><i>a </i>may regulate a voltage level of the first voltage V<b>1</b> based on the first voltage control signal VCS<b>1</b>. The VR<b>2</b> <b>210</b><i>b </i>may regulate a voltage level of the second voltage V<b>2</b> based on the second voltage control signal VCS<b>2</b>.</p><p id="p-0050" num="0049">According to some embodiments, when the first power control signal S<b>12</b>G is enabled, that is, when the first power switch SW<b>12</b> is turned on, the control logic <b>120</b> may generate the first and second voltage control signals VCS<b>1</b> and VCS<b>2</b> such that the voltage levels of the first and second voltages V<b>1</b> and V<b>2</b> are the same as each other. Accordingly, the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>may generate the first and second voltages V<b>1</b> and V<b>2</b>, respectively, the first and second voltages V<b>1</b> and V<b>2</b> having the same voltage level.</p><p id="p-0051" num="0050">According to an embodiment, the SoC <b>100</b> may be realized as one chip including the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b, </i>the first and second power gating switches SW<b>1</b> and SW<b>2</b>, the first power switch SW<b>12</b>, and the control logic <b>120</b>. However, embodiments are not limited thereto. According to some embodiments, the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b, </i>the first and second power gating switches SW<b>1</b> and SW<b>2</b>, and the first power switch SW<b>12</b> may be realized on a first chip and the control logic <b>120</b> may be realized on a second chip. The PMIC <b>200</b> including the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>may be realized on a separate chip from the SoC <b>100</b>. According to an embodiment, each of the PMIC <b>200</b> and the SoC <b>100</b> may be realized on a separate chip and may be included in one package, such as a system in package (SIP).</p><p id="p-0052" num="0051"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a flowchart of an operating method of an SoC, according to an embodiment.</p><p id="p-0053" num="0052">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the operating method of the SoC according to an embodiment may be an operating method of a multi-core processor for per-core dynamic voltage management, and may include, for example, sequential operations performed on the SoC <b>100</b> of <figref idref="DRAWINGS">FIG. <b>4</b></figref>. Hereinafter, the operating method of the SoC will be described with reference to <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>5</b></figref> together.</p><p id="p-0054" num="0053">In operation S<b>510</b>, the control logic <b>120</b> may determine operating states of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>For example, the control logic <b>120</b> may include a scheduler logic configured to schedule tasks of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>and may determine the operating states of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>based on the scheduled tasks of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>However, embodiments are not limited thereto. The control logic <b>120</b> may receive task schedules of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>from outside the SoC and may determine the operating states of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>based on the received task schedules. For example, in some embodiments, the control logic <b>120</b> may receive task schedules of the CORE<b>1</b> <b>11</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>from an external scheduler logic.</p><p id="p-0055" num="0054">In operation S<b>530</b>, the control logic <b>120</b> may generate the first and second power gating signals S<b>1</b>G and S<b>2</b>G according to the operating states of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>For example, the control logic <b>120</b> may generate the first and second power gating signals S<b>1</b>G and S<b>2</b>G to drive the first and second power gating switches SW<b>1</b> and SW<b>2</b> as shown in the table <b>20</b> of <figref idref="DRAWINGS">FIG. <b>2</b></figref>, according to the operating states of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i></p><p id="p-0056" num="0055">In operation S<b>550</b>, the control logic <b>120</b> may generate the first power control signal S<b>12</b>G based on an operating frequency of an active core of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>However, embodiments are not limited thereto. The control logic <b>120</b> may generate the first power control signal S<b>12</b>G based on an operating voltage or a workload of the active core. Here, the control logic <b>120</b> may disable the first power control signal S<b>12</b>G when both of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>are in an active state or an idle state, as illustrated in <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0057" num="0056">In operation S<b>570</b>, the control logic <b>120</b> may generate a voltage control signal based on the operating frequency of the active core of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>However, embodiments are not limited thereto. The control logic <b>120</b> may generate the voltage control signal based on the operating voltage or the workload of the active core. For example, in some embodiments, the voltage control signal may include the first and second voltage control signals VCS<b>1</b> and VCS<b>2</b>. According to an embodiment, operation S<b>550</b> and operation S<b>570</b> may be substantially simultaneously performed. According to another embodiment, the order of operation S<b>550</b> and operation S<b>570</b> may be changed, that is operation S<b>570</b> may be performed before operation S<b>550</b>.</p><p id="p-0058" num="0057"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a detailed flowchart of an operating method of an SoC, according to an embodiment.</p><p id="p-0059" num="0058">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the operating method of the SoC according to an embodiment may be an operating method for regulating a voltage level provided to each of a plurality of cores included in a multi-core processor, and may include, for example, sequential operations performed on the SoC <b>100</b> of <figref idref="DRAWINGS">FIG. <b>4</b></figref>. According to an embodiment, an operation of a first power switch may be controlled based on an operating frequency of an active core. However, it is only an example embodiment and embodiments are not limited thereto. Hereinafter, the operating method of the SoC will be described with reference to <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>6</b></figref> together.</p><p id="p-0060" num="0059">In operation S<b>610</b>, the control logic <b>120</b> may determine whether only the CORE<b>1</b> <b>110</b><i>a </i>of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>is in an active state. Based on a result of the determining, when only the CORE<b>1</b> <b>110</b><i>a </i>is in an active state (operation S<b>610</b>, YES), operation S<b>620</b> may be performed, and when the CORE<b>1</b> <b>110</b><i>a </i>is not in the active state (operation S<b>610</b>, NO), operation S<b>660</b> may be performed. In operation S<b>620</b>, the control logic <b>120</b> may monitor an operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>which is in the active state.</p><p id="p-0061" num="0060">In operation S<b>630</b>, the control logic <b>120</b> may determine whether the operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>is higher than a reference frequency. For example, when the CORE<b>1</b> <b>110</b><i>a </i>performs a high performance operation or a high speed operation, the operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>may be higher than the reference frequency. Here, the reference frequency may be defined as a frequency at which the CORE<b>1</b> <b>110</b><i>a </i>requires a current greater than a current capacity of the VR<b>1</b> <b>210</b><i>a </i>corresponding to the CORE<b>1</b> <b>110</b><i>a. </i>On the other hand, when the operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>is equal to or less than the reference frequency, the current required for an operation of the CORE<b>1</b> <b>110</b><i>a </i>may be equal to or less than the current capacity of the VR<b>1</b> <b>210</b><i>a. </i></p><p id="p-0062" num="0061">Based on a result of the determining, when the operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>is higher than the reference frequency (operation S<b>630</b>, YES), in operation S<b>640</b>, the control logic <b>120</b> may turn on the first power switch SW<b>12</b>, turn on the first power gating switch SW<b>1</b>, and turn off the second power gating switch SW<b>2</b>. On the other hand, based on a result of the determining, when the operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>is less than or equal to the reference frequency (operation S<b>630</b>, NO), in operation S<b>650</b>, the control logic <b>120</b> may turn off the first power switch SW<b>12</b>, turn on the first power gating switch SW<b>1</b>, and turn off the second power gating switch SW<b>2</b>.</p><p id="p-0063" num="0062">In operation S<b>660</b>, the control logic <b>120</b> may determine whether both of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>are in an active state. Based on a result of the determining, when both of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>are in the active state (operation S<b>660</b>, YES), in operation S<b>670</b>, the control logic <b>120</b> may turn off the first power switch SW<b>12</b> and turn on the first and second power gating switches SW<b>1</b> and SW<b>2</b>. Based on a result of the determining, when both of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b </i>are not in the active state (operation S<b>660</b>, NO), in operation S<b>680</b>, the control logic <b>120</b> may turn off the first power switch SW<b>12</b> and turn off the first and second power gating switches SW<b>1</b> and SW<b>2</b>.</p><p id="p-0064" num="0063"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a flowchart of an operation between the SoC <b>100</b> and the PMIC <b>200</b>, according to an embodiment.</p><p id="p-0065" num="0064">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the operation between the SoC <b>100</b> and the PMIC <b>200</b> for regulating a voltage level provided to each of a plurality of cores included in a multi-core processor is illustrated according to an embodiment, and the operation may include, for example, sequential operations performed between the SoC <b>100</b> and the PMIC <b>200</b> of <figref idref="DRAWINGS">FIG. <b>4</b></figref>. Hereinafter, the operation according to an embodiment will be described with reference to <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>7</b></figref> together.</p><p id="p-0066" num="0065">In operation S<b>710</b>, the SoC <b>100</b> may determine operating states of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>In operation S<b>720</b>, the SoC <b>100</b> may monitor an operating frequency of an active core of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>In operation S<b>730</b>, the SoC <b>100</b> may generate a voltage control signal based on the operating frequency of the active core. For example, in some embodiments, the voltage control signal may include the first and second voltage control signals VCS<b>1</b> and VCS<b>2</b>. In operation S<b>740</b>, the SoC <b>100</b> may transmit the voltage control signal to the PMIC <b>200</b>. For example, in some embodiments, the voltage control signal may transmit the first and second voltage control signals VCS<b>1</b> and VCS<b>2</b> to the PMIC <b>200</b>. In operation S<b>750</b>, the PMIC <b>200</b> may generate the first voltage V<b>1</b> and the second voltage V<b>2</b> based on the voltage control signal. In operation S<b>760</b>, the PMIC <b>200</b> may provide the first voltage V<b>1</b> and the second voltage V<b>2</b> to the SoC <b>100</b>.</p><p id="p-0067" num="0066"><figref idref="DRAWINGS">FIG. <b>8</b></figref> shows an example of an electronic device <b>40</b> including the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b, </i>according to an embodiment.</p><p id="p-0068" num="0067">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the electronic device <b>40</b> may include an SoC <b>100</b>A and the PMIC <b>200</b> and the SoC <b>100</b>A and the PMIC <b>200</b> may be mounted on a printed circuit board (PCB) <b>300</b>. The SoC <b>100</b>A may correspond to an embodiment of the SoC <b>100</b> of <figref idref="DRAWINGS">FIG. <b>4</b></figref> and the PMIC <b>200</b> may correspond to the PMIC <b>200</b> of <figref idref="DRAWINGS">FIG. <b>4</b></figref>. The aspects described above with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> through <b>7</b></figref> may be applied to the embodiment of <figref idref="DRAWINGS">FIG. <b>8</b></figref>.</p><p id="p-0069" num="0068">The VR<b>1</b> <b>210</b><i>a </i>may be connected to passive devices arranged on the PCB <b>300</b>, for example, an inductor L<b>1</b> and capacitors C<b>1</b><i>a </i>and C<b>1</b><i>b. </i>According to embodiments, the number of inductors L<b>1</b> or an inductance and the number of capacitors C<b>1</b><i>a </i>and C<b>1</b><i>b </i>and a capacitance may be changed according to a current capacity of the VR<b>1</b> <b>210</b><i>a. </i>Likewise, the VR<b>2</b> <b>210</b><i>b </i>may be connected to passive devices arranged on the PCB <b>300</b>, for example, an inductor L<b>2</b> and capacitors C<b>2</b><i>a </i>and C<b>2</b><i>b. </i>According to embodiments, the number of inductors L<b>2</b> or an inductance and the number of capacitors C<b>2</b><i>a </i>and C<b>2</b><i>b </i>and a capacitance may be changed according to a current capacity of the VR<b>2</b> <b>210</b><i>b. </i></p><p id="p-0070" num="0069">In detail, currents may be charged to the inductor L<b>1</b> and the capacitors C<b>1</b><i>a </i>and C<b>1</b><i>b, </i>according to an output voltage of the VR<b>1</b> <b>210</b><i>a. </i>Thus, when an output voltage is increased according to an increase in current capacity of the VR<b>1</b> <b>210</b><i>a, </i>the inductance of the inductor L<b>1</b> may be increased or the number of capacitors C<b>1</b><i>a </i>and C<b>1</b><i>b </i>may be increased. For example, assuming a case in which the SoC <b>100</b>A does not include the first power switch SW<b>12</b>, the VR<b>1</b> <b>210</b><i>a </i>may be realized to have a current capacity (for example, 6 A) corresponding to maximum current consumption of the CORE<b>1</b> <b>110</b><i>a. </i>By contrast, the SoC <b>100</b>A according to an embodiment includes the first power switch SW<b>12</b>, and thus, the SoC <b>100</b>A may be realized to have a current capacity (for example, 4 A) corresponding to a half of total maximum current consumption of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>Therefore, according to an embodiment, without an increase in inductance of the inductor L<b>1</b> or the increased number of capacitors C<b>1</b><i>a </i>and C<b>1</b><i>b, </i>per-core dynamic voltage management may be supported.</p><p id="p-0071" num="0070">The SoC <b>100</b>A may include the CORE<b>1</b> <b>110</b><i>a </i>and CORE<b>2</b> <b>110</b><i>b, </i>a control logic <b>120</b><i>a, </i>the first and second power gating switches SW<b>1</b> and SW<b>2</b>, and the first power switch SW<b>12</b>. For example, each of the first and second power gating switches SW<b>1</b> and SW<b>2</b> and the first power switch SW<b>12</b> may be realized as a PMOS transistor. However, embodiments are not limited thereto. For example, at least one of the first and second power gating switches SW<b>1</b> and SW<b>2</b> and the first power switch SW<b>12</b> may be realized as an NMOS transistor or a transmission gate. For example, at least one of the first and second power gating switches SW<b>1</b> and SW<b>2</b> and the first power switch SW<b>12</b> may be realized as a plurality of transistors connected in series, in parallel, or in series and parallel.</p><p id="p-0072" num="0071">The control logic <b>120</b><i>a </i>may generate the first and second power gating signals S<b>1</b>G and S<b>2</b>G based on operating states of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>For example, when the CORE<b>1</b> <b>110</b><i>a </i>is in an active state, the control logic <b>120</b><i>a </i>may generate the first power gating signal S<b>12</b>G as logic &#x201c;0.&#x201d; For example, when the CORE<b>1</b> <b>110</b><i>a </i>is in an idle state, the control logic <b>120</b><i>a </i>may generate the first power gating signal S<b>12</b>G as logic &#x201c;1&#x201d; and may power-gate the CORE<b>1</b> <b>110</b><i>a. </i></p><p id="p-0073" num="0072">The control logic <b>120</b><i>a </i>may generate the first power control signal S<b>12</b>G based on operating states and operating frequencies of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>For example, when only one of the CORE<b>1</b> <b>110</b><i>a </i>and CORE<b>2</b> <b>110</b><i>b </i>is in an active state and the operating frequency of the active core is higher than a reference frequency, the control logic <b>120</b><i>a </i>may generate the first power control signal S<b>12</b>G as an enable level, for example, logic &#x201c;0.&#x201d; Accordingly, the first and second power rails PR<b>1</b> and PR<b>2</b> may be electrically connected to each other and power may be supplied to the active core from the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b. </i></p><p id="p-0074" num="0073">The control logic <b>120</b><i>a </i>may generate the first voltage control signal VCS<b>1</b> and the second voltage control signal VCS<b>2</b> based on the operating states and the operating frequencies of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b. </i>For example, when the first power control signal S<b>12</b>G is logic &#x201c;0,&#x201d; the control logic <b>120</b><i>a </i>may generate the first and second voltage control signalsVCS<b>1</b> and VCS<b>2</b> such that voltage levels of the first and second voltages V<b>1</b> and V<b>2</b> are the same as each other.</p><p id="p-0075" num="0074">According to an embodiment, each of the SoC <b>100</b>A and the PMIC <b>200</b> may be realized on a separate chip, and thus, the control logic <b>120</b><i>a </i>and the VR<b>1</b> <b>210</b><i>a </i>and VR<b>2</b> <b>210</b><i>b </i>may perform chip-to-chip communication. For example, the control logic <b>120</b><i>a </i>and the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>may communicate one another via an inter-integrated circuit (I2C), an improved inter-integrated circuit (I3C), a system power management interface (SPMI), general purpose input/output (GPIO), etc.</p><p id="p-0076" num="0075">In detail, the control logic <b>120</b><i>a </i>may provide power gating state information of an idle core of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b, </i>current request information of an active core of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b, </i>output voltage information of the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b, </i>etc. to the VR<b>1</b> <b>210</b><i>a </i>and VR<b>2</b> <b>210</b><i>b, </i>via a bus protocol. For example, when the CORE<b>1</b> <b>110</b><i>a </i>is in an active state and the CORE<b>2</b> <b>110</b><i>b </i>is in an idle state, the control logic <b>120</b><i>a </i>may provide the second voltage control signal VCS<b>2</b> including power gating state information of the CORE<b>2</b> <b>110</b><i>b, </i>current request information indicating that the CORE<b>1</b> <b>110</b><i>a </i>requests a current equal to or greater than a current of 1/N (here, N is the number of cores), and output voltage information of the VR<b>2</b> <b>210</b><i>b </i>to the VR<b>2</b> <b>210</b><i>b </i>via chip-to-chip communication.</p><p id="p-0077" num="0076"><figref idref="DRAWINGS">FIG. <b>9</b></figref> shows an example of an SoC <b>100</b>B including the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b, </i>according to an embodiment.</p><p id="p-0078" num="0077">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the SoC <b>100</b>B may include the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b, </i>a control logic <b>120</b><i>b, </i>the first and second power gating switches SW<b>1</b> and SW<b>2</b>, the first power switch SW<b>12</b>, and a VR<b>1</b> <b>130</b><i>a </i>and a VR<b>2</b> <b>130</b><i>b. </i>The VR<b>1</b> <b>130</b><i>a </i>and the VR<b>2</b> <b>130</b><i>b </i>may correspond to the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b, </i>respectively, and thus, the SoC <b>100</b>B may support a per-core dynamic voltage management function. Also, the SoC <b>100</b>B may further include the first and second inductors L<b>1</b> and L<b>2</b> and the first and second capacitors C<b>1</b> and C<b>2</b>. The SoC <b>100</b>B according to an embodiment corresponds to a modified embodiment of the SoC <b>100</b>A of <figref idref="DRAWINGS">FIG. <b>8</b></figref>, and repeated descriptions of like elements will not be given for conciseness.</p><p id="p-0079" num="0078">According to an embodiment, each of the VR<b>1</b> <b>130</b><i>a </i>and the VR<b>2</b> <b>130</b><i>b </i>may be realized as an integrated voltage regulator (IVR) or an on-chip voltage regulator and may be included in the SoC <b>100</b>B. Thus, the control logic <b>120</b><i>b </i>may perform on-chip communication with the VR<b>1</b> <b>130</b><i>a </i>and the VR<b>2</b> <b>130</b><i>b. </i>For example, the control logic <b>120</b><i>b </i>and the VR<b>1</b> <b>130</b><i>a </i>and the VR<b>2</b> <b>130</b><i>b </i>may communicate one another via a bus protocol, such as an ARM peripheral bus (APB), an ARM high performance bus (AHB), etc. Alternatively, the control logic <b>120</b><i>b </i>and the VR<b>1</b> <b>130</b><i>a </i>and the VR<b>2</b> <b>130</b><i>b </i>may communicate one another via direct connection having a direct protocol, or based on an interface.</p><p id="p-0080" num="0079">In detail, the control logic <b>120</b><i>b </i>may provide power gating state information of an idle core of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b, </i>current request information of an active core of the CORE<b>1</b> <b>110</b><i>a </i>and the CORE<b>2</b> <b>110</b><i>b, </i>output voltage information of the VR<b>1</b> <b>130</b><i>a </i>and the VR<b>2</b> <b>130</b><i>b, </i>etc. to the VR<b>1</b> <b>130</b><i>a </i>and VR<b>2</b> <b>130</b><i>b, </i>via a bus protocol. For example, when the CORE<b>1</b> <b>110</b><i>a </i>is in an active state and the CORE<b>2</b> <b>110</b><i>b </i>is in an idle state, the control logic <b>120</b><i>b </i>may provide the second voltage control signal VCS<b>2</b> including power gating information of the CORE<b>2</b> <b>110</b><i>b, </i>current request information indicating that the CORE<b>1</b> <b>110</b><i>a </i>requests a current equal to or greater than a current of 1/N (here, N is the number of cores), and output voltage information of the VR<b>2</b> <b>130</b><i>b </i>to the VR<b>2</b> <b>130</b><i>b </i>via the bus protocol.</p><p id="p-0081" num="0080"><figref idref="DRAWINGS">FIG. <b>10</b></figref> shows an example of an SoC <b>100</b><i>c </i>including the CORE<b>1</b> <b>110</b><i>a, </i>the CORE<b>2</b> <b>110</b><i>b, </i>a CORE<b>3</b> <b>110</b><i>c, </i>and a CORE<b>4</b> <b>110</b><i>d, </i>according to an embodiment.</p><p id="p-0082" num="0081">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the SoC <b>100</b>C may include the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d, </i>a control logic <b>120</b><i>c, </i>the first power gating switch SW<b>1</b>, the second power gating switch SW<b>2</b>, a third power gating switch SW<b>3</b>, and a fourth power gating switch SW<b>4</b>, the first power switch SW<b>12</b>, a second power switch SW<b>23</b>, a third power switch Sw<b>34</b>, and a fourth power switch SW<b>41</b>, and the VR<b>1</b> <b>130</b><i>a, </i>the VR<b>2</b> <b>130</b><i>b, </i>a VR<b>3</b> <b>130</b><i>c, </i>and a VR<b>4</b> <b>130</b><i>d. </i>The VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may correspond to the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d, </i>respectively, and thus, the SoC <b>100</b>C may support a per-core dynamic voltage management function. Also, the SoC <b>100</b>C may further include the first inductor L<b>1</b>, the second inductor L<b>2</b>, a third inductor L<b>3</b>, and a fourth inductor L<b>4</b>, and the first capacitor C<b>1</b>, the second capacitor C<b>2</b>, a third capacitor C<b>3</b>, and a fourth capacitor C<b>4</b>. The SoC <b>100</b>C according to an embodiment corresponds to a modified embodiment of the SoC <b>100</b>B of <figref idref="DRAWINGS">FIG. <b>9</b></figref>, and repeated descriptions of like elements will not be given.</p><p id="p-0083" num="0082">The VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may be connected to the first through fourth inductors L<b>1</b> through L<b>4</b>, respectively, and the first through fourth inductors L<b>1</b> through L<b>4</b> may charge currents based on output voltages of the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d, </i>respectively. Also, the first through fourth capacitors C<b>1</b> through C<b>4</b> may provide voltages corresponding to currents flowing through the first power rail PR<b>1</b>, the second power rail PR<b>2</b>, a third power rail PR<b>3</b>, and a fourth power rail PR<b>4</b>, respectively, to the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d, </i>respectively.</p><p id="p-0084" num="0083">The first power gating switch SW<b>1</b> may be arranged between the first power rail PR<b>1</b> and the CORE<b>1</b> <b>110</b><i>a </i>and may electrically connect the first power rail PR<b>1</b> to the CORE<b>1</b> <b>110</b><i>a </i>in response to the first power gating signal S<b>1</b>G. The second power gating switch SW<b>2</b> may be arranged between the second power rail PR<b>2</b> and the CORE<b>2</b> <b>110</b><i>b </i>and may electrically connect the second power rail PR<b>2</b> to the CORE<b>2</b> <b>110</b><i>b </i>in response to the second power gating signal S<b>2</b>G. The third power gating switch SW<b>3</b> may be arranged between the third power rail PR<b>3</b> and the CORE<b>3</b> <b>110</b><i>c </i>and may electrically connect the third power rail PR<b>3</b> to the CORE<b>3</b> <b>110</b><i>c </i>in response to a third power gating signal S<b>3</b>G. The fourth power gating switch SW<b>4</b> may be arranged between the fourth power rail PR<b>4</b> and the CORE<b>4</b> <b>110</b><i>d </i>and may electrically connect the fourth power rail PR<b>4</b> to the CORE<b>4</b> <b>110</b><i>d </i>in response to a fourth power gating signal S<b>4</b>G.</p><p id="p-0085" num="0084">The first power switch SW<b>12</b> may be arranged between the first and second power rails PR<b>1</b> and PR<b>2</b> and may electrically connect the first and second power rails PR<b>1</b> and PR<b>2</b> to each other in response to the first power control signal S<b>12</b>G. The second power switch SW<b>23</b> may be arranged between the second and third power rails PR<b>2</b> and PR<b>3</b> and may electrically connect the second and third power rails PR<b>2</b> and PR<b>3</b> to each other in response to a second power control signal S<b>23</b>G. The third power switch SW<b>34</b> may be arranged between the third and fourth power rails PR<b>3</b> and PR<b>4</b> and may electrically connect the third and fourth power rails PR<b>3</b> and PR<b>4</b> to each other in response to a third power control signal S<b>34</b>G. The fourth power switch SW<b>41</b> may be arranged between the fourth and first power rails PR<b>4</b> and PR<b>1</b> and may electrically connect the fourth and first power rails PR<b>4</b> and PR<b>1</b> to each other in response to a fourth power control signal S<b>41</b>G.</p><p id="p-0086" num="0085">The control logic <b>120</b><i>c </i>may generate the first through fourth power gating signals S<b>1</b>G through S<b>4</b>G based on operating states of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d. </i>For example, when the CORE<b>1</b> <b>110</b><i>a </i>is in an active state and the CORE<b>2</b> <b>110</b><i>b </i>through the CORE<b>4</b> <b>110</b><i>d </i>are in an idle state, the control logic <b>120</b><i>c </i>may generate the first power gating signal S<b>1</b>G as logic &#x201c;0&#x201d; and the second through fourth power gating signals S<b>2</b>G through S<b>4</b>G as logic &#x201c;1.&#x201d;</p><p id="p-0087" num="0086">The control logic <b>120</b><i>c </i>may generate the first through fourth power control signals S<b>12</b>G through S<b>41</b>G based on the operating states and operating frequencies of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d. </i>According to an embodiment, when the operating frequency of an active core of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d </i>is higher than a first reference frequency and lower than a second reference frequency, the control logic <b>120</b><i>c </i>may generate the first through fourth power control signals S<b>12</b>G through S<b>41</b>G such that the one of power switches connectable to the active core is turned on. Also, according to an embodiment, when the operating frequency of the active core of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d </i>is higher than the first reference frequency and higher than the second reference frequency, the control logic <b>120</b><i>c </i>may generate the first through fourth power control signals S<b>12</b>G through S<b>41</b>G such that all power switches connectable to the active core are turned on.</p><p id="p-0088" num="0087">For example, the first power gating switch SW<b>1</b> may be electrically connected to the first, second, and fourth power rails PR<b>1</b>, PR<b>2</b>, and PR<b>4</b>, in response to the first power gating signal S<b>1</b>G and the first and fourth power control signals S<b>12</b>G and S<b>41</b>G. Accordingly, the CORE<b>1</b> <b>110</b><i>a </i>may receive power from three voltage regulators, that is, the VR<b>1</b> <b>130</b><i>a, </i>the VR<b>2</b> <b>130</b><i>b, </i>and the VR<b>4</b> <b>130</b><i>d. </i>Thus, when maximum current consumption of each CORE is 8 A, the current capacity of each of the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may be, for example, 2.7 A.</p><p id="p-0089" num="0088">The control logic <b>120</b><i>c </i>may generate the voltage control signal VCS including power gating state information of an idle core of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d, </i>current request information of an active core of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d, </i>output voltage information of the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d, </i>etc. For example, the voltage control signal VCS may include the first voltage control signal VCS<b>1</b>, the second voltage control signal VCS<b>2</b>, a third voltage control signal VCS<b>3</b>, and a fourth voltage control signal VCS<b>4</b> and the first through fourth voltage control signals VCS<b>1</b> through VCS<b>4</b> may be provided to the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d, </i>respectively.</p><p id="p-0090" num="0089">According to an embodiment, each of the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may be realized as an IVR or an on-chip voltage regulator, and may be included in the SoC <b>100</b>C. Here, the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may perform on-chip communication with the control logic <b>120</b><i>c. </i>However, embodiments are not limited thereto. According to one or more embodiments, the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may be arranged outside the SoC <b>100</b>C. For example, the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may be included in the PMIC. Here, the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may perform chip-to-chip communication with the control logic <b>120</b><i>c. </i></p><p id="p-0091" num="0090"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a table <b>50</b> showing an example of operations of the first through fourth power switches SW<b>12</b> through SW<b>14</b> based on operating states of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d </i>of <figref idref="DRAWINGS">FIG. <b>10</b></figref>, according to an embodiment.</p><p id="p-0092" num="0091">Referring to <figref idref="DRAWINGS">FIGS. <b>10</b> and <b>11</b></figref> together, the operating states of each of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d </i>may include an active state and an idle state. A power gating switch connected to an active core of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d </i>may be turned on, and thus, the active core may normally receive a power supply. A power gating switch connected to an idle core of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d </i>may be turned off, and thus, the idle core may be power gated and power consumption of the idle core may be reduced.</p><p id="p-0093" num="0092">When all of the cores CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d </i>are in an active state or are in an idle state, all of the first through fourth power switches SW<b>12</b> through SW<b>41</b> may be turned off. When some of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d </i>are in an active state, at least one power switch among the first through fourth power switches SW<b>12</b> through SW<b>41</b>, the power switch being connectable to the active cores, may be selectively turned on based on operating frequencies of the active cores.</p><p id="p-0094" num="0093">For example, when only the CORE<b>1</b> <b>110</b><i>a </i>is in an active state and the operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>is higher than a first reference frequency and lower than a second reference frequency, one of the first and fourth power switches SW<b>12</b> and SW<b>41</b> may be turned on. For example, when the first power switch SW<b>12</b> is turned on, both of the VR<b>1</b> <b>130</b><i>a </i>and VR<b>2</b> <b>130</b><i>b </i>may be electrically connected to the CORE<b>1</b> <b>110</b><i>a </i>and a current that is greater than a current capacity of the VR<b>1</b> <b>130</b><i>a </i>may be provided to the CORE<b>1</b> <b>110</b><i>a. </i>For example, when the fourth power switch SW<b>41</b> is turned on, both of the VR<b>1</b> <b>130</b><i>a </i>and the VR<b>4</b> <b>130</b><i>d </i>may be electrically connected to the CORE<b>1</b> <b>110</b><i>a </i>and a current that is greater than a current capacity of the VR<b>1</b> <b>130</b><i>a </i>may be provided to the CORE<b>1</b> <b>110</b><i>a. </i></p><p id="p-0095" num="0094">For example, when only the CORE<b>1</b> <b>110</b><i>a </i>is in an active state and the operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>is higher than the first reference frequency and higher than the second reference frequency, both of the first and fourth power switches SW<b>12</b> and SW<b>41</b> may be turned on. Accordingly, all of the VR<b>1</b> <b>130</b><i>a, </i>the VR<b>2</b> <b>130</b><i>b, </i>and the VR<b>4</b> <b>130</b><i>d </i>may be electrically connected to the CORE<b>1</b> <b>110</b><i>a </i>and a current greater than a current capacity of the VR<b>1</b> <b>130</b><i>a </i>may be provided to the CORE<b>1</b> <b>110</b><i>a. </i>When the operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>is lower than the first reference frequency, all of the first through fourth switches SW<b>12</b> through SW<b>41</b> may be turned off.</p><p id="p-0096" num="0095">In this configuration, in order to support per-core dynamic voltage management, one voltage regulator may be divided into the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d. </i>When the per-core dynamic voltage management is not supported, a current capacity of a single voltage regulator may correspond to total maximum current consumption of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d. </i>However, when the per-core dynamic voltage management is supported, a current capacity of each of the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may be determined based on current consumption of each of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d. </i>Here, the maximum current consumption of each of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d </i>may be greater than &#xbc; of the total maximum current consumption (for example, 8 A) of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d. </i></p><p id="p-0097" num="0096">According to an embodiment, the SoC <b>100</b>C may include the first through fourth power switches SW<b>12</b> through SW<b>41</b>, and thus, the current capacity of each of the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may be determined as a value equal to or greater than &#x2153; of the total maximum current consumption of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d. </i>For example, the current capacity of each of the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may be 2.7 A.</p><p id="p-0098" num="0097"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a layout <b>60</b> of a multi-core processor including CORE<b>1</b> through the CORE<b>4</b>, according to an embodiment.</p><p id="p-0099" num="0098">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the layout <b>60</b> of the multi-core processor may, for example, correspond to a portion of the layout of the SoC <b>100</b>C of <figref idref="DRAWINGS">FIG. <b>10</b></figref>. The layout <b>60</b> of the multi-core processor may include a first region R<b>1</b>, a second region R<b>2</b>, a third region R<b>3</b>, a fourth region R<b>4</b>, a fifth region R<b>5</b>, a sixth region R<b>6</b>, a seventh region R<b>7</b>, and an eighth region R<b>8</b>. Here, the first through third regions R<b>1</b> through R<b>3</b> may be adjacent to one another in a Y direction, the fourth through sixth regions R<b>4</b> through R<b>6</b> may be adjacent to one another in the Y direction, and the seventh and eighth regions R<b>7</b> and R<b>8</b> may be adjacent to each other in the Y direction.</p><p id="p-0100" num="0099">The CORE<b>1</b> may be arranged in the first region R<b>1</b> and the CORE<b>2</b> may be arranged in the second region R<b>2</b>. The CORE<b>3</b> may be arranged in the fourth region R<b>4</b> and the CORE<b>4</b> may be arranged in the fifth region R<b>5</b>. Each of the first through fourth regions R<b>1</b> through R<b>4</b> may have a certain area extending in an X direction and the Y direction. The areas may be the same size or different sizes from one another.</p><p id="p-0101" num="0100">The first power switch SW<b>12</b> may be arranged in the third region R<b>3</b> between the first and second regions R<b>1</b> and R<b>2</b>. The second power switch SW<b>23</b> may be arranged in the eighth region R<b>8</b> between the second and fourth regions R<b>2</b> and R<b>4</b>. The third power switch SW<b>34</b> may be arranged in the sixth region R<b>6</b> between the fourth and fifth regions R<b>4</b> and R<b>5</b>. The fourth power switch SW<b>41</b> may be arranged in the seventh region R<b>7</b> between the first and the fifth regions R<b>1</b> and R<b>5</b>.</p><p id="p-0102" num="0101"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a detailed flowchart of an operating method of an SoC, according to an embodiment.</p><p id="p-0103" num="0102">Referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the operating method of the SoC according to an embodiment may be an operating method for regulating a voltage level provided to each of a plurality of cores included in a multi-core processor, and may include, for example, sequential operations performed on the SoC <b>100</b>C of <figref idref="DRAWINGS">FIG. <b>10</b></figref>. According to an embodiment, operations of power switches may be controlled based on an operating frequency of an active core. However, it is only an embodiment and embodiments are not limited thereto. Hereinafter, the operation of the SoC according to an embodiment will be described with reference to <figref idref="DRAWINGS">FIGS. <b>10</b> and <b>13</b></figref> together.</p><p id="p-0104" num="0103">In operation S<b>1310</b>, the control logic <b>120</b><i>c </i>may monitor the operating frequency of an active core. For example, the active core may be the CORE<b>1</b> <b>110</b><i>a. </i>In operation S<b>1320</b>, the control logic <b>120</b><i>c </i>may determine whether the operating frequency of the active core is higher than a first reference frequency. For example, when the CORE<b>1</b> <b>110</b><i>a </i>performs a high performance operation or a high speed operation, the operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>may be higher than the first reference frequency. Here, the first reference frequency may be defined as a frequency at which an active core requests a current greater than a current capacity of a single voltage regulator.</p><p id="p-0105" num="0104">Based on a result of the determining, when the operating frequency is higher than the first reference frequency (operation S<b>1320</b>, YES), operation S<b>1330</b> may be performed. In operation S<b>1330</b>, the control logic <b>120</b><i>c </i>may determine whether the operating frequency of the active core is higher than a second reference frequency. Here, the second reference frequency may be higher than the first reference frequency. For example, when the CORE<b>1</b> <b>110</b><i>a </i>performs an ultra-high performance operation or an ultra-high speed operation, the operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>may be higher than the second reference frequency. Here, the second reference frequency may be defined as a frequency at which an active core requests a current greater than a total current capacity of two voltage regulators.</p><p id="p-0106" num="0105">Based on a result of the determining, when the operating frequency is higher than the second reference frequency (operation S<b>1330</b>), the control logic <b>120</b><i>c </i>may turn on power switches connectable to the active core, based on operating states of cores adjacent to the active core, in operation S<b>1340</b>. That is, the control logic <b>120</b><i>c </i>may turn on power switches of all adjacent cores to the active core, based on the operating states of the cores adjacent to the active core. For example, the control logic <b>120</b><i>c </i>may turn on the first and fourth power switches SW<b>12</b> and SW<b>41</b> connectable to the CORE<b>1</b> <b>110</b><i>a, </i>based on the operating states of the CORE<b>2</b> <b>110</b><i>b </i>and the CORE<b>4</b> <b>110</b><i>d </i>adjacent to the CORE<b>1</b> <b>110</b><i>a. </i>For example, when both of the CORE<b>2</b> <b>110</b><i>b </i>and the CORE<b>4</b> <b>110</b><i>d </i>are in an idle state, the control logic <b>120</b><i>c </i>may turn on the first and fourth power switches SW<b>12</b> and SW<b>41</b>.</p><p id="p-0107" num="0106">When the operating frequency is higher than the first reference frequency and not higher than the second reference frequency (operation S<b>1330</b>, NO), the control logic <b>120</b><i>c </i>may turn on one of the power switches connectable to the active core, based on the operating states of the cores adjacent to the active core, in operation S<b>1350</b>. That is, the control logic <b>120</b><i>c </i>may turn on the power switch of one of the adjacent cores to the active core, based on the operating states of the cores adjacent to the active core. For example, the control logic <b>120</b><i>c </i>may turn on one of the first and fourth power switches SW<b>12</b> and SW<b>41</b> connectable to the CORE<b>1</b> <b>110</b><i>a, </i>based on the operating states of the CORE<b>2</b> <b>110</b><i>b </i>and the CORE<b>4</b> <b>110</b><i>d </i>adjacent to the CORE<b>1</b> <b>110</b><i>a. </i>For example, when the CORE<b>2</b> <b>110</b><i>b </i>is in an active state and the CORE<b>4</b> <b>110</b><i>d </i>is in an idle state, the control logic <b>120</b><i>c </i>may turn on the fourth power switch SW<b>41</b>.</p><p id="p-0108" num="0107">When the operating frequency is not higher than the first reference frequency (operation S<b>1320</b>, NO), the control logic <b>120</b><i>c </i>may turn off all of the power switches connectable to the active core, in operation S<b>1360</b>. That is, the control logic <b>120</b><i>c </i>may turn off the power switches of the adjacent cores to the active core. Accordingly, when the operating frequency of the CORE<b>1</b> <b>110</b><i>a </i>is not higher than the first reference frequency, the current required for an operation of the CORE<b>1</b> <b>110</b><i>a </i>may be equal to or less than the current capacity of the VR<b>1</b> <b>130</b><i>a. </i>For example, the control logic <b>120</b><i>c </i>may turn off both of the first and fourth power switches SW<b>12</b> and SW<b>41</b> connectable to the CORE<b>1</b> <b>110</b><i>a. </i></p><p id="p-0109" num="0108"><figref idref="DRAWINGS">FIG. <b>14</b></figref> shows another example of an SoC <b>100</b>D including the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d, </i>according to an embodiment.</p><p id="p-0110" num="0109">Referring to <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the SoC <b>100</b>D may include the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d, </i>a control logic <b>120</b><i>d, </i>the first through fourth power gating switches SW<b>1</b> through SW<b>4</b>, the first power switch SW<b>12</b>, the second power switch SW<b>23</b>, the third power switch SW<b>34</b>, the fourth power switch SW<b>41</b>, a fifth power switch SW<b>13</b>, and a sixth power switch SW<b>24</b>, and the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d. </i>The VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may correspond to the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d, </i>respectively, and thus, the SoC <b>100</b>D may support a per-core dynamic voltage management function. Also, the SoC <b>100</b>D may further include the first through fourth inductors L<b>1</b> through L<b>4</b> and the first through fourth capacitors C<b>1</b> through C<b>4</b>. The SoC <b>100</b>D according to an embodiment corresponds to a modified embodiment of the SoC <b>100</b>C of <figref idref="DRAWINGS">FIG. <b>10</b></figref>, and repeated descriptions of like elements will not be given.</p><p id="p-0111" num="0110">The fifth power switch SW<b>13</b> may be arranged between the first and third power rails PR<b>1</b> and PR<b>3</b> and may electrically connect the first and third power rails PR<b>1</b> and PR<b>3</b> to each other in response to a fifth power control signal S<b>13</b>G. The sixth power switch SW<b>24</b> may be arranged between the second and fourth power rails PR<b>2</b> and PR<b>4</b> and may electrically connect the second and fourth power rails PR<b>2</b> and PR<b>4</b> to each other in response to a sixth power control signal S<b>24</b>G.</p><p id="p-0112" num="0111">For example, the first power gating switch S<b>1</b> may be electrically connected to the first through fourth power rails PR<b>1</b> through PR<b>4</b>, in response to the first power gating signal S<b>1</b>G and the first, fourth and fifth power control signals S<b>12</b>G, S<b>41</b>G, and S<b>13</b>G. Accordingly, the CORE<b>1</b> <b>110</b><i>a </i>may receive power from maximum four voltage regulators, that is, the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d. </i>Thus, when maximum current consumption of each CORE is 8 A, the current capacity of each of the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may be, for example, 2 A.</p><p id="p-0113" num="0112">The control logic <b>120</b>D may generate a voltage control signal VCS including power gating state information of an idle core of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d, </i>current request information of an active core of the CORE<b>1</b> <b>110</b><i>a </i>through the CORE<b>4</b> <b>110</b><i>d, </i>output voltage information of the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d, </i>etc. For example, in some embodiments, the voltage control signal VCS may include the first through fourth voltage control signals VCS<b>1</b> through VCS<b>4</b>, and the first through fourth voltage control signals VCS<b>1</b> through VCS<b>4</b> may be provided to the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d, </i>respectively.</p><p id="p-0114" num="0113">According to an embodiment, each of the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may be realized as an IVR or an on-chip voltage regulator, and may be included in the SoC <b>100</b>D. Here, the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may perform on-chip communication with the control logic <b>120</b><i>d. </i>However, embodiments are not limited thereto. According to one or more embodiments, the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may be arranged outside the SoC <b>100</b>D and may be, for example, included in the PMIC <b>200</b>. Here, the VR<b>1</b> <b>130</b><i>a </i>through the VR<b>4</b> <b>130</b><i>d </i>may perform chip-to-chip communication with the control logic <b>120</b><i>d. </i></p><p id="p-0115" num="0114"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a block diagram of an electronic device <b>70</b> according to an embodiment.</p><p id="p-0116" num="0115">Referring to <figref idref="DRAWINGS">FIG. <b>15</b></figref>, the electronic device <b>70</b> may include the PMIC <b>200</b> and an application processor (AP) <b>400</b> and the AP <b>400</b> may include a first intellectual property (IP<b>1</b>) <b>410</b><i>a, </i>a second intellectual property (IP<b>2</b>) <b>410</b><i>b, </i>and a control logic <b>420</b>. In this specification, the term &#x201c;intellectual property&#x201d; may denote an intellectual property block or core, where the IP block is a reusable unit of logic, cell or integrated circuit that is the intellectual property of one entity. For example, in some embodiments, the intellectual property block may be considered a functional block as described below. According to an embodiment, the PMIC <b>200</b> and the AP <b>400</b> may be integrated into the same chip, and may be realized, for example, as an SoC. According to an embodiment, the PMIC <b>200</b> and the AP <b>400</b> may be separately realized on different chips. According to an embodiment, the PMIC <b>200</b> and the AP <b>400</b> may be realized in the same package, and for example, may be realized as an SIP. The AP <b>400</b> according to an embodiment may correspond to a modified embodiment of the SoC <b>100</b> of <figref idref="DRAWINGS">FIG. <b>4</b></figref>, and repeated descriptions of like elements will not be given.</p><p id="p-0117" num="0116">The IP<b>1</b> <b>410</b><i>a </i>and the IP<b>2</b> <b>410</b><i>b </i>may be functional blocks pre-designed and each performing a certain function. According to an embodiment, the IP<b>1</b> <b>410</b><i>a </i>and the IP<b>2</b> <b>410</b><i>b </i>may independently operate under control of the control logic <b>420</b>. The VR<b>1</b> <b>210</b><i>a </i>may be connected to the IP<b>1</b> <b>410</b><i>a </i>via the first power rail PR<b>1</b> and may provide the first voltage V<b>1</b> to the IP<b>1</b> <b>410</b><i>a. </i>The VR<b>2</b> <b>210</b><i>b </i>may be connected to the IP<b>2</b> <b>410</b><i>b </i>via the second power rail PR<b>2</b> and may provide the second voltage V<b>2</b> to the IP<b>2</b> <b>410</b><i>b. </i></p><p id="p-0118" num="0117">Also, the AP <b>400</b> may further include the first and second power gating switches SW<b>1</b> and SW<b>2</b> and the first power switch SW<b>12</b>. The first power gating switch SW<b>1</b> may be arranged between the first power rail PR<b>1</b> and the IP<b>1</b> <b>410</b><i>a </i>and may be selectively turned on in response to the first power gating signal S<b>1</b>G. The second power gating switch SW<b>2</b> may be arranged between the second power rail PR<b>2</b> and the IP<b>2</b> <b>410</b><i>b </i>and may be selectively turned on in response to the second power gating signal S<b>2</b>G. The first power switch SW<b>12</b> may be arranged between the first power rail PR<b>1</b> and the second power rail PR<b>2</b> and may be driven in response to the first power control signal SW<b>12</b>G. For example, when the first power control signal SWIG is enabled, the first power switch SW<b>12</b> may be turned on and may connect the IP<b>1</b> <b>410</b><i>a </i>or the IP<b>2</b> <b>410</b><i>b </i>to both of the first and second power rails PR<b>1</b> and PR<b>2</b>.</p><p id="p-0119" num="0118">The control logic <b>420</b> may generate the first and second power gating signals S<b>1</b>G and S<b>2</b>G and the first power control signal S<b>12</b>G and may generate a voltage control signal for controlling voltage levels of the first and second voltages V<b>1</b> and V<b>2</b>, based on operating states and operating frequencies of the IP<b>1</b> <b>410</b><i>a </i>and the IP<b>2</b> <b>410</b><i>b. </i>According to an embodiment, when the IP<b>1</b> <b>410</b><i>a </i>is in an active state and the IP<b>2</b> <b>410</b><i>b </i>is in an idle state, and when the operating frequency of the IP<b>1</b> <b>410</b><i>a </i>is higher than a reference frequency or an operating voltage of the IP<b>1</b> <b>410</b><i>a </i>is greater than the first voltage V<b>1</b> provided by the VR<b>1</b> <b>210</b><i>a, </i>the first power control signal S<b>12</b>G may be enabled to turn on the first power switch SW<b>12</b>. Here, when the first power control signal S<b>12</b>G is enabled, the voltage levels of the first and second voltages V<b>1</b> and V<b>2</b> may be the same as each other.</p><p id="p-0120" num="0119"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a block diagram of an electronic device <b>80</b> according to an embodiment.</p><p id="p-0121" num="0120">Referring to <figref idref="DRAWINGS">FIG. <b>16</b></figref>, the electronic device <b>80</b> may include the PMIC <b>200</b>, a memory device <b>500</b>, and an AP <b>600</b>. The memory device <b>500</b> may include a first voltage region <b>510</b><i>a </i>and a second voltage region <b>510</b><i>b </i>and the PMIC <b>200</b> may include the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b </i>corresponding to the first voltage region <b>510</b><i>a </i>and the second voltage region <b>510</b><i>b, </i>respectively.</p><p id="p-0122" num="0121">The memory device <b>500</b> may further include the first and second power gating switches SW<b>1</b> and SW<b>2</b>. The first power gating switch SW<b>1</b> may be arranged between the first power rail PR<b>1</b> and the first voltage region <b>510</b><i>a </i>and may electrically connect the first power rail PR<b>1</b> to the first voltage region <b>510</b><i>a </i>in response to the first power gating signal S<b>1</b>G. The second power gating switch SW<b>2</b> may be arranged between the second power rail PR<b>2</b> and the second voltage region <b>510</b><i>b </i>and may electrically connect the second power rail PR<b>2</b> to the second voltage region <b>510</b><i>b </i>in response to the second power gating signal S<b>2</b>G.</p><p id="p-0123" num="0122">Also, the memory device <b>500</b> may further include the first power switch SW<b>12</b>. The first power switch SW<b>12</b> may be arranged between the first power rail PR<b>1</b> and the second power rail PR<b>2</b> and may electrically connect the first power rail PR<b>1</b> with the second power rail PR<b>2</b> in response to the first power control signal S<b>12</b>G. For example, when the first voltage region <b>510</b><i>a </i>is in an active state and the second voltage region <b>510</b><i>b </i>is in an idle state, the first power switch SW<b>12</b> may be selectively turned on. Accordingly, power may be supplied to the first voltage region <b>510</b><i>a </i>from the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b. </i></p><p id="p-0124" num="0123">The memory device <b>500</b> may include various circuit blocks related to a memory operation. Here, the first voltage region <b>510</b><i>a </i>may include one or more of various circuit blocks and the second voltage region <b>510</b><i>b </i>may include the others of various circuit blocks. For example, the first voltage region <b>510</b><i>a </i>may include one or more data processing blocks configured to transmit data to be written to the memory device <b>500</b> or data read from the memory device <b>500</b>. For example, the second voltage region <b>510</b><i>b </i>may include at least one control block configured to control the data processing blocks included in the first voltage region <b>510</b><i>a. </i></p><p id="p-0125" num="0124">According to an embodiment, the first voltage region <b>510</b><i>a </i>may receive the first voltage V<b>1</b> from the VR<b>1</b> <b>210</b><i>a </i>or receive a voltage higher than the first voltage V<b>1</b> from the VR<b>1</b> <b>210</b><i>a </i>and the VR<b>2</b> <b>210</b><i>b, </i>based on an operating mode. For example, when the first voltage region <b>510</b><i>a </i>is in low power mode, the first power control signal S<b>12</b>G may be disabled, and thus, the first power switch SW<b>12</b> may be turned off. For example, when the first voltage region <b>510</b><i>a </i>is in a normal power mode, in other words, when the first voltage region <b>510</b><i>a </i>requires an operating voltage, a voltage level of which is higher than the voltage level of the first voltage V<b>1</b>, the first power control signal S<b>12</b>G may be enabled, and thus, the first power switch SW<b>12</b> may be turned on.</p><p id="p-0126" num="0125">The AP <b>600</b> may include a control logic <b>610</b>, wherein the control logic <b>610</b> may generate the first and second power gating signals S<b>1</b>G and S<b>2</b>G, the first power control signal S<b>12</b>G, and the first and second voltage control signals VCS<b>1</b> and VCS<b>2</b>. However, embodiments are not limited thereto. According to another embodiment, a control logic generating the first and second power gating signals S<b>1</b>G and S<b>2</b>G, the first power control signal S<b>12</b>G, and the first and second voltage control signals VCS<b>1</b> and VCS<b>2</b> may be included in the memory device <b>500</b>.</p><p id="p-0127" num="0126"><figref idref="DRAWINGS">FIG. <b>17</b></figref> is a block diagram of an electronic device <b>90</b> according to an embodiment.</p><p id="p-0128" num="0127">Referring to <figref idref="DRAWINGS">FIG. <b>17</b></figref>, the electronic device <b>90</b> may include a PMIC <b>700</b> and an AP <b>800</b>. The AP <b>800</b> may include a multi-core processor <b>810</b> according to various embodiments described above. The multi-core processor <b>810</b> may control functions of the AP <b>800</b> by executing various programs. The PMIC <b>700</b> may include a plurality of voltage regulators (VR) <b>710</b> and the plurality of voltage regulators <b>710</b> may correspond to a plurality of cores in the multi-core processor <b>810</b>, respectively. Thus, the PMIC <b>700</b> may support a per-core dynamic voltage management function.</p><p id="p-0129" num="0128">The AP <b>800</b> may further include a modem module <b>840</b>, and thus, the AP <b>800</b> may be referred to as a modem AP (ModAP). The AP <b>800</b> may be realized as an SoC and may further include various types of circuit blocks. For example, the AP <b>800</b> may further include a PLL <b>820</b> and an internal memory <b>830</b>. Also, the AP <b>800</b> may further include a global navigation satellite system (GNSS) module <b>850</b> and another type of communication module, for example, a near field communication (NFC) module <b>860</b>. The AP <b>800</b> may further include various types of communication modules, such as WLAN, BT, etc., in addition to the components illustrated in <figref idref="DRAWINGS">FIG. <b>17</b></figref>. The components included in the AP <b>800</b> may communicate with one another via a bus <b>870</b>.</p><p id="p-0130" num="0129">Various programs for controlling the operation of the AP <b>800</b> may be stored in the internal memory <b>830</b> and the program may be executed by various types of processors, such as the multi-core processor <b>810</b>, a processor included in the modem module <b>840</b>, a processor included in the GNSS module <b>850</b>, etc. The PLL <b>820</b> may include a clock generator and the PLL <b>820</b> may provide clock outputs to the modem module <b>840</b>, the GNSS module <b>850</b>, and the NFC module <b>860</b>. Also, although <figref idref="DRAWINGS">FIG. <b>17</b></figref> illustrates that one PLL <b>820</b> is included in the AP <b>800</b>, in some embodiments a plurality of PLLs may be included in the AP <b>800</b>. The PLL <b>820</b> may support the per-core dynamic frequency management function.</p><p id="p-0131" num="0130">Example embodiments are disclosed in the drawings and the specification as described above. Embodiments are described by using specific terms in this specification. However, the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments. Accordingly, it should be understood that there can be many equivalents and modified embodiments that can substitute those described in this specification. Therefore, the scope of the embodiments should be defined by the appended claims.</p><p id="p-0132" num="0131">While the inventive concept has been particularly shown and described with reference to embodiments thereof, it will be understood that various changes in form and details may be made therein without departing from the spirit and scope of the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. An electronic device comprising:<claim-text>a first intellectual property (IP);</claim-text><claim-text>a second IP;</claim-text><claim-text>a first voltage regulator connected to the first IP via a first power rail and configured to provide a first voltage to the first IP;</claim-text><claim-text>a second voltage regulator connected to the second IP via a second power rail and configured to provide a second voltage to the second IP;</claim-text><claim-text>a power switch which is arranged between the first power rail and the second power rail and is driven according to a power control signal; and</claim-text><claim-text>a control logic configured to generate the power control signal based on operating states and operating frequencies of the first IP and the second IP, and to generate a voltage control signal for controlling a voltage level of the first voltage and a voltage level of the second voltage,</claim-text><claim-text>wherein, when the power control signal is enabled, the power switch is turned on to connect an active IP among the first IP and the second IP to both the first power rail and the second power rail.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The electronic device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>a first power gating switch which is arranged between the first power rail and the first IP and is selectively turned on in response to a first power gating signal; and</claim-text><claim-text>a second power gating switch which is arranged between the second power rail and the second IP and is selectively turned on in response to a second power gating signal.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The electronic device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein,<claim-text>the first voltage regulator and the second voltage regulator are provided on a first chip, and</claim-text><claim-text>the first IP, the second IP, the first power gating switch, the second power gating switch, the power switch, and the control logic are provided on a second chip,</claim-text><claim-text>wherein the first chip and the second chip are provided on a same package.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The electronic device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the control logic is further configured to generate the first power gating signal and the second power gating signal based on the operating states and the operating frequencies of the first IP and the second IP.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The electronic device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein,<claim-text>when the first IP is in an active state and the second IP is in an idle state, and</claim-text><claim-text>when an operating frequency of the first IP is higher than a reference frequency, or an operating voltage of the first IP is greater than the first voltage,</claim-text><claim-text>the power control signal is enabled to turn on the power switch to connect the first IP to both the first power rail and the second power rail.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The electronic device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein,<claim-text>when the power control signal is enabled, the voltage level of the first voltage and the voltage level of the second voltage are the same.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The electronic device of <claim-ref idref="CLM-00001">claim 1</claim-ref>,<claim-text>wherein the power switch is selectively turned on based on an operating frequency or an operating voltage of the active IP among the first IP and the second IP, so that the active IP is connected to both the first power rail and the second power rail through the power switch.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. A system on chip (SoC) comprising:<claim-text>a plurality of cores including:<claim-text>a first core arranged in a first region, and</claim-text><claim-text>a second core arranged in a second region spaced apart from the first region in a first direction;</claim-text></claim-text><claim-text>a first power gating switch which is arranged between the first core and a first power rail that receives a first voltage, the first power gating switch being selectively turned on in response to a first power gating signal;</claim-text><claim-text>a second power gating switch which is arranged between the second core and a second power rail that receives a second voltage, the second power gating switch being selectively turned on in response to a second power gating signal; and</claim-text><claim-text>a power switch which is arranged in a third region between the first region and the second region and is selectively turned on in response to a power control signal to connect the first power gating switch or the second power gating switch to both the first power rail and the second power rail,</claim-text><claim-text>wherein the power switch is selectively turned based on an operating frequency or an operating voltage of an active core among the first core and the second core, so that the active core is connected to both the first power rail and the second power rail through one of the first power gating switch and the second power gating switch, which is connected to the active core, and the power switch,</claim-text><claim-text>wherein the first region, the third region, and the second region are adjacent to on another in the first direction.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The SoC of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein,<claim-text>when the first core is in an active state and the second core is in an idle state,</claim-text><claim-text>the first power gating switch is turned on to electrically connect the first power rail with the first core, and</claim-text><claim-text>the second power gating switch is turned off to electrically insulate the second power rail from the second core.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The SoC of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein,<claim-text>when the first core is in an active state and the second core is in an idle state, and</claim-text><claim-text>when the operating frequency of the first core is higher than a reference frequency or the operating voltage of the first core is greater than the first voltage,</claim-text><claim-text>the power control signal is enabled to turn on the power switch to connect the first power gating switch to both the first power rail and the second power rail.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The SoC of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein,<claim-text>when the power control signal is enabled, a voltage level of the first voltage is the same as a voltage level of the second voltage.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The SoC of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein<claim-text>a voltage level of the first voltage and a voltage level of the second voltage are variable based on at least one of operating states, operating frequencies, and workloads of the first core and the second core.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The SoC of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein<claim-text>the first power gating signal and the second power gating signal and the power control signal are controlled based on at least one of operating states, operating frequencies, and workloads of the first core and the second core.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. A system on chip (SoC) comprising:<claim-text>a plurality of cores including:<claim-text>a first core arranged in a first region,</claim-text><claim-text>a second core arranged in a second region spaced apart from the first region in a first direction,</claim-text><claim-text>a third core arranged in a third region spaced apart from the second region in a second direction, and</claim-text><claim-text>a fourth core arranged in a fourth region spaced apart from the third region in the first direction and spaced apart from the first region in the second direction;</claim-text></claim-text><claim-text>a first power gating switch between the first core and a first power rail that receives a first voltage;</claim-text><claim-text>a second power gating switch between the second core and a second power rail that receives a second voltage;</claim-text><claim-text>a third power gating switch between the third core and a third power rail that receives a third voltage;</claim-text><claim-text>a fourth power gating switch between the fourth core and a fourth power rail that receives a fourth voltage;</claim-text><claim-text>a first power switch which is arranged between the first region and the second region and is selectively turned on in response to a first power control signal to connect the first power gating switch or the second power gating switch to both the first power rail and the second power rail;</claim-text><claim-text>a second power switch which is arranged between the second region and the third region and is selectively turned on in response to a second power control signal to connect the second power gating switch or the third power gating switch to both the second power rail and the third power rail;</claim-text><claim-text>a third power switch which is arranged between the third region and the fourth region and is selectively turned on in response to a third power control signal to connect the third power gating switch or the fourth power gating switch to both the third power rail and the fourth power rail; and</claim-text><claim-text>a fourth power switch which is arranged between the fourth region and the first region and is selectively turned on in response to a fourth power control signal to connect the fourth power gating switch or the first power gating switch to both the fourth power rail and the first power rail.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The SoC of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein<claim-text>the first power gating switch is selectively turned on in response to a first power gating signal,</claim-text><claim-text>the second power gating switch is selectively turned on in response to a second power gating signal,</claim-text><claim-text>the third power gating switch is selectively turned on in response to a third power gating signal, and</claim-text><claim-text>the fourth power gating switch is selectively turned on in response to a fourth power gating signal.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The SoC of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein<claim-text>wherein the first through fourth power switches are selectively turned based on operating frequencies or operating voltages of the first through fourth cores, so that an active core among the first through fourth cores is connected to at least two power rails among the first through fourth power rails.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The SoC of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein,<claim-text>when the first core is in an active state and the second through fourth cores are in an idle state, and</claim-text><claim-text>when an operating frequency of the first core is higher than a first reference frequency and less than or equal to a second reference frequency, one of the first power switch and the fourth power switch is turned on, and</claim-text><claim-text>when the operating frequency of the first core is higher than the second reference frequency, both the first power switch and the fourth power switch are turned on.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The SoC of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein,<claim-text>when all of the first through fourth cores are in an active state or are in an idle state, all of the first through fourth power switches are turned off.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The SoC of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein<claim-text>when at least two among the first through fourth cores are active cores in an active state, at least one power switch among the first through fourth power switches is selectively turned on based on operating frequencies of the active cores.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The SoC of <claim-ref idref="CLM-00014">claim 14</claim-ref>, further comprising:<claim-text>a fifth power switch which is connected between the first power rail and the third power rail, and is selectively turned on in response to a fifth power control signal to connect the first power gating switch or the third power gating switch to both the first power rail and the third power rail; and</claim-text><claim-text>a sixth power switch which is connected between the second power rail and the fourth power rail, and is selectively turned on in response to a sixth power control signal to connect the second power gating switch or the fourth power gating switch to both the second power rail and the fourth power rail.</claim-text></claim-text></claim></claims></us-patent-application>