// Seed: 1802767962
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_4;
  wire id_5;
  supply1 id_6 = 1, id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  tri id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  supply1 id_3;
  assign id_2 = id_3;
  assign id_3 = id_1;
  supply0 id_4;
  assign id_4 = 1;
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_4 = 1'd0;
  supply1 id_8;
  wor id_9 = 1 === id_8;
endmodule
