<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p97" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_97{left:753px;bottom:1140px;letter-spacing:-0.14px;word-spacing:3.03px;}
#t2_97{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_97{left:837px;bottom:81px;letter-spacing:-0.15px;}
#t4_97{left:110px;bottom:1080px;letter-spacing:0.14px;}
#t5_97{left:160px;bottom:1080px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t6_97{left:138px;bottom:1040px;letter-spacing:0.11px;word-spacing:0.02px;}
#t7_97{left:199px;bottom:1040px;letter-spacing:0.1px;}
#t8_97{left:350px;bottom:1007px;letter-spacing:0.08px;word-spacing:0.05px;}
#t9_97{left:189px;bottom:978px;letter-spacing:-0.14px;}
#ta_97{left:486px;bottom:978px;letter-spacing:-0.15px;}
#tb_97{left:754px;bottom:978px;letter-spacing:-0.5px;}
#tc_97{left:116px;bottom:950px;letter-spacing:-0.11px;}
#td_97{left:336px;bottom:950px;letter-spacing:-0.11px;word-spacing:0.02px;}
#te_97{left:730px;bottom:950px;letter-spacing:-0.11px;}
#tf_97{left:755px;bottom:933px;letter-spacing:-0.12px;}
#tg_97{left:116px;bottom:926px;letter-spacing:-0.1px;word-spacing:0.04px;}
#th_97{left:336px;bottom:926px;letter-spacing:-0.11px;word-spacing:0.03px;}
#ti_97{left:116px;bottom:901px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tj_97{left:336px;bottom:901px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tk_97{left:336px;bottom:885px;letter-spacing:-0.11px;}
#tl_97{left:336px;bottom:868px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tm_97{left:734px;bottom:901px;letter-spacing:-0.12px;}
#tn_97{left:752px;bottom:885px;letter-spacing:-0.13px;}
#to_97{left:116px;bottom:843px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tp_97{left:336px;bottom:843px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tq_97{left:730px;bottom:843px;letter-spacing:-0.11px;}
#tr_97{left:752px;bottom:826px;letter-spacing:-0.13px;}
#ts_97{left:116px;bottom:819px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tt_97{left:336px;bottom:819px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tu_97{left:116px;bottom:794px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_97{left:336px;bottom:794px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tw_97{left:730px;bottom:794px;letter-spacing:-0.13px;}
#tx_97{left:116px;bottom:770px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#ty_97{left:336px;bottom:770px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tz_97{left:116px;bottom:745px;letter-spacing:-0.1px;}
#t10_97{left:336px;bottom:745px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t11_97{left:116px;bottom:721px;letter-spacing:-0.21px;word-spacing:0.05px;}
#t12_97{left:336px;bottom:721px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t13_97{left:542px;bottom:721px;letter-spacing:-0.21px;}
#t14_97{left:571px;bottom:721px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_97{left:336px;bottom:704px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t16_97{left:539px;bottom:704px;letter-spacing:-0.16px;}
#t17_97{left:569px;bottom:704px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t18_97{left:116px;bottom:680px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_97{left:336px;bottom:680px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_97{left:336px;bottom:663px;letter-spacing:-0.11px;}
#t1b_97{left:336px;bottom:646px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1c_97{left:734px;bottom:680px;letter-spacing:-0.12px;}
#t1d_97{left:752px;bottom:663px;letter-spacing:-0.13px;}
#t1e_97{left:116px;bottom:622px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1f_97{left:336px;bottom:622px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_97{left:336px;bottom:605px;letter-spacing:-0.1px;}
#t1h_97{left:336px;bottom:588px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t1i_97{left:734px;bottom:622px;letter-spacing:-0.13px;}
#t1j_97{left:116px;bottom:564px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_97{left:336px;bottom:564px;letter-spacing:-0.11px;}
#t1l_97{left:116px;bottom:539px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1m_97{left:336px;bottom:539px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1n_97{left:116px;bottom:515px;letter-spacing:-0.1px;word-spacing:0.03px;}
#t1o_97{left:340px;bottom:515px;letter-spacing:-0.11px;}
#t1p_97{left:336px;bottom:498px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1q_97{left:116px;bottom:474px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1r_97{left:336px;bottom:474px;letter-spacing:-0.11px;word-spacing:-0.39px;}
#t1s_97{left:336px;bottom:457px;letter-spacing:-0.09px;}
#t1t_97{left:116px;bottom:432px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1u_97{left:336px;bottom:432px;letter-spacing:-0.11px;}
#t1v_97{left:116px;bottom:408px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1w_97{left:336px;bottom:408px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1x_97{left:116px;bottom:383px;letter-spacing:-0.16px;}
#t1y_97{left:336px;bottom:383px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1z_97{left:734px;bottom:383px;letter-spacing:-0.13px;}
#t20_97{left:752px;bottom:367px;letter-spacing:-0.13px;}
#t21_97{left:116px;bottom:342px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t22_97{left:336px;bottom:342px;letter-spacing:-0.11px;}
#t23_97{left:336px;bottom:325px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t24_97{left:336px;bottom:309px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t25_97{left:336px;bottom:292px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t26_97{left:336px;bottom:275px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t27_97{left:336px;bottom:258px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t28_97{left:734px;bottom:342px;letter-spacing:-0.13px;}
#t29_97{left:116px;bottom:234px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t2a_97{left:336px;bottom:234px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_97{left:336px;bottom:217px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2c_97{left:116px;bottom:192px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2d_97{left:336px;bottom:192px;letter-spacing:-0.13px;word-spacing:-0.15px;}
#t2e_97{left:336px;bottom:176px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2f_97{left:336px;bottom:159px;letter-spacing:-0.1px;word-spacing:-0.4px;}
#t2g_97{left:336px;bottom:142px;letter-spacing:-0.1px;}
#t2h_97{left:734px;bottom:192px;letter-spacing:-0.12px;}
#t2i_97{left:752px;bottom:176px;letter-spacing:-0.13px;}

.s1_97{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_97{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_97{font-size:18px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s4_97{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.s5_97{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s6_97{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s7_97{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s8_97{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts97" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg97Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg97" style="-webkit-user-select: none;"><object width="935" height="1210" data="97/97.svg" type="image/svg+xml" id="pdf97" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_97" class="t s1_97">6.2 Exceptions </span>
<span id="t2_97" class="t s2_97">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span><span id="t3_97" class="t s2_97">97 </span>
<span id="t4_97" class="t s3_97">6.2.1 </span><span id="t5_97" class="t s3_97">Exception Priority </span>
<span id="t6_97" class="t s4_97">Table 6.6 </span><span id="t7_97" class="t s5_97">lists all possible exceptions, and the relative priority of each, highest to lowest. </span>
<span id="t8_97" class="t s6_97">Table 6.6 Priority of Exceptions </span>
<span id="t9_97" class="t s1_97">Exception </span><span id="ta_97" class="t s1_97">Description </span><span id="tb_97" class="t s1_97">Type </span>
<span id="tc_97" class="t s7_97">Reset </span><span id="td_97" class="t s7_97">The Cold Reset signal was asserted to the processor </span><span id="te_97" class="t s7_97">Asynchronous </span>
<span id="tf_97" class="t s7_97">Reset </span>
<span id="tg_97" class="t s7_97">Soft Reset </span><span id="th_97" class="t s7_97">The Reset signal was asserted to the processor </span>
<span id="ti_97" class="t s7_97">Debug Single Step </span><span id="tj_97" class="t s7_97">An EJTAG Single Step occurred. Prioritized above other exceptions, </span>
<span id="tk_97" class="t s7_97">including asynchronous exceptions, so that one can single-step into </span>
<span id="tl_97" class="t s7_97">interrupt (or other asynchronous) handlers. </span>
<span id="tm_97" class="t s7_97">Synchronous </span>
<span id="tn_97" class="t s7_97">Debug </span>
<span id="to_97" class="t s7_97">Debug Interrupt </span><span id="tp_97" class="t s7_97">An EJTAG interrupt (EjtagBrk or DINT) was asserted. </span><span id="tq_97" class="t s7_97">Asynchronous </span>
<span id="tr_97" class="t s7_97">Debug </span>
<span id="ts_97" class="t s7_97">Imprecise Debug Data Break </span><span id="tt_97" class="t s7_97">An imprecise EJTAG data break condition was asserted. </span>
<span id="tu_97" class="t s7_97">Nonmaskable Interrupt (NMI) </span><span id="tv_97" class="t s7_97">The NMI signal was asserted to the processor. </span><span id="tw_97" class="t s7_97">Asynchronous </span>
<span id="tx_97" class="t s7_97">Machine Check </span><span id="ty_97" class="t s7_97">An internal inconsistency was detected by the processor. </span>
<span id="tz_97" class="t s7_97">Interrupt </span><span id="t10_97" class="t s7_97">An enabled interrupt occurred. </span>
<span id="t11_97" class="t s7_97">Deferred Watch </span><span id="t12_97" class="t s7_97">A watch exception, deferred because </span><span id="t13_97" class="t s8_97">EXL </span><span id="t14_97" class="t s7_97">was one when the excep- </span>
<span id="t15_97" class="t s7_97">tion was detected, was asserted after </span><span id="t16_97" class="t s8_97">EXL </span><span id="t17_97" class="t s7_97">went to zero. </span>
<span id="t18_97" class="t s7_97">Debug Instruction Break </span><span id="t19_97" class="t s7_97">An EJTAG instruction break condition was asserted. Prioritized </span>
<span id="t1a_97" class="t s7_97">above instruction fetch exceptions to allow break on illegal instruc- </span>
<span id="t1b_97" class="t s7_97">tion addresses. </span>
<span id="t1c_97" class="t s7_97">Synchronous </span>
<span id="t1d_97" class="t s7_97">Debug </span>
<span id="t1e_97" class="t s7_97">Watch - Instruction fetch </span><span id="t1f_97" class="t s7_97">A watch address match was detected on an instruction fetch. Priori- </span>
<span id="t1g_97" class="t s7_97">tized above instruction fetch exceptions to allow watch on illegal </span>
<span id="t1h_97" class="t s7_97">instruction addresses. </span>
<span id="t1i_97" class="t s7_97">Synchronous </span>
<span id="t1j_97" class="t s7_97">Address Error - Instruction fetch </span><span id="t1k_97" class="t s7_97">A non-word-aligned address was loaded into PC. </span>
<span id="t1l_97" class="t s7_97">TLB/XTLB Refill - Instruction fetch </span><span id="t1m_97" class="t s7_97">A TLB miss occurred on an instruction fetch. </span>
<span id="t1n_97" class="t s7_97">TLB Invalid - Instruction fetch </span><span id="t1o_97" class="t s7_97">The valid bit was zero in the TLB entry mapping the address refer- </span>
<span id="t1p_97" class="t s7_97">enced by an instruction fetch. </span>
<span id="t1q_97" class="t s7_97">TLB Execute-Inhibit </span><span id="t1r_97" class="t s7_97">An instruction fetch matched a valid TLB entry which had the XI bit </span>
<span id="t1s_97" class="t s7_97">set. </span>
<span id="t1t_97" class="t s7_97">Cache Error - Instruction fetch </span><span id="t1u_97" class="t s7_97">A cache error occurred on an instruction fetch. </span>
<span id="t1v_97" class="t s7_97">Bus Error - Instruction fetch </span><span id="t1w_97" class="t s7_97">A bus error occurred on an instruction fetch. </span>
<span id="t1x_97" class="t s7_97">SDBBP </span><span id="t1y_97" class="t s7_97">An EJTAG SDBBP instruction was executed. </span><span id="t1z_97" class="t s7_97">Synchronous </span>
<span id="t20_97" class="t s7_97">Debug </span>
<span id="t21_97" class="t s7_97">Instruction Validity Exceptions </span><span id="t22_97" class="t s7_97">An instruction could not be completed because it was not allowed </span>
<span id="t23_97" class="t s7_97">access to the required resources, or was illegal: Coprocessor Unus- </span>
<span id="t24_97" class="t s7_97">able, MDMX Unusable, Reserved Instruction. If any two exceptions </span>
<span id="t25_97" class="t s7_97">occur on the same instruction, the Coprocessor Unusable and </span>
<span id="t26_97" class="t s7_97">MDMX Unusable Exceptions take priority over the Reserved </span>
<span id="t27_97" class="t s7_97">Instruction Exception. </span>
<span id="t28_97" class="t s7_97">Synchronous </span>
<span id="t29_97" class="t s7_97">Execution Exception </span><span id="t2a_97" class="t s7_97">An instruction-based exception occurred: Integer overflow, trap, </span>
<span id="t2b_97" class="t s7_97">system call, breakpoint, floating-point, coprocessor 2 exception. </span>
<span id="t2c_97" class="t s7_97">Precise Debug Data Break </span><span id="t2d_97" class="t s7_97">A precise EJTAG data break on load/store (address match only) or a </span>
<span id="t2e_97" class="t s7_97">data break on store (address+data match) condition was asserted. </span>
<span id="t2f_97" class="t s7_97">Prioritized above data fetch exceptions to allow break on illegal data </span>
<span id="t2g_97" class="t s7_97">addresses. </span>
<span id="t2h_97" class="t s7_97">Synchronous </span>
<span id="t2i_97" class="t s7_97">Debug </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
