// Seed: 3082447506
module module_0 #(
    parameter id_2 = 32'd63
) ();
  wire [-1 : -1 'b0] id_1;
  wire _id_2;
  wire [1 'b0 : 1] id_3;
  logic [-1 : id_2  ==  1  -  -1] id_4;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    output tri id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri1 id_11,
    input tri1 id_12,
    input wor id_13,
    output tri0 id_14
    , id_23,
    input uwire id_15,
    output tri0 id_16,
    input tri0 id_17,
    input supply0 id_18,
    input supply1 id_19,
    output wand id_20,
    input wor id_21
);
  assign id_0 = id_23;
  assign id_1 = id_19;
  module_0 modCall_1 ();
  assign id_11 = id_18 & -1;
endmodule
