  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/GEMM/sep6/fmm_reduce_kernel 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/GEMM/sep6/fmm_reduce_kernel/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/GEMM/sep6/fmm_reduce_kernel'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/GEMM/sep6/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=fmm_hls_greedy_potential.cpp' from C:/GEMM/sep6/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/GEMM/sep6/fmm_hls_greedy_potential.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb_fmm_hls.cpp' from C:/GEMM/sep6/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/GEMM/sep6/tb_fmm_hls.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=fmm_reduce_kernel' from C:/GEMM/sep6/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/GEMM/sep6/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-3' from C:/GEMM/sep6/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-3'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/GEMM/sep6/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/GEMM/sep6/fmm_reduce_kernel/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.434 seconds; current allocated memory: 157.250 MB.
INFO: [HLS 200-10] Analyzing design file 'fmm_hls_greedy_potential.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fmm_hls_greedy_potential.cpp:299:24)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fmm_hls_greedy_potential.cpp:301:26)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file fmm_hls_greedy_potential.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.184 seconds; current allocated memory: 160.223 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,043 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,268 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 793 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 842 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 834 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 794 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 794 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 794 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 794 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 868 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 866 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 832 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 806 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 806 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 848 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 868 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'column_weight(Matrix const&, int)' into 'num_additions(Matrix const&)' (fmm_hls_greedy_potential.cpp:94:10)
INFO: [HLS 214-131] Inlining function 'compute_pp_nn(Matrix const&, int, int, int&, int&)' into 'total_potential(Matrix const&)' (fmm_hls_greedy_potential.cpp:184:13)
INFO: [HLS 214-131] Inlining function 'compute_pp_nn(Matrix const&, int, int, int&, int&)' into 'compute_greedy_potential_score(Matrix&, int, int, int, int, int)' (fmm_hls_greedy_potential.cpp:195:5)
INFO: [HLS 214-131] Inlining function 'reduction_move_undo(Matrix&)' into 'compute_greedy_potential_score(Matrix&, int, int, int, int, int)' (fmm_hls_greedy_potential.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'total_potential(Matrix const&)' into 'compute_greedy_potential_score(Matrix&, int, int, int, int, int)' (fmm_hls_greedy_potential.cpp:201:19)
INFO: [HLS 214-131] Inlining function 'reduction_move(Matrix&, int, int, int)' into 'compute_greedy_potential_score(Matrix&, int, int, int, int, int)' (fmm_hls_greedy_potential.cpp:200:9)
INFO: [HLS 214-131] Inlining function 'compute_pp_nn(Matrix const&, int, int, int&, int&)' into 'find_best_move(Matrix&, int&, int&, int&, int, int)' (fmm_hls_greedy_potential.cpp:216:13)
INFO: [HLS 214-131] Inlining function 'compute_greedy_potential_score(Matrix&, int, int, int, int, int)' into 'find_best_move(Matrix&, int&, int&, int&, int, int)' (fmm_hls_greedy_potential.cpp:222:25)
INFO: [HLS 214-131] Inlining function 'num_additions(Matrix const&)' into 'greedy_potential_reduce_with_debug(Matrix&, int, int, int volatile*, int)' (fmm_hls_greedy_potential.cpp:243:25)
INFO: [HLS 214-131] Inlining function 'reduction_move(Matrix&, int, int, int)' into 'greedy_potential_reduce_with_debug(Matrix&, int, int, int volatile*, int)' (fmm_hls_greedy_potential.cpp:252:9)
INFO: [HLS 214-131] Inlining function 'find_best_move(Matrix&, int&, int&, int&, int, int)' into 'greedy_potential_reduce_with_debug(Matrix&, int, int, int volatile*, int)' (fmm_hls_greedy_potential.cpp:250:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_1' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:104:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_1' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:124:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_180_1' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:180:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_181_2' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:181:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_146_1' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:146:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_2' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:152:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_3' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:163:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_1' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:81:22)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 320 for loop 'VITIS_LOOP_46_1' (fmm_hls_greedy_potential.cpp:46:22) in function 'load_matrix_from_dram'. (fmm_hls_greedy_potential.cpp:39:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fmm_hls_greedy_potential.cpp:54:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fmm_hls_greedy_potential.cpp:67:22)
WARNING: [HLS 214-475] Merging processes 'greedy_potential_reduce_with_debug' and 'load_matrix_from_dram' in function 'fmm_reduce_kernel' due to writes on 'M_e' (fmm_hls_greedy_potential.cpp:277:0)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_104_1' (fmm_hls_greedy_potential.cpp:104:23) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:104:23)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_124_1' (fmm_hls_greedy_potential.cpp:124:23) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:124:23)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_180_1' (fmm_hls_greedy_potential.cpp:180:23) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:180:23)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_181_2' (fmm_hls_greedy_potential.cpp:181:27) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:181:27)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_146_1' (fmm_hls_greedy_potential.cpp:146:23) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:146:23)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_152_2' (fmm_hls_greedy_potential.cpp:152:23) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:152:23)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_163_3' (fmm_hls_greedy_potential.cpp:163:23) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:163:23)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_81_1' (fmm_hls_greedy_potential.cpp:81:22) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:81:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.597 seconds; current allocated memory: 163.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 163.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 170.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 173.398 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'fmm_reduce_kernel' (fmm_hls_greedy_potential.cpp:269:1), detected/extracted 2 process function(s): 
	 'Block_entry_M_e_wr_proc'
	 'store_matrix_to_dram'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fmm_hls_greedy_potential.cpp:105:9) to (fmm_hls_greedy_potential.cpp:104:23) in function 'greedy_potential_reduce_with_debug'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fmm_hls_greedy_potential.cpp:105:9) to (fmm_hls_greedy_potential.cpp:104:23) in function 'greedy_potential_reduce_with_debug'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fmm_hls_greedy_potential.cpp:105:9) to (fmm_hls_greedy_potential.cpp:104:23) in function 'greedy_potential_reduce_with_debug'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fmm_hls_greedy_potential.cpp:105:9) to (fmm_hls_greedy_potential.cpp:104:23) in function 'greedy_potential_reduce_with_debug'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fmm_hls_greedy_potential.cpp:105:9) to (fmm_hls_greedy_potential.cpp:104:23) in function 'greedy_potential_reduce_with_debug'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 197.148 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_67_1'(fmm_hls_greedy_potential.cpp:67:22) and 'VITIS_LOOP_68_2'(fmm_hls_greedy_potential.cpp:68:26) in function 'store_matrix_to_dram' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_46_1'(fmm_hls_greedy_potential.cpp:46:22) and 'VITIS_LOOP_48_2'(fmm_hls_greedy_potential.cpp:48:19) in function 'load_matrix_from_dram' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_54_3'(fmm_hls_greedy_potential.cpp:54:22) and 'VITIS_LOOP_55_4'(fmm_hls_greedy_potential.cpp:55:26) in function 'load_matrix_from_dram' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_92_1'(fmm_hls_greedy_potential.cpp:92:22) and 'VITIS_LOOP_81_1'(fmm_hls_greedy_potential.cpp:81:22) in function 'greedy_potential_reduce_with_debug' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_92_1'(fmm_hls_greedy_potential.cpp:92:22) and 'VITIS_LOOP_81_1'(fmm_hls_greedy_potential.cpp:81:22) in function 'greedy_potential_reduce_with_debug' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_1' (fmm_hls_greedy_potential.cpp:67:22) in function 'store_matrix_to_dram'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_1' (fmm_hls_greedy_potential.cpp:46:22) in function 'load_matrix_from_dram'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_3' (fmm_hls_greedy_potential.cpp:54:22) in function 'load_matrix_from_dram'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_1' (fmm_hls_greedy_potential.cpp:92:22) in function 'greedy_potential_reduce_with_debug'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_2' (fmm_hls_greedy_potential.cpp:181:27) in function 'greedy_potential_reduce_with_debug'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_180_1' (fmm_hls_greedy_potential.cpp:180:23) in function 'greedy_potential_reduce_with_debug' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_2' (fmm_hls_greedy_potential.cpp:181:27) in function 'greedy_potential_reduce_with_debug'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_180_1' (fmm_hls_greedy_potential.cpp:180:23) in function 'greedy_potential_reduce_with_debug' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_212_1' (fmm_hls_greedy_potential.cpp:212:23) in function 'greedy_potential_reduce_with_debug' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_1' (fmm_hls_greedy_potential.cpp:92:22) in function 'greedy_potential_reduce_with_debug'.
WARNING: [HLS 200-1450] Process Block_entry_M_e_wr_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1450.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.828 seconds; current allocated memory: 394.164 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fmm_reduce_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_matrix_from_dram_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_48_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1_VITIS_LOOP_48_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_46_1_VITIS_LOOP_48_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 398.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 399.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3_VITIS_LOOP_55_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_54_3_VITIS_LOOP_55_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 400.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 400.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_matrix_from_dram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 400.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 400.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1_VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_92_1_VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 401.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 401.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_104_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 401.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 401.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_15': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.816 seconds; current allocated memory: 402.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 402.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'load' operation 32 bit ('e2', fmm_hls_greedy_potential.cpp:128->fmm_hls_greedy_potential.cpp:200->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) on array 'M_e' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'store' operation 0 bit ('M_e_addr_9_write_ln132', fmm_hls_greedy_potential.cpp:132->fmm_hls_greedy_potential.cpp:200->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) of constant 0 on array 'M_e' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'M_e'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_124_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 402.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 402.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_181_2_VITIS_LOOP_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_181_2_VITIS_LOOP_104_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_2_VITIS_LOOP_104_1'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) to 'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:186->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) (combination delay: 7.732 ns) to honor II or Latency constraint in region 'VITIS_LOOP_181_2_VITIS_LOOP_104_1'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) to 'select' operation 32 bit ('select_ln181_1', fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) (combination delay: 8.386 ns) to honor II or Latency constraint in region 'VITIS_LOOP_181_2_VITIS_LOOP_104_1'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) to 'store' operation 0 bit ('s_5_write_ln179', fmm_hls_greedy_potential.cpp:179->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) of variable 'select_ln181_1', fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250 on local variable 's', fmm_hls_greedy_potential.cpp:179->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250 (combination delay: 9.532 ns) to honor II or Latency constraint in region 'VITIS_LOOP_181_2_VITIS_LOOP_104_1'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_181_2_VITIS_LOOP_104_1'
WARNING: [HLS 200-871] Estimated clock period (9.532 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_181_2_VITIS_LOOP_104_1' consists of the following:
	'load' operation 32 bit ('p', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) on local variable 'p', fmm_hls_greedy_potential.cpp:183->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250 [29]  (0.000 ns)
	'add' operation 32 bit ('add_ln185', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) [38]  (0.000 ns)
	'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) [39]  (3.212 ns)
	'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) [40]  (0.654 ns)
	'add' operation 32 bit ('add_ln186', fmm_hls_greedy_potential.cpp:186->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) [43]  (0.000 ns)
	'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:186->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) [44]  (3.212 ns)
	'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:186->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) [45]  (0.654 ns)
	'select' operation 32 bit ('select_ln181_1', fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) [64]  (0.654 ns)
	'store' operation 0 bit ('s_5_write_ln179', fmm_hls_greedy_potential.cpp:179->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) of variable 'select_ln181_1', fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250 on local variable 's', fmm_hls_greedy_potential.cpp:179->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250 [94]  (1.146 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.914 seconds; current allocated memory: 403.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 403.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_146_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_146_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 403.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 403.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_152_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 403.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 403.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_3'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to schedule 'store' operation 0 bit ('M_e_addr_write_ln167', fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:202->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) of constant 0 on array 'M_e' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_163_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.87 seconds; current allocated memory: 404.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 404.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_16': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_104_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 404.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 405.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_17': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_17' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'load' operation 32 bit ('e2', fmm_hls_greedy_potential.cpp:128->fmm_hls_greedy_potential.cpp:200->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) on array 'M_e' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_17' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'store' operation 0 bit ('M_e_addr_7_write_ln132', fmm_hls_greedy_potential.cpp:132->fmm_hls_greedy_potential.cpp:200->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) of constant 0 on array 'M_e' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'M_e'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 6, loop 'VITIS_LOOP_124_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 405.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 405.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_181_2_VITIS_LOOP_104_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_181_2_VITIS_LOOP_104_18': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_2_VITIS_LOOP_104_1'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) to 'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:186->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) (combination delay: 7.732 ns) to honor II or Latency constraint in region 'VITIS_LOOP_181_2_VITIS_LOOP_104_1'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) to 'select' operation 32 bit ('select_ln181_1', fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) (combination delay: 8.386 ns) to honor II or Latency constraint in region 'VITIS_LOOP_181_2_VITIS_LOOP_104_1'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) to 'store' operation 0 bit ('s_write_ln179', fmm_hls_greedy_potential.cpp:179->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) of variable 'select_ln181_1', fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250 on local variable 's', fmm_hls_greedy_potential.cpp:179->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250 (combination delay: 9.532 ns) to honor II or Latency constraint in region 'VITIS_LOOP_181_2_VITIS_LOOP_104_1'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_181_2_VITIS_LOOP_104_1'
WARNING: [HLS 200-871] Estimated clock period (9.532 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_181_2_VITIS_LOOP_104_18' consists of the following:
	'load' operation 32 bit ('p', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) on local variable 'p', fmm_hls_greedy_potential.cpp:183->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250 [29]  (0.000 ns)
	'add' operation 32 bit ('add_ln185', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) [38]  (0.000 ns)
	'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) [39]  (3.212 ns)
	'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) [40]  (0.654 ns)
	'add' operation 32 bit ('add_ln186', fmm_hls_greedy_potential.cpp:186->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) [43]  (0.000 ns)
	'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:186->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) [44]  (3.212 ns)
	'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:186->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) [45]  (0.654 ns)
	'select' operation 32 bit ('select_ln181_1', fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) [64]  (0.654 ns)
	'store' operation 0 bit ('s_write_ln179', fmm_hls_greedy_potential.cpp:179->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) of variable 'select_ln181_1', fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250 on local variable 's', fmm_hls_greedy_potential.cpp:179->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250 [94]  (1.146 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.995 seconds; current allocated memory: 405.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 406.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_146_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_146_19': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_146_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 406.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 406.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_152_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_152_210': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 406.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 406.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_311': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_3'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_311' (loop 'VITIS_LOOP_163_3'): Unable to schedule 'store' operation 0 bit ('M_e_addr_write_ln167', fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:202->fmm_hls_greedy_potential.cpp:222->fmm_hls_greedy_potential.cpp:250) of constant 0 on array 'M_e' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_163_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.865 seconds; current allocated memory: 406.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 406.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_112' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'load' operation 32 bit ('e2', fmm_hls_greedy_potential.cpp:128->fmm_hls_greedy_potential.cpp:252) on array 'M_e' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_112' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'store' operation 0 bit ('M_e_addr_7_write_ln132', fmm_hls_greedy_potential.cpp:132->fmm_hls_greedy_potential.cpp:252) of constant 0 on array 'M_e' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'M_e'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 6, loop 'VITIS_LOOP_124_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 407.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 407.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_81_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1_VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_92_1_VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 407.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 408.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_213_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (7.732 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'greedy_potential_reduce_with_debug' consists of the following:
	'call' operation 0 bit ('_ln181', fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:201->fmm_hls_greedy_potential.cpp:218->fmm_hls_greedy_potential.cpp:250) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_181_2_VITIS_LOOP_104_1' [223]  (7.732 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 418.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 418.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_M_e_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 418.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 418.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1_VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_67_1_VITIS_LOOP_68_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 418.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 418.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_matrix_to_dram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.301 seconds; current allocated memory: 418.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 418.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fmm_reduce_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 418.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 418.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_matrix_from_dram_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_48_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_matrix_from_dram_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_48_2' pipeline 'VITIS_LOOP_46_1_VITIS_LOOP_48_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_matrix_from_dram_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_48_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 419.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4' pipeline 'VITIS_LOOP_54_3_VITIS_LOOP_55_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_matrix_from_dram_Pipeline_VITIS_LOOP_54_3_VITIS_LOOP_55_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.86 seconds; current allocated memory: 420.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_matrix_from_dram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_matrix_from_dram'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 421.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_92_1_VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 422.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1' pipeline 'VITIS_LOOP_104_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 424.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_15' pipeline 'VITIS_LOOP_104_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 425.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_1' pipeline 'VITIS_LOOP_124_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 426.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_181_2_VITIS_LOOP_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_181_2_VITIS_LOOP_104_1' pipeline 'VITIS_LOOP_181_2_VITIS_LOOP_104_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_181_2_VITIS_LOOP_104_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.389 seconds; current allocated memory: 428.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_146_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 430.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_152_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 431.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_3' pipeline 'VITIS_LOOP_163_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 431.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_16' pipeline 'VITIS_LOOP_104_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 433.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_17' pipeline 'VITIS_LOOP_124_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 434.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_181_2_VITIS_LOOP_104_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_181_2_VITIS_LOOP_104_18' pipeline 'VITIS_LOOP_181_2_VITIS_LOOP_104_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_181_2_VITIS_LOOP_104_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 436.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_146_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_146_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 438.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_152_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_152_210' pipeline 'VITIS_LOOP_152_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_152_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 439.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_311' pipeline 'VITIS_LOOP_163_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_311'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 440.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_112' pipeline 'VITIS_LOOP_124_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_124_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 441.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_81_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_81_113' pipeline 'VITIS_LOOP_92_1_VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_81_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.303 seconds; current allocated memory: 443.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_31ns_95_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 449.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_M_e_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_M_e_wr_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 463.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2' pipeline 'VITIS_LOOP_67_1_VITIS_LOOP_68_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_matrix_to_dram_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 463.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_matrix_to_dram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_matrix_to_dram'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 464.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fmm_reduce_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/A_dram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/t_capacity' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/k1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/k2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/verbose' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/debug_dram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/debug_capacity' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fmm_reduce_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 't_capacity', 'k1', 'k2', 'verbose', 'debug_capacity' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'A_dram' and 'debug_dram' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fmm_reduce_kernel'.
INFO: [HLS 200-740] Implementing PIPO fmm_reduce_kernel_M_e_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'fmm_reduce_kernel_M_e_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'M_rows_val_loc_channel_U(fmm_reduce_kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'M_cols_val_loc_channel_U(fmm_reduce_kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_dram_c_channel_U(fmm_reduce_kernel_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 466.750 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.233 seconds; current allocated memory: 471.199 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.938 seconds; current allocated memory: 486.121 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fmm_reduce_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for fmm_reduce_kernel.
INFO: [HLS 200-789] **** Estimated Fmax: 104.91 MHz
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 4 seconds. Total elapsed time: 53.859 seconds; peak allocated memory: 486.160 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 58s
