$date
	Thu Oct 27 09:35:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 1 ! f $end
$var reg 1 " En $end
$var reg 3 # W [2:0] $end
$scope module q3 $end
$var wire 1 " En $end
$var wire 3 $ W [2:0] $end
$var wire 1 % en1 $end
$var wire 1 & en2 $end
$var wire 1 ! f $end
$var wire 4 ' f2 [0:3] $end
$var wire 4 ( f1 [0:3] $end
$scope module stage0 $end
$var wire 1 % En $end
$var wire 2 ) W [1:0] $end
$var reg 4 * Y [0:3] $end
$upscope $end
$scope module stage1 $end
$var wire 1 & En $end
$var wire 2 + W [1:0] $end
$var reg 4 , Y [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 ,
b0 +
b111 *
b0 )
b111 (
b1111 '
0&
1%
b0 $
b0 #
1"
1!
$end
#10
b1111 (
b1111 *
0%
b111 '
b111 ,
1&
b1 #
b1 $
#20
b1011 (
b1011 *
1%
0&
b1111 '
b1111 ,
b1 )
b1 +
b10 #
b10 $
#30
b1111 (
b1111 *
0%
b1011 '
b1011 ,
1&
b11 #
b11 $
#40
b1101 (
b1101 *
1%
0&
b1111 '
b1111 ,
b10 )
b10 +
b100 #
b100 $
#50
b1111 (
b1111 *
0%
b1101 '
b1101 ,
1&
b101 #
b101 $
#60
b1110 (
b1110 *
1%
0&
b1111 '
b1111 ,
b11 )
b11 +
b110 #
b110 $
#70
b1111 (
b1111 *
0%
b1110 '
b1110 ,
1&
b111 #
b111 $
#80
