// Seed: 1145963860
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_17 = ~id_8, id_18;
  assign id_17 = id_15;
  assign id_13 = id_17 - id_16;
  logic [7:0] id_19;
  wire id_20;
  assign id_19[1'b0] = id_5;
  assign id_13 = id_10;
  real id_21, id_22, id_23, id_24, id_25;
  always @(id_4 + id_8 or id_15) id_11 = id_19;
  wire id_26;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_4,
      id_9,
      id_8,
      id_20
  );
  wor id_27 = id_8;
endmodule : SymbolIdentifier
