# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab3/Lab3.srcs/sources_1/new/DE_beh.vhd" \
"../../../../lab_4.srcs/sources_1/new/REGn_async_beh.vhd" \
"../../../../lab_4.srcs/sources_1/new/REGn_async_struct.vhd" \
"../../../../lab_4.srcs/sim_1/new/tb_REGn_async.vhd" \

# Do not sort compile order
nosort
