# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim decode_stage 
# Start time: 14:24:21 on Nov 10,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: decode_stage.v(25): Module 'var_reg' is not defined.
#  For instance 'var_reg_dut' at path 'decode_stage'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 14:24:22 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.decode_stage
# vsim work.decode_stage 
# Start time: 14:25:36 on Nov 10,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: decode_stage.v(25): Module 'var_reg' is not defined.
#  For instance 'var_reg_dut' at path 'decode_stage'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 14:25:37 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
