{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.16629",
   "Default View_TopLeft":"2257,501",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2500 -y 1010 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2500 -y 1040 -defaultsOSRD
preplace inst EV -pg 1 -lvl 2 -x 500 -y 760 -defaultsOSRD
preplace inst AGENT -pg 1 -lvl 1 -x 0 -y 740 -defaultsOSRD
preplace inst PS -pg 1 -lvl 4 -x 1510 -y 638 -defaultsOSRD
preplace inst intelight_mem_0 -pg 1 -lvl 5 -x 2117 -y 730 -defaultsOSRD
preplace inst RAM_Block -pg 1 -lvl 5 -x 2117 -y 190 -defaultsOSRD
preplace inst bram_interface_0 -pg 1 -lvl 4 -x 1510 -y 230 -defaultsOSRD
preplace inst CU_0 -pg 1 -lvl 3 -x 890 -y 1170 -defaultsOSRD
preplace netloc Action_RAM_q_next_0 1 0 6 -230 320 NJ 320 NJ 320 1130J 360 NJ 360 2430
preplace netloc Action_RAM_q_next_1 1 0 6 -240 10 NJ 10 NJ 10 NJ 10 NJ 10 2450
preplace netloc Action_RAM_q_next_2 1 0 6 -170 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 2450
preplace netloc Action_RAM_q_next_3 1 0 6 -160 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 2460
preplace netloc CU_0_PG 1 0 4 -220 410 NJ 410 NJ 410 1060
preplace netloc CU_0_QA 1 0 4 -210 420 NJ 420 NJ 420 1050
preplace netloc CU_0_RD 1 1 3 160 340 NJ 340 1100
preplace netloc CU_0_SD 1 1 3 170 360 NJ 360 1080
preplace netloc CU_0_act_random 1 0 4 -180 330 NJ 330 NJ 330 1090
preplace netloc CU_0_finish 1 3 1 1130 638n
preplace netloc CU_0_sel_act 1 0 4 -170 350 NJ 350 NJ 350 1070
preplace netloc EV_curr_reward 1 0 3 -190 490 NJ 490 650
preplace netloc EV_sig_goal 1 2 1 650 780n
preplace netloc PG_0_act 1 1 3 140 310 NJ 310 1100
preplace netloc QA_0_new_qA 1 1 4 130J 100 NJ 100 NJ 100 1830
preplace netloc bram_interface_0_en0 1 4 1 1800 220n
preplace netloc bram_interface_0_en1 1 4 1 1790 240n
preplace netloc bram_interface_0_en2 1 4 1 1770 260n
preplace netloc bram_interface_0_en3 1 4 1 1750 190n
preplace netloc bram_interface_0_rd_addr 1 4 1 1810 180n
preplace netloc intelight_mem_0_alpha 1 0 6 -150 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 2430
preplace netloc intelight_mem_0_debit_r0 1 1 5 200 1010 680J 990 1120J 1070 NJ 1070 2350
preplace netloc intelight_mem_0_debit_r1 1 1 5 210 1020 NJ 1020 NJ 1020 NJ 1020 2300
preplace netloc intelight_mem_0_debit_r2 1 1 5 220 380 680J 370 NJ 370 NJ 370 2370
preplace netloc intelight_mem_0_debit_r3 1 1 5 280 480 NJ 480 NJ 480 1770J 420 2340
preplace netloc intelight_mem_0_delta_t 1 1 5 270 430 NJ 430 NJ 430 NJ 430 2300
preplace netloc intelight_mem_0_gamma 1 0 6 -200 370 NJ 370 670J 380 NJ 380 NJ 380 2350
preplace netloc intelight_mem_0_init_trafic_r0 1 1 5 190 390 NJ 390 NJ 390 NJ 390 2360
preplace netloc intelight_mem_0_init_trafic_r1 1 1 5 230 440 NJ 440 NJ 440 NJ 440 2330
preplace netloc intelight_mem_0_init_trafic_r2 1 1 5 240 450 NJ 450 NJ 450 NJ 450 2320
preplace netloc intelight_mem_0_init_trafic_r3 1 1 5 240 1030 660J 960 NJ 960 1670J 1030 2290
preplace netloc intelight_mem_0_limit_level_0 1 1 5 250 460 NJ 460 NJ 460 NJ 460 2310
preplace netloc intelight_mem_0_limit_level_1 1 1 5 260 470 NJ 470 1130J 410 NJ 410 2380
preplace netloc intelight_mem_0_limit_level_2 1 1 5 180 400 NJ 400 NJ 400 NJ 400 2390
preplace netloc intelight_mem_0_max_episode 1 2 4 720 1360 NJ 1360 NJ 1360 2400
preplace netloc intelight_mem_0_max_step 1 2 4 670 1370 NJ 1370 NJ 1370 2410
preplace netloc intelight_mem_0_reward_0 1 1 5 250 1040 670J 970 NJ 970 1660J 1050 2280
preplace netloc intelight_mem_0_reward_1 1 1 5 260 1050 720J 1000 NJ 1000 NJ 1000 2260
preplace netloc intelight_mem_0_reward_2 1 1 5 270 1060 730J 1010 1110J 1080 NJ 1080 2310
preplace netloc intelight_mem_0_reward_3 1 1 5 280 1070 710J 980 NJ 980 1650J 1060 2270
preplace netloc intelight_mem_0_seed 1 2 4 700 1380 NJ 1380 NJ 1380 2440
preplace netloc intelight_mem_0_start 1 2 4 680 1350 NJ 1350 NJ 1350 2420
preplace netloc next_state_1 1 2 2 660J 300 1070
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 -150 560 120 1080 690 200 1070 110 1720
preplace netloc reg_32bit_0_out0 1 4 1 1820 200n
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 0 5 -160 550 150 500 700 220 1100 120 1700
preplace netloc PS_M04_AXI 1 4 1 1710 598n
preplace netloc S_AXI_0_1 1 4 1 1740 110n
preplace netloc S_AXI_1_1 1 4 1 1730 90n
preplace netloc S_AXI_2_1 1 4 1 1780 130n
preplace netloc S_AXI_3_1 1 4 1 1760 70n
preplace netloc processing_system7_0_DDR 1 4 2 1690J 1010 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 2 1680J 1040 NJ
levelinfo -pg 1 -260 0 500 890 1510 2117 2500
pagesize -pg 1 -db -bbox -sgen -260 0 2610 2170
"
}
{
   "da_axi4_cnt":"3",
   "da_clkrst_cnt":"4",
   "da_ps7_cnt":"3"
}
