begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===- ARMRegisterBankInfo ---------------------------------------*- C++ -*-==//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|/// \file
end_comment

begin_comment
comment|/// This file declares the targeting of the RegisterBankInfo class for ARM.
end_comment

begin_comment
comment|/// \todo This should be generated by TableGen.
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|LLVM_LIB_TARGET_ARM_ARMREGISTERBANKINFO_H
end_ifndef

begin_define
define|#
directive|define
name|LLVM_LIB_TARGET_ARM_ARMREGISTERBANKINFO_H
end_define

begin_include
include|#
directive|include
file|"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"
end_include

begin_define
define|#
directive|define
name|GET_REGBANK_DECLARATIONS
end_define

begin_include
include|#
directive|include
file|"ARMGenRegisterBank.inc"
end_include

begin_decl_stmt
name|namespace
name|llvm
block|{
name|class
name|TargetRegisterInfo
decl_stmt|;
name|class
name|ARMGenRegisterBankInfo
range|:
name|public
name|RegisterBankInfo
block|{
define|#
directive|define
name|GET_TARGET_REGBANK_CLASS
include|#
directive|include
file|"ARMGenRegisterBank.inc"
block|}
decl_stmt|;
comment|/// This class provides the information for the target register banks.
name|class
name|ARMRegisterBankInfo
name|final
range|:
name|public
name|ARMGenRegisterBankInfo
block|{
name|public
operator|:
name|ARMRegisterBankInfo
argument_list|(
specifier|const
name|TargetRegisterInfo
operator|&
name|TRI
argument_list|)
block|;
specifier|const
name|RegisterBank
operator|&
name|getRegBankFromRegClass
argument_list|(
argument|const TargetRegisterClass&RC
argument_list|)
specifier|const
name|override
block|;
name|InstructionMapping
name|getInstrMapping
argument_list|(
argument|const MachineInstr&MI
argument_list|)
specifier|const
name|override
block|; }
decl_stmt|;
block|}
end_decl_stmt

begin_comment
comment|// End llvm namespace.
end_comment

begin_endif
endif|#
directive|endif
end_endif

end_unit

