// Seed: 3993175127
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input tri1 id_7,
    output tri0 id_8,
    input wand id_9,
    input uwire id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri id_13,
    output supply1 id_14,
    input tri id_15,
    input supply0 id_16,
    input uwire id_17,
    input supply0 id_18
    , id_31,
    output tri0 id_19,
    input wand id_20,
    input wire id_21,
    output wire id_22,
    output tri0 id_23,
    input tri1 id_24
    , id_32,
    input uwire id_25,
    output tri0 id_26,
    input tri1 id_27,
    output tri id_28,
    input tri0 id_29
);
  supply1 id_33 = 1;
  module_0(
      id_31, id_32
  );
endmodule
