<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a086b59f97ea7cb9e29dc88d73455c509"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afc55581635269b0e802f1fca124b12b1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a14fb3b0b4035db3a8f6208c670a61891"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a14fb3b0b4035db3a8f6208c670a61891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b205585dfd6e961030a0b43f5901260"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a7b205585dfd6e961030a0b43f5901260"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a7b205585dfd6e961030a0b43f5901260">More...</a><br /></td></tr>
<tr class="separator:a7b205585dfd6e961030a0b43f5901260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ea7c461d20ac95151bbacc0702629f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:ac1ea7c461d20ac95151bbacc0702629f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#ac1ea7c461d20ac95151bbacc0702629f">More...</a><br /></td></tr>
<tr class="separator:ac1ea7c461d20ac95151bbacc0702629f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c093a07539c723bf87152c4bdd2a51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:af9c093a07539c723bf87152c4bdd2a51"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#af9c093a07539c723bf87152c4bdd2a51">More...</a><br /></td></tr>
<tr class="separator:af9c093a07539c723bf87152c4bdd2a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad37a31a56c6f7fc24d50db92176d5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a3ad37a31a56c6f7fc24d50db92176d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a3ad37a31a56c6f7fc24d50db92176d5b">More...</a><br /></td></tr>
<tr class="separator:a3ad37a31a56c6f7fc24d50db92176d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a490ec70b22ea1b2ceb92a8ebd2d6174e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a490ec70b22ea1b2ceb92a8ebd2d6174e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a490ec70b22ea1b2ceb92a8ebd2d6174e">More...</a><br /></td></tr>
<tr class="separator:a490ec70b22ea1b2ceb92a8ebd2d6174e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c940e3660557bbe21f7c3407895f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:ae2c940e3660557bbe21f7c3407895f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#ae2c940e3660557bbe21f7c3407895f04">More...</a><br /></td></tr>
<tr class="separator:ae2c940e3660557bbe21f7c3407895f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bee8f2da9832faebe645e509643aa43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a0bee8f2da9832faebe645e509643aa43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a0bee8f2da9832faebe645e509643aa43">More...</a><br /></td></tr>
<tr class="separator:a0bee8f2da9832faebe645e509643aa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00761e20811bc8d1954bc771b2e6fa15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a00761e20811bc8d1954bc771b2e6fa15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a00761e20811bc8d1954bc771b2e6fa15">More...</a><br /></td></tr>
<tr class="separator:a00761e20811bc8d1954bc771b2e6fa15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24dd525dd049d21fd5c556c3eebf6cdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a24dd525dd049d21fd5c556c3eebf6cdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a24dd525dd049d21fd5c556c3eebf6cdd">More...</a><br /></td></tr>
<tr class="separator:a24dd525dd049d21fd5c556c3eebf6cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10bc3a16243e203581eddc88b318289e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a10bc3a16243e203581eddc88b318289e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a10bc3a16243e203581eddc88b318289e">More...</a><br /></td></tr>
<tr class="separator:a10bc3a16243e203581eddc88b318289e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404f18b0c8e71e71e861fefe8dcecec0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a404f18b0c8e71e71e861fefe8dcecec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a404f18b0c8e71e71e861fefe8dcecec0">More...</a><br /></td></tr>
<tr class="separator:a404f18b0c8e71e71e861fefe8dcecec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fc9e60ee7dee7e5e7d5da8fd6c0433"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:af0fc9e60ee7dee7e5e7d5da8fd6c0433"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#af0fc9e60ee7dee7e5e7d5da8fd6c0433">More...</a><br /></td></tr>
<tr class="separator:af0fc9e60ee7dee7e5e7d5da8fd6c0433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c53dfbaba290360bb3e1439b9c00dc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a1c53dfbaba290360bb3e1439b9c00dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a1c53dfbaba290360bb3e1439b9c00dc3">More...</a><br /></td></tr>
<tr class="separator:a1c53dfbaba290360bb3e1439b9c00dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab928a9c5501b3efd407703c2fdec9dc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:ab928a9c5501b3efd407703c2fdec9dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#ab928a9c5501b3efd407703c2fdec9dc9">More...</a><br /></td></tr>
<tr class="separator:ab928a9c5501b3efd407703c2fdec9dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34300d43e9fa239a89dfdaddbd5463cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a34300d43e9fa239a89dfdaddbd5463cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a34300d43e9fa239a89dfdaddbd5463cd">More...</a><br /></td></tr>
<tr class="separator:a34300d43e9fa239a89dfdaddbd5463cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e92c66b25f7c717c1dd8107389c0ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:a99e92c66b25f7c717c1dd8107389c0ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a99e92c66b25f7c717c1dd8107389c0ad">More...</a><br /></td></tr>
<tr class="separator:a99e92c66b25f7c717c1dd8107389c0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4997881fd1d6be51d579d996cf8cb23c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a4997881fd1d6be51d579d996cf8cb23c"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a4997881fd1d6be51d579d996cf8cb23c">More...</a><br /></td></tr>
<tr class="separator:a4997881fd1d6be51d579d996cf8cb23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85fedcf53143be23c1c28c8ca0c1142a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a85fedcf53143be23c1c28c8ca0c1142a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a85fedcf53143be23c1c28c8ca0c1142a">More...</a><br /></td></tr>
<tr class="separator:a85fedcf53143be23c1c28c8ca0c1142a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea63a4c972583855870caf725680a5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:adea63a4c972583855870caf725680a5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#adea63a4c972583855870caf725680a5c">More...</a><br /></td></tr>
<tr class="separator:adea63a4c972583855870caf725680a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65730b94f1870d70a167f35be709c1d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a65730b94f1870d70a167f35be709c1d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a65730b94f1870d70a167f35be709c1d4">More...</a><br /></td></tr>
<tr class="separator:a65730b94f1870d70a167f35be709c1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4444d6157f27112c7feae2d44178bb9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a4444d6157f27112c7feae2d44178bb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../da/d80/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d310.html#a4444d6157f27112c7feae2d44178bb9a">More...</a><br /></td></tr>
<tr class="separator:a4444d6157f27112c7feae2d44178bb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc55581635269b0e802f1fca124b12b1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afc55581635269b0e802f1fca124b12b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee14b1519a648228c19261ebcdffc050"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aee14b1519a648228c19261ebcdffc050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086b59f97ea7cb9e29dc88d73455c509"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a086b59f97ea7cb9e29dc88d73455c509">EAX</a></td></tr>
<tr class="separator:a086b59f97ea7cb9e29dc88d73455c509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1343a47e515b414591571aa6f6a9b2f6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afaa9520283dec3f0b82e148a3fb0c583"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae4d866df4ad2933733285f618410c2ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:ae4d866df4ad2933733285f618410c2ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d7/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d302_1_1_0d326.html#ae4d866df4ad2933733285f618410c2ad">More...</a><br /></td></tr>
<tr class="separator:ae4d866df4ad2933733285f618410c2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3ac65ef038c8147c12527464f402f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a2d3ac65ef038c8147c12527464f402f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d302_1_1_0d326.html#a2d3ac65ef038c8147c12527464f402f8">More...</a><br /></td></tr>
<tr class="separator:a2d3ac65ef038c8147c12527464f402f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa9520283dec3f0b82e148a3fb0c583"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afaa9520283dec3f0b82e148a3fb0c583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a9d75f5b642ea3922cc50c5fdefb3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a54a9d75f5b642ea3922cc50c5fdefb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1343a47e515b414591571aa6f6a9b2f6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a1343a47e515b414591571aa6f6a9b2f6">EBX</a></td></tr>
<tr class="separator:a1343a47e515b414591571aa6f6a9b2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098cf3c9d63c962e68006a1569d7d563"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2adf791d74bf76a4f5d353bf7f81739a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a794a1cea2b61b3a016646f3be198d2a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a794a1cea2b61b3a016646f3be198d2a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d304_1_1_0d330.html#a794a1cea2b61b3a016646f3be198d2a8">More...</a><br /></td></tr>
<tr class="separator:a794a1cea2b61b3a016646f3be198d2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2adf791d74bf76a4f5d353bf7f81739a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2adf791d74bf76a4f5d353bf7f81739a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd316de30d5784ebaf2eb8b43165652"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a6cd316de30d5784ebaf2eb8b43165652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098cf3c9d63c962e68006a1569d7d563"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a098cf3c9d63c962e68006a1569d7d563">ECX</a></td></tr>
<tr class="separator:a098cf3c9d63c962e68006a1569d7d563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba576361a92c651894dcc9197c12b3b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a609fc04431bed36a43ab7d41b43d0e7e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4ef248dd9cda41afa729ce1f78f46321"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a4ef248dd9cda41afa729ce1f78f46321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d45/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d307_1_1_0d334.html#a4ef248dd9cda41afa729ce1f78f46321">More...</a><br /></td></tr>
<tr class="separator:a4ef248dd9cda41afa729ce1f78f46321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871005d3b2a622707471f2071eb3ced9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a871005d3b2a622707471f2071eb3ced9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d8/d45/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d307_1_1_0d334.html#a871005d3b2a622707471f2071eb3ced9">More...</a><br /></td></tr>
<tr class="separator:a871005d3b2a622707471f2071eb3ced9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61884845d1f3962dd804ad2f1cc596d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a61884845d1f3962dd804ad2f1cc596d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d8/d45/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d307_1_1_0d334.html#a61884845d1f3962dd804ad2f1cc596d6">More...</a><br /></td></tr>
<tr class="separator:a61884845d1f3962dd804ad2f1cc596d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac3b8c50a81383b6cd3386fa61358ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:aaac3b8c50a81383b6cd3386fa61358ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d45/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d307_1_1_0d334.html#aaac3b8c50a81383b6cd3386fa61358ba">More...</a><br /></td></tr>
<tr class="separator:aaac3b8c50a81383b6cd3386fa61358ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4b4f9290c734394cfd7374c4e8ef96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:aee4b4f9290c734394cfd7374c4e8ef96"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d8/d45/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d307_1_1_0d334.html#aee4b4f9290c734394cfd7374c4e8ef96">More...</a><br /></td></tr>
<tr class="separator:aee4b4f9290c734394cfd7374c4e8ef96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee284f8ccccd0843d78f5ae19dbd687"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:abee284f8ccccd0843d78f5ae19dbd687"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d45/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d307_1_1_0d334.html#abee284f8ccccd0843d78f5ae19dbd687">More...</a><br /></td></tr>
<tr class="separator:abee284f8ccccd0843d78f5ae19dbd687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609fc04431bed36a43ab7d41b43d0e7e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a609fc04431bed36a43ab7d41b43d0e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46cc3ca9f2bcced29b3614833925a13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ac46cc3ca9f2bcced29b3614833925a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba576361a92c651894dcc9197c12b3b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9ba576361a92c651894dcc9197c12b3b">EDX</a></td></tr>
<tr class="separator:a9ba576361a92c651894dcc9197c12b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a086b59f97ea7cb9e29dc88d73455c509">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a1343a47e515b414591571aa6f6a9b2f6">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a098cf3c9d63c962e68006a1569d7d563">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9ba576361a92c651894dcc9197c12b3b">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a086b59f97ea7cb9e29dc88d73455c509"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a086b59f97ea7cb9e29dc88d73455c509">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@297 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a098cf3c9d63c962e68006a1569d7d563"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a098cf3c9d63c962e68006a1569d7d563">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@304 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a1343a47e515b414591571aa6f6a9b2f6"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a1343a47e515b414591571aa6f6a9b2f6">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@302 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a9ba576361a92c651894dcc9197c12b3b"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9ba576361a92c651894dcc9197c12b3b">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@307 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a086b59f97ea7cb9e29dc88d73455c509">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a1343a47e515b414591571aa6f6a9b2f6">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a098cf3c9d63c962e68006a1569d7d563">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9ba576361a92c651894dcc9197c12b3b">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a086b59f97ea7cb9e29dc88d73455c509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a086b59f97ea7cb9e29dc88d73455c509">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a1343a47e515b414591571aa6f6a9b2f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1343a47e515b414591571aa6f6a9b2f6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a098cf3c9d63c962e68006a1569d7d563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a098cf3c9d63c962e68006a1569d7d563">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a9ba576361a92c651894dcc9197c12b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ba576361a92c651894dcc9197c12b3b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
