PROJECT: main_pll
		working_path: "C:/Users/Jari/mycodeprojects/tube_psu/lfe5u/ecp5u_specifics/ecp5_ip_components/main_pll/syn_results"
		module: main_pll
		verilog_file_list: "C:/Users/Jari/mycodeprojects/tube_psu/lfe5u/ecp5u_specifics/ecp5_ip_components/main_pll/main_pll.vhd"
		vlog_std_v2001: true
		constraint_file_name: "C:/Users/Jari/mycodeprojects/tube_psu/lfe5u/ecp5u_specifics/ecp5_ip_components/main_pll/main_pll.fdc"
		suffix_name: edn
		output_file_name: main_pll
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LFE5U-12F
		speed_grade: 8
		
