{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652245765594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652245765594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 15:09:25 2022 " "Processing started: Wed May 11 15:09:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652245765594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652245765594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off videoSync -c videoSync " "Command: quartus_map --read_settings_files=on --write_settings_files=off videoSync -c videoSync" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652245765594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652245765859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652245765859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videosync.v 1 1 " "Found 1 design units, including 1 entities, in source file videosync.v" { { "Info" "ISGN_ENTITY_NAME" "1 videoSync " "Found entity 1: videoSync" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652245771796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652245771796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_video.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_video.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_video " "Found entity 1: sync_video" {  } { { "sync_video.v" "" { Text "C:/AdvDigDes/videoSyncExample/sync_video.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652245771796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652245771796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern_vg.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern_vg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_vg " "Found entity 1: pattern_vg" {  } { { "pattern_vg.v" "" { Text "C:/AdvDigDes/videoSyncExample/pattern_vg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652245771796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652245771796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vs videoSync.v(65) " "Verilog HDL Implicit Net warning at videoSync.v(65): created implicit net for \"vs\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245771796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hs videoSync.v(66) " "Verilog HDL Implicit Net warning at videoSync.v(66): created implicit net for \"hs\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245771796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "de videoSync.v(67) " "Verilog HDL Implicit Net warning at videoSync.v(67): created implicit net for \"de\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245771796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "field videoSync.v(72) " "Verilog HDL Implicit Net warning at videoSync.v(72): created implicit net for \"field\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245771796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vs_out videoSync.v(88) " "Verilog HDL Implicit Net warning at videoSync.v(88): created implicit net for \"vs_out\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245771796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hs_out videoSync.v(89) " "Verilog HDL Implicit Net warning at videoSync.v(89): created implicit net for \"hs_out\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245771796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "de_out videoSync.v(90) " "Verilog HDL Implicit Net warning at videoSync.v(90): created implicit net for \"de_out\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245771796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "videoSync " "Elaborating entity \"videoSync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652245771812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_video sync_video:video1 " "Elaborating entity \"sync_video\" for hierarchy \"sync_video:video1\"" {  } { { "videoSync.v" "video1" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245771828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sync_video.v(65) " "Verilog HDL assignment warning at sync_video.v(65): truncated value with size 32 to match size of target (12)" {  } { { "sync_video.v" "" { Text "C:/AdvDigDes/videoSyncExample/sync_video.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652245771828 "|videoSync|sync_video:video1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sync_video.v(82) " "Verilog HDL assignment warning at sync_video.v(82): truncated value with size 32 to match size of target (12)" {  } { { "sync_video.v" "" { Text "C:/AdvDigDes/videoSyncExample/sync_video.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652245771828 "|videoSync|sync_video:video1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern_vg pattern_vg:pattern1 " "Elaborating entity \"pattern_vg\" for hierarchy \"pattern_vg:pattern1\"" {  } { { "videoSync.v" "pattern1" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245771828 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[0\] GND " "Pin \"adv7511_d\[0\]\" is stuck at GND" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652245772249 "|videoSync|adv7511_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[1\] GND " "Pin \"adv7511_d\[1\]\" is stuck at GND" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652245772249 "|videoSync|adv7511_d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[2\] GND " "Pin \"adv7511_d\[2\]\" is stuck at GND" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652245772249 "|videoSync|adv7511_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[3\] GND " "Pin \"adv7511_d\[3\]\" is stuck at GND" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652245772249 "|videoSync|adv7511_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[12\] GND " "Pin \"adv7511_d\[12\]\" is stuck at GND" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652245772249 "|videoSync|adv7511_d[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[13\] GND " "Pin \"adv7511_d\[13\]\" is stuck at GND" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652245772249 "|videoSync|adv7511_d[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[14\] GND " "Pin \"adv7511_d\[14\]\" is stuck at GND" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652245772249 "|videoSync|adv7511_d[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[15\] GND " "Pin \"adv7511_d\[15\]\" is stuck at GND" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652245772249 "|videoSync|adv7511_d[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[24\] GND " "Pin \"adv7511_d\[24\]\" is stuck at GND" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652245772249 "|videoSync|adv7511_d[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[25\] GND " "Pin \"adv7511_d\[25\]\" is stuck at GND" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652245772249 "|videoSync|adv7511_d[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[26\] GND " "Pin \"adv7511_d\[26\]\" is stuck at GND" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652245772249 "|videoSync|adv7511_d[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[27\] GND " "Pin \"adv7511_d\[27\]\" is stuck at GND" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652245772249 "|videoSync|adv7511_d[27]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652245772249 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652245772327 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652245772468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652245772609 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245772609 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[0\] " "No output dependent on input pin \"pb\[0\]\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652245772671 "|videoSync|pb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[1\] " "No output dependent on input pin \"pb\[1\]\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652245772671 "|videoSync|pb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[2\] " "No output dependent on input pin \"pb\[2\]\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652245772671 "|videoSync|pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[3\] " "No output dependent on input pin \"pb\[3\]\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652245772671 "|videoSync|pb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[4\] " "No output dependent on input pin \"pb\[4\]\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652245772671 "|videoSync|pb[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[5\] " "No output dependent on input pin \"pb\[5\]\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652245772671 "|videoSync|pb[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652245772671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652245772671 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652245772671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652245772671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652245772671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652245772687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 15:09:32 2022 " "Processing ended: Wed May 11 15:09:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652245772687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652245772687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652245772687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652245772687 ""}
