{"Wujie Wen": [0, ["CD-ECC: content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors", ["Wujie Wen", "Mengjie Mao", "Xiaochun Zhu", "Seung H. Kang", "Danghui Wang", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2013.6691090", "iccad", 2013]], "Mengjie Mao": [0, ["CD-ECC: content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors", ["Wujie Wen", "Mengjie Mao", "Xiaochun Zhu", "Seung H. Kang", "Danghui Wang", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2013.6691090", "iccad", 2013], ["Unleashing the potential of MLC STT-RAM caches", ["Xiuyuan Bi", "Mengjie Mao", "Danghui Wang", "Hai Li"], "https://doi.org/10.1109/ICCAD.2013.6691153", "iccad", 2013]], "Xiaochun Zhu": [0, ["CD-ECC: content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors", ["Wujie Wen", "Mengjie Mao", "Xiaochun Zhu", "Seung H. Kang", "Danghui Wang", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2013.6691090", "iccad", 2013]], "Seung H. Kang": [0.7828174233436584, ["CD-ECC: content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors", ["Wujie Wen", "Mengjie Mao", "Xiaochun Zhu", "Seung H. Kang", "Danghui Wang", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2013.6691090", "iccad", 2013]], "Danghui Wang": [0.7654920965433121, ["CD-ECC: content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors", ["Wujie Wen", "Mengjie Mao", "Xiaochun Zhu", "Seung H. Kang", "Danghui Wang", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2013.6691090", "iccad", 2013], ["Unleashing the potential of MLC STT-RAM caches", ["Xiuyuan Bi", "Mengjie Mao", "Danghui Wang", "Hai Li"], "https://doi.org/10.1109/ICCAD.2013.6691153", "iccad", 2013]], "Yiran Chen": [0, ["CD-ECC: content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors", ["Wujie Wen", "Mengjie Mao", "Xiaochun Zhu", "Seung H. Kang", "Danghui Wang", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2013.6691090", "iccad", 2013], ["ADAMS: asymmetric differential STT-RAM cell structure for reliable and high-performance applications", ["Yaojun Zhang", "Ismail Bayram", "Yu Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2013.6691091", "iccad", 2013], ["Considering fabrication in sustainable computing", ["Alex K. Jones", "Yiran Chen", "William O. Collinge", "Haifeng Xu", "Laura A. Schaefer", "Amy E. Landis", "Melissa M. Bilec"], "https://doi.org/10.1109/ICCAD.2013.6691120", "iccad", 2013]], "Yaojun Zhang": [0, ["ADAMS: asymmetric differential STT-RAM cell structure for reliable and high-performance applications", ["Yaojun Zhang", "Ismail Bayram", "Yu Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2013.6691091", "iccad", 2013]], "Ismail Bayram": [0, ["ADAMS: asymmetric differential STT-RAM cell structure for reliable and high-performance applications", ["Yaojun Zhang", "Ismail Bayram", "Yu Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2013.6691091", "iccad", 2013]], "Yu Wang": [0, ["ADAMS: asymmetric differential STT-RAM cell structure for reliable and high-performance applications", ["Yaojun Zhang", "Ismail Bayram", "Yu Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2013.6691091", "iccad", 2013]], "Hai Li": [0, ["ADAMS: asymmetric differential STT-RAM cell structure for reliable and high-performance applications", ["Yaojun Zhang", "Ismail Bayram", "Yu Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2013.6691091", "iccad", 2013], ["A neuromorphic architecture for anomaly detection in autonomous large-area traffic monitoring", ["Qiuwen Chen", "Qinru Qiu", "Hai Li", "Qing Wu"], "https://doi.org/10.1109/ICCAD.2013.6691119", "iccad", 2013], ["Unleashing the potential of MLC STT-RAM caches", ["Xiuyuan Bi", "Mengjie Mao", "Danghui Wang", "Hai Li"], "https://doi.org/10.1109/ICCAD.2013.6691153", "iccad", 2013]], "Dimin Niu": [0, ["Design of cross-point metal-oxide ReRAM emphasizing reliability and cost", ["Dimin Niu", "Cong Xu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2013.6691092", "iccad", 2013]], "Cong Xu": [0, ["Design of cross-point metal-oxide ReRAM emphasizing reliability and cost", ["Dimin Niu", "Cong Xu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2013.6691092", "iccad", 2013]], "Naveen Muralimanohar": [0, ["Design of cross-point metal-oxide ReRAM emphasizing reliability and cost", ["Dimin Niu", "Cong Xu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2013.6691092", "iccad", 2013]], "Norman P. Jouppi": [0, ["Design of cross-point metal-oxide ReRAM emphasizing reliability and cost", ["Dimin Niu", "Cong Xu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2013.6691092", "iccad", 2013]], "Yuan Xie": [0, ["Design of cross-point metal-oxide ReRAM emphasizing reliability and cost", ["Dimin Niu", "Cong Xu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2013.6691092", "iccad", 2013]], "Pei-Ci Wu": [5.4222759615640825e-08, ["Efficient aerial image simulation on multi-core SIMD CPU", ["Pei-Ci Wu", "Tan Yan", "Hongbo Zhang", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691093", "iccad", 2013]], "Tan Yan": [0, ["Efficient aerial image simulation on multi-core SIMD CPU", ["Pei-Ci Wu", "Tan Yan", "Hongbo Zhang", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691093", "iccad", 2013]], "Hongbo Zhang": [0, ["Efficient aerial image simulation on multi-core SIMD CPU", ["Pei-Ci Wu", "Tan Yan", "Hongbo Zhang", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691093", "iccad", 2013], ["Constrained pattern assignment for standard cell based triple patterning lithography", ["Haitong Tian", "Yuelin Du", "Hongbo Zhang", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691116", "iccad", 2013], ["Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library", ["Yuelin Du", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang", "Qiang Ma"], "https://doi.org/10.1109/ICCAD.2013.6691117", "iccad", 2013]], "Martin D. F. Wong": [0, ["Efficient aerial image simulation on multi-core SIMD CPU", ["Pei-Ci Wu", "Tan Yan", "Hongbo Zhang", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691093", "iccad", 2013], ["Optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time", ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691094", "iccad", 2013], ["Constrained pattern assignment for standard cell based triple patterning lithography", ["Haitong Tian", "Yuelin Du", "Hongbo Zhang", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691116", "iccad", 2013], ["Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library", ["Yuelin Du", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang", "Qiang Ma"], "https://doi.org/10.1109/ICCAD.2013.6691117", "iccad", 2013]], "Zigang Xiao": [0, ["Optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time", ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691094", "iccad", 2013], ["Constrained pattern assignment for standard cell based triple patterning lithography", ["Haitong Tian", "Yuelin Du", "Hongbo Zhang", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691116", "iccad", 2013]], "Yuelin Du": [0, ["Optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time", ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691094", "iccad", 2013], ["Constrained pattern assignment for standard cell based triple patterning lithography", ["Haitong Tian", "Yuelin Du", "Hongbo Zhang", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691116", "iccad", 2013], ["Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library", ["Yuelin Du", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang", "Qiang Ma"], "https://doi.org/10.1109/ICCAD.2013.6691117", "iccad", 2013]], "Haitong Tian": [0, ["Optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time", ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691094", "iccad", 2013], ["Constrained pattern assignment for standard cell based triple patterning lithography", ["Haitong Tian", "Yuelin Du", "Hongbo Zhang", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691116", "iccad", 2013]], "Ching-Yu Chin": [0, ["Efficient analog layout prototyping by layout reuse with routing preservation", ["Ching-Yu Chin", "Po-Cheng Pan", "Hung-Ming Chen", "Tung-Chieh Chen", "Jou-Chun Lin"], "https://doi.org/10.1109/ICCAD.2013.6691095", "iccad", 2013]], "Po-Cheng Pan": [0, ["Efficient analog layout prototyping by layout reuse with routing preservation", ["Ching-Yu Chin", "Po-Cheng Pan", "Hung-Ming Chen", "Tung-Chieh Chen", "Jou-Chun Lin"], "https://doi.org/10.1109/ICCAD.2013.6691095", "iccad", 2013]], "Hung-Ming Chen": [0, ["Efficient analog layout prototyping by layout reuse with routing preservation", ["Ching-Yu Chin", "Po-Cheng Pan", "Hung-Ming Chen", "Tung-Chieh Chen", "Jou-Chun Lin"], "https://doi.org/10.1109/ICCAD.2013.6691095", "iccad", 2013]], "Tung-Chieh Chen": [0, ["Efficient analog layout prototyping by layout reuse with routing preservation", ["Ching-Yu Chin", "Po-Cheng Pan", "Hung-Ming Chen", "Tung-Chieh Chen", "Jou-Chun Lin"], "https://doi.org/10.1109/ICCAD.2013.6691095", "iccad", 2013]], "Jou-Chun Lin": [0, ["Efficient analog layout prototyping by layout reuse with routing preservation", ["Ching-Yu Chin", "Po-Cheng Pan", "Hung-Ming Chen", "Tung-Chieh Chen", "Jou-Chun Lin"], "https://doi.org/10.1109/ICCAD.2013.6691095", "iccad", 2013]], "Rong Ye": [0.01968786818906665, ["On reconfiguration-oriented approximate adder design and its application", ["Rong Ye", "Ting Wang", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2013.6691096", "iccad", 2013], ["ForTER: a forward error correction scheme for timing error resilience", ["Jie Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2013.6691097", "iccad", 2013]], "Ting Wang": [0.000294187426334247, ["On reconfiguration-oriented approximate adder design and its application", ["Rong Ye", "Ting Wang", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2013.6691096", "iccad", 2013]], "Feng Yuan": [0, ["On reconfiguration-oriented approximate adder design and its application", ["Rong Ye", "Ting Wang", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2013.6691096", "iccad", 2013], ["ForTER: a forward error correction scheme for timing error resilience", ["Jie Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2013.6691097", "iccad", 2013]], "Rakesh Kumar": [0, ["On reconfiguration-oriented approximate adder design and its application", ["Rong Ye", "Ting Wang", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2013.6691096", "iccad", 2013]], "Qiang Xu": [0, ["On reconfiguration-oriented approximate adder design and its application", ["Rong Ye", "Ting Wang", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2013.6691096", "iccad", 2013], ["ForTER: a forward error correction scheme for timing error resilience", ["Jie Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2013.6691097", "iccad", 2013]], "Jie Zhang": [0, ["ForTER: a forward error correction scheme for timing error resilience", ["Jie Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2013.6691097", "iccad", 2013]], "Mojtaba Ebrahimi": [0, ["Aging-aware logic synthesis", ["Mojtaba Ebrahimi", "Fabian Oboril", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2013.6691098", "iccad", 2013]], "Fabian Oboril": [0, ["Aging-aware logic synthesis", ["Mojtaba Ebrahimi", "Fabian Oboril", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2013.6691098", "iccad", 2013]], "Saman Kiamehr": [0, ["Aging-aware logic synthesis", ["Mojtaba Ebrahimi", "Fabian Oboril", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2013.6691098", "iccad", 2013]], "Mehdi Baradaran Tahoori": [0, ["Aging-aware logic synthesis", ["Mojtaba Ebrahimi", "Fabian Oboril", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2013.6691098", "iccad", 2013]], "Girish Venkataramani": [0, ["Model-based hardware design", ["Girish Venkataramani", "Kiran Kintali", "Sudeepa Prakash", "Stephan van Beek"], "https://doi.org/10.1109/ICCAD.2013.6691099", "iccad", 2013]], "Kiran Kintali": [0, ["Model-based hardware design", ["Girish Venkataramani", "Kiran Kintali", "Sudeepa Prakash", "Stephan van Beek"], "https://doi.org/10.1109/ICCAD.2013.6691099", "iccad", 2013]], "Sudeepa Prakash": [0, ["Model-based hardware design", ["Girish Venkataramani", "Kiran Kintali", "Sudeepa Prakash", "Stephan van Beek"], "https://doi.org/10.1109/ICCAD.2013.6691099", "iccad", 2013]], "Stephan van Beek": [0, ["Model-based hardware design", ["Girish Venkataramani", "Kiran Kintali", "Sudeepa Prakash", "Stephan van Beek"], "https://doi.org/10.1109/ICCAD.2013.6691099", "iccad", 2013]], "John Crossley": [0, ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", "iccad", 2013]], "Alberto Puggelli": [0, ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", "iccad", 2013]], "H.-P. Le": [0, ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", "iccad", 2013]], "B. Yang": [50, ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", "iccad", 2013]], "R. Nancollas": [0, ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", "iccad", 2013]], "Kwangmo Jung": [0.8449487835168839, ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", "iccad", 2013]], "Lingkai Kong": [0, ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", "iccad", 2013]], "Nathan Narevsky": [0, ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", "iccad", 2013]], "Yue Lu": [0, ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", "iccad", 2013]], "Nicholas Sutardja": [0, ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", "iccad", 2013]], "E. J. An": [50, ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", "iccad", 2013]], "Alberto L. Sangiovanni-Vincentelli": [0, ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", "iccad", 2013], ["Security-aware mapping for CAN-based real-time distributed automotive systems", ["Chung-Wei Lin", "Qi Zhu", "Calvin Phung", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2013.6691106", "iccad", 2013]], "Elad Alon": [0, ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", "iccad", 2013]], "Zhiliang Qian": [0, ["Performance evaluation of multicore systems: from traffic analysis to latency predictions (embedded tutorial)", ["Zhiliang Qian", "Paul Bogdan", "Chi-Ying Tsui", "Radu Marculescu"], "https://doi.org/10.1109/ICCAD.2013.6691101", "iccad", 2013]], "Paul Bogdan": [0, ["Performance evaluation of multicore systems: from traffic analysis to latency predictions (embedded tutorial)", ["Zhiliang Qian", "Paul Bogdan", "Chi-Ying Tsui", "Radu Marculescu"], "https://doi.org/10.1109/ICCAD.2013.6691101", "iccad", 2013]], "Chi-Ying Tsui": [0, ["Performance evaluation of multicore systems: from traffic analysis to latency predictions (embedded tutorial)", ["Zhiliang Qian", "Paul Bogdan", "Chi-Ying Tsui", "Radu Marculescu"], "https://doi.org/10.1109/ICCAD.2013.6691101", "iccad", 2013]], "Radu Marculescu": [0, ["Performance evaluation of multicore systems: from traffic analysis to latency predictions (embedded tutorial)", ["Zhiliang Qian", "Paul Bogdan", "Chi-Ying Tsui", "Radu Marculescu"], "https://doi.org/10.1109/ICCAD.2013.6691101", "iccad", 2013]], "Stephan Eggersgluss": [0, ["Improved SAT-based ATPG: more constraints, better compaction", ["Stephan Eggersgluss", "Robert Wille", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2013.6691102", "iccad", 2013]], "Robert Wille": [0, ["Improved SAT-based ATPG: more constraints, better compaction", ["Stephan Eggersgluss", "Robert Wille", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2013.6691102", "iccad", 2013]], "Rolf Drechsler": [0, ["Improved SAT-based ATPG: more constraints, better compaction", ["Stephan Eggersgluss", "Robert Wille", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2013.6691102", "iccad", 2013]], "Shin-Yann Ho": [0, ["Automatic test pattern generation for delay defects using timed characteristic functions", ["Shin-Yann Ho", "Shuo-Ren Lin", "Ko-Lung Yuan", "Chien-Yen Kuo", "Kuan-Yu Liao", "Jie-Hong R. Jiang", "Chien-Mo James Li"], "https://doi.org/10.1109/ICCAD.2013.6691103", "iccad", 2013]], "Shuo-Ren Lin": [0, ["Automatic test pattern generation for delay defects using timed characteristic functions", ["Shin-Yann Ho", "Shuo-Ren Lin", "Ko-Lung Yuan", "Chien-Yen Kuo", "Kuan-Yu Liao", "Jie-Hong R. Jiang", "Chien-Mo James Li"], "https://doi.org/10.1109/ICCAD.2013.6691103", "iccad", 2013]], "Ko-Lung Yuan": [0, ["Automatic test pattern generation for delay defects using timed characteristic functions", ["Shin-Yann Ho", "Shuo-Ren Lin", "Ko-Lung Yuan", "Chien-Yen Kuo", "Kuan-Yu Liao", "Jie-Hong R. Jiang", "Chien-Mo James Li"], "https://doi.org/10.1109/ICCAD.2013.6691103", "iccad", 2013], ["Encoding multi-valued functions for symmetry", ["Ko-Lung Yuan", "Chien-Yen Kuo", "Jie-Hong R. Jiang", "Meng-Yen Li"], "https://doi.org/10.1109/ICCAD.2013.6691201", "iccad", 2013]], "Chien-Yen Kuo": [0, ["Automatic test pattern generation for delay defects using timed characteristic functions", ["Shin-Yann Ho", "Shuo-Ren Lin", "Ko-Lung Yuan", "Chien-Yen Kuo", "Kuan-Yu Liao", "Jie-Hong R. Jiang", "Chien-Mo James Li"], "https://doi.org/10.1109/ICCAD.2013.6691103", "iccad", 2013], ["Encoding multi-valued functions for symmetry", ["Ko-Lung Yuan", "Chien-Yen Kuo", "Jie-Hong R. Jiang", "Meng-Yen Li"], "https://doi.org/10.1109/ICCAD.2013.6691201", "iccad", 2013]], "Kuan-Yu Liao": [0, ["Automatic test pattern generation for delay defects using timed characteristic functions", ["Shin-Yann Ho", "Shuo-Ren Lin", "Ko-Lung Yuan", "Chien-Yen Kuo", "Kuan-Yu Liao", "Jie-Hong R. Jiang", "Chien-Mo James Li"], "https://doi.org/10.1109/ICCAD.2013.6691103", "iccad", 2013]], "Jie-Hong R. Jiang": [0, ["Automatic test pattern generation for delay defects using timed characteristic functions", ["Shin-Yann Ho", "Shuo-Ren Lin", "Ko-Lung Yuan", "Chien-Yen Kuo", "Kuan-Yu Liao", "Jie-Hong R. Jiang", "Chien-Mo James Li"], "https://doi.org/10.1109/ICCAD.2013.6691103", "iccad", 2013], ["Encoding multi-valued functions for symmetry", ["Ko-Lung Yuan", "Chien-Yen Kuo", "Jie-Hong R. Jiang", "Meng-Yen Li"], "https://doi.org/10.1109/ICCAD.2013.6691201", "iccad", 2013]], "Chien-Mo James Li": [0, ["Automatic test pattern generation for delay defects using timed characteristic functions", ["Shin-Yann Ho", "Shuo-Ren Lin", "Ko-Lung Yuan", "Chien-Yen Kuo", "Kuan-Yu Liao", "Jie-Hong R. Jiang", "Chien-Mo James Li"], "https://doi.org/10.1109/ICCAD.2013.6691103", "iccad", 2013]], "Ronald D. Blanton": [0, ["DREAMS: DFM rule EvAluation using manufactured silicon", ["Ronald D. Blanton", "F. Wang", "C. Xue", "Pk Nag", "Y. Xue", "Xin Li"], "https://doi.org/10.1109/ICCAD.2013.6691104", "iccad", 2013]], "F. Wang": [50, ["DREAMS: DFM rule EvAluation using manufactured silicon", ["Ronald D. Blanton", "F. Wang", "C. Xue", "Pk Nag", "Y. Xue", "Xin Li"], "https://doi.org/10.1109/ICCAD.2013.6691104", "iccad", 2013]], "C. Xue": [0, ["DREAMS: DFM rule EvAluation using manufactured silicon", ["Ronald D. Blanton", "F. Wang", "C. Xue", "Pk Nag", "Y. Xue", "Xin Li"], "https://doi.org/10.1109/ICCAD.2013.6691104", "iccad", 2013]], "Pk Nag": [0, ["DREAMS: DFM rule EvAluation using manufactured silicon", ["Ronald D. Blanton", "F. Wang", "C. Xue", "Pk Nag", "Y. Xue", "Xin Li"], "https://doi.org/10.1109/ICCAD.2013.6691104", "iccad", 2013]], "Y. Xue": [0, ["DREAMS: DFM rule EvAluation using manufactured silicon", ["Ronald D. Blanton", "F. Wang", "C. Xue", "Pk Nag", "Y. Xue", "Xin Li"], "https://doi.org/10.1109/ICCAD.2013.6691104", "iccad", 2013]], "Xin Li": [0, ["DREAMS: DFM rule EvAluation using manufactured silicon", ["Ronald D. Blanton", "F. Wang", "C. Xue", "Pk Nag", "Y. Xue", "Xin Li"], "https://doi.org/10.1109/ICCAD.2013.6691104", "iccad", 2013], ["Fast statistical analysis of rare circuit failure events via scaled-sigma sampling for high-dimensional variation space", ["Shupeng Sun", "Xin Li", "Hongzhou Liu", "Kangsheng Luo", "Ben Gu"], "https://doi.org/10.1109/ICCAD.2013.6691160", "iccad", 2013], ["Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits", ["Xin Li", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "https://doi.org/10.1109/ICCAD.2013.6691204", "iccad", 2013]], "Shoichi Iizuka": [0, ["Stochastic error rate estimation for adaptive speed control with field delay testing", ["Shoichi Iizuka", "Masafumi Mizuno", "Dan Kuroda", "Masanori Hashimoto", "Takao Onoye"], "https://doi.org/10.1109/ICCAD.2013.6691105", "iccad", 2013]], "Masafumi Mizuno": [0, ["Stochastic error rate estimation for adaptive speed control with field delay testing", ["Shoichi Iizuka", "Masafumi Mizuno", "Dan Kuroda", "Masanori Hashimoto", "Takao Onoye"], "https://doi.org/10.1109/ICCAD.2013.6691105", "iccad", 2013]], "Dan Kuroda": [0, ["Stochastic error rate estimation for adaptive speed control with field delay testing", ["Shoichi Iizuka", "Masafumi Mizuno", "Dan Kuroda", "Masanori Hashimoto", "Takao Onoye"], "https://doi.org/10.1109/ICCAD.2013.6691105", "iccad", 2013]], "Masanori Hashimoto": [0, ["Stochastic error rate estimation for adaptive speed control with field delay testing", ["Shoichi Iizuka", "Masafumi Mizuno", "Dan Kuroda", "Masanori Hashimoto", "Takao Onoye"], "https://doi.org/10.1109/ICCAD.2013.6691105", "iccad", 2013]], "Takao Onoye": [0, ["Stochastic error rate estimation for adaptive speed control with field delay testing", ["Shoichi Iizuka", "Masafumi Mizuno", "Dan Kuroda", "Masanori Hashimoto", "Takao Onoye"], "https://doi.org/10.1109/ICCAD.2013.6691105", "iccad", 2013]], "Chung-Wei Lin": [0, ["Security-aware mapping for CAN-based real-time distributed automotive systems", ["Chung-Wei Lin", "Qi Zhu", "Calvin Phung", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2013.6691106", "iccad", 2013]], "Qi Zhu": [0, ["Security-aware mapping for CAN-based real-time distributed automotive systems", ["Chung-Wei Lin", "Qi Zhu", "Calvin Phung", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2013.6691106", "iccad", 2013]], "Calvin Phung": [0, ["Security-aware mapping for CAN-based real-time distributed automotive systems", ["Chung-Wei Lin", "Qi Zhu", "Calvin Phung", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2013.6691106", "iccad", 2013]], "Hao Chen": [0, ["Dynamic server power capping for enabling data center participation in power markets", ["Hao Chen", "Can Hankendi", "Michael C. Caramanis", "Ayse Kivilcim Coskun"], "https://doi.org/10.1109/ICCAD.2013.6691107", "iccad", 2013]], "Can Hankendi": [0, ["Dynamic server power capping for enabling data center participation in power markets", ["Hao Chen", "Can Hankendi", "Michael C. Caramanis", "Ayse Kivilcim Coskun"], "https://doi.org/10.1109/ICCAD.2013.6691107", "iccad", 2013]], "Michael C. Caramanis": [0, ["Dynamic server power capping for enabling data center participation in power markets", ["Hao Chen", "Can Hankendi", "Michael C. Caramanis", "Ayse Kivilcim Coskun"], "https://doi.org/10.1109/ICCAD.2013.6691107", "iccad", 2013]], "Ayse Kivilcim Coskun": [0, ["Dynamic server power capping for enabling data center participation in power markets", ["Hao Chen", "Can Hankendi", "Michael C. Caramanis", "Ayse Kivilcim Coskun"], "https://doi.org/10.1109/ICCAD.2013.6691107", "iccad", 2013]], "Yongtae Kim": [0.943389967083931, ["An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems", ["Yongtae Kim", "Yong Zhang", "Peng Li"], "https://doi.org/10.1109/ICCAD.2013.6691108", "iccad", 2013]], "Yong Zhang": [0, ["An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems", ["Yongtae Kim", "Yong Zhang", "Peng Li"], "https://doi.org/10.1109/ICCAD.2013.6691108", "iccad", 2013]], "Peng Li": [0, ["An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems", ["Yongtae Kim", "Yong Zhang", "Peng Li"], "https://doi.org/10.1109/ICCAD.2013.6691108", "iccad", 2013]], "Anja Boos": [0, ["PROTON: an automatic place-and-route tool for optical networks-on-chip", ["Anja Boos", "Luca Ramini", "Ulf Schlichtmann", "Davide Bertozzi"], "https://doi.org/10.1109/ICCAD.2013.6691109", "iccad", 2013]], "Luca Ramini": [0, ["PROTON: an automatic place-and-route tool for optical networks-on-chip", ["Anja Boos", "Luca Ramini", "Ulf Schlichtmann", "Davide Bertozzi"], "https://doi.org/10.1109/ICCAD.2013.6691109", "iccad", 2013]], "Ulf Schlichtmann": [0, ["PROTON: an automatic place-and-route tool for optical networks-on-chip", ["Anja Boos", "Luca Ramini", "Ulf Schlichtmann", "Davide Bertozzi"], "https://doi.org/10.1109/ICCAD.2013.6691109", "iccad", 2013], ["Post-route alleviation of dense meander segments in high-performance printed circuit boards", ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2013.6691193", "iccad", 2013]], "Davide Bertozzi": [0, ["PROTON: an automatic place-and-route tool for optical networks-on-chip", ["Anja Boos", "Luca Ramini", "Ulf Schlichtmann", "Davide Bertozzi"], "https://doi.org/10.1109/ICCAD.2013.6691109", "iccad", 2013]], "Trent McConaghy": [0, ["Analog behavior in custom IC variation-aware design", ["Trent McConaghy"], "https://doi.org/10.1109/ICCAD.2013.6691110", "iccad", 2013]], "David White": [0, ["A new methodology to address the growing productivity gap in analog design", ["David White"], "https://doi.org/10.1109/ICCAD.2013.6691111", "iccad", 2013]], "Muhammad Shafique": [0, ["Agent-based distributed power management for kilo-core processors", ["Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691112", "iccad", 2013], ["Formal verification of distributed dynamic thermal management", ["Muhammad Ismail", "Osman Hasan", "Thomas Ebi", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691126", "iccad", 2013], ["AMBER: adaptive energy management for on-chip hybrid video memories", ["Muhammad Usman Karim Khan", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691150", "iccad", 2013], ["DHASER: dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems", ["Tuo Li", "Muhammad Shafique", "Semeen Rehman", "Jude Angelo Ambrose", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2013.6691184", "iccad", 2013], ["ISOMER: integrated selection, partitioning, and placement methodology for reconfigurable architectures", ["Rana Muhammad Bilal", "Rehan Hafiz", "Muhammad Shafique", "Saad Shoaib", "Asim Munawar", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691199", "iccad", 2013]], "Jorg Henkel": [0, ["Agent-based distributed power management for kilo-core processors", ["Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691112", "iccad", 2013], ["Formal verification of distributed dynamic thermal management", ["Muhammad Ismail", "Osman Hasan", "Thomas Ebi", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691126", "iccad", 2013], ["AMBER: adaptive energy management for on-chip hybrid video memories", ["Muhammad Usman Karim Khan", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691150", "iccad", 2013], ["MOMA: mapping of memory-intensive software-pipelined applications for systems with multiple memory controllers", ["Janmartin Jahn", "Santiago Pagani", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691164", "iccad", 2013], ["DHASER: dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems", ["Tuo Li", "Muhammad Shafique", "Semeen Rehman", "Jude Angelo Ambrose", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2013.6691184", "iccad", 2013], ["ISOMER: integrated selection, partitioning, and placement methodology for reconfigurable architectures", ["Rana Muhammad Bilal", "Rehan Hafiz", "Muhammad Shafique", "Saad Shoaib", "Asim Munawar", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691199", "iccad", 2013]], "Umit Y. Ogras": [0, ["Managing mobile platform power", ["Umit Y. Ogras", "Raid Zuhair Ayoub", "Michael Kishinevsky", "David Kadjo"], "https://doi.org/10.1109/ICCAD.2013.6691113", "iccad", 2013]], "Raid Zuhair Ayoub": [0, ["Managing mobile platform power", ["Umit Y. Ogras", "Raid Zuhair Ayoub", "Michael Kishinevsky", "David Kadjo"], "https://doi.org/10.1109/ICCAD.2013.6691113", "iccad", 2013]], "Michael Kishinevsky": [0, ["Managing mobile platform power", ["Umit Y. Ogras", "Raid Zuhair Ayoub", "Michael Kishinevsky", "David Kadjo"], "https://doi.org/10.1109/ICCAD.2013.6691113", "iccad", 2013]], "David Kadjo": [0, ["Managing mobile platform power", ["Umit Y. Ogras", "Raid Zuhair Ayoub", "Michael Kishinevsky", "David Kadjo"], "https://doi.org/10.1109/ICCAD.2013.6691113", "iccad", 2013]], "Bei Yu": [0.0048326634569093585, ["A high-performance triple patterning layout decomposer with balanced density", ["Bei Yu", "Yen-Hung Lin", "Gerard Luk-Pat", "Duo Ding", "Kevin Lucas", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691114", "iccad", 2013], ["Methodology for standard cell compliance and detailed placement for triple patterning lithography", ["Bei Yu", "Xiaoqing Xu", "Jhih-Rong Gao", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691142", "iccad", 2013]], "Yen-Hung Lin": [0, ["A high-performance triple patterning layout decomposer with balanced density", ["Bei Yu", "Yen-Hung Lin", "Gerard Luk-Pat", "Duo Ding", "Kevin Lucas", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691114", "iccad", 2013]], "Gerard Luk-Pat": [0, ["A high-performance triple patterning layout decomposer with balanced density", ["Bei Yu", "Yen-Hung Lin", "Gerard Luk-Pat", "Duo Ding", "Kevin Lucas", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691114", "iccad", 2013]], "Duo Ding": [0, ["A high-performance triple patterning layout decomposer with balanced density", ["Bei Yu", "Yen-Hung Lin", "Gerard Luk-Pat", "Duo Ding", "Kevin Lucas", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691114", "iccad", 2013]], "Kevin Lucas": [0, ["A high-performance triple patterning layout decomposer with balanced density", ["Bei Yu", "Yen-Hung Lin", "Gerard Luk-Pat", "Duo Ding", "Kevin Lucas", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691114", "iccad", 2013]], "David Z. Pan": [0, ["A high-performance triple patterning layout decomposer with balanced density", ["Bei Yu", "Yen-Hung Lin", "Gerard Luk-Pat", "Duo Ding", "Kevin Lucas", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691114", "iccad", 2013], ["Methodology for standard cell compliance and detailed placement for triple patterning lithography", ["Bei Yu", "Xiaoqing Xu", "Jhih-Rong Gao", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691142", "iccad", 2013], ["Electromigration study for multi-scale power/ground vias in TSV-based 3D ICs", ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691146", "iccad", 2013], ["Clock power minimization using structured latch templates and decision tree induction", ["Samuel I. Ward", "Natarajan Viswanathan", "Nancy Y. Zhou", "Cliff C. N. Sze", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691178", "iccad", 2013]], "Ye Zhang": [0, ["Layout decomposition with pairwise coloring for multiple patterning lithography", ["Ye Zhang", "Wai-Shing Luk", "Hai Zhou", "Changhao Yan", "Xuan Zeng"], "https://doi.org/10.1109/ICCAD.2013.6691115", "iccad", 2013]], "Wai-Shing Luk": [0, ["Layout decomposition with pairwise coloring for multiple patterning lithography", ["Ye Zhang", "Wai-Shing Luk", "Hai Zhou", "Changhao Yan", "Xuan Zeng"], "https://doi.org/10.1109/ICCAD.2013.6691115", "iccad", 2013]], "Hai Zhou": [0, ["Layout decomposition with pairwise coloring for multiple patterning lithography", ["Ye Zhang", "Wai-Shing Luk", "Hai Zhou", "Changhao Yan", "Xuan Zeng"], "https://doi.org/10.1109/ICCAD.2013.6691115", "iccad", 2013]], "Changhao Yan": [0, ["Layout decomposition with pairwise coloring for multiple patterning lithography", ["Ye Zhang", "Wai-Shing Luk", "Hai Zhou", "Changhao Yan", "Xuan Zeng"], "https://doi.org/10.1109/ICCAD.2013.6691115", "iccad", 2013]], "Xuan Zeng": [0, ["Layout decomposition with pairwise coloring for multiple patterning lithography", ["Ye Zhang", "Wai-Shing Luk", "Hai Zhou", "Changhao Yan", "Xuan Zeng"], "https://doi.org/10.1109/ICCAD.2013.6691115", "iccad", 2013]], "Daifeng Guo": [0, ["Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library", ["Yuelin Du", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang", "Qiang Ma"], "https://doi.org/10.1109/ICCAD.2013.6691117", "iccad", 2013]], "He Yi": [0.00012953882105648518, ["Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library", ["Yuelin Du", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang", "Qiang Ma"], "https://doi.org/10.1109/ICCAD.2013.6691117", "iccad", 2013]], "H.-S. Philip Wong": [0, ["Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library", ["Yuelin Du", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang", "Qiang Ma"], "https://doi.org/10.1109/ICCAD.2013.6691117", "iccad", 2013]], "Qiang Ma": [0, ["Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library", ["Yuelin Du", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang", "Qiang Ma"], "https://doi.org/10.1109/ICCAD.2013.6691117", "iccad", 2013]], "Younghyun Kim": [0.998327910900116, ["Computer-aided design of electrical energy systems", ["Younghyun Kim", "Donghwa Shin", "Massimo Petricca", "Sangyoung Park", "Massimo Poncino", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2013.6691118", "iccad", 2013]], "Donghwa Shin": [0.9275272041559219, ["Computer-aided design of electrical energy systems", ["Younghyun Kim", "Donghwa Shin", "Massimo Petricca", "Sangyoung Park", "Massimo Poncino", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2013.6691118", "iccad", 2013], ["Dynamic thermal management in mobile devices considering the thermal coupling between battery and application processor", ["Qing Xie", "Jaemin Kim", "Yanzhi Wang", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2013.6691125", "iccad", 2013]], "Massimo Petricca": [0, ["Computer-aided design of electrical energy systems", ["Younghyun Kim", "Donghwa Shin", "Massimo Petricca", "Sangyoung Park", "Massimo Poncino", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2013.6691118", "iccad", 2013]], "Sangyoung Park": [0.9998955726623535, ["Computer-aided design of electrical energy systems", ["Younghyun Kim", "Donghwa Shin", "Massimo Petricca", "Sangyoung Park", "Massimo Poncino", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2013.6691118", "iccad", 2013]], "Massimo Poncino": [0, ["Computer-aided design of electrical energy systems", ["Younghyun Kim", "Donghwa Shin", "Massimo Petricca", "Sangyoung Park", "Massimo Poncino", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2013.6691118", "iccad", 2013]], "Naehyuck Chang": [0.999998927116394, ["Computer-aided design of electrical energy systems", ["Younghyun Kim", "Donghwa Shin", "Massimo Petricca", "Sangyoung Park", "Massimo Poncino", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2013.6691118", "iccad", 2013], ["Dynamic thermal management in mobile devices considering the thermal coupling between battery and application processor", ["Qing Xie", "Jaemin Kim", "Yanzhi Wang", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2013.6691125", "iccad", 2013]], "Qiuwen Chen": [0, ["A neuromorphic architecture for anomaly detection in autonomous large-area traffic monitoring", ["Qiuwen Chen", "Qinru Qiu", "Hai Li", "Qing Wu"], "https://doi.org/10.1109/ICCAD.2013.6691119", "iccad", 2013]], "Qinru Qiu": [0, ["A neuromorphic architecture for anomaly detection in autonomous large-area traffic monitoring", ["Qiuwen Chen", "Qinru Qiu", "Hai Li", "Qing Wu"], "https://doi.org/10.1109/ICCAD.2013.6691119", "iccad", 2013]], "Qing Wu": [0.00010747280612122267, ["A neuromorphic architecture for anomaly detection in autonomous large-area traffic monitoring", ["Qiuwen Chen", "Qinru Qiu", "Hai Li", "Qing Wu"], "https://doi.org/10.1109/ICCAD.2013.6691119", "iccad", 2013]], "Alex K. Jones": [0, ["Considering fabrication in sustainable computing", ["Alex K. Jones", "Yiran Chen", "William O. Collinge", "Haifeng Xu", "Laura A. Schaefer", "Amy E. Landis", "Melissa M. Bilec"], "https://doi.org/10.1109/ICCAD.2013.6691120", "iccad", 2013]], "William O. Collinge": [0, ["Considering fabrication in sustainable computing", ["Alex K. Jones", "Yiran Chen", "William O. Collinge", "Haifeng Xu", "Laura A. Schaefer", "Amy E. Landis", "Melissa M. Bilec"], "https://doi.org/10.1109/ICCAD.2013.6691120", "iccad", 2013]], "Haifeng Xu": [0, ["Considering fabrication in sustainable computing", ["Alex K. Jones", "Yiran Chen", "William O. Collinge", "Haifeng Xu", "Laura A. Schaefer", "Amy E. Landis", "Melissa M. Bilec"], "https://doi.org/10.1109/ICCAD.2013.6691120", "iccad", 2013]], "Laura A. Schaefer": [0, ["Considering fabrication in sustainable computing", ["Alex K. Jones", "Yiran Chen", "William O. Collinge", "Haifeng Xu", "Laura A. Schaefer", "Amy E. Landis", "Melissa M. Bilec"], "https://doi.org/10.1109/ICCAD.2013.6691120", "iccad", 2013]], "Amy E. Landis": [0, ["Considering fabrication in sustainable computing", ["Alex K. Jones", "Yiran Chen", "William O. Collinge", "Haifeng Xu", "Laura A. Schaefer", "Amy E. Landis", "Melissa M. Bilec"], "https://doi.org/10.1109/ICCAD.2013.6691120", "iccad", 2013]], "Melissa M. Bilec": [0, ["Considering fabrication in sustainable computing", ["Alex K. Jones", "Yiran Chen", "William O. Collinge", "Haifeng Xu", "Laura A. Schaefer", "Amy E. Landis", "Melissa M. Bilec"], "https://doi.org/10.1109/ICCAD.2013.6691120", "iccad", 2013]], "Zhiru Zhang": [0, ["SDC-based modulo scheduling for pipeline synthesis", ["Zhiru Zhang", "Bin Liu"], "https://doi.org/10.1109/ICCAD.2013.6691121", "iccad", 2013]], "Bin Liu": [0, ["SDC-based modulo scheduling for pipeline synthesis", ["Zhiru Zhang", "Bin Liu"], "https://doi.org/10.1109/ICCAD.2013.6691121", "iccad", 2013]], "Mehrdad Najibi": [0, ["Slack matching mode-based asynchronous circuits for average-case performance", ["Mehrdad Najibi", "Peter A. Beerel"], "https://doi.org/10.1109/ICCAD.2013.6691122", "iccad", 2013]], "Peter A. Beerel": [0, ["Slack matching mode-based asynchronous circuits for average-case performance", ["Mehrdad Najibi", "Peter A. Beerel"], "https://doi.org/10.1109/ICCAD.2013.6691122", "iccad", 2013]], "Chen-Kuan Tsai": [0, ["Sensitization criterion for threshold logic circuits and its application", ["Chen-Kuan Tsai", "Chun-Yao Wang", "Ching-Yi Huang", "Yung-Chih Chen"], "https://doi.org/10.1109/ICCAD.2013.6691123", "iccad", 2013]], "Chun-Yao Wang": [8.98552229955385e-07, ["Sensitization criterion for threshold logic circuits and its application", ["Chen-Kuan Tsai", "Chun-Yao Wang", "Ching-Yi Huang", "Yung-Chih Chen"], "https://doi.org/10.1109/ICCAD.2013.6691123", "iccad", 2013]], "Ching-Yi Huang": [0, ["Sensitization criterion for threshold logic circuits and its application", ["Chen-Kuan Tsai", "Chun-Yao Wang", "Ching-Yi Huang", "Yung-Chih Chen"], "https://doi.org/10.1109/ICCAD.2013.6691123", "iccad", 2013]], "Yung-Chih Chen": [0, ["Sensitization criterion for threshold logic circuits and its application", ["Chen-Kuan Tsai", "Chun-Yao Wang", "Ching-Yi Huang", "Yung-Chih Chen"], "https://doi.org/10.1109/ICCAD.2013.6691123", "iccad", 2013]], "Jason Thong": [0, ["FPGA acceleration of enhanced boolean constraint propagation for SAT solvers", ["Jason Thong", "Nicola Nicolici"], "https://doi.org/10.1109/ICCAD.2013.6691124", "iccad", 2013]], "Nicola Nicolici": [0, ["FPGA acceleration of enhanced boolean constraint propagation for SAT solvers", ["Jason Thong", "Nicola Nicolici"], "https://doi.org/10.1109/ICCAD.2013.6691124", "iccad", 2013]], "Qing Xie": [0, ["Dynamic thermal management in mobile devices considering the thermal coupling between battery and application processor", ["Qing Xie", "Jaemin Kim", "Yanzhi Wang", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2013.6691125", "iccad", 2013]], "Jaemin Kim": [0.9150348603725433, ["Dynamic thermal management in mobile devices considering the thermal coupling between battery and application processor", ["Qing Xie", "Jaemin Kim", "Yanzhi Wang", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2013.6691125", "iccad", 2013]], "Yanzhi Wang": [1.0574650488592852e-07, ["Dynamic thermal management in mobile devices considering the thermal coupling between battery and application processor", ["Qing Xie", "Jaemin Kim", "Yanzhi Wang", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2013.6691125", "iccad", 2013], ["Joint sizing and adaptive independent gate control for FinFET circuits operating in multiple voltage regimes using the logical effort method", ["Xue Lin", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2013.6691155", "iccad", 2013]], "Massoud Pedram": [0, ["Dynamic thermal management in mobile devices considering the thermal coupling between battery and application processor", ["Qing Xie", "Jaemin Kim", "Yanzhi Wang", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2013.6691125", "iccad", 2013], ["Joint sizing and adaptive independent gate control for FinFET circuits operating in multiple voltage regimes using the logical effort method", ["Xue Lin", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2013.6691155", "iccad", 2013]], "Muhammad Ismail": [0, ["Formal verification of distributed dynamic thermal management", ["Muhammad Ismail", "Osman Hasan", "Thomas Ebi", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691126", "iccad", 2013]], "Osman Hasan": [0, ["Formal verification of distributed dynamic thermal management", ["Muhammad Ismail", "Osman Hasan", "Thomas Ebi", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691126", "iccad", 2013]], "Thomas Ebi": [0, ["Formal verification of distributed dynamic thermal management", ["Muhammad Ismail", "Osman Hasan", "Thomas Ebi", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691126", "iccad", 2013]], "Arvind Sridhar": [0, ["STEAM: a fast compact thermal model for two-phase cooling of integrated circuits", ["Arvind Sridhar", "Yassir Madhour", "David Atienza", "Thomas Brunschwiler", "John Richard Thome"], "https://doi.org/10.1109/ICCAD.2013.6691127", "iccad", 2013]], "Yassir Madhour": [0, ["STEAM: a fast compact thermal model for two-phase cooling of integrated circuits", ["Arvind Sridhar", "Yassir Madhour", "David Atienza", "Thomas Brunschwiler", "John Richard Thome"], "https://doi.org/10.1109/ICCAD.2013.6691127", "iccad", 2013]], "David Atienza": [0, ["STEAM: a fast compact thermal model for two-phase cooling of integrated circuits", ["Arvind Sridhar", "Yassir Madhour", "David Atienza", "Thomas Brunschwiler", "John Richard Thome"], "https://doi.org/10.1109/ICCAD.2013.6691127", "iccad", 2013]], "Thomas Brunschwiler": [0, ["STEAM: a fast compact thermal model for two-phase cooling of integrated circuits", ["Arvind Sridhar", "Yassir Madhour", "David Atienza", "Thomas Brunschwiler", "John Richard Thome"], "https://doi.org/10.1109/ICCAD.2013.6691127", "iccad", 2013]], "John Richard Thome": [0, ["STEAM: a fast compact thermal model for two-phase cooling of integrated circuits", ["Arvind Sridhar", "Yassir Madhour", "David Atienza", "Thomas Brunschwiler", "John Richard Thome"], "https://doi.org/10.1109/ICCAD.2013.6691127", "iccad", 2013]], "Iris Hui-Ru Jiang": [0, ["The overview of 2013 CAD contest at ICCAD", ["Iris Hui-Ru Jiang", "Zhuo Li", "Hwei-Tseng Wang", "Natarajan Viswanathan"], "https://doi.org/10.1109/ICCAD.2013.6691128", "iccad", 2013]], "Zhuo Li": [0, ["The overview of 2013 CAD contest at ICCAD", ["Iris Hui-Ru Jiang", "Zhuo Li", "Hwei-Tseng Wang", "Natarajan Viswanathan"], "https://doi.org/10.1109/ICCAD.2013.6691128", "iccad", 2013], ["ICCAD-2013 CAD contest in placement finishing and benchmark suite", ["Myung-Chul Kim", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2013.6691130", "iccad", 2013], ["ICCAD-2013 CAD contest in mask optimization and benchmark suite", ["Shayak Banerjee", "Zhuo Li", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2013.6691131", "iccad", 2013], ["Clock power minimization using structured latch templates and decision tree induction", ["Samuel I. Ward", "Natarajan Viswanathan", "Nancy Y. Zhou", "Cliff C. N. Sze", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691178", "iccad", 2013]], "Hwei-Tseng Wang": [1.4781545587538858e-06, ["The overview of 2013 CAD contest at ICCAD", ["Iris Hui-Ru Jiang", "Zhuo Li", "Hwei-Tseng Wang", "Natarajan Viswanathan"], "https://doi.org/10.1109/ICCAD.2013.6691128", "iccad", 2013], ["ICCAD-2013 CAD contest in technology mapping for macro blocks and benchmark suite", ["Chih-Jen Hsu", "Wei-Hsun Lin", "Hwei-Tseng Wang", "Feng Lu", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.2013.6691129", "iccad", 2013]], "Natarajan Viswanathan": [0, ["The overview of 2013 CAD contest at ICCAD", ["Iris Hui-Ru Jiang", "Zhuo Li", "Hwei-Tseng Wang", "Natarajan Viswanathan"], "https://doi.org/10.1109/ICCAD.2013.6691128", "iccad", 2013], ["ICCAD-2013 CAD contest in placement finishing and benchmark suite", ["Myung-Chul Kim", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2013.6691130", "iccad", 2013], ["Clock power minimization using structured latch templates and decision tree induction", ["Samuel I. Ward", "Natarajan Viswanathan", "Nancy Y. Zhou", "Cliff C. N. Sze", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691178", "iccad", 2013]], "Chih-Jen Hsu": [0, ["ICCAD-2013 CAD contest in technology mapping for macro blocks and benchmark suite", ["Chih-Jen Hsu", "Wei-Hsun Lin", "Hwei-Tseng Wang", "Feng Lu", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.2013.6691129", "iccad", 2013]], "Wei-Hsun Lin": [0, ["ICCAD-2013 CAD contest in technology mapping for macro blocks and benchmark suite", ["Chih-Jen Hsu", "Wei-Hsun Lin", "Hwei-Tseng Wang", "Feng Lu", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.2013.6691129", "iccad", 2013]], "Feng Lu": [0, ["ICCAD-2013 CAD contest in technology mapping for macro blocks and benchmark suite", ["Chih-Jen Hsu", "Wei-Hsun Lin", "Hwei-Tseng Wang", "Feng Lu", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.2013.6691129", "iccad", 2013]], "Kei-Yong Khoo": [0, ["ICCAD-2013 CAD contest in technology mapping for macro blocks and benchmark suite", ["Chih-Jen Hsu", "Wei-Hsun Lin", "Hwei-Tseng Wang", "Feng Lu", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.2013.6691129", "iccad", 2013]], "Myung-Chul Kim": [0.9949226677417755, ["ICCAD-2013 CAD contest in placement finishing and benchmark suite", ["Myung-Chul Kim", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2013.6691130", "iccad", 2013]], "Charles J. Alpert": [0, ["ICCAD-2013 CAD contest in placement finishing and benchmark suite", ["Myung-Chul Kim", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2013.6691130", "iccad", 2013], ["Clock power minimization using structured latch templates and decision tree induction", ["Samuel I. Ward", "Natarajan Viswanathan", "Nancy Y. Zhou", "Cliff C. N. Sze", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691178", "iccad", 2013]], "Shayak Banerjee": [0, ["ICCAD-2013 CAD contest in mask optimization and benchmark suite", ["Shayak Banerjee", "Zhuo Li", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2013.6691131", "iccad", 2013]], "Sani R. Nassif": [0, ["ICCAD-2013 CAD contest in mask optimization and benchmark suite", ["Shayak Banerjee", "Zhuo Li", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2013.6691131", "iccad", 2013]], "Zao Liu": [0, ["Compact lateral thermal resistance modeling and characterization for TSV and TSV array", ["Zao Liu", "Sahana Swarup", "Sheldon X.-D. Tan"], "https://doi.org/10.1109/ICCAD.2013.6691132", "iccad", 2013]], "Sahana Swarup": [0, ["Compact lateral thermal resistance modeling and characterization for TSV and TSV array", ["Zao Liu", "Sahana Swarup", "Sheldon X.-D. Tan"], "https://doi.org/10.1109/ICCAD.2013.6691132", "iccad", 2013]], "Sheldon X.-D. Tan": [0, ["Compact lateral thermal resistance modeling and characterization for TSV and TSV array", ["Zao Liu", "Sahana Swarup", "Sheldon X.-D. Tan"], "https://doi.org/10.1109/ICCAD.2013.6691132", "iccad", 2013], ["Parallel power grid analysis using preconditioned GMRES solver on CPU-GPU platforms", ["Xuexin Liu", "Hai Wang", "Sheldon X.-D. Tan"], "https://doi.org/10.1109/ICCAD.2013.6691171", "iccad", 2013]], "Yarui Peng": [0, ["On accurate full-chip extraction and optimization of TSV-to-TSV coupling elements in 3D ICs", ["Yarui Peng", "Taigon Song", "Dusan Petranovic", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2013.6691133", "iccad", 2013]], "Taigon Song": [3.6026846146341995e-06, ["On accurate full-chip extraction and optimization of TSV-to-TSV coupling elements in 3D ICs", ["Yarui Peng", "Taigon Song", "Dusan Petranovic", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2013.6691133", "iccad", 2013]], "Dusan Petranovic": [0, ["On accurate full-chip extraction and optimization of TSV-to-TSV coupling elements in 3D ICs", ["Yarui Peng", "Taigon Song", "Dusan Petranovic", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2013.6691133", "iccad", 2013]], "Sung Kyu Lim": [0.9975332617759705, ["On accurate full-chip extraction and optimization of TSV-to-TSV coupling elements in 3D ICs", ["Yarui Peng", "Taigon Song", "Dusan Petranovic", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2013.6691133", "iccad", 2013], ["Transient modeling of TSV-wire electromigration and lifetime analysis of power distribution network for 3D ICs", ["Xin Zhao", "Yang Wan", "Michael Scheuermann", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2013.6691144", "iccad", 2013], ["Novel crack sensor for TSV-based 3D integrated circuits: design and deployment perspectives", ["Chun Zhang", "Moongon Jung", "Sung Kyu Lim", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2013.6691145", "iccad", 2013], ["Electromigration study for multi-scale power/ground vias in TSV-based 3D ICs", ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691146", "iccad", 2013]], "Sravan K. Marella": [0, ["The impact of shallow trench isolation effects on circuit performance", ["Sravan K. Marella", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2013.6691134", "iccad", 2013]], "Sachin S. Sapatnekar": [0, ["The impact of shallow trench isolation effects on circuit performance", ["Sravan K. Marella", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2013.6691134", "iccad", 2013]], "Lingyi Liu": [0, ["Diagnosing root causes of system level performance violations", ["Lingyi Liu", "Xuanyu Zhong", "Xiaotao Chen", "Shobha Vasudevan"], "https://doi.org/10.1109/ICCAD.2013.6691135", "iccad", 2013]], "Xuanyu Zhong": [0, ["Diagnosing root causes of system level performance violations", ["Lingyi Liu", "Xuanyu Zhong", "Xiaotao Chen", "Shobha Vasudevan"], "https://doi.org/10.1109/ICCAD.2013.6691135", "iccad", 2013]], "Xiaotao Chen": [0, ["Diagnosing root causes of system level performance violations", ["Lingyi Liu", "Xuanyu Zhong", "Xiaotao Chen", "Shobha Vasudevan"], "https://doi.org/10.1109/ICCAD.2013.6691135", "iccad", 2013]], "Shobha Vasudevan": [0, ["Diagnosing root causes of system level performance violations", ["Lingyi Liu", "Xuanyu Zhong", "Xiaotao Chen", "Shobha Vasudevan"], "https://doi.org/10.1109/ICCAD.2013.6691135", "iccad", 2013]], "Kai Cong": [0, ["Automatic concolic test generation with virtual prototypes for post-silicon validation", ["Kai Cong", "Fei Xie", "Li Lei"], "https://doi.org/10.1109/ICCAD.2013.6691136", "iccad", 2013]], "Fei Xie": [0, ["Automatic concolic test generation with virtual prototypes for post-silicon validation", ["Kai Cong", "Fei Xie", "Li Lei"], "https://doi.org/10.1109/ICCAD.2013.6691136", "iccad", 2013]], "Li Lei": [0, ["Automatic concolic test generation with virtual prototypes for post-silicon validation", ["Kai Cong", "Fei Xie", "Li Lei"], "https://doi.org/10.1109/ICCAD.2013.6691136", "iccad", 2013]], "Debapriya Chatterjee": [0, ["Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms", ["Debapriya Chatterjee", "Biruk Mammo", "Doowon Lee", "Raviv Gal", "Ronny Morad", "Amir Nahir", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2013.6691137", "iccad", 2013]], "Biruk Mammo": [0, ["Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms", ["Debapriya Chatterjee", "Biruk Mammo", "Doowon Lee", "Raviv Gal", "Ronny Morad", "Amir Nahir", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2013.6691137", "iccad", 2013]], "Doowon Lee": [0.9998957514762878, ["Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms", ["Debapriya Chatterjee", "Biruk Mammo", "Doowon Lee", "Raviv Gal", "Ronny Morad", "Amir Nahir", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2013.6691137", "iccad", 2013]], "Raviv Gal": [0, ["Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms", ["Debapriya Chatterjee", "Biruk Mammo", "Doowon Lee", "Raviv Gal", "Ronny Morad", "Amir Nahir", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2013.6691137", "iccad", 2013]], "Ronny Morad": [0, ["Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms", ["Debapriya Chatterjee", "Biruk Mammo", "Doowon Lee", "Raviv Gal", "Ronny Morad", "Amir Nahir", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2013.6691137", "iccad", 2013]], "Amir Nahir": [0, ["Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms", ["Debapriya Chatterjee", "Biruk Mammo", "Doowon Lee", "Raviv Gal", "Ronny Morad", "Amir Nahir", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2013.6691137", "iccad", 2013]], "Avi Ziv": [0, ["Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms", ["Debapriya Chatterjee", "Biruk Mammo", "Doowon Lee", "Raviv Gal", "Ronny Morad", "Amir Nahir", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2013.6691137", "iccad", 2013]], "Valeria Bertacco": [0, ["Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms", ["Debapriya Chatterjee", "Biruk Mammo", "Doowon Lee", "Raviv Gal", "Ronny Morad", "Amir Nahir", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2013.6691137", "iccad", 2013]], "Hao Wang": [0.05930156260728836, ["Improving platform energy: chip area trade-off in near-threshold computing environment", ["Hao Wang", "Abhishek A. Sinkar", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2013.6691138", "iccad", 2013]], "Abhishek A. Sinkar": [0, ["Improving platform energy: chip area trade-off in near-threshold computing environment", ["Hao Wang", "Abhishek A. Sinkar", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2013.6691138", "iccad", 2013]], "Nam Sung Kim": [0.9872660338878632, ["Improving platform energy: chip area trade-off in near-threshold computing environment", ["Hao Wang", "Abhishek A. Sinkar", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2013.6691138", "iccad", 2013], ["Dynamic bandwidth scaling for embedded DSPs with 3D-stacked DRAM and wide I/Os", ["Daniel W. Chang", "Young Hoon Son", "Jung Ho Ahn", "Hoyoung Kim", "Minwook Ahn", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2013.6691198", "iccad", 2013]], "Abhinav Agarwal": [0, ["Leveraging rule-based designs for automatic power domain partitioning", ["Abhinav Agarwal", "Arvind"], "https://doi.org/10.1109/ICCAD.2013.6691139", "iccad", 2013]], "Arvind": [0, ["Leveraging rule-based designs for automatic power domain partitioning", ["Abhinav Agarwal", "Arvind"], "https://doi.org/10.1109/ICCAD.2013.6691139", "iccad", 2013]], "Youngtaek Kim": [0.9959305077791214, ["Performance boosting under reliability and power constraints", ["Youngtaek Kim", "Lizy Kurian John", "Indrani Paul", "Srilatha Manne", "Michael J. Schulte"], "https://doi.org/10.1109/ICCAD.2013.6691140", "iccad", 2013]], "Lizy Kurian John": [0, ["Performance boosting under reliability and power constraints", ["Youngtaek Kim", "Lizy Kurian John", "Indrani Paul", "Srilatha Manne", "Michael J. Schulte"], "https://doi.org/10.1109/ICCAD.2013.6691140", "iccad", 2013]], "Indrani Paul": [0, ["Performance boosting under reliability and power constraints", ["Youngtaek Kim", "Lizy Kurian John", "Indrani Paul", "Srilatha Manne", "Michael J. Schulte"], "https://doi.org/10.1109/ICCAD.2013.6691140", "iccad", 2013]], "Srilatha Manne": [0, ["Performance boosting under reliability and power constraints", ["Youngtaek Kim", "Lizy Kurian John", "Indrani Paul", "Srilatha Manne", "Michael J. Schulte"], "https://doi.org/10.1109/ICCAD.2013.6691140", "iccad", 2013]], "Michael J. Schulte": [0, ["Performance boosting under reliability and power constraints", ["Youngtaek Kim", "Lizy Kurian John", "Indrani Paul", "Srilatha Manne", "Michael J. Schulte"], "https://doi.org/10.1109/ICCAD.2013.6691140", "iccad", 2013], ["Dynamic bandwidth scaling for embedded DSPs with 3D-stacked DRAM and wide I/Os", ["Daniel W. Chang", "Young Hoon Son", "Jung Ho Ahn", "Hoyoung Kim", "Minwook Ahn", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2013.6691198", "iccad", 2013]], "Minsik Cho": [0.5392245203256607, ["LatchPlanner: latch placement algorithm for datapath-oriented high-performance VLSI designs", ["Minsik Cho", "Hua Xiang", "Haoxing Ren", "Matthew M. Ziegler", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2013.6691141", "iccad", 2013]], "Hua Xiang": [0, ["LatchPlanner: latch placement algorithm for datapath-oriented high-performance VLSI designs", ["Minsik Cho", "Hua Xiang", "Haoxing Ren", "Matthew M. Ziegler", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2013.6691141", "iccad", 2013], ["Depth controlled symmetric function fanin tree restructure", ["Hua Xiang", "Lakshmi N. Reddy", "Louise Trevillyan", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2013.6691176", "iccad", 2013]], "Haoxing Ren": [0, ["LatchPlanner: latch placement algorithm for datapath-oriented high-performance VLSI designs", ["Minsik Cho", "Hua Xiang", "Haoxing Ren", "Matthew M. Ziegler", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2013.6691141", "iccad", 2013]], "Matthew M. Ziegler": [0, ["LatchPlanner: latch placement algorithm for datapath-oriented high-performance VLSI designs", ["Minsik Cho", "Hua Xiang", "Haoxing Ren", "Matthew M. Ziegler", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2013.6691141", "iccad", 2013]], "Ruchir Puri": [0, ["LatchPlanner: latch placement algorithm for datapath-oriented high-performance VLSI designs", ["Minsik Cho", "Hua Xiang", "Haoxing Ren", "Matthew M. Ziegler", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2013.6691141", "iccad", 2013], ["Depth controlled symmetric function fanin tree restructure", ["Hua Xiang", "Lakshmi N. Reddy", "Louise Trevillyan", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2013.6691176", "iccad", 2013]], "Xiaoqing Xu": [0, ["Methodology for standard cell compliance and detailed placement for triple patterning lithography", ["Bei Yu", "Xiaoqing Xu", "Jhih-Rong Gao", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691142", "iccad", 2013]], "Jhih-Rong Gao": [0, ["Methodology for standard cell compliance and detailed placement for triple patterning lithography", ["Bei Yu", "Xiaoqing Xu", "Jhih-Rong Gao", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691142", "iccad", 2013]], "Tao Lin": [0, ["POLAR: placement based on novel rough legalization and refinement", ["Tao Lin", "Chris Chu", "Joseph R. Shinnerl", "Ismail Bustany", "Ivailo Nedelchev"], "https://doi.org/10.1109/ICCAD.2013.6691143", "iccad", 2013]], "Chris Chu": [5.475139508437366e-10, ["POLAR: placement based on novel rough legalization and refinement", ["Tao Lin", "Chris Chu", "Joseph R. Shinnerl", "Ismail Bustany", "Ivailo Nedelchev"], "https://doi.org/10.1109/ICCAD.2013.6691143", "iccad", 2013]], "Joseph R. Shinnerl": [0, ["POLAR: placement based on novel rough legalization and refinement", ["Tao Lin", "Chris Chu", "Joseph R. Shinnerl", "Ismail Bustany", "Ivailo Nedelchev"], "https://doi.org/10.1109/ICCAD.2013.6691143", "iccad", 2013]], "Ismail Bustany": [0, ["POLAR: placement based on novel rough legalization and refinement", ["Tao Lin", "Chris Chu", "Joseph R. Shinnerl", "Ismail Bustany", "Ivailo Nedelchev"], "https://doi.org/10.1109/ICCAD.2013.6691143", "iccad", 2013]], "Ivailo Nedelchev": [0, ["POLAR: placement based on novel rough legalization and refinement", ["Tao Lin", "Chris Chu", "Joseph R. Shinnerl", "Ismail Bustany", "Ivailo Nedelchev"], "https://doi.org/10.1109/ICCAD.2013.6691143", "iccad", 2013]], "Xin Zhao": [0, ["Transient modeling of TSV-wire electromigration and lifetime analysis of power distribution network for 3D ICs", ["Xin Zhao", "Yang Wan", "Michael Scheuermann", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2013.6691144", "iccad", 2013]], "Yang Wan": [0, ["Transient modeling of TSV-wire electromigration and lifetime analysis of power distribution network for 3D ICs", ["Xin Zhao", "Yang Wan", "Michael Scheuermann", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2013.6691144", "iccad", 2013]], "Michael Scheuermann": [0, ["Transient modeling of TSV-wire electromigration and lifetime analysis of power distribution network for 3D ICs", ["Xin Zhao", "Yang Wan", "Michael Scheuermann", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2013.6691144", "iccad", 2013]], "Chun Zhang": [0, ["Novel crack sensor for TSV-based 3D integrated circuits: design and deployment perspectives", ["Chun Zhang", "Moongon Jung", "Sung Kyu Lim", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2013.6691145", "iccad", 2013], ["Eagle-eye: a near-optimal statistical framework for noise sensor placement", ["Tao Wang", "Chun Zhang", "Jinjun Xiong", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2013.6691154", "iccad", 2013]], "Moongon Jung": [0.9774841517210007, ["Novel crack sensor for TSV-based 3D integrated circuits: design and deployment perspectives", ["Chun Zhang", "Moongon Jung", "Sung Kyu Lim", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2013.6691145", "iccad", 2013]], "Yiyu Shi": [0, ["Novel crack sensor for TSV-based 3D integrated circuits: design and deployment perspectives", ["Chun Zhang", "Moongon Jung", "Sung Kyu Lim", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2013.6691145", "iccad", 2013], ["Eagle-eye: a near-optimal statistical framework for noise sensor placement", ["Tao Wang", "Chun Zhang", "Jinjun Xiong", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2013.6691154", "iccad", 2013]], "Jiwoo Pak": [0.8158215135335922, ["Electromigration study for multi-scale power/ground vias in TSV-based 3D ICs", ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691146", "iccad", 2013]], "Mustafa Berke Yelten": [0, ["Scalable and efficient analog parametric fault identification", ["Mustafa Berke Yelten", "Suriyaprakash Natarajan", "Bin Xue", "Prashant Goteti"], "https://doi.org/10.1109/ICCAD.2013.6691147", "iccad", 2013]], "Suriyaprakash Natarajan": [0, ["Scalable and efficient analog parametric fault identification", ["Mustafa Berke Yelten", "Suriyaprakash Natarajan", "Bin Xue", "Prashant Goteti"], "https://doi.org/10.1109/ICCAD.2013.6691147", "iccad", 2013]], "Bin Xue": [0, ["Scalable and efficient analog parametric fault identification", ["Mustafa Berke Yelten", "Suriyaprakash Natarajan", "Bin Xue", "Prashant Goteti"], "https://doi.org/10.1109/ICCAD.2013.6691147", "iccad", 2013]], "Prashant Goteti": [0, ["Scalable and efficient analog parametric fault identification", ["Mustafa Berke Yelten", "Suriyaprakash Natarajan", "Bin Xue", "Prashant Goteti"], "https://doi.org/10.1109/ICCAD.2013.6691147", "iccad", 2013]], "S.-S. Lin": [0, ["An IDDQ-based source driver IC design-for-test technique", ["S.-S. Lin", "C.-L. Kao", "J.-L. Huang", "C.-C. Lee", "X.-L. Huang"], "https://doi.org/10.1109/ICCAD.2013.6691148", "iccad", 2013]], "C.-L. Kao": [0, ["An IDDQ-based source driver IC design-for-test technique", ["S.-S. Lin", "C.-L. Kao", "J.-L. Huang", "C.-C. Lee", "X.-L. Huang"], "https://doi.org/10.1109/ICCAD.2013.6691148", "iccad", 2013]], "J.-L. Huang": [0, ["An IDDQ-based source driver IC design-for-test technique", ["S.-S. Lin", "C.-L. Kao", "J.-L. Huang", "C.-C. Lee", "X.-L. Huang"], "https://doi.org/10.1109/ICCAD.2013.6691148", "iccad", 2013]], "C.-C. Lee": [4.913859612543092e-07, ["An IDDQ-based source driver IC design-for-test technique", ["S.-S. Lin", "C.-L. Kao", "J.-L. Huang", "C.-C. Lee", "X.-L. Huang"], "https://doi.org/10.1109/ICCAD.2013.6691148", "iccad", 2013]], "X.-L. Huang": [0, ["An IDDQ-based source driver IC design-for-test technique", ["S.-S. Lin", "C.-L. Kao", "J.-L. Huang", "C.-C. Lee", "X.-L. Huang"], "https://doi.org/10.1109/ICCAD.2013.6691148", "iccad", 2013]], "Yu Liu": [0, ["Hardware Trojans in wireless cryptographic ICs: silicon demonstration & detection method evaluation", ["Yu Liu", "Yier Jin", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2013.6691149", "iccad", 2013]], "Yier Jin": [8.256091678049415e-05, ["Hardware Trojans in wireless cryptographic ICs: silicon demonstration & detection method evaluation", ["Yu Liu", "Yier Jin", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2013.6691149", "iccad", 2013], ["A proof-carrying based framework for trusted microprocessor IP", ["Yier Jin", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2013.6691208", "iccad", 2013]], "Yiorgos Makris": [0, ["Hardware Trojans in wireless cryptographic ICs: silicon demonstration & detection method evaluation", ["Yu Liu", "Yier Jin", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2013.6691149", "iccad", 2013], ["A proof-carrying based framework for trusted microprocessor IP", ["Yier Jin", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2013.6691208", "iccad", 2013]], "Muhammad Usman Karim Khan": [0, ["AMBER: adaptive energy management for on-chip hybrid video memories", ["Muhammad Usman Karim Khan", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691150", "iccad", 2013]], "Po-Yang Hsu": [0, ["Thread-criticality aware dynamic cache reconfiguration in multi-core system", ["Po-Yang Hsu", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.2013.6691151", "iccad", 2013]], "TingTing Hwang": [2.0288438897647643e-11, ["Thread-criticality aware dynamic cache reconfiguration in multi-core system", ["Po-Yang Hsu", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.2013.6691151", "iccad", 2013]], "Yu-Ming Chang": [0.001360539870802313, ["A disturb-alleviation scheme for 3D flash memory", ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Hsiang-Pang Li", "Yung-Chun Li"], "https://doi.org/10.1109/ICCAD.2013.6691152", "iccad", 2013]], "Yuan-Hao Chang": [1.506132818462902e-07, ["A disturb-alleviation scheme for 3D flash memory", ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Hsiang-Pang Li", "Yung-Chun Li"], "https://doi.org/10.1109/ICCAD.2013.6691152", "iccad", 2013]], "Tei-Wei Kuo": [0, ["A disturb-alleviation scheme for 3D flash memory", ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Hsiang-Pang Li", "Yung-Chun Li"], "https://doi.org/10.1109/ICCAD.2013.6691152", "iccad", 2013]], "Hsiang-Pang Li": [0, ["A disturb-alleviation scheme for 3D flash memory", ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Hsiang-Pang Li", "Yung-Chun Li"], "https://doi.org/10.1109/ICCAD.2013.6691152", "iccad", 2013]], "Yung-Chun Li": [0, ["A disturb-alleviation scheme for 3D flash memory", ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Hsiang-Pang Li", "Yung-Chun Li"], "https://doi.org/10.1109/ICCAD.2013.6691152", "iccad", 2013]], "Xiuyuan Bi": [0, ["Unleashing the potential of MLC STT-RAM caches", ["Xiuyuan Bi", "Mengjie Mao", "Danghui Wang", "Hai Li"], "https://doi.org/10.1109/ICCAD.2013.6691153", "iccad", 2013]], "Tao Wang": [0.0013258812250569463, ["Eagle-eye: a near-optimal statistical framework for noise sensor placement", ["Tao Wang", "Chun Zhang", "Jinjun Xiong", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2013.6691154", "iccad", 2013]], "Jinjun Xiong": [0, ["Eagle-eye: a near-optimal statistical framework for noise sensor placement", ["Tao Wang", "Chun Zhang", "Jinjun Xiong", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2013.6691154", "iccad", 2013]], "Xue Lin": [0, ["Joint sizing and adaptive independent gate control for FinFET circuits operating in multiple voltage regimes using the logical effort method", ["Xue Lin", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2013.6691155", "iccad", 2013]], "Andrew B. Kahng": [0, ["High-performance gate sizing with a signoff timer", ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee", "Igor L. Markov", "Pankit Thapar"], "https://doi.org/10.1109/ICCAD.2013.6691156", "iccad", 2013], ["Incremental multiple-scan chain ordering for ECO flip-flop insertion", ["Andrew B. Kahng", "Ilgweon Kang", "Siddhartha Nath"], "https://doi.org/10.1109/ICCAD.2013.6691192", "iccad", 2013]], "Seokhyeong Kang": [0.9988771378993988, ["High-performance gate sizing with a signoff timer", ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee", "Igor L. Markov", "Pankit Thapar"], "https://doi.org/10.1109/ICCAD.2013.6691156", "iccad", 2013]], "Hyein Lee": [0.9502944648265839, ["High-performance gate sizing with a signoff timer", ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee", "Igor L. Markov", "Pankit Thapar"], "https://doi.org/10.1109/ICCAD.2013.6691156", "iccad", 2013]], "Igor L. Markov": [0, ["High-performance gate sizing with a signoff timer", ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee", "Igor L. Markov", "Pankit Thapar"], "https://doi.org/10.1109/ICCAD.2013.6691156", "iccad", 2013], ["Generalized Boolean symmetries through nested partition refinement", ["Hadi Katebi", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2013.6691200", "iccad", 2013]], "Pankit Thapar": [0, ["High-performance gate sizing with a signoff timer", ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee", "Igor L. Markov", "Pankit Thapar"], "https://doi.org/10.1109/ICCAD.2013.6691156", "iccad", 2013]], "Nagu R. Dhanwada": [0, ["Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis", ["Nagu R. Dhanwada", "David J. Hathaway", "Victor V. Zyuban", "Peng Peng", "Karl Moody", "William W. Dungan", "Arun Joseph", "Rahul M. Rao", "Christopher J. Gonzalez"], "https://doi.org/10.1109/ICCAD.2013.6691157", "iccad", 2013]], "David J. Hathaway": [0, ["Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis", ["Nagu R. Dhanwada", "David J. Hathaway", "Victor V. Zyuban", "Peng Peng", "Karl Moody", "William W. Dungan", "Arun Joseph", "Rahul M. Rao", "Christopher J. Gonzalez"], "https://doi.org/10.1109/ICCAD.2013.6691157", "iccad", 2013]], "Victor V. Zyuban": [0, ["Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis", ["Nagu R. Dhanwada", "David J. Hathaway", "Victor V. Zyuban", "Peng Peng", "Karl Moody", "William W. Dungan", "Arun Joseph", "Rahul M. Rao", "Christopher J. Gonzalez"], "https://doi.org/10.1109/ICCAD.2013.6691157", "iccad", 2013]], "Peng Peng": [0, ["Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis", ["Nagu R. Dhanwada", "David J. Hathaway", "Victor V. Zyuban", "Peng Peng", "Karl Moody", "William W. Dungan", "Arun Joseph", "Rahul M. Rao", "Christopher J. Gonzalez"], "https://doi.org/10.1109/ICCAD.2013.6691157", "iccad", 2013]], "Karl Moody": [0, ["Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis", ["Nagu R. Dhanwada", "David J. Hathaway", "Victor V. Zyuban", "Peng Peng", "Karl Moody", "William W. Dungan", "Arun Joseph", "Rahul M. Rao", "Christopher J. Gonzalez"], "https://doi.org/10.1109/ICCAD.2013.6691157", "iccad", 2013]], "William W. Dungan": [0, ["Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis", ["Nagu R. Dhanwada", "David J. Hathaway", "Victor V. Zyuban", "Peng Peng", "Karl Moody", "William W. Dungan", "Arun Joseph", "Rahul M. Rao", "Christopher J. Gonzalez"], "https://doi.org/10.1109/ICCAD.2013.6691157", "iccad", 2013]], "Arun Joseph": [0, ["Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis", ["Nagu R. Dhanwada", "David J. Hathaway", "Victor V. Zyuban", "Peng Peng", "Karl Moody", "William W. Dungan", "Arun Joseph", "Rahul M. Rao", "Christopher J. Gonzalez"], "https://doi.org/10.1109/ICCAD.2013.6691157", "iccad", 2013]], "Rahul M. Rao": [0, ["Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis", ["Nagu R. Dhanwada", "David J. Hathaway", "Victor V. Zyuban", "Peng Peng", "Karl Moody", "William W. Dungan", "Arun Joseph", "Rahul M. Rao", "Christopher J. Gonzalez"], "https://doi.org/10.1109/ICCAD.2013.6691157", "iccad", 2013]], "Christopher J. Gonzalez": [0, ["Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis", ["Nagu R. Dhanwada", "David J. Hathaway", "Victor V. Zyuban", "Peng Peng", "Karl Moody", "William W. Dungan", "Arun Joseph", "Rahul M. Rao", "Christopher J. Gonzalez"], "https://doi.org/10.1109/ICCAD.2013.6691157", "iccad", 2013]], "Michael D. Moffitt": [0, ["Place and route for massively parallel hardware-accelerated functional verification", ["Michael D. Moffitt", "Gernot E. Gunther", "Kevin A. Pasnik"], "https://doi.org/10.1109/ICCAD.2013.6691158", "iccad", 2013]], "Gernot E. Gunther": [0, ["Place and route for massively parallel hardware-accelerated functional verification", ["Michael D. Moffitt", "Gernot E. Gunther", "Kevin A. Pasnik"], "https://doi.org/10.1109/ICCAD.2013.6691158", "iccad", 2013]], "Kevin A. Pasnik": [0, ["Place and route for massively parallel hardware-accelerated functional verification", ["Michael D. Moffitt", "Gernot E. Gunther", "Kevin A. Pasnik"], "https://doi.org/10.1109/ICCAD.2013.6691158", "iccad", 2013]], "Platon Beletsky": [0, ["Techniques and challenges of implementing large scale logic design models in massively parallel fine-grained multiprocessor systems", ["Platon Beletsky", "Michael Bershteyn", "Alexandre Birguer", "Chunkuen Ho", "Viktor Salitrennik"], "https://doi.org/10.1109/ICCAD.2013.6691159", "iccad", 2013]], "Michael Bershteyn": [0, ["Techniques and challenges of implementing large scale logic design models in massively parallel fine-grained multiprocessor systems", ["Platon Beletsky", "Michael Bershteyn", "Alexandre Birguer", "Chunkuen Ho", "Viktor Salitrennik"], "https://doi.org/10.1109/ICCAD.2013.6691159", "iccad", 2013]], "Alexandre Birguer": [0, ["Techniques and challenges of implementing large scale logic design models in massively parallel fine-grained multiprocessor systems", ["Platon Beletsky", "Michael Bershteyn", "Alexandre Birguer", "Chunkuen Ho", "Viktor Salitrennik"], "https://doi.org/10.1109/ICCAD.2013.6691159", "iccad", 2013]], "Chunkuen Ho": [0, ["Techniques and challenges of implementing large scale logic design models in massively parallel fine-grained multiprocessor systems", ["Platon Beletsky", "Michael Bershteyn", "Alexandre Birguer", "Chunkuen Ho", "Viktor Salitrennik"], "https://doi.org/10.1109/ICCAD.2013.6691159", "iccad", 2013]], "Viktor Salitrennik": [0, ["Techniques and challenges of implementing large scale logic design models in massively parallel fine-grained multiprocessor systems", ["Platon Beletsky", "Michael Bershteyn", "Alexandre Birguer", "Chunkuen Ho", "Viktor Salitrennik"], "https://doi.org/10.1109/ICCAD.2013.6691159", "iccad", 2013]], "Shupeng Sun": [2.953466164967722e-07, ["Fast statistical analysis of rare circuit failure events via scaled-sigma sampling for high-dimensional variation space", ["Shupeng Sun", "Xin Li", "Hongzhou Liu", "Kangsheng Luo", "Ben Gu"], "https://doi.org/10.1109/ICCAD.2013.6691160", "iccad", 2013], ["Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits", ["Xin Li", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "https://doi.org/10.1109/ICCAD.2013.6691204", "iccad", 2013]], "Hongzhou Liu": [0, ["Fast statistical analysis of rare circuit failure events via scaled-sigma sampling for high-dimensional variation space", ["Shupeng Sun", "Xin Li", "Hongzhou Liu", "Kangsheng Luo", "Ben Gu"], "https://doi.org/10.1109/ICCAD.2013.6691160", "iccad", 2013]], "Kangsheng Luo": [0, ["Fast statistical analysis of rare circuit failure events via scaled-sigma sampling for high-dimensional variation space", ["Shupeng Sun", "Xin Li", "Hongzhou Liu", "Kangsheng Luo", "Ben Gu"], "https://doi.org/10.1109/ICCAD.2013.6691160", "iccad", 2013]], "Ben Gu": [0, ["Fast statistical analysis of rare circuit failure events via scaled-sigma sampling for high-dimensional variation space", ["Shupeng Sun", "Xin Li", "Hongzhou Liu", "Kangsheng Luo", "Ben Gu"], "https://doi.org/10.1109/ICCAD.2013.6691160", "iccad", 2013]], "Taehwan Kim": [0.925512820482254, ["Verifying start-up failures in coupled ring oscillators in presence of variability using predictive global optimization", ["Taehwan Kim", "Do-Gyoon Song", "Sangho Youn", "Jaejin Park", "Hojin Park", "Jaeha Kim"], "https://doi.org/10.1109/ICCAD.2013.6691161", "iccad", 2013]], "Do-Gyoon Song": [0.9999589622020721, ["Verifying start-up failures in coupled ring oscillators in presence of variability using predictive global optimization", ["Taehwan Kim", "Do-Gyoon Song", "Sangho Youn", "Jaejin Park", "Hojin Park", "Jaeha Kim"], "https://doi.org/10.1109/ICCAD.2013.6691161", "iccad", 2013]], "Sangho Youn": [0, ["Verifying start-up failures in coupled ring oscillators in presence of variability using predictive global optimization", ["Taehwan Kim", "Do-Gyoon Song", "Sangho Youn", "Jaejin Park", "Hojin Park", "Jaeha Kim"], "https://doi.org/10.1109/ICCAD.2013.6691161", "iccad", 2013]], "Jaejin Park": [0.962470218539238, ["Verifying start-up failures in coupled ring oscillators in presence of variability using predictive global optimization", ["Taehwan Kim", "Do-Gyoon Song", "Sangho Youn", "Jaejin Park", "Hojin Park", "Jaeha Kim"], "https://doi.org/10.1109/ICCAD.2013.6691161", "iccad", 2013]], "Hojin Park": [0.887297198176384, ["Verifying start-up failures in coupled ring oscillators in presence of variability using predictive global optimization", ["Taehwan Kim", "Do-Gyoon Song", "Sangho Youn", "Jaejin Park", "Hojin Park", "Jaeha Kim"], "https://doi.org/10.1109/ICCAD.2013.6691161", "iccad", 2013]], "Jaeha Kim": [0.9453411847352982, ["Verifying start-up failures in coupled ring oscillators in presence of variability using predictive global optimization", ["Taehwan Kim", "Do-Gyoon Song", "Sangho Youn", "Jaejin Park", "Hojin Park", "Jaeha Kim"], "https://doi.org/10.1109/ICCAD.2013.6691161", "iccad", 2013]], "Lengfei Han": [1.8219748626480126e-10, ["An efficient graph sparsification approach to scalable harmonic balance (HB) analysis of strongly nonlinear RF circuits", ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1109/ICCAD.2013.6691162", "iccad", 2013]], "Xueqian Zhao": [0, ["An efficient graph sparsification approach to scalable harmonic balance (HB) analysis of strongly nonlinear RF circuits", ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1109/ICCAD.2013.6691162", "iccad", 2013]], "Zhuo Feng": [0, ["An efficient graph sparsification approach to scalable harmonic balance (HB) analysis of strongly nonlinear RF circuits", ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1109/ICCAD.2013.6691162", "iccad", 2013]], "A. Gokcen Mahmutoglu": [0, ["Modeling and analysis of (nonstationary) low frequency noise in nano devices: a synergistic approach based on stochastic chemical kinetics", ["A. Gokcen Mahmutoglu", "Alper Demir", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2013.6691163", "iccad", 2013]], "Alper Demir": [0, ["Modeling and analysis of (nonstationary) low frequency noise in nano devices: a synergistic approach based on stochastic chemical kinetics", ["A. Gokcen Mahmutoglu", "Alper Demir", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2013.6691163", "iccad", 2013], ["Simulation of temporal stochastic phenomena in electronic and biological systems: a comparative review, examples and synergies", ["Alper Demir", "Burak Erman"], "https://doi.org/10.1109/ICCAD.2013.6691206", "iccad", 2013]], "Jaijeet S. Roychowdhury": [0, ["Modeling and analysis of (nonstationary) low frequency noise in nano devices: a synergistic approach based on stochastic chemical kinetics", ["A. Gokcen Mahmutoglu", "Alper Demir", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2013.6691163", "iccad", 2013]], "Janmartin Jahn": [0, ["MOMA: mapping of memory-intensive software-pipelined applications for systems with multiple memory controllers", ["Janmartin Jahn", "Santiago Pagani", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691164", "iccad", 2013]], "Santiago Pagani": [0, ["MOMA: mapping of memory-intensive software-pipelined applications for systems with multiple memory controllers", ["Janmartin Jahn", "Santiago Pagani", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691164", "iccad", 2013]], "Jian-Jia Chen": [0, ["MOMA: mapping of memory-intensive software-pipelined applications for systems with multiple memory controllers", ["Janmartin Jahn", "Santiago Pagani", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691164", "iccad", 2013]], "Xiaolong Xie": [0, ["An efficient compiler framework for cache bypassing on GPUs", ["Xiaolong Xie", "Yun Liang", "Guangyu Sun", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2013.6691165", "iccad", 2013]], "Yun Liang": [0, ["An efficient compiler framework for cache bypassing on GPUs", ["Xiaolong Xie", "Yun Liang", "Guangyu Sun", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2013.6691165", "iccad", 2013]], "Guangyu Sun": [0.00010970079893013462, ["An efficient compiler framework for cache bypassing on GPUs", ["Xiaolong Xie", "Yun Liang", "Guangyu Sun", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2013.6691165", "iccad", 2013]], "Deming Chen": [0, ["An efficient compiler framework for cache bypassing on GPUs", ["Xiaolong Xie", "Yun Liang", "Guangyu Sun", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2013.6691165", "iccad", 2013]], "Liang Chen": [0, ["A just-in-time customizable processor", ["Liang Chen", "Joseph Tarango", "Tulika Mitra", "Philip Brisk"], "https://doi.org/10.1109/ICCAD.2013.6691166", "iccad", 2013]], "Joseph Tarango": [0, ["A just-in-time customizable processor", ["Liang Chen", "Joseph Tarango", "Tulika Mitra", "Philip Brisk"], "https://doi.org/10.1109/ICCAD.2013.6691166", "iccad", 2013]], "Tulika Mitra": [0, ["A just-in-time customizable processor", ["Liang Chen", "Joseph Tarango", "Tulika Mitra", "Philip Brisk"], "https://doi.org/10.1109/ICCAD.2013.6691166", "iccad", 2013]], "Philip Brisk": [0, ["A just-in-time customizable processor", ["Liang Chen", "Joseph Tarango", "Tulika Mitra", "Philip Brisk"], "https://doi.org/10.1109/ICCAD.2013.6691166", "iccad", 2013]], "Domenic Forte": [0, ["Temperature tracking: an innovative run-time approach for hardware Trojan detection", ["Domenic Forte", "Chongxi Bao", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2013.6691167", "iccad", 2013]], "Chongxi Bao": [0, ["Temperature tracking: an innovative run-time approach for hardware Trojan detection", ["Domenic Forte", "Chongxi Bao", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2013.6691167", "iccad", 2013]], "Ankur Srivastava": [0, ["Temperature tracking: an innovative run-time approach for hardware Trojan detection", ["Domenic Forte", "Chongxi Bao", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2013.6691167", "iccad", 2013]], "Sandeep Chatterjee": [0, ["Redundancy-aware electromigration checking for mesh power grids", ["Sandeep Chatterjee", "Mohammad Fawaz", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2013.6691168", "iccad", 2013], ["A vectorless framework for power grid electromigration checking", ["Mohammad Fawaz", "Sandeep Chatterjee", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2013.6691170", "iccad", 2013]], "Mohammad Fawaz": [0, ["Redundancy-aware electromigration checking for mesh power grids", ["Sandeep Chatterjee", "Mohammad Fawaz", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2013.6691168", "iccad", 2013], ["A vectorless framework for power grid electromigration checking", ["Mohammad Fawaz", "Sandeep Chatterjee", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2013.6691170", "iccad", 2013]], "Farid N. Najm": [0, ["Redundancy-aware electromigration checking for mesh power grids", ["Sandeep Chatterjee", "Mohammad Fawaz", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2013.6691168", "iccad", 2013], ["A vectorless framework for power grid electromigration checking", ["Mohammad Fawaz", "Sandeep Chatterjee", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2013.6691170", "iccad", 2013]], "Jia Wang": [0.05329904705286026, ["Scalable power grid transient analysis via MOR-assisted time-domain simulations", ["Jia Wang", "Xuanxing Xiong"], "https://doi.org/10.1109/ICCAD.2013.6691169", "iccad", 2013]], "Xuanxing Xiong": [0, ["Scalable power grid transient analysis via MOR-assisted time-domain simulations", ["Jia Wang", "Xuanxing Xiong"], "https://doi.org/10.1109/ICCAD.2013.6691169", "iccad", 2013]], "Xuexin Liu": [0, ["Parallel power grid analysis using preconditioned GMRES solver on CPU-GPU platforms", ["Xuexin Liu", "Hai Wang", "Sheldon X.-D. Tan"], "https://doi.org/10.1109/ICCAD.2013.6691171", "iccad", 2013]], "Hai Wang": [0.019599405582994223, ["Parallel power grid analysis using preconditioned GMRES solver on CPU-GPU platforms", ["Xuexin Liu", "Hai Wang", "Sheldon X.-D. Tan"], "https://doi.org/10.1109/ICCAD.2013.6691171", "iccad", 2013]], "Rasit Onur Topaloglu": [0, ["Design with FinFETs: design rules, patterns, and variability", ["Rasit Onur Topaloglu"], "https://doi.org/10.1109/ICCAD.2013.6691172", "iccad", 2013]], "Arijit Raychowdhury": [0, ["Spin torque devices in embedded memory: model studies and design space exploration", ["Arijit Raychowdhury"], "https://doi.org/10.1109/ICCAD.2013.6691173", "iccad", 2013]], "Kaushik Roy": [0, ["Exploring Boolean and non-Boolean computing with spin torque devices", ["Kaushik Roy", "Mrigank Sharad", "Deliang Fan", "Karthik Yogendra"], "https://doi.org/10.1109/ICCAD.2013.6691174", "iccad", 2013]], "Mrigank Sharad": [0, ["Exploring Boolean and non-Boolean computing with spin torque devices", ["Kaushik Roy", "Mrigank Sharad", "Deliang Fan", "Karthik Yogendra"], "https://doi.org/10.1109/ICCAD.2013.6691174", "iccad", 2013]], "Deliang Fan": [0, ["Exploring Boolean and non-Boolean computing with spin torque devices", ["Kaushik Roy", "Mrigank Sharad", "Deliang Fan", "Karthik Yogendra"], "https://doi.org/10.1109/ICCAD.2013.6691174", "iccad", 2013]], "Karthik Yogendra": [0, ["Exploring Boolean and non-Boolean computing with spin torque devices", ["Kaushik Roy", "Mrigank Sharad", "Deliang Fan", "Karthik Yogendra"], "https://doi.org/10.1109/ICCAD.2013.6691174", "iccad", 2013]], "Harry Foster": [0, ["Why the design productivity gap never happened", ["Harry Foster"], "https://doi.org/10.1109/ICCAD.2013.6691175", "iccad", 2013]], "Lakshmi N. Reddy": [0, ["Depth controlled symmetric function fanin tree restructure", ["Hua Xiang", "Lakshmi N. Reddy", "Louise Trevillyan", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2013.6691176", "iccad", 2013]], "Louise Trevillyan": [0, ["Depth controlled symmetric function fanin tree restructure", ["Hua Xiang", "Lakshmi N. Reddy", "Louise Trevillyan", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2013.6691176", "iccad", 2013]], "Chih-Cheng Hsu": [0, ["In-placement clock-tree aware multi-bit flip-flop generation for power optimization", ["Chih-Cheng Hsu", "Yu-Chuan Chen", "Mark Po-Hung Lin"], "https://doi.org/10.1109/ICCAD.2013.6691177", "iccad", 2013]], "Yu-Chuan Chen": [0, ["In-placement clock-tree aware multi-bit flip-flop generation for power optimization", ["Chih-Cheng Hsu", "Yu-Chuan Chen", "Mark Po-Hung Lin"], "https://doi.org/10.1109/ICCAD.2013.6691177", "iccad", 2013]], "Mark Po-Hung Lin": [0, ["In-placement clock-tree aware multi-bit flip-flop generation for power optimization", ["Chih-Cheng Hsu", "Yu-Chuan Chen", "Mark Po-Hung Lin"], "https://doi.org/10.1109/ICCAD.2013.6691177", "iccad", 2013]], "Samuel I. Ward": [0, ["Clock power minimization using structured latch templates and decision tree induction", ["Samuel I. Ward", "Natarajan Viswanathan", "Nancy Y. Zhou", "Cliff C. N. Sze", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691178", "iccad", 2013]], "Nancy Y. Zhou": [0, ["Clock power minimization using structured latch templates and decision tree induction", ["Samuel I. Ward", "Natarajan Viswanathan", "Nancy Y. Zhou", "Cliff C. N. Sze", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691178", "iccad", 2013]], "Cliff C. N. Sze": [0, ["Clock power minimization using structured latch templates and decision tree induction", ["Samuel I. Ward", "Natarajan Viswanathan", "Nancy Y. Zhou", "Cliff C. N. Sze", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691178", "iccad", 2013]], "Hugh T. Blair": [0, ["FPGA simulation engine for customized construction of neural microcircuits", ["Hugh T. Blair", "Jason Cong", "Di Wu"], "https://doi.org/10.1109/ICCAD.2013.6691179", "iccad", 2013]], "Jason Cong": [0, ["FPGA simulation engine for customized construction of neural microcircuits", ["Hugh T. Blair", "Jason Cong", "Di Wu"], "https://doi.org/10.1109/ICCAD.2013.6691179", "iccad", 2013], ["Optimization of interconnects between accelerators and shared memories in dark silicon", ["Jason Cong", "Bingjun Xiao"], "https://doi.org/10.1109/ICCAD.2013.6691182", "iccad", 2013]], "Di Wu": [0.0006083871703594923, ["FPGA simulation engine for customized construction of neural microcircuits", ["Hugh T. Blair", "Jason Cong", "Di Wu"], "https://doi.org/10.1109/ICCAD.2013.6691179", "iccad", 2013]], "Chia-Hung Liu": [0, ["Sample preparation for many-reactant bioassay on DMFBs using common dilution operation sharing", ["Chia-Hung Liu", "Hao-Han Chang", "Tung-Che Liang", "Juinn-Dar Huang"], "https://doi.org/10.1109/ICCAD.2013.6691180", "iccad", 2013]], "Hao-Han Chang": [0.05809248425066471, ["Sample preparation for many-reactant bioassay on DMFBs using common dilution operation sharing", ["Chia-Hung Liu", "Hao-Han Chang", "Tung-Che Liang", "Juinn-Dar Huang"], "https://doi.org/10.1109/ICCAD.2013.6691180", "iccad", 2013]], "Tung-Che Liang": [0, ["Sample preparation for many-reactant bioassay on DMFBs using common dilution operation sharing", ["Chia-Hung Liu", "Hao-Han Chang", "Tung-Che Liang", "Juinn-Dar Huang"], "https://doi.org/10.1109/ICCAD.2013.6691180", "iccad", 2013]], "Juinn-Dar Huang": [0, ["Sample preparation for many-reactant bioassay on DMFBs using common dilution operation sharing", ["Chia-Hung Liu", "Hao-Han Chang", "Tung-Che Liang", "Juinn-Dar Huang"], "https://doi.org/10.1109/ICCAD.2013.6691180", "iccad", 2013]], "Yan Luo": [0, ["Optimization of polymerase chain reaction on a cyberphysical digital microfluidic biochip", ["Yan Luo", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2013.6691181", "iccad", 2013]], "Bhargab B. Bhattacharya": [0, ["Optimization of polymerase chain reaction on a cyberphysical digital microfluidic biochip", ["Yan Luo", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2013.6691181", "iccad", 2013]], "Tsung-Yi Ho": [0, ["Optimization of polymerase chain reaction on a cyberphysical digital microfluidic biochip", ["Yan Luo", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2013.6691181", "iccad", 2013], ["Post-route alleviation of dense meander segments in high-performance printed circuit boards", ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2013.6691193", "iccad", 2013]], "Krishnendu Chakrabarty": [0, ["Optimization of polymerase chain reaction on a cyberphysical digital microfluidic biochip", ["Yan Luo", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2013.6691181", "iccad", 2013]], "Bingjun Xiao": [0, ["Optimization of interconnects between accelerators and shared memories in dark silicon", ["Jason Cong", "Bingjun Xiao"], "https://doi.org/10.1109/ICCAD.2013.6691182", "iccad", 2013]], "Karthick Parashar": [0, ["A polynomial time algorithm for solving the word-length optimization problem", ["Karthick Parashar", "Daniel Menard", "Olivier Sentieys"], "https://doi.org/10.1109/ICCAD.2013.6691183", "iccad", 2013]], "Daniel Menard": [0, ["A polynomial time algorithm for solving the word-length optimization problem", ["Karthick Parashar", "Daniel Menard", "Olivier Sentieys"], "https://doi.org/10.1109/ICCAD.2013.6691183", "iccad", 2013]], "Olivier Sentieys": [0, ["A polynomial time algorithm for solving the word-length optimization problem", ["Karthick Parashar", "Daniel Menard", "Olivier Sentieys"], "https://doi.org/10.1109/ICCAD.2013.6691183", "iccad", 2013]], "Tuo Li": [0, ["DHASER: dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems", ["Tuo Li", "Muhammad Shafique", "Semeen Rehman", "Jude Angelo Ambrose", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2013.6691184", "iccad", 2013]], "Semeen Rehman": [0, ["DHASER: dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems", ["Tuo Li", "Muhammad Shafique", "Semeen Rehman", "Jude Angelo Ambrose", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2013.6691184", "iccad", 2013]], "Jude Angelo Ambrose": [0, ["DHASER: dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems", ["Tuo Li", "Muhammad Shafique", "Semeen Rehman", "Jude Angelo Ambrose", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2013.6691184", "iccad", 2013]], "Sri Parameswaran": [0, ["DHASER: dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems", ["Tuo Li", "Muhammad Shafique", "Semeen Rehman", "Jude Angelo Ambrose", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2013.6691184", "iccad", 2013]], "Muhammet Mustafa Ozdal": [0, ["Trace alignment algorithms for offline workload analysis of heterogeneous architectures", ["Muhammet Mustafa Ozdal", "Aamer Jaleel", "Paolo Narvaez", "Steven M. Burns", "Ganapati Srinivasa"], "https://doi.org/10.1109/ICCAD.2013.6691185", "iccad", 2013]], "Aamer Jaleel": [0, ["Trace alignment algorithms for offline workload analysis of heterogeneous architectures", ["Muhammet Mustafa Ozdal", "Aamer Jaleel", "Paolo Narvaez", "Steven M. Burns", "Ganapati Srinivasa"], "https://doi.org/10.1109/ICCAD.2013.6691185", "iccad", 2013]], "Paolo Narvaez": [0, ["Trace alignment algorithms for offline workload analysis of heterogeneous architectures", ["Muhammet Mustafa Ozdal", "Aamer Jaleel", "Paolo Narvaez", "Steven M. Burns", "Ganapati Srinivasa"], "https://doi.org/10.1109/ICCAD.2013.6691185", "iccad", 2013]], "Steven M. Burns": [0, ["Trace alignment algorithms for offline workload analysis of heterogeneous architectures", ["Muhammet Mustafa Ozdal", "Aamer Jaleel", "Paolo Narvaez", "Steven M. Burns", "Ganapati Srinivasa"], "https://doi.org/10.1109/ICCAD.2013.6691185", "iccad", 2013]], "Ganapati Srinivasa": [0, ["Trace alignment algorithms for offline workload analysis of heterogeneous architectures", ["Muhammet Mustafa Ozdal", "Aamer Jaleel", "Paolo Narvaez", "Steven M. Burns", "Ganapati Srinivasa"], "https://doi.org/10.1109/ICCAD.2013.6691185", "iccad", 2013]], "Yan Zhang": [0, ["From statistical model checking to statistical model inference: characterizing the effect of process variations in analog circuits", ["Yan Zhang", "Sriram Sankaranarayanan", "Fabio Somenzi", "Xin Chen", "Erika Abraham"], "https://doi.org/10.1109/ICCAD.2013.6691186", "iccad", 2013]], "Sriram Sankaranarayanan": [0, ["From statistical model checking to statistical model inference: characterizing the effect of process variations in analog circuits", ["Yan Zhang", "Sriram Sankaranarayanan", "Fabio Somenzi", "Xin Chen", "Erika Abraham"], "https://doi.org/10.1109/ICCAD.2013.6691186", "iccad", 2013]], "Fabio Somenzi": [0, ["From statistical model checking to statistical model inference: characterizing the effect of process variations in analog circuits", ["Yan Zhang", "Sriram Sankaranarayanan", "Fabio Somenzi", "Xin Chen", "Erika Abraham"], "https://doi.org/10.1109/ICCAD.2013.6691186", "iccad", 2013]], "Xin Chen": [0, ["From statistical model checking to statistical model inference: characterizing the effect of process variations in analog circuits", ["Yan Zhang", "Sriram Sankaranarayanan", "Fabio Somenzi", "Xin Chen", "Erika Abraham"], "https://doi.org/10.1109/ICCAD.2013.6691186", "iccad", 2013]], "Erika Abraham": [0, ["From statistical model checking to statistical model inference: characterizing the effect of process variations in analog circuits", ["Yan Zhang", "Sriram Sankaranarayanan", "Fabio Somenzi", "Xin Chen", "Erika Abraham"], "https://doi.org/10.1109/ICCAD.2013.6691186", "iccad", 2013]], "Kosuke Oshima": [0, ["Hardware implementation of BLTL property checkers for acceleration of statistical model checking", ["Kosuke Oshima", "Takeshi Matsumoto", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.2013.6691187", "iccad", 2013]], "Takeshi Matsumoto": [0, ["Hardware implementation of BLTL property checkers for acceleration of statistical model checking", ["Kosuke Oshima", "Takeshi Matsumoto", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.2013.6691187", "iccad", 2013], ["Partial synthesis through sampling with and without specification", ["Masahiro Fujita", "Satoshi Jo", "Shohei Ono", "Takeshi Matsumoto"], "https://doi.org/10.1109/ICCAD.2013.6691203", "iccad", 2013]], "Masahiro Fujita": [0, ["Hardware implementation of BLTL property checkers for acceleration of statistical model checking", ["Kosuke Oshima", "Takeshi Matsumoto", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.2013.6691187", "iccad", 2013], ["Partial synthesis through sampling with and without specification", ["Masahiro Fujita", "Satoshi Jo", "Shohei Ono", "Takeshi Matsumoto"], "https://doi.org/10.1109/ICCAD.2013.6691203", "iccad", 2013]], "Oliver Marx": [0, ["Proof logging for computer algebra based SMT solving", ["Oliver Marx", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz", "Alexander Dreyer"], "https://doi.org/10.1109/ICCAD.2013.6691188", "iccad", 2013]], "Markus Wedler": [0, ["Proof logging for computer algebra based SMT solving", ["Oliver Marx", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz", "Alexander Dreyer"], "https://doi.org/10.1109/ICCAD.2013.6691188", "iccad", 2013]], "Dominik Stoffel": [0, ["Proof logging for computer algebra based SMT solving", ["Oliver Marx", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz", "Alexander Dreyer"], "https://doi.org/10.1109/ICCAD.2013.6691188", "iccad", 2013]], "Wolfgang Kunz": [0, ["Proof logging for computer algebra based SMT solving", ["Oliver Marx", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz", "Alexander Dreyer"], "https://doi.org/10.1109/ICCAD.2013.6691188", "iccad", 2013]], "Alexander Dreyer": [0, ["Proof logging for computer algebra based SMT solving", ["Oliver Marx", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz", "Alexander Dreyer"], "https://doi.org/10.1109/ICCAD.2013.6691188", "iccad", 2013]], "Chun-Nan Chou": [0, ["Conquering the scheduling alternative explosion problem of SystemC symbolic simulation", ["Chun-Nan Chou", "Chen-Kai Chu", "Chung-Yang Ric Huang"], "https://doi.org/10.1109/ICCAD.2013.6691189", "iccad", 2013]], "Chen-Kai Chu": [4.180366014287784e-12, ["Conquering the scheduling alternative explosion problem of SystemC symbolic simulation", ["Chun-Nan Chou", "Chen-Kai Chu", "Chung-Yang Ric Huang"], "https://doi.org/10.1109/ICCAD.2013.6691189", "iccad", 2013]], "Chung-Yang Ric Huang": [0, ["Conquering the scheduling alternative explosion problem of SystemC symbolic simulation", ["Chun-Nan Chou", "Chen-Kai Chu", "Chung-Yang Ric Huang"], "https://doi.org/10.1109/ICCAD.2013.6691189", "iccad", 2013]], "Heechun Park": [0.996054157614708, ["Comprehensive technique for designing and synthesizing TSV fault-tolerant 3D clock trees", ["Heechun Park", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2013.6691190", "iccad", 2013]], "Taewhan Kim": [1, ["Comprehensive technique for designing and synthesizing TSV fault-tolerant 3D clock trees", ["Heechun Park", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2013.6691190", "iccad", 2013]], "Wen-Pin Tu": [0, ["Low-power timing closure methodology for ultra-low voltage designs", ["Wen-Pin Tu", "Chung-Han Chou", "Shih-Hsu Huang", "Shih-Chieh Chang", "Yow-Tyng Nieh", "Chien-Yung Chou"], "https://doi.org/10.1109/ICCAD.2013.6691191", "iccad", 2013]], "Chung-Han Chou": [0, ["Low-power timing closure methodology for ultra-low voltage designs", ["Wen-Pin Tu", "Chung-Han Chou", "Shih-Hsu Huang", "Shih-Chieh Chang", "Yow-Tyng Nieh", "Chien-Yung Chou"], "https://doi.org/10.1109/ICCAD.2013.6691191", "iccad", 2013]], "Shih-Hsu Huang": [0, ["Low-power timing closure methodology for ultra-low voltage designs", ["Wen-Pin Tu", "Chung-Han Chou", "Shih-Hsu Huang", "Shih-Chieh Chang", "Yow-Tyng Nieh", "Chien-Yung Chou"], "https://doi.org/10.1109/ICCAD.2013.6691191", "iccad", 2013]], "Shih-Chieh Chang": [2.9702561243905024e-10, ["Low-power timing closure methodology for ultra-low voltage designs", ["Wen-Pin Tu", "Chung-Han Chou", "Shih-Hsu Huang", "Shih-Chieh Chang", "Yow-Tyng Nieh", "Chien-Yung Chou"], "https://doi.org/10.1109/ICCAD.2013.6691191", "iccad", 2013]], "Yow-Tyng Nieh": [0, ["Low-power timing closure methodology for ultra-low voltage designs", ["Wen-Pin Tu", "Chung-Han Chou", "Shih-Hsu Huang", "Shih-Chieh Chang", "Yow-Tyng Nieh", "Chien-Yung Chou"], "https://doi.org/10.1109/ICCAD.2013.6691191", "iccad", 2013]], "Chien-Yung Chou": [0, ["Low-power timing closure methodology for ultra-low voltage designs", ["Wen-Pin Tu", "Chung-Han Chou", "Shih-Hsu Huang", "Shih-Chieh Chang", "Yow-Tyng Nieh", "Chien-Yung Chou"], "https://doi.org/10.1109/ICCAD.2013.6691191", "iccad", 2013]], "Ilgweon Kang": [0.9999920427799225, ["Incremental multiple-scan chain ordering for ECO flip-flop insertion", ["Andrew B. Kahng", "Ilgweon Kang", "Siddhartha Nath"], "https://doi.org/10.1109/ICCAD.2013.6691192", "iccad", 2013]], "Siddhartha Nath": [0, ["Incremental multiple-scan chain ordering for ECO flip-flop insertion", ["Andrew B. Kahng", "Ilgweon Kang", "Siddhartha Nath"], "https://doi.org/10.1109/ICCAD.2013.6691192", "iccad", 2013]], "Tsun-Ming Tseng": [0, ["Post-route alleviation of dense meander segments in high-performance printed circuit boards", ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2013.6691193", "iccad", 2013]], "Bing Li": [0, ["Post-route alleviation of dense meander segments in high-performance printed circuit boards", ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2013.6691193", "iccad", 2013]], "Hua Jiang": [0, ["Digital logic with molecular reactions", ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.2013.6691194", "iccad", 2013]], "Marc D. Riedel": [0, ["Digital logic with molecular reactions", ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.2013.6691194", "iccad", 2013]], "Keshab K. Parhi": [0, ["Digital logic with molecular reactions", ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.2013.6691194", "iccad", 2013]], "Cheng-Ju Pan": [0, ["Noise in genetic circuits: hindrance or chance?", ["Cheng-Ju Pan", "Hsiao-Chun Huang"], "https://doi.org/10.1109/ICCAD.2013.6691195", "iccad", 2013]], "Hsiao-Chun Huang": [0, ["Noise in genetic circuits: hindrance or chance?", ["Cheng-Ju Pan", "Hsiao-Chun Huang"], "https://doi.org/10.1109/ICCAD.2013.6691195", "iccad", 2013]], "Naman Saraf": [0, ["Sequential logic to transform probabilities", ["Naman Saraf", "Kia Bazargan"], "https://doi.org/10.1109/ICCAD.2013.6691196", "iccad", 2013]], "Kia Bazargan": [0, ["Sequential logic to transform probabilities", ["Naman Saraf", "Kia Bazargan"], "https://doi.org/10.1109/ICCAD.2013.6691196", "iccad", 2013]], "Nicolas Fournel": [0, ["Automated generation of efficient instruction decoders for instruction set simulators", ["Nicolas Fournel", "Luc Michel", "Frederic Petrot"], "https://doi.org/10.1109/ICCAD.2013.6691197", "iccad", 2013]], "Luc Michel": [0, ["Automated generation of efficient instruction decoders for instruction set simulators", ["Nicolas Fournel", "Luc Michel", "Frederic Petrot"], "https://doi.org/10.1109/ICCAD.2013.6691197", "iccad", 2013]], "Frederic Petrot": [0, ["Automated generation of efficient instruction decoders for instruction set simulators", ["Nicolas Fournel", "Luc Michel", "Frederic Petrot"], "https://doi.org/10.1109/ICCAD.2013.6691197", "iccad", 2013]], "Daniel W. Chang": [3.925836655760406e-09, ["Dynamic bandwidth scaling for embedded DSPs with 3D-stacked DRAM and wide I/Os", ["Daniel W. Chang", "Young Hoon Son", "Jung Ho Ahn", "Hoyoung Kim", "Minwook Ahn", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2013.6691198", "iccad", 2013]], "Young Hoon Son": [0.9983035922050476, ["Dynamic bandwidth scaling for embedded DSPs with 3D-stacked DRAM and wide I/Os", ["Daniel W. Chang", "Young Hoon Son", "Jung Ho Ahn", "Hoyoung Kim", "Minwook Ahn", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2013.6691198", "iccad", 2013]], "Jung Ho Ahn": [0.9047387540340424, ["Dynamic bandwidth scaling for embedded DSPs with 3D-stacked DRAM and wide I/Os", ["Daniel W. Chang", "Young Hoon Son", "Jung Ho Ahn", "Hoyoung Kim", "Minwook Ahn", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2013.6691198", "iccad", 2013]], "Hoyoung Kim": [0.9673327058553696, ["Dynamic bandwidth scaling for embedded DSPs with 3D-stacked DRAM and wide I/Os", ["Daniel W. Chang", "Young Hoon Son", "Jung Ho Ahn", "Hoyoung Kim", "Minwook Ahn", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2013.6691198", "iccad", 2013]], "Minwook Ahn": [0.998927652835846, ["Dynamic bandwidth scaling for embedded DSPs with 3D-stacked DRAM and wide I/Os", ["Daniel W. Chang", "Young Hoon Son", "Jung Ho Ahn", "Hoyoung Kim", "Minwook Ahn", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2013.6691198", "iccad", 2013]], "Rana Muhammad Bilal": [0, ["ISOMER: integrated selection, partitioning, and placement methodology for reconfigurable architectures", ["Rana Muhammad Bilal", "Rehan Hafiz", "Muhammad Shafique", "Saad Shoaib", "Asim Munawar", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691199", "iccad", 2013]], "Rehan Hafiz": [0, ["ISOMER: integrated selection, partitioning, and placement methodology for reconfigurable architectures", ["Rana Muhammad Bilal", "Rehan Hafiz", "Muhammad Shafique", "Saad Shoaib", "Asim Munawar", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691199", "iccad", 2013]], "Saad Shoaib": [0, ["ISOMER: integrated selection, partitioning, and placement methodology for reconfigurable architectures", ["Rana Muhammad Bilal", "Rehan Hafiz", "Muhammad Shafique", "Saad Shoaib", "Asim Munawar", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691199", "iccad", 2013]], "Asim Munawar": [0, ["ISOMER: integrated selection, partitioning, and placement methodology for reconfigurable architectures", ["Rana Muhammad Bilal", "Rehan Hafiz", "Muhammad Shafique", "Saad Shoaib", "Asim Munawar", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691199", "iccad", 2013]], "Hadi Katebi": [0, ["Generalized Boolean symmetries through nested partition refinement", ["Hadi Katebi", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2013.6691200", "iccad", 2013]], "Karem A. Sakallah": [0, ["Generalized Boolean symmetries through nested partition refinement", ["Hadi Katebi", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2013.6691200", "iccad", 2013]], "Meng-Yen Li": [0, ["Encoding multi-valued functions for symmetry", ["Ko-Lung Yuan", "Chien-Yen Kuo", "Jie-Hong R. Jiang", "Meng-Yen Li"], "https://doi.org/10.1109/ICCAD.2013.6691201", "iccad", 2013]], "Jin Miao": [0, ["Approximate logic synthesis under general error magnitude and frequency constraints", ["Jin Miao", "Andreas Gerstlauer", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2013.6691202", "iccad", 2013]], "Andreas Gerstlauer": [0, ["Approximate logic synthesis under general error magnitude and frequency constraints", ["Jin Miao", "Andreas Gerstlauer", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2013.6691202", "iccad", 2013]], "Michael Orshansky": [0, ["Approximate logic synthesis under general error magnitude and frequency constraints", ["Jin Miao", "Andreas Gerstlauer", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2013.6691202", "iccad", 2013]], "Satoshi Jo": [7.299517435811753e-13, ["Partial synthesis through sampling with and without specification", ["Masahiro Fujita", "Satoshi Jo", "Shohei Ono", "Takeshi Matsumoto"], "https://doi.org/10.1109/ICCAD.2013.6691203", "iccad", 2013]], "Shohei Ono": [0, ["Partial synthesis through sampling with and without specification", ["Masahiro Fujita", "Satoshi Jo", "Shohei Ono", "Takeshi Matsumoto"], "https://doi.org/10.1109/ICCAD.2013.6691203", "iccad", 2013]], "Fa Wang": [9.835312766881543e-06, ["Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits", ["Xin Li", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "https://doi.org/10.1109/ICCAD.2013.6691204", "iccad", 2013]], "Chenjie Gu": [0, ["Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits", ["Xin Li", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "https://doi.org/10.1109/ICCAD.2013.6691204", "iccad", 2013]], "Zheng Zhang": [0, ["Uncertainty quantification for integrated circuits: stochastic spectral methods", ["Zheng Zhang", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2013.6691205", "iccad", 2013]], "Ibrahim M. Elfadel": [0, ["Uncertainty quantification for integrated circuits: stochastic spectral methods", ["Zheng Zhang", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2013.6691205", "iccad", 2013]], "Luca Daniel": [0, ["Uncertainty quantification for integrated circuits: stochastic spectral methods", ["Zheng Zhang", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2013.6691205", "iccad", 2013]], "Burak Erman": [0, ["Simulation of temporal stochastic phenomena in electronic and biological systems: a comparative review, examples and synergies", ["Alper Demir", "Burak Erman"], "https://doi.org/10.1109/ICCAD.2013.6691206", "iccad", 2013]], "Masoud Rostami": [0, ["Hardware security: threat models and metrics", ["Masoud Rostami", "Farinaz Koushanfar", "Jeyavijayan Rajendran", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.2013.6691207", "iccad", 2013]], "Farinaz Koushanfar": [0, ["Hardware security: threat models and metrics", ["Masoud Rostami", "Farinaz Koushanfar", "Jeyavijayan Rajendran", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.2013.6691207", "iccad", 2013]], "Jeyavijayan Rajendran": [0, ["Hardware security: threat models and metrics", ["Masoud Rostami", "Farinaz Koushanfar", "Jeyavijayan Rajendran", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.2013.6691207", "iccad", 2013]], "Ramesh Karri": [0, ["Hardware security: threat models and metrics", ["Masoud Rostami", "Farinaz Koushanfar", "Jeyavijayan Rajendran", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.2013.6691207", "iccad", 2013]], "Garrett S. Rose": [0, ["A write-time based memristive PUF for hardware security applications", ["Garrett S. Rose", "Nathan R. McDonald", "Lok-Kwong Yan", "Bryant T. Wysocki"], "https://doi.org/10.1109/ICCAD.2013.6691209", "iccad", 2013]], "Nathan R. McDonald": [0, ["A write-time based memristive PUF for hardware security applications", ["Garrett S. Rose", "Nathan R. McDonald", "Lok-Kwong Yan", "Bryant T. Wysocki"], "https://doi.org/10.1109/ICCAD.2013.6691209", "iccad", 2013]], "Lok-Kwong Yan": [0, ["A write-time based memristive PUF for hardware security applications", ["Garrett S. Rose", "Nathan R. McDonald", "Lok-Kwong Yan", "Bryant T. Wysocki"], "https://doi.org/10.1109/ICCAD.2013.6691209", "iccad", 2013]], "Bryant T. Wysocki": [0, ["A write-time based memristive PUF for hardware security applications", ["Garrett S. Rose", "Nathan R. McDonald", "Lok-Kwong Yan", "Bryant T. Wysocki"], "https://doi.org/10.1109/ICCAD.2013.6691209", "iccad", 2013]]}