#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 30 12:39:49 2025
# Process ID: 10160
# Current directory: C:/Users/Twaga/ECE421/XADC_DMA_FFTredo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent45524 C:\Users\Twaga\ECE421\XADC_DMA_FFTredo\XADC_PS.xpr
# Log file: C:/Users/Twaga/ECE421/XADC_DMA_FFTredo/vivado.log
# Journal file: C:/Users/Twaga/ECE421/XADC_DMA_FFTredo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Twaga/ECE421/XADC_DMA_FFTredo/XADC_PS.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Twaga/ECE421/XADC_DMA_FFT' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 755.863 ; gain = 155.512
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Twaga/ECE421/XADC_DMA_FFTredo/XADC_PS.srcs/sources_1/bd/XADC_PS/XADC_PS.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xfft:9.1 - xfft_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </axi_dma_0/Data_S2MM>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </axi_dma_0/Data_S2MM>
Successfully read diagram <XADC_PS> from BD file <C:/Users/Twaga/ECE421/XADC_DMA_FFTredo/XADC_PS.srcs/sources_1/bd/XADC_PS/XADC_PS.bd>
open_bd_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 996.340 ; gain = 18.992
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [Device 21-403] Loading part xc7z020clg484-1
launch_sdk -workspace C:/Users/Twaga/ECE421/XADC_DMA_FFTredo/XADC_PS.sdk -hwspec C:/Users/Twaga/ECE421/XADC_DMA_FFTredo/XADC_PS.sdk/XADC_PS_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Twaga/ECE421/XADC_DMA_FFTredo/XADC_PS.sdk -hwspec C:/Users/Twaga/ECE421/XADC_DMA_FFTredo/XADC_PS.sdk/XADC_PS_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
archive_project C:/Users/Twaga/ECE421/XADC_DMA_FFT.xpr.zip -temp_dir C:/Users/Twaga/ECE421/XADC_DMA_FFTredo/.Xil/Vivado-10160-DESKTOP-19F1IHQ -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Twaga/ECE421/XADC_DMA_FFTredo/.Xil/Vivado-10160-DESKTOP-19F1IHQ' for archiving project
INFO: [Project 1-313] Project file moved from 'C:/Users/Twaga/ECE421/XADC_DMA_FFT' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Twaga/ECE421/XADC_DMA_FFTredo/.Xil/Vivado-10160-DESKTOP-19F1IHQ/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'XADC_PS_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'XADC_PS_xadc_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'XADC_PS_rst_ps7_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'XADC_PS_axi_smc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'XADC_PS_axi_dma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'XADC_PS_xfft_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'XADC_PS_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'XADC_PS_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'XADC_PS_xadc_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'XADC_PS_rst_ps7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'XADC_PS_axi_smc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'XADC_PS_axi_dma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'XADC_PS_xfft_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'XADC_PS_xbar_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'XADC_PS_axi_dma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'XADC_PS_axi_dma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'XADC_PS_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'XADC_PS_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'XADC_PS_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'XADC_PS_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'XADC_PS_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'XADC_PS_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'XADC_PS_xadc_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'XADC_PS_xadc_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'XADC_PS_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'XADC_PS_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'XADC_PS_xfft_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'XADC_PS_xfft_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Twaga/ECE421/XADC_DMA_FFT.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 1569.180 ; gain = 114.367
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 30 22:27:55 2025...
