#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Aug 23 19:51:52 2020
# Process ID: 8636
# Current directory: C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.runs/synth_1/main.vds
# Journal file: C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7s50csga324-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13644 
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:148]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:149]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:151]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:152]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:153]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:156]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:158]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:163]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:169]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:171]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:175]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:177]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:179]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:180]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:403]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:404]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_sender with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:405]
WARNING: [Synth 8-2507] parameter declaration becomes local in spi_fsm_module with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_fsm_module.sv:76]
WARNING: [Synth 8-2507] parameter declaration becomes local in spi_fsm_module with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_fsm_module.sv:77]
WARNING: [Synth 8-2507] parameter declaration becomes local in spi_fsm_module with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_fsm_module.sv:78]
WARNING: [Synth 8-2507] parameter declaration becomes local in spi_fsm_module with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_fsm_module.sv:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in spi_fsm_module with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_fsm_module.sv:80]
WARNING: [Synth 8-2507] parameter declaration becomes local in spi_fsm_module with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_fsm_module.sv:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in spi_fsm_module with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_fsm_module.sv:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:231]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:234]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:236]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:239]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:241]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:242]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:243]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:246]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:249]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:251]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:252]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:253]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:256]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:259]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:261]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_receiver with formal parameter declaration list [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:264]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 404.926 ; gain = 101.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:33]
	Parameter ClkFreq bound to: 100000000 - type: integer 
	Parameter BaudRate bound to: 57600 - type: integer 
	Parameter BTF_MAX_BYTES bound to: 9'b100000000 
	Parameter BTF_MAX_BUFFER_WIDTH bound to: 2048 - type: integer 
	Parameter BTF_MAX_BUFFER_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter BTF_RX_BUFFER_BYTES bound to: 9'b100000000 
	Parameter BTF_RX_BUFFER_WIDTH bound to: 2048 - type: integer 
	Parameter BTF_RX_BUFFER_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter CMD_RX_BUFFER_BYTES bound to: 4'b1111 
	Parameter CMD_RX_BUFFER_WIDTH bound to: 120 - type: integer 
	Parameter TX_BUFFER1_BYTES bound to: 4'b1111 
	Parameter TX_BUFFER1_WIDTH bound to: 120 - type: integer 
	Parameter TX_BUFFER1_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter TX_BUFFER2_BYTES bound to: 9'b100000000 
	Parameter TX_BUFFER2_WIDTH bound to: 2048 - type: integer 
	Parameter TX_BUFFER2_LENGTH_WIDTH bound to: 9 - type: integer 
	Parameter CMD_IDN bound to: *IDN? - type: string 
	Parameter IDN_REPLY bound to: DDS_DAC v1_01 - type: string 
	Parameter CMD_WRITE_DDS_REG bound to: WRITE DDS REG - type: string 
	Parameter CMD_RESET_DRIVER bound to: RESET DRIVER - type: string 
	Parameter CMD_SET_COUNTER bound to: SET COUNTER - type: string 
	Parameter CMD_AUTO_START bound to: AUTO START - type: string 
	Parameter CMD_AUTO_STOP bound to: AUTO STOP - type: string 
	Parameter CMD_SET_DDS_PIN bound to: SET DDS PIN - type: string 
	Parameter CMD_WRITE_FIFO bound to: WRITE FIFO - type: string 
	Parameter CMD_READ_RTI_FIFO bound to: READ RTI FIFO - type: string 
	Parameter CMD_OVERRIDE_EN bound to: OVERRIDE EN - type: string 
	Parameter CMD_OVERRIDE_DIS bound to: OVERRIDE DIS - type: string 
	Parameter CMD_IOUPDATE_DDS_REG bound to: DDS IO UPDATE - type: string 
	Parameter INST_LENGTH bound to: 8'b00010000 
	Parameter INST_WIDTH bound to: 128 - type: integer 
	Parameter OVERRIDE_LENGTH bound to: 8'b00001000 
	Parameter OVERRIDE_WIDTH bound to: 64 - type: integer 
	Parameter NUM_CS bound to: 8'b00000010 
	Parameter DEST_VAL bound to: 12'b000000000001 
	Parameter CHANNEL_LENGTH bound to: 12 - type: integer 
	Parameter CMD_DNA_PORT bound to: DNA_PORT - type: string 
	Parameter CMD_ADJUST_INTENSITY bound to: ADJ INTENSITY - type: string 
	Parameter CMD_READ_INTENSITY bound to: READ INTENSITY - type: string 
	Parameter CMD_CAPTURE_BTF_BUFFER bound to: CAPTURE BTF - type: string 
	Parameter CMD_SET_BTF_BUFFER_READING_COUNT bound to: BTF READ COUNT - type: string 
	Parameter CMD_READ_BTF_BUFFER bound to: READ BTF - type: string 
	Parameter CMD_UPDATE_BIT_PATTERNS bound to: UPDATE BITS - type: string 
	Parameter PATTERN_BYTES bound to: 4 - type: integer 
	Parameter PATTERN_WIDTH bound to: 32 - type: integer 
	Parameter CMD_READ_BIT_PATTERNS bound to: READ BITS - type: string 
	Parameter MAIN_IDLE bound to: 4'b0000 
	Parameter MAIN_DDS_WAIT_FOR_BUSY_ON bound to: 4'b0001 
	Parameter MAIN_DDS_WAIT_FOR_BUSY_OFF bound to: 4'b0010 
	Parameter MAIN_DRIVER_RESET bound to: 4'b0111 
	Parameter MAIN_SET_COUNTER bound to: 4'b1000 
	Parameter MAIN_SET_DDS_PIN bound to: 4'b1010 
	Parameter MAIN_WRITE_FIFO bound to: 4'b1011 
	Parameter MAIN_READ_RTI_FIFO bound to: 4'b1100 
	Parameter MAIN_DDS_IOUPDATE_OUT bound to: 4'b1101 
	Parameter MAIN_DDS_IOUPDATE_END bound to: 4'b1110 
	Parameter MAIN_UNKNOWN_CMD bound to: 4'b1111 
INFO: [Synth 8-638] synthesizing module 'data_receiver' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:24]
	Parameter BTF_RX_BUFFER_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter BTF_RX_BUFFER_BYTES bound to: 9'b100000000 
	Parameter BTF_RX_BUFFER_WIDTH bound to: 2048 - type: integer 
	Parameter BaudRate bound to: 57600 - type: integer 
	Parameter ClkFreq bound to: 100000000 - type: integer 
	Parameter CMD_RX_BUFFER_BYTES bound to: 4'b1111 
	Parameter CMD_RX_BUFFER_WIDTH bound to: 120 - type: integer 
	Parameter WAVEFORM_WIDTH bound to: 16 - type: integer 
	Parameter WAVEFORM_MAX_DEPTH bound to: 1023 - type: integer 
	Parameter WAVEFORM_COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter ESC_IDLE bound to: 4'b0000 
	Parameter ESC_DETECT bound to: 4'b0001 
	Parameter ESC_C_FOUND bound to: 4'b0010 
	Parameter ESC_R_FOUND bound to: 4'b0011 
	Parameter ESC_W_FOUND bound to: 4'b0100 
	Parameter ESC_A_FOUND bound to: 4'b0101 
	Parameter MAIN_IDLE bound to: 4'b0000 
	Parameter MAIN_BTF_READ_NUM_DIGITS bound to: 4'b0001 
	Parameter MAIN_BTF_READ_BYTE_COUNT bound to: 4'b0010 
	Parameter MAIN_BTF_READ_RAW_DATA bound to: 4'b0011 
	Parameter MAIN_BTF_READ_RAW_DATA_ESC_DETECTED bound to: 4'b0100 
	Parameter MAIN_BTF_CHECK_TERMINATOR bound to: 4'b0101 
	Parameter MAIN_BTF_EXECUTION bound to: 4'b0110 
	Parameter MAIN_CMD_READ_BYTE_COUNT bound to: 4'b0111 
	Parameter MAIN_CMD_READ_ASCII_STRING bound to: 4'b1000 
	Parameter MAIN_CMD_READ_ASCII_STRING_ESC_DETECTED bound to: 4'b1001 
	Parameter MAIN_CMD_CHECK_TERMINATOR bound to: 4'b1010 
	Parameter MAIN_CMD_EXECUTION bound to: 4'b1011 
	Parameter MAIN_ESC_CHAR_DETECTED bound to: 4'b1100 
	Parameter MAIN_WRONG_FORMAT bound to: 4'b1101 
	Parameter MAIN_IDLE_FIRST_ESC_DETECTED bound to: 4'b1110 
	Parameter TERMINATOR_LENGTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'async_receiver' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/async_receiver.v:4]
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 57600 - type: integer 
	Parameter Baud8 bound to: 460800 - type: integer 
	Parameter Baud8GeneratorAccWidth bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element RxD_data_error_reg was removed.  [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/async_receiver.v:85]
INFO: [Synth 8-256] done synthesizing module 'async_receiver' (1#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/async_receiver.v:4]
WARNING: [Synth 8-350] instance 'RXUSB' of module 'async_receiver' requires 6 connections, but only 4 given [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:72]
INFO: [Synth 8-638] synthesizing module 'ascii2hex' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/ascii2hex.v:21]
INFO: [Synth 8-256] done synthesizing module 'ascii2hex' (2#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/ascii2hex.v:21]
INFO: [Synth 8-226] default block is never used [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:269]
INFO: [Synth 8-256] done synthesizing module 'data_receiver' (3#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:24]
WARNING: [Synth 8-350] instance 'receiver' of module 'data_receiver' requires 18 connections, but only 10 given [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:124]
INFO: [Synth 8-638] synthesizing module 'data_sender' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:22]
	Parameter BaudRate bound to: 57600 - type: integer 
	Parameter ClkFreq bound to: 100000000 - type: integer 
	Parameter TX_BUFFER1_BYTES bound to: 4'b1111 
	Parameter TX_BUFFER1_WIDTH bound to: 120 - type: integer 
	Parameter TX_BUFFER1_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter TX_BUFFER2_BYTES bound to: 9'b100000000 
	Parameter TX_BUFFER2_WIDTH bound to: 2048 - type: integer 
	Parameter TX_BUFFER2_LENGTH_WIDTH bound to: 9 - type: integer 
	Parameter TX_WAVEFORM_BUFFER_BYTES bound to: 8'b10000000 
	Parameter TX_WAVEFORM_BTF_HEADER bound to: #280 - type: string 
	Parameter TX_WAVEFORM_BUFFER_WIDTH bound to: 1024 - type: integer 
	Parameter TX_WAVEFORM_BUFFER_LENGTH_WIDTH bound to: 8 - type: integer 
	Parameter TERMINATOR_LENGTH bound to: 2 - type: integer 
	Parameter MAIN_FIFO_INITIALIZE bound to: 0 - type: integer 
	Parameter MAIN_FIFO_INITIALIZE_WAIT bound to: 1 - type: integer 
	Parameter MAIN_IDLE bound to: 4 - type: integer 
	Parameter MAIN_ESC_CHAR_SEND bound to: 5 - type: integer 
	Parameter MAIN_SEND_FINISH bound to: 6 - type: integer 
	Parameter MAIN_BUFFER1_SEND bound to: 8 - type: integer 
	Parameter TX_FULL_BUFFER1_WIDTH bound to: 136 - type: integer 
	Parameter MAIN_BUFFER2_SEND bound to: 9 - type: integer 
	Parameter TX_FULL_BUFFER2_WIDTH bound to: 2088 - type: integer 
	Parameter MAIN_WAVEFORM_BUFFER_SEND bound to: 10 - type: integer 
	Parameter TX_FULL_WAVEFORM_BUFFER_WIDTH bound to: 1056 - type: integer 
	Parameter MAIN_SEND_TERMINATOR bound to: 16 - type: integer 
	Parameter MAIN_ESC_DETECTED bound to: 17 - type: integer 
	Parameter FIFO_RESET_WAIT_COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter FIFO_RESET_WAIT_INTERVAL bound to: 15 - type: integer 
	Parameter TX_IDLE bound to: 4'b0000 
	Parameter TX_WAIT1 bound to: 4'b0001 
	Parameter TX_WAIT2 bound to: 4'b0010 
INFO: [Synth 8-638] synthesizing module 'hex2ascii' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/hex2ascii.v:21]
INFO: [Synth 8-256] done synthesizing module 'hex2ascii' (4#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/hex2ascii.v:21]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.runs/synth_1/.Xil/Vivado-8636-DESKTOP-DKK2GQK/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (5#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.runs/synth_1/.Xil/Vivado-8636-DESKTOP-DKK2GQK/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'async_transmitter' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/async_transmitter.v:6]
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 57600 - type: integer 
	Parameter RegisterInputData bound to: 1 - type: integer 
	Parameter BaudGeneratorAccWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'async_transmitter' (6#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/async_transmitter.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_sender' (7#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:22]
WARNING: [Synth 8-350] instance 'sender' of module 'data_sender' requires 19 connections, but only 14 given [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
INFO: [Synth 8-638] synthesizing module 'led_intensity_adjust' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/led_intensity_adjust.v:23]
INFO: [Synth 8-256] done synthesizing module 'led_intensity_adjust' (8#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/led_intensity_adjust.v:23]
INFO: [Synth 8-638] synthesizing module 'AD9910_driver' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9910_driver.sv:23]
	Parameter NUM_CS bound to: 8'b00000010 
	Parameter DEST_VAL bound to: 12'b000000000001 
	Parameter CHANNEL_LENGTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rto_core_prime' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/rto_core_prime.sv:23]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_1' [c:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/ip/fifo_generator_1/synth/fifo_generator_1.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 511 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 510 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_0' declared at 'c:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/ip/fifo_generator_1/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_0' [c:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/ip/fifo_generator_1/synth/fifo_generator_1.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_1' (19#1) [c:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/ip/fifo_generator_1/synth/fifo_generator_1.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'rto_core_prime' (20#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/rto_core_prime.sv:23]
INFO: [Synth 8-638] synthesizing module 'rti_core_prime' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/rti_core_prime.sv:23]
INFO: [Synth 8-256] done synthesizing module 'rti_core_prime' (21#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/rti_core_prime.sv:23]
INFO: [Synth 8-638] synthesizing module 'gpo_core_prime' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/gpo_core_prime.sv:23]
	Parameter DEST_VAL bound to: 12'b000000000001 
	Parameter CHANNEL_LENGTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gpo_core_prime' (22#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/gpo_core_prime.sv:23]
INFO: [Synth 8-638] synthesizing module 'gpi_core_prime' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/gpi_core_prime.sv:23]
	Parameter DEST_VAL bound to: 12'b000000000001 
	Parameter CHANNEL_LENGTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gpi_core_prime' (23#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/gpi_core_prime.sv:23]
INFO: [Synth 8-638] synthesizing module 'spi_fsm_module' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_fsm_module.sv:23]
	Parameter NUM_CS bound to: 8'b00000010 
	Parameter IDLE bound to: 3'b000 
	Parameter LOW bound to: 3'b001 
	Parameter HIGH bound to: 3'b010 
	Parameter WAIT_LOW bound to: 3'b011 
	Parameter LAST_HIGH bound to: 3'b100 
	Parameter LAST_LOW bound to: 3'b101 
	Parameter EXTEND_LOW bound to: 4'b0110 
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/clock_divider.sv:23]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (24#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/clock_divider.sv:23]
INFO: [Synth 8-638] synthesizing module 'shift_register_out' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/shift_register_out.sv:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_out' (25#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/shift_register_out.sv:23]
INFO: [Synth 8-638] synthesizing module 'shift_register_in' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/shift_register_in.sv:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_in' (26#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/shift_register_in.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_fsm_module.sv:158]
WARNING: [Synth 8-6014] Unused sequential element config_dummy_reg was removed.  [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_fsm_module.sv:133]
INFO: [Synth 8-256] done synthesizing module 'spi_fsm_module' (27#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_fsm_module.sv:23]
INFO: [Synth 8-638] synthesizing module 'spi_multiple_single_output' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_multiple_single_output.sv:23]
	Parameter NUM_CS bound to: 8'b00000010 
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (28#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-256] done synthesizing module 'spi_multiple_single_output' (29#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_multiple_single_output.sv:23]
INFO: [Synth 8-638] synthesizing module 'single_output_port' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/single_output_port.sv:23]
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter DEST_VAL bound to: 12'b000000000001 
	Parameter CHANNEL_LENGTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_output_port' (30#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/single_output_port.sv:23]
INFO: [Synth 8-638] synthesizing module 'single_output_port__parameterized0' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/single_output_port.sv:23]
	Parameter NUM_DATA bound to: 6 - type: integer 
	Parameter DEST_VAL bound to: 12'b000000000001 
	Parameter CHANNEL_LENGTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_output_port__parameterized0' (30#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/single_output_port.sv:23]
INFO: [Synth 8-638] synthesizing module 'single_output_port__parameterized1' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/single_output_port.sv:23]
	Parameter NUM_DATA bound to: 19 - type: integer 
	Parameter DEST_VAL bound to: 12'b000000000001 
	Parameter CHANNEL_LENGTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_output_port__parameterized1' (30#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/single_output_port.sv:23]
INFO: [Synth 8-256] done synthesizing module 'AD9910_driver' (31#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9910_driver.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'rto_overflow_error_data' does not match port width (128) of module 'AD9910_driver' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:315]
INFO: [Synth 8-638] synthesizing module 'timestamp_counter' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/timestamp_counter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'timestamp_counter' (32#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/timestamp_counter.sv:23]
INFO: [Synth 8-638] synthesizing module 'device_DNA' [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/imports/new/device_DNA.v:23]
	Parameter START bound to: 4'b0000 
	Parameter DNA_PORT_READ bound to: 4'b0001 
	Parameter DNA_PORT_SHIFT bound to: 4'b0010 
	Parameter DNA_PORT_FINISHED bound to: 4'b0011 
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3032]
	Parameter SIM_DNA_VALUE bound to: 57'b000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (33#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-256] done synthesizing module 'device_DNA' (34#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/imports/new/device_DNA.v:23]
WARNING: [Synth 8-6014] Unused sequential element BTN0Delay_reg was removed.  [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:844]
WARNING: [Synth 8-3848] Net flush_rto_fifo in module/entity main does not have driver. [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:256]
WARNING: [Synth 8-3848] Net flush_rti_fifo in module/entity main does not have driver. [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:260]
WARNING: [Synth 8-3848] Net reset_counter in module/entity main does not have driver. [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:342]
WARNING: [Synth 8-3848] Net start_counter in module/entity main does not have driver. [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:343]
INFO: [Synth 8-256] done synthesizing module 'main' (35#1) [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:33]
WARNING: [Synth 8-3917] design main has port d5 driven by constant 0
WARNING: [Synth 8-3917] design main has port d4 driven by constant 0
WARNING: [Synth 8-3917] design main has port d3 driven by constant 0
WARNING: [Synth 8-3917] design main has port d2 driven by constant 0
WARNING: [Synth 8-3917] design main has port d1 driven by constant 0
WARNING: [Synth 8-3917] design main has port d0 driven by constant 0
WARNING: [Synth 8-3331] design clock_divider has unconnected port divide[0]
WARNING: [Synth 8-3331] design spi_fsm_module has unconnected port spi_config_in[28]
WARNING: [Synth 8-3331] design spi_fsm_module has unconnected port spi_config_in[27]
WARNING: [Synth 8-3331] design spi_fsm_module has unconnected port spi_config_in[26]
WARNING: [Synth 8-3331] design spi_fsm_module has unconnected port spi_config_in[25]
WARNING: [Synth 8-3331] design spi_fsm_module has unconnected port spi_config_in[24]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port INT_CLK
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH[8]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH[7]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_NEGATE[8]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_NEGATE[7]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH[8]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH[7]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH[6]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH[5]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH[4]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_NEGATE[8]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_NEGATE[7]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design builtin_extdepth_v6 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design builtin_top_v6 has unconnected port RD_RST
WARNING: [Synth 8-3331] design reset_builtin has unconnected port WR_CLK
WARNING: [Synth 8-3331] design reset_builtin has unconnected port RD_CLK
WARNING: [Synth 8-3331] design reset_builtin has unconnected port INT_CLK
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design output_blk has unconnected port VALID_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 614.957 ; gain = 311.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[1] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[2] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[3] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[4] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[5] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[6] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[7] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[8] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[9] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[10] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[11] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[12] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[13] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[14] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[15] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[16] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[17] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[18] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[19] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[20] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[21] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[22] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[23] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[24] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[25] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[26] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[27] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[28] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[29] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[30] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[31] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[32] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[33] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[34] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[35] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[36] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[37] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[38] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[39] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[40] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[41] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[42] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[43] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[44] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[45] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[46] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[47] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[48] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[49] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[50] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[51] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[52] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[53] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[54] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[55] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[56] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[57] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[58] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[59] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[60] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[61] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[62] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[63] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[64] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[65] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[66] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[67] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[68] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[69] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[70] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[71] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[72] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[73] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[74] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[75] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[76] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[77] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[78] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[79] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[80] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[81] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[82] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[83] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[84] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[85] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[86] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[87] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[88] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[89] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[90] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[91] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[92] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[93] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[94] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[95] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[96] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[97] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[98] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[99] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
WARNING: [Synth 8-3295] tying undriven pin sender:TX_waveform_buffer[100] to constant 0 [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:164]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 614.957 ; gain = 311.707
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.runs/synth_1/.Xil/Vivado-8636-DESKTOP-DKK2GQK/dcp3/fifo_generator_0_in_context.xdc] for cell 'sender/transmitter_FIFO'
Finished Parsing XDC File [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.runs/synth_1/.Xil/Vivado-8636-DESKTOP-DKK2GQK/dcp3/fifo_generator_0_in_context.xdc] for cell 'sender/transmitter_FIFO'
Parsing XDC File [c:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'AD9910_driver_0/rti_core_prime_0/rti_core_FIFO/U0'
Finished Parsing XDC File [c:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'AD9910_driver_0/rti_core_prime_0/rti_core_FIFO/U0'
Parsing XDC File [c:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'AD9910_driver_0/rto_core_prime_0/rto_core_FIFO/U0'
Finished Parsing XDC File [c:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'AD9910_driver_0/rto_core_prime_0/rto_core_FIFO/U0'
Parsing XDC File [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/constrs_1/imports/Arty_S7/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/constrs_1/imports/Arty_S7/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/constrs_1/imports/Arty_S7/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 957.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 957.805 ; gain = 654.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 957.805 ; gain = 654.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for AD9910_driver_0/rti_core_prime_0/rti_core_FIFO/U0. (constraint file  C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for AD9910_driver_0/rto_core_prime_0/rto_core_FIFO/U0. (constraint file  C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for AD9910_driver_0/rti_core_prime_0/rti_core_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AD9910_driver_0/rto_core_prime_0/rto_core_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sender/transmitter_FIFO. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 957.805 ; gain = 654.555
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'async_receiver'
INFO: [Synth 8-5544] ROM "RxD_bit_inv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RxD_bit_inv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_spacing" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element gap_count_reg was removed.  [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/async_receiver.v:89]
INFO: [Synth 8-802] inferred FSM for state register 'escape_state_reg' in module 'data_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'main_state_reg' in module 'data_receiver'
INFO: [Synth 8-5546] ROM "esc_char_detected" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "escape_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "main_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TERMINATOR_CURRENT_CHAR_POINTER" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "TERMINATOR_CURRENT_CHAR_POINTER" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "debug1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debug3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debug2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrong_format" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "main_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "main_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "main_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'async_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'main_state_reg' in module 'data_sender'
INFO: [Synth 8-802] inferred FSM for state register 'transmitter_state_reg' in module 'data_sender'
INFO: [Synth 8-5544] ROM "FIFO_wr_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_wr_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "main_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_reset_wait_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "TX_full_buffer1_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TX_full_buffer1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reset_FIFO" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "main_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TxD_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/led_intensity_adjust.v:47]
INFO: [Synth 8-802] inferred FSM for state register 'spi_fsm_state_reg' in module 'spi_fsm_module'
INFO: [Synth 8-5544] ROM "sck_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_counter_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "initialize_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_fsm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "spi_fsm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "spi_fsm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_fsm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'device_DNA'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "DNA_PORT_shift" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DNA_PORT_read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DNA_PORT_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'main_state_reg' in module 'main'
INFO: [Synth 8-5546] ROM "TX_buffer1_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "TX_buffer1_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                       0000000001 |                             0000
                 iSTATE0 |                       0000000010 |                             1000
                 iSTATE1 |                       0000000100 |                             1001
                 iSTATE2 |                       0000001000 |                             1010
                 iSTATE3 |                       0000010000 |                             1011
                 iSTATE4 |                       0000100000 |                             1100
                 iSTATE5 |                       0001000000 |                             1101
                 iSTATE6 |                       0010000000 |                             1110
                 iSTATE7 |                       0100000000 |                             1111
                 iSTATE8 |                       1000000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ESC_IDLE |                           000001 |                             0000
              ESC_DETECT |                           000010 |                             0001
             ESC_C_FOUND |                           000100 |                             0010
             ESC_R_FOUND |                           001000 |                             0011
             ESC_A_FOUND |                           010000 |                             0101
             ESC_W_FOUND |                           100000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'escape_state_reg' using encoding 'one-hot' in module 'data_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
  MAIN_ESC_CHAR_DETECTED |                  000000000000001 |                             1100
               MAIN_IDLE |                  000000000000010 |                             0000
MAIN_BTF_READ_NUM_DIGITS |                  000000000000100 |                             0001
MAIN_BTF_READ_BYTE_COUNT |                  000000000001000 |                             0010
  MAIN_BTF_READ_RAW_DATA |                  000000000010000 |                             0011
MAIN_BTF_READ_RAW_DATA_ESC_DETECTED |                  000000000100000 |                             0100
MAIN_BTF_CHECK_TERMINATOR |                  000000001000000 |                             0101
      MAIN_BTF_EXECUTION |                  000000010000000 |                             0110
MAIN_CMD_READ_BYTE_COUNT |                  000000100000000 |                             0111
MAIN_CMD_READ_ASCII_STRING |                  000001000000000 |                             1000
MAIN_CMD_READ_ASCII_STRING_ESC_DETECTED |                  000010000000000 |                             1001
MAIN_CMD_CHECK_TERMINATOR |                  000100000000000 |                             1010
      MAIN_CMD_EXECUTION |                  001000000000000 |                             1011
MAIN_IDLE_FIRST_ESC_DETECTED |                  010000000000000 |                             1110
       MAIN_WRONG_FORMAT |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_state_reg' using encoding 'one-hot' in module 'data_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                    0000000000001 |                             0000
                 iSTATE0 |                    0000000000010 |                             0001
                 iSTATE1 |                    0000000000100 |                             0100
                 iSTATE2 |                    0000000001000 |                             1000
                 iSTATE3 |                    0000000010000 |                             1001
                 iSTATE4 |                    0000000100000 |                             1010
                 iSTATE5 |                    0000001000000 |                             1011
                 iSTATE6 |                    0000010000000 |                             1100
                 iSTATE7 |                    0000100000000 |                             1101
                 iSTATE8 |                    0001000000000 |                             1110
                 iSTATE9 |                    0010000000000 |                             1111
                iSTATE10 |                    0100000000000 |                             0010
                iSTATE11 |                    1000000000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'async_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    MAIN_FIFO_INITIALIZE |                       0000000001 |                           000000
MAIN_FIFO_INITIALIZE_WAIT |                       0000000010 |                           000001
       MAIN_ESC_DETECTED |                       0000000100 |                           010001
      MAIN_ESC_CHAR_SEND |                       0000001000 |                           000101
        MAIN_SEND_FINISH |                       0000010000 |                           000110
               MAIN_IDLE |                       0000100000 |                           000100
       MAIN_BUFFER1_SEND |                       0001000000 |                           001000
       MAIN_BUFFER2_SEND |                       0010000000 |                           001001
MAIN_WAVEFORM_BUFFER_SEND |                       0100000000 |                           001010
    MAIN_SEND_TERMINATOR |                       1000000000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_state_reg' using encoding 'one-hot' in module 'data_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                             0001 |                             0000
                TX_WAIT1 |                             0010 |                             0001
                TX_WAIT2 |                             0100 |                             0010
                  iSTATE |                             1000 |                             1111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transmitter_state_reg' using encoding 'one-hot' in module 'data_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
              EXTEND_LOW |                          0000010 |                              110
                     LOW |                          0000100 |                              001
               LAST_HIGH |                          0001000 |                              100
                LAST_LOW |                          0010000 |                              101
                WAIT_LOW |                          0100000 |                              011
                    HIGH |                          1000000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_fsm_state_reg' using encoding 'one-hot' in module 'spi_fsm_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                             0001 |                             0000
           DNA_PORT_READ |                             0010 |                             0001
          DNA_PORT_SHIFT |                             0100 |                             0010
       DNA_PORT_FINISHED |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'device_DNA'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               MAIN_IDLE |                      00000000001 |                             0000
MAIN_DDS_WAIT_FOR_BUSY_ON |                      00000000010 |                             0001
MAIN_DDS_WAIT_FOR_BUSY_OFF |                      00000000100 |                             0010
   MAIN_DDS_IOUPDATE_OUT |                      00000001000 |                             1101
   MAIN_DDS_IOUPDATE_END |                      00000010000 |                             1110
       MAIN_DRIVER_RESET |                      00000100000 |                             0111
        MAIN_SET_COUNTER |                      00001000000 |                             1000
        MAIN_SET_DDS_PIN |                      00010000000 |                             1010
         MAIN_WRITE_FIFO |                      00100000000 |                             1011
      MAIN_READ_RTI_FIFO |                      01000000000 |                             1100
        MAIN_UNKNOWN_CMD |                      10000000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_state_reg' using encoding 'one-hot' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 957.805 ; gain = 654.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |spi_multiple_single_output__GC0 |           1|        10|
|2     |AD9910_driver__GC0              |           1|      2712|
|3     |main__GCB0                      |           1|     44123|
|4     |main__GCB1                      |           1|     40754|
|5     |main__GCB2                      |           1|     22805|
|6     |main__GCB3                      |           1|     32770|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register TX_buffer2_reg [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:175]
INFO: [Synth 8-3538] Detected potentially large (wide) register BTF_capture_reg [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:680]
INFO: [Synth 8-3538] Detected potentially large (wide) register TX_full_buffer2_reg [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:244]
INFO: [Synth 8-3538] Detected potentially large (wide) register TX_full_waveform_buffer_reg [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:252]
INFO: [Synth 8-3538] Detected potentially large (wide) register BTF_RXBuffer_reg [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:359]
INFO: [Synth 8-3538] Detected potentially large (wide) register BTF_Buffer_reg [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:394]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	             2088 Bit    Registers := 1     
	             2048 Bit    Registers := 4     
	             1056 Bit    Registers := 1     
	              136 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	              120 Bit    Registers := 3     
	               64 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 89    
+---Muxes : 
	   2 Input   2088 Bit        Muxes := 3     
	   3 Input   2088 Bit        Muxes := 1     
	  10 Input   2088 Bit        Muxes := 2     
	  15 Input   2048 Bit        Muxes := 2     
	   2 Input   2048 Bit        Muxes := 6     
	  11 Input   2048 Bit        Muxes := 2     
	  17 Input   2048 Bit        Muxes := 1     
	   2 Input   1056 Bit        Muxes := 4     
	   3 Input   1056 Bit        Muxes := 1     
	  10 Input   1056 Bit        Muxes := 2     
	   2 Input    136 Bit        Muxes := 4     
	   3 Input    136 Bit        Muxes := 1     
	  10 Input    136 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    124 Bit        Muxes := 1     
	  11 Input    120 Bit        Muxes := 2     
	  20 Input    120 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 3     
	  15 Input    120 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	  11 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 4     
	   4 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  31 Input     15 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	  26 Input     11 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	  11 Input      9 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	  17 Input      9 Bit        Muxes := 1     
	  15 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 7     
	  11 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	  11 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 5     
	  10 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 70    
	   7 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 22    
	  13 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register TX_buffer2_reg [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:175]
INFO: [Synth 8-3538] Detected potentially large (wide) register BTF_capture_reg [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv:680]
INFO: [Synth 8-3538] Detected potentially large (wide) register TX_full_buffer2_reg [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:244]
INFO: [Synth 8-3538] Detected potentially large (wide) register TX_full_waveform_buffer_reg [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_sender_v1_01.sv:252]
INFO: [Synth 8-3538] Detected potentially large (wide) register BTF_RXBuffer_reg [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:359]
INFO: [Synth 8-3538] Detected potentially large (wide) register BTF_Buffer_reg [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/data_receiver_v1_00.v:394]
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	             2048 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	              120 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  15 Input   2048 Bit        Muxes := 1     
	   2 Input   2048 Bit        Muxes := 5     
	  11 Input   2048 Bit        Muxes := 2     
	  17 Input   2048 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 1     
	  11 Input    120 Bit        Muxes := 2     
	  20 Input    120 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 2     
	  11 Input     64 Bit        Muxes := 2     
	  26 Input     11 Bit        Muxes := 1     
	  11 Input      9 Bit        Muxes := 2     
	  16 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	  17 Input      9 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  11 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 30    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module spi_multiple_single_output 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 3     
Module reset_builtin 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module builtin_prim_v6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module builtin_prim_v6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module builtin_top_v6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rto_core_prime 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module reset_builtin__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module builtin_prim_v6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module builtin_prim_v6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module builtin_top_v6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rti_core_prime 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module gpo_core_prime 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
Module gpi_core_prime 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module shift_register_out 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   4 Input     34 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift_register_in 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spi_fsm_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	  12 Input      7 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 13    
Module single_output_port 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module single_output_port__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module single_output_port__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module hex2ascii__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module hex2ascii__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module hex2ascii__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module hex2ascii 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module async_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  14 Input     13 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module data_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             2088 Bit    Registers := 1     
	             1056 Bit    Registers := 1     
	              136 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   2088 Bit        Muxes := 3     
	   3 Input   2088 Bit        Muxes := 1     
	  10 Input   2088 Bit        Muxes := 2     
	   2 Input   1056 Bit        Muxes := 4     
	   3 Input   1056 Bit        Muxes := 1     
	  10 Input   1056 Bit        Muxes := 2     
	   2 Input    136 Bit        Muxes := 3     
	   3 Input    136 Bit        Muxes := 1     
	  10 Input    136 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  10 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 4     
Module device_DNA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module timestamp_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module led_intensity_adjust 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
Module ascii2hex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module data_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	             2048 Bit    Registers := 2     
	              120 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	  15 Input   2048 Bit        Muxes := 1     
	   2 Input   2048 Bit        Muxes := 1     
	  15 Input    120 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 1     
	  31 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	  15 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "TX_full_buffer1_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TX_full_buffer1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/led_intensity_adjust.v:47]
WARNING: [Synth 8-6014] Unused sequential element gap_count_reg was removed.  [C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/async_receiver.v:89]
INFO: [Synth 8-5546] ROM "esc_char_detected" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "escape_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TERMINATOR_CURRENT_CHAR_POINTER" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TX_buffer1_ready" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design main has port d5 driven by constant 0
WARNING: [Synth 8-3917] design main has port d4 driven by constant 0
WARNING: [Synth 8-3917] design main has port d3 driven by constant 0
WARNING: [Synth 8-3917] design main has port d2 driven by constant 0
WARNING: [Synth 8-3917] design main has port d1 driven by constant 0
WARNING: [Synth 8-3917] design main has port d0 driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AD9910_driver_0i_1/\gpi_core_prime_0/gpi_out_buffer_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/TX_waveform_buffer_ready_delay_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1007] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1006] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1005] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1004] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1003] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1002] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1001] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[1000] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[999] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[998] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[997] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[996] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[995] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[994] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[993] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[992] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[991] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[990] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/sender/\TX_full_waveform_buffer_reg[989] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[1]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[2]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[6]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[9]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[10]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[14]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[16]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[17]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[18]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[22]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[23]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[24]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[25]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[26]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[29]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[30]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[31]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[32]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[33]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[34]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[35]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[36]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[37]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[38]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[39]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[40]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[41]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[42]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[43]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[44]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[45]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[46]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[47]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[48]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[49]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[50]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[51]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[52]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[53]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[54]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[55]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[56]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[57]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[58]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[59]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[60]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[61]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[62]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[63]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[64]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[65]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[66]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[67]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[68]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[69]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[70]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[71]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[72]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[73]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[74]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[75]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[76]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[77]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[78]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[79]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[80]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[81]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[82]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[83]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[84]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[85]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[86]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[87]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[88]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[89]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[90]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[91]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[92]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[93]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[94]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[95]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[96]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[97]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[98]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[99]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[100]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[101]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[102]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[103]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[104]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[105]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[106]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[107]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[108]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[109]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[110]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[111]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[112]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[113]) is unused and will be removed from module data_sender.
WARNING: [Synth 8-3332] Sequential element (TX_full_waveform_buffer_reg[114]) is unused and will be removed from module data_sender.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 1424.824 ; gain = 1121.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |spi_multiple_single_output__GC0 |           1|        10|
|2     |AD9910_driver__GC0              |           1|      1395|
|3     |main__GCB0                      |           1|     18943|
|4     |main__GCB1                      |           1|     26460|
|5     |main__GCB2                      |           1|     14120|
|6     |main__GCB3                      |           1|      1933|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:15 . Memory (MB): peak = 1424.824 ; gain = 1121.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1424.824 ; gain = 1121.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |spi_multiple_single_output__GC0 |           1|        10|
|2     |AD9910_driver__GC0              |           1|      1395|
|3     |main__GCB0                      |           1|     18673|
|4     |main__GCB1                      |           1|     26325|
|5     |main__GCB2                      |           1|     14120|
|6     |main__GCB3                      |           1|      1933|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:33 ; elapsed = 00:02:35 . Memory (MB): peak = 1424.824 ; gain = 1121.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5777] Ignored max_fanout on net \receiver/FSM_onehot_main_state_reg_n_0_[4]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \sender/FSM_onehot_main_state_reg_n_0_[5]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \sender/FSM_onehot_main_state_reg_n_0_[7]  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \FSM_onehot_main_state_reg_n_0_[0]  because some of its loads are not in same hierarchy as its driver   
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:36 ; elapsed = 00:02:38 . Memory (MB): peak = 1424.824 ; gain = 1121.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:02:38 . Memory (MB): peak = 1424.824 ; gain = 1121.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:02:39 . Memory (MB): peak = 1424.824 ; gain = 1121.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1424.824 ; gain = 1121.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1424.824 ; gain = 1121.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1424.824 ; gain = 1121.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_0 | inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0] | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-----------------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |fifo_generator_0 |     1|
|2     |BUFG             |     1|
|3     |CARRY4           |   175|
|4     |DNA_PORT         |     1|
|5     |FIFO36E1         |     4|
|6     |LUT1             |    55|
|7     |LUT2             |   223|
|8     |LUT3             |  2681|
|9     |LUT4             |   417|
|10    |LUT5             |  4293|
|11    |LUT6             |  6518|
|12    |SRL16E           |     2|
|13    |FDE_1            |     4|
|14    |FDPE             |    14|
|15    |FDRE             | 11749|
|16    |FDSE             |   101|
|17    |IBUF             |     2|
|18    |IOBUF            |     2|
|19    |OBUF             |    39|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-----------------------------------+------+
|      |Instance                                         |Module                             |Cells |
+------+-------------------------------------------------+-----------------------------------+------+
|1     |top                                              |                                   | 26293|
|2     |  AD9910_driver_0                                |AD9910_driver                      |   821|
|3     |    gpi_core_prime_0                             |gpi_core_prime                     |   100|
|4     |    gpo_core_prime_0                             |gpo_core_prime                     |   118|
|5     |    io_update_port                               |single_output_port                 |     2|
|6     |    parallel_port_1                              |single_output_port__parameterized1 |    17|
|7     |    rti_core_prime_0                             |rti_core_prime                     |   170|
|8     |      rti_core_FIFO                              |fifo_generator_1__xdcDup__1        |    41|
|9     |        U0                                       |fifo_generator_v13_2_0__2          |    41|
|10    |          inst_fifo_gen                          |fifo_generator_v13_2_0_synth_2     |    41|
|11    |            \gconvfifo.rf                        |fifo_generator_top_3               |    41|
|12    |              \gbi.bi                            |fifo_generator_v13_2_0_builtin_4   |    41|
|13    |                \g7ser_birst.rstbt               |reset_builtin_5                    |    21|
|14    |                \v7_bi_fifo.fblk                 |builtin_top_v6_6                   |    20|
|15    |                  \gextw[1].gnll_fifo.inst_extd  |builtin_extdepth_v6_7              |    10|
|16    |                    \gonep.inst_prim             |builtin_prim_v6_10                 |     6|
|17    |                  \gextw[2].gnll_fifo.inst_extd  |builtin_extdepth_v6_8              |     9|
|18    |                    \gonep.inst_prim             |builtin_prim_v6_9                  |     5|
|19    |    rto_core_prime_0                             |rto_core_prime                     |   131|
|20    |      rto_core_FIFO                              |fifo_generator_1                   |    41|
|21    |        U0                                       |fifo_generator_v13_2_0             |    41|
|22    |          inst_fifo_gen                          |fifo_generator_v13_2_0_synth       |    41|
|23    |            \gconvfifo.rf                        |fifo_generator_top                 |    41|
|24    |              \gbi.bi                            |fifo_generator_v13_2_0_builtin     |    41|
|25    |                \g7ser_birst.rstbt               |reset_builtin                      |    21|
|26    |                \v7_bi_fifo.fblk                 |builtin_top_v6                     |    20|
|27    |                  \gextw[1].gnll_fifo.inst_extd  |builtin_extdepth_v6                |    10|
|28    |                    \gonep.inst_prim             |builtin_prim_v6_1                  |     6|
|29    |                  \gextw[2].gnll_fifo.inst_extd  |builtin_extdepth_v6_0              |     9|
|30    |                    \gonep.inst_prim             |builtin_prim_v6                    |     5|
|31    |    spi_fsm_module_0                             |spi_fsm_module                     |   278|
|32    |      clock_divider_0                            |clock_divider                      |    40|
|33    |      shift_register_in_0                        |shift_register_in                  |    65|
|34    |      shift_register_out_0                       |shift_register_out                 |    70|
|35    |    spi_multiple_single_output_0                 |spi_multiple_single_output         |     5|
|36    |  device_DNA_inst                                |device_DNA                         |   153|
|37    |  led_intensity_modulator                        |led_intensity_adjust               |    33|
|38    |  receiver                                       |data_receiver                      | 13716|
|39    |    RXUSB                                        |async_receiver                     |  2254|
|40    |  sender                                         |data_sender                        |  6882|
|41    |    TXUSB                                        |async_transmitter                  |    78|
|42    |  timestamp_counter_0                            |timestamp_counter                  |   129|
+------+-------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1424.824 ; gain = 1121.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1151 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:11 ; elapsed = 00:02:28 . Memory (MB): peak = 1424.824 ; gain = 778.727
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1424.824 ; gain = 1121.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 4 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
272 Infos, 375 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 1424.824 ; gain = 1132.785
INFO: [Common 17-1381] The checkpoint 'C:/M-labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1424.824 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 23 19:54:48 2020...
