<stg><name>dense_latency<ap_fixed<8, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5></name>


<trans_list>

<trans id="135" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %p_read215 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2

]]></Node>
<StgValue><ssdm name="p_read215"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %p_read114 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read114"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %p_read13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read13"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="8">
<![CDATA[
entry:35 %sext_ln841_12 = sext i8 %p_read215

]]></Node>
<StgValue><ssdm name="sext_ln841_12"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:47 %mul_ln841_1 = mul i14 %sext_ln841_12, i14 16358

]]></Node>
<StgValue><ssdm name="mul_ln841_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 28, void @empty_4, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:7 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read13, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="11">
<![CDATA[
entry:8 %sext_ln841 = sext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln841"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:9 %shl_ln841_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read13, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln841_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="9">
<![CDATA[
entry:10 %sext_ln841_1 = sext i9 %shl_ln841_1

]]></Node>
<StgValue><ssdm name="sext_ln841_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="9">
<![CDATA[
entry:11 %sext_ln841_2 = sext i9 %shl_ln841_1

]]></Node>
<StgValue><ssdm name="sext_ln841_2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:12 %sub_ln841 = sub i12 %sext_ln841_2, i12 %sext_ln841

]]></Node>
<StgValue><ssdm name="sub_ln841"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="12">
<![CDATA[
entry:13 %sext_ln841_3 = sext i12 %sub_ln841

]]></Node>
<StgValue><ssdm name="sext_ln841_3"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:14 %shl_ln841_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read13, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln841_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="12">
<![CDATA[
entry:15 %sext_ln841_4 = sext i12 %shl_ln841_2

]]></Node>
<StgValue><ssdm name="sext_ln841_4"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:16 %add_ln841 = add i13 %sext_ln841_4, i13 %sext_ln841_1

]]></Node>
<StgValue><ssdm name="add_ln841"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="13">
<![CDATA[
entry:17 %sext_ln841_5 = sext i13 %add_ln841

]]></Node>
<StgValue><ssdm name="sext_ln841_5"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:18 %sub_ln841_1 = sub i13 0, i13 %sext_ln841_4

]]></Node>
<StgValue><ssdm name="sub_ln841_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:19 %sub_ln841_2 = sub i13 %sub_ln841_1, i13 %sext_ln841_1

]]></Node>
<StgValue><ssdm name="sub_ln841_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="13">
<![CDATA[
entry:20 %sext_ln841_6 = sext i13 %sub_ln841_2

]]></Node>
<StgValue><ssdm name="sext_ln841_6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:21 %sub_ln841_3 = sub i13 %sext_ln841_1, i13 %sext_ln841_4

]]></Node>
<StgValue><ssdm name="sub_ln841_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="13">
<![CDATA[
entry:22 %sext_ln70 = sext i13 %sub_ln841_3

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="8">
<![CDATA[
entry:23 %sext_ln841_7 = sext i8 %p_read114

]]></Node>
<StgValue><ssdm name="sext_ln841_7"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:24 %shl_ln841_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read114, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln841_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="10">
<![CDATA[
entry:25 %sext_ln841_8 = sext i10 %shl_ln841_3

]]></Node>
<StgValue><ssdm name="sext_ln841_8"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:26 %mul_ln841 = mul i14 %sext_ln841_7, i14 22

]]></Node>
<StgValue><ssdm name="mul_ln841"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:27 %r_V = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read114, i3 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="11">
<![CDATA[
entry:28 %sext_ln841_9 = sext i11 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln841_9"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="11">
<![CDATA[
entry:29 %sext_ln841_10 = sext i11 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln841_10"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:30 %sub_ln841_4 = sub i12 0, i12 %sext_ln841_10

]]></Node>
<StgValue><ssdm name="sub_ln841_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:31 %shl_ln841_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read114, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln841_5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="9">
<![CDATA[
entry:32 %sext_ln841_11 = sext i9 %shl_ln841_5

]]></Node>
<StgValue><ssdm name="sext_ln841_11"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:33 %sub_ln841_5 = sub i12 %sub_ln841_4, i12 %sext_ln841_11

]]></Node>
<StgValue><ssdm name="sub_ln841_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="12">
<![CDATA[
entry:34 %sext_ln1270 = sext i12 %sub_ln841_5

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:36 %shl_ln841_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read215, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln841_6"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="13">
<![CDATA[
entry:37 %sext_ln841_13 = sext i13 %shl_ln841_6

]]></Node>
<StgValue><ssdm name="sext_ln841_13"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:38 %shl_ln841_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read215, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln841_7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="11">
<![CDATA[
entry:39 %sext_ln841_14 = sext i11 %shl_ln841_7

]]></Node>
<StgValue><ssdm name="sext_ln841_14"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:40 %sub_ln841_6 = sub i14 %sext_ln841_13, i14 %sext_ln841_14

]]></Node>
<StgValue><ssdm name="sub_ln841_6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:41 %shl_ln841_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read215, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln841_8"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="12">
<![CDATA[
entry:42 %sext_ln841_15 = sext i12 %shl_ln841_8

]]></Node>
<StgValue><ssdm name="sext_ln841_15"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:43 %shl_ln841_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read215, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln841_9"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="10">
<![CDATA[
entry:44 %sext_ln841_16 = sext i10 %shl_ln841_9

]]></Node>
<StgValue><ssdm name="sext_ln841_16"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:45 %sub_ln841_7 = sub i13 %sext_ln841_15, i13 %sext_ln841_16

]]></Node>
<StgValue><ssdm name="sub_ln841_7"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="13">
<![CDATA[
entry:46 %sext_ln841_17 = sext i13 %sub_ln841_7

]]></Node>
<StgValue><ssdm name="sext_ln841_17"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:48 %mul_ln841_2 = mul i14 %sext_ln841_12, i14 16362

]]></Node>
<StgValue><ssdm name="mul_ln841_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:49 %shl_ln841_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_15, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln841_s"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="12">
<![CDATA[
entry:50 %sext_ln841_18 = sext i12 %shl_ln841_s

]]></Node>
<StgValue><ssdm name="sext_ln841_18"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:51 %shl_ln841_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_15, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln841_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="9">
<![CDATA[
entry:52 %sext_ln841_19 = sext i9 %shl_ln841_4

]]></Node>
<StgValue><ssdm name="sext_ln841_19"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="9">
<![CDATA[
entry:53 %sext_ln841_20 = sext i9 %shl_ln841_4

]]></Node>
<StgValue><ssdm name="sext_ln841_20"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:54 %sub_ln841_8 = sub i13 %sext_ln841_18, i13 %sext_ln841_20

]]></Node>
<StgValue><ssdm name="sub_ln841_8"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="13">
<![CDATA[
entry:55 %sext_ln841_21 = sext i13 %sub_ln841_8

]]></Node>
<StgValue><ssdm name="sext_ln841_21"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:56 %sub_ln841_9 = sub i13 0, i13 %sext_ln841_18

]]></Node>
<StgValue><ssdm name="sub_ln841_9"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:57 %shl_ln841_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_15, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln841_10"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="10">
<![CDATA[
entry:58 %sext_ln841_22 = sext i10 %shl_ln841_10

]]></Node>
<StgValue><ssdm name="sext_ln841_22"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:59 %sub_ln841_10 = sub i13 %sub_ln841_9, i13 %sext_ln841_22

]]></Node>
<StgValue><ssdm name="sub_ln841_10"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="13">
<![CDATA[
entry:60 %sext_ln841_23 = sext i13 %sub_ln841_10

]]></Node>
<StgValue><ssdm name="sext_ln841_23"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:61 %shl_ln841_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_15, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln841_11"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="13">
<![CDATA[
entry:62 %sext_ln841_24 = sext i13 %shl_ln841_11

]]></Node>
<StgValue><ssdm name="sext_ln841_24"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:63 %shl_ln841_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_15, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln841_12"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="11">
<![CDATA[
entry:64 %sext_ln841_25 = sext i11 %shl_ln841_12

]]></Node>
<StgValue><ssdm name="sext_ln841_25"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:65 %sub_ln841_11 = sub i14 %sext_ln841_24, i14 %sext_ln841_25

]]></Node>
<StgValue><ssdm name="sub_ln841_11"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:66 %shl_ln841_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_14, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln841_13"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="12">
<![CDATA[
entry:67 %sext_ln841_26 = sext i12 %shl_ln841_13

]]></Node>
<StgValue><ssdm name="sext_ln841_26"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:68 %shl_ln841_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_14, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln841_14"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="10">
<![CDATA[
entry:69 %sext_ln841_27 = sext i10 %shl_ln841_14

]]></Node>
<StgValue><ssdm name="sext_ln841_27"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:70 %sub_ln841_12 = sub i13 %sext_ln841_27, i13 %sext_ln841_26

]]></Node>
<StgValue><ssdm name="sub_ln841_12"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="13">
<![CDATA[
entry:71 %sext_ln841_28 = sext i13 %sub_ln841_12

]]></Node>
<StgValue><ssdm name="sext_ln841_28"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:72 %shl_ln841_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_14, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln841_15"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="9">
<![CDATA[
entry:73 %sext_ln841_29 = sext i9 %shl_ln841_15

]]></Node>
<StgValue><ssdm name="sext_ln841_29"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:74 %sub_ln841_13 = sub i13 %sext_ln841_26, i13 %sext_ln841_27

]]></Node>
<StgValue><ssdm name="sub_ln841_13"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="13">
<![CDATA[
entry:75 %sext_ln813 = sext i13 %sub_ln841_13

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:76 %add_ln813 = add i14 %mul_ln841_2, i14 %sext_ln841_5

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="14">
<![CDATA[
entry:77 %add_ln813_cast = sext i14 %add_ln813

]]></Node>
<StgValue><ssdm name="add_ln813_cast"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8">
<![CDATA[
entry:78 %p_read2_cast27 = sext i8 %p_read215

]]></Node>
<StgValue><ssdm name="p_read2_cast27"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
entry:79 %p_read3_cast26 = sext i8 %p_read_15

]]></Node>
<StgValue><ssdm name="p_read3_cast26"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:80 %tmp14 = add i9 %p_read3_cast26, i9 %p_read2_cast27

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:81 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp14, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="10">
<![CDATA[
entry:82 %sext_ln813_7 = sext i10 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln813_7"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:83 %add_ln813_1 = add i13 %sub_ln841_2, i13 %sext_ln813_7

]]></Node>
<StgValue><ssdm name="add_ln813_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="13">
<![CDATA[
entry:84 %sext_ln813_11 = sext i13 %add_ln813_1

]]></Node>
<StgValue><ssdm name="sext_ln813_11"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:85 %add_ln813_2 = add i14 %sext_ln813_11, i14 %mul_ln841

]]></Node>
<StgValue><ssdm name="add_ln813_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="14">
<![CDATA[
entry:86 %sext_ln813_12 = sext i14 %add_ln813_2

]]></Node>
<StgValue><ssdm name="sext_ln813_12"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:87 %add_ln813_3 = add i13 %sext_ln841_3, i13 %sub_ln841_12

]]></Node>
<StgValue><ssdm name="add_ln813_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="13">
<![CDATA[
entry:88 %sext_ln813_1 = sext i13 %add_ln813_3

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:89 %add_ln813_4 = add i14 %sext_ln813_1, i14 %sext_ln841_21

]]></Node>
<StgValue><ssdm name="add_ln813_4"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="14">
<![CDATA[
entry:90 %sext_ln813_2 = sext i14 %add_ln813_4

]]></Node>
<StgValue><ssdm name="sext_ln813_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:91 %sub_ln813 = sub i13 %add_ln841, i13 %sext_ln841_8

]]></Node>
<StgValue><ssdm name="sub_ln813"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="13">
<![CDATA[
entry:92 %sext_ln813_3 = sext i13 %sub_ln813

]]></Node>
<StgValue><ssdm name="sext_ln813_3"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:93 %add_ln813_5 = add i14 %sext_ln813_3, i14 %sub_ln841_6

]]></Node>
<StgValue><ssdm name="add_ln813_5"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="14">
<![CDATA[
entry:94 %sext_ln813_4 = sext i14 %add_ln813_5

]]></Node>
<StgValue><ssdm name="sext_ln813_4"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:95 %add_ln813_6 = add i13 %sext_ln841_29, i13 %sext_ln841_26

]]></Node>
<StgValue><ssdm name="add_ln813_6"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="13">
<![CDATA[
entry:96 %sext_ln813_5 = sext i13 %add_ln813_6

]]></Node>
<StgValue><ssdm name="sext_ln813_5"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:97 %add_ln813_8 = add i14 %sext_ln813_5, i14 %sext_ln841_23

]]></Node>
<StgValue><ssdm name="add_ln813_8"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="14">
<![CDATA[
entry:98 %sext_ln813_6 = sext i14 %add_ln813_8

]]></Node>
<StgValue><ssdm name="sext_ln813_6"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:99 %add_ln813_7 = add i15 %sext_ln813_6, i15 %sext_ln813_4

]]></Node>
<StgValue><ssdm name="add_ln813_7"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="15">
<![CDATA[
entry:100 %add_ln813_7_cast = sext i15 %add_ln813_7

]]></Node>
<StgValue><ssdm name="add_ln813_7_cast"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8">
<![CDATA[
entry:101 %p_read_cast29 = sext i8 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_cast29"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:102 %tmp5212 = sub i9 %p_read2_cast27, i9 %p_read_cast29

]]></Node>
<StgValue><ssdm name="tmp5212"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
entry:103 %tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp5212, i2 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="11">
<![CDATA[
entry:104 %sext_ln813_13 = sext i11 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln813_13"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:105 %add_ln813_9 = add i13 %sext_ln813_13, i13 %sext_ln1270

]]></Node>
<StgValue><ssdm name="add_ln813_9"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="13">
<![CDATA[
entry:106 %sext_ln813_14 = sext i13 %add_ln813_9

]]></Node>
<StgValue><ssdm name="sext_ln813_14"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:107 %add_ln813_11 = add i14 %sub_ln841_11, i14 %sext_ln841_28

]]></Node>
<StgValue><ssdm name="add_ln813_11"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="14">
<![CDATA[
entry:108 %sext_ln813_15 = sext i14 %add_ln813_11

]]></Node>
<StgValue><ssdm name="sext_ln813_15"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:109 %add_ln813_10 = add i15 %sext_ln813_15, i15 %sext_ln813_14

]]></Node>
<StgValue><ssdm name="add_ln813_10"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="15">
<![CDATA[
entry:110 %sext_ln813_16 = sext i15 %add_ln813_10

]]></Node>
<StgValue><ssdm name="sext_ln813_16"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:111 %add_ln813_12 = add i14 %sext_ln841_17, i14 %sext_ln841_6

]]></Node>
<StgValue><ssdm name="add_ln813_12"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:112 %add_ln813_14 = add i13 %sub_ln841_10, i13 %sext_ln841_29

]]></Node>
<StgValue><ssdm name="add_ln813_14"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="13">
<![CDATA[
entry:113 %sext_ln813_8 = sext i13 %add_ln813_14

]]></Node>
<StgValue><ssdm name="sext_ln813_8"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:114 %add_ln813_13 = add i14 %sext_ln813_8, i14 %add_ln813_12

]]></Node>
<StgValue><ssdm name="add_ln813_13"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="14">
<![CDATA[
entry:115 %sext_ln813_9 = sext i14 %add_ln813_13

]]></Node>
<StgValue><ssdm name="sext_ln813_9"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:116 %add_ln813_17 = add i14 %sext_ln70, i14 %mul_ln841_1

]]></Node>
<StgValue><ssdm name="add_ln813_17"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:117 %add_ln813_15 = add i14 %add_ln813_17, i14 %sext_ln841_9

]]></Node>
<StgValue><ssdm name="add_ln813_15"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:118 %sub_ln813_1 = sub i14 %add_ln813_15, i14 %sext_ln841_19

]]></Node>
<StgValue><ssdm name="sub_ln813_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="15" op_0_bw="14">
<![CDATA[
entry:119 %sext_ln813_10 = sext i14 %sub_ln813_1

]]></Node>
<StgValue><ssdm name="sext_ln813_10"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:120 %add_ln813_16 = add i15 %sext_ln813_10, i15 %sext_ln813

]]></Node>
<StgValue><ssdm name="add_ln813_16"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="15">
<![CDATA[
entry:121 %sext_ln68 = sext i15 %add_ln813_16

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="112" op_0_bw="112" op_1_bw="16">
<![CDATA[
entry:122 %mrv = insertvalue i112 <undef>, i16 %sext_ln813_2

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="112" op_0_bw="112" op_1_bw="16">
<![CDATA[
entry:123 %mrv_1 = insertvalue i112 %mrv, i16 %add_ln813_7_cast

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="112" op_0_bw="112" op_1_bw="16">
<![CDATA[
entry:124 %mrv_2 = insertvalue i112 %mrv_1, i16 %sext_ln813_12

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="112" op_0_bw="112" op_1_bw="16">
<![CDATA[
entry:125 %mrv_3 = insertvalue i112 %mrv_2, i16 %sext_ln813_16

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="112" op_0_bw="112" op_1_bw="16">
<![CDATA[
entry:126 %mrv_4 = insertvalue i112 %mrv_3, i16 %sext_ln813_9

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="112" op_0_bw="112" op_1_bw="16">
<![CDATA[
entry:127 %mrv_5 = insertvalue i112 %mrv_4, i16 %sext_ln68

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="112" op_0_bw="112" op_1_bw="16">
<![CDATA[
entry:128 %mrv_6 = insertvalue i112 %mrv_5, i16 %add_ln813_cast

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="112">
<![CDATA[
entry:129 %ret_ln68 = ret i112 %mrv_6

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
