verilog work "reg16.v"
verilog work "dec_3to8.v"
verilog work "reg_file.v"
