$date
	Sat Oct 22 20:54:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#341193
b10110 !
1"
#341194
b10110 &
b10110 %
1$
#341195
0"
#341198
b1011 &
b1011 %
#341202
b100010 &
b100010 %
#341206
b10001 &
b10001 %
#341210
b110100 &
b110100 %
#341214
b11010 &
b11010 %
#341218
b1101 &
b1101 %
#341222
b101000 &
b101000 %
#341226
b10100 &
b10100 %
#341230
b1010 &
b1010 %
#341234
b101 &
b101 %
#341238
b10000 &
b10000 %
#341242
b1000 &
b1000 %
#341246
b100 &
b100 %
#341250
b10 &
b10 %
#341254
b1 &
1#
b1 %
#341258
b0 &
b0 %
0#
0$
#1378929
b1000 !
1"
#1378930
b1000 &
b1000 %
1$
#1378931
0"
#1378934
b100 &
b100 %
#1378938
b10 &
b10 %
#1378942
b1 &
1#
b1 %
#1378946
b0 &
b0 %
0#
0$
#2321269
b111 !
1"
#2321270
b111 &
b111 %
1$
#2321271
0"
#2321274
b10110 &
b10110 %
#2321278
b1011 &
b1011 %
#2321282
b100010 &
b100010 %
#2321286
b10001 &
b10001 %
#2321290
b110100 &
b110100 %
#2321294
b11010 &
b11010 %
#2321298
b1101 &
b1101 %
#2321302
b101000 &
b101000 %
#2321306
b10100 &
b10100 %
#2321310
b1010 &
b1010 %
#2321314
b101 &
b101 %
#2321318
b10000 &
b10000 %
#2321322
b1000 &
b1000 %
#2321326
b100 &
b100 %
#2321330
b10 &
b10 %
#2321334
b1 &
1#
b1 %
#2321338
b0 &
b0 %
0#
0$
#4500012
