
"C:/lscc/radiant/2023.1/tcltk/windows/bin/tclsh" "VGA_Controller_impl_1_synthesize.tcl"

cpe -f VGA_Controller_impl_1.cprj mypll.cprj -a iCE40UP -o VGA_Controller_impl_1_cpe.ldc
WARNING <35831026> - No user LDC/SDC file specified in the project.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Top module name (Verilog): mypll
INFO <35901018> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/mypll/rtl/mypll.v(11): compiling module mypll. VERI-1018
INFO <35901018> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/mypll/rtl/mypll.v(105): compiling module mypll_ipgen_lscc_pll(DIVR=&quot;0&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
INFO <35901018> - C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
Last elaborated design is mypll()
Source compile complete.
INFO <35831038> - Setting top as top module.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
Analyzing Verilog file mypll.v. VERI-1482
Top module language type = VHDL.
INFO <35901018> - mypll.v(63): compiling module mypll. VERI-1018
Top module name (VHDL, mixed language): top
Source compile complete.
SDC Initialization for top finished.
SDC Distribution for top finished.
Starting IP constraint check for mypll.
Writing output files.
CPE Completed. VGA_Controller_impl_1_cpe.ldc and CPEReport.txt produced.


synthesis -f VGA_Controller_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec 10 02:40:00 2024


Command Line:  C:\lscc\radiant\2023.1\ispfpga\bin\nt64\synthesis.exe -f VGA_Controller_impl_1_lattice.synproj -gui -msgset Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = VGA_Controller_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is VGA_Controller_impl_1_cpe.ldc.
-vh2008

-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller (searchpath added)
-path Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/impl_1 (searchpath added)
-path Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/mypll (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/mypll/rtl/mypll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/vga.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/pattern_gen.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/FSM.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/ROM.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/pattern_gen2.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrows_on2008.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/big_start_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig0_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig1_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig2_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig3_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig4_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig5_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig6_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig7_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig8_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig9_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/down_arr_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/down_out.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/endscreen.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/hit_detect.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/left_arr_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/left_out.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/NESControllers.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/playerp_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/right_arr_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/right_out.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/score_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/scoreword_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/start_screen.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top_arr_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top_out.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrow_rom.vhd
VHDL library = work
VHDL design file = Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrout_rom.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file z:/es4/final_proj_git/retrorhythm/vga_controller/mypll/rtl/mypll.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/top.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/top.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/top.vhd(5): analyzing entity top. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/top.vhd(21): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/vga.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/vga.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/pattern_gen.vhd

Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/fsm.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/fsm.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/fsm.vhd(5): analyzing entity fsm. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/fsm.vhd(18): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/rom.vhd

Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/pattern_gen2.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/pattern_gen2.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/pattern_gen2.vhd(5): analyzing entity pattern_gen. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/pattern_gen2.vhd(25): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/arrows_on2008.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/arrows_on2008.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/arrows_on2008.vhd(584): analyzing entity arrows. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/arrows_on2008.vhd(595): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/big_start_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/big_start_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/big_start_rom.vhd(5): analyzing entity rom. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/big_start_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig0_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig0_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig0_rom.vhd(5): analyzing entity num0_disp. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig0_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig1_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig1_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig1_rom.vhd(6): analyzing entity num1_disp. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig1_rom.vhd(15): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig2_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig2_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig2_rom.vhd(5): analyzing entity num2_disp. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig2_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig3_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig3_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig3_rom.vhd(5): analyzing entity num3_disp. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig3_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig4_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig4_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig4_rom.vhd(5): analyzing entity num4_disp. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig4_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig5_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig5_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig5_rom.vhd(5): analyzing entity num5_disp. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig5_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig6_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig6_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig6_rom.vhd(5): analyzing entity num6_disp. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig6_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig7_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig7_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig7_rom.vhd(5): analyzing entity num7_disp. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig7_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig8_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig8_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig8_rom.vhd(5): analyzing entity num8_disp. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig8_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig9_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig9_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig9_rom.vhd(5): analyzing entity num9_disp. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/dig9_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/down_arr_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/down_arr_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/down_arr_rom.vhd(5): analyzing entity arrow4. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/down_arr_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/down_out.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/down_out.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/down_out.vhd(5): analyzing entity down_outline. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/down_out.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/endscreen.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/endscreen.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/endscreen.vhd(5): analyzing entity endscreen. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/endscreen.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/hit_detect.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/hit_detect.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/hit_detect.vhd(6): analyzing entity scoring. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/hit_detect.vhd(24): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/left_arr_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/left_arr_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/left_arr_rom.vhd(5): analyzing entity arrow1. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/left_arr_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/left_out.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/left_out.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/left_out.vhd(5): analyzing entity left_outline. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/left_out.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/nescontrollers.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/nescontrollers.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/nescontrollers.vhd(5): analyzing entity nes. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/nescontrollers.vhd(21): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/playerp_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/playerp_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/playerp_rom.vhd(5): analyzing entity player_disp. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/playerp_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/right_arr_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/right_arr_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/right_arr_rom.vhd(5): analyzing entity arrow3. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/right_arr_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/right_out.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/right_out.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/right_out.vhd(5): analyzing entity right_outline. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/right_out.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/score_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/score_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/score_rom.vhd(5): analyzing entity score_rom. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/score_rom.vhd(16): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/scoreword_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/scoreword_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/scoreword_rom.vhd(5): analyzing entity score_disp. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/scoreword_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/start_screen.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/start_screen.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/start_screen.vhd(5): analyzing entity rom. VHDL-1012
WARNING <35921177> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/start_screen.vhd(5): duplicate entity name rom. VHDL-1177
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/start_screen.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/top_arr_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/top_arr_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/top_arr_rom.vhd(5): analyzing entity arrow2. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/top_arr_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/top_out.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/top_out.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/top_out.vhd(5): analyzing entity top_outline. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/top_out.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/arrow_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/arrow_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/arrow_rom.vhd(5): analyzing entity arrow_rom. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/arrow_rom.vhd(14): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/arrout_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/arrout_rom.vhd

INFO <35921012> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/arrout_rom.vhd(5): analyzing entity outline_rom. VHDL-1012
INFO <35921010> - z:/es4/final_proj_git/retrorhythm/vga_controller/source/impl_1/arrout_rom.vhd(14): analyzing architecture sim. VHDL-1010
INFO <35921504> - The default VHDL library search path is now "Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/impl_1". VHDL-1504
Top module language type = VHDL.
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
Top module name (VHDL, mixed language): top
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - Initial value found on net controller1[3] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net controller1[2] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net controller1[1] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net controller1[0] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net controller2[3] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net controller2[2] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net controller2[1] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net controller2[0] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net start will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net restart will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net endgame will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net music_on will be ignored due to unrecognized driver type
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
WARNING <35931002> - z:/es4/final_proj_git/retrorhythm/vga_controller/mypll/rtl/mypll.v(139): net \pll_inst/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING <35931002> - z:/es4/final_proj_git/retrorhythm/vga_controller/mypll/rtl/mypll.v(140): net \pll_inst/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \pll_inst/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \pll_inst/lscc_pll_inst/sdi_i. Patching with GND.




 PMux Accepted with new tuning \pattern_inst/myscore/mux_115    <postMsg mid="35001748" type="Critical" dynamic="2" navigation="0" arg0="0" arg1="\pattern_inst/leftarr_inst/data"  />
CRITICAL <35001747> - Bit 5 of Register \pattern_inst/mytopout/data is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register \pattern_inst/mytopout/data is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \pattern_inst/mytopout/data is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \pattern_inst/mydownout/data is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register \pattern_inst/mydownout/data is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \pattern_inst/mydownout/data is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \pattern_inst/myrightout/data is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register \pattern_inst/myrightout/data is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \pattern_inst/myrightout/data is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \pattern_inst/myleftout/data is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register \pattern_inst/myleftout/data is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \pattern_inst/myleftout/data is stuck at Zero
CRITICAL <35001748> - Bit 0 of Register \pattern_inst/uparr_inst/data is stuck at One
CRITICAL <35001748> - Bit 0 of Register \pattern_inst/rightarr_inst/data is stuck at One
CRITICAL <35001748> - Bit 0 of Register \pattern_inst/downarr_inst/data is stuck at One
CRITICAL <35001748> - Bit 0 of Register \pattern_inst/myscore/num7_disp_inst/data is stuck at One
WARNING <35935040> - Register \arrows_inst/my_right_arr_ypos__i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \arrows_inst/my_top_arr_ypos__i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \arrows_inst/my_down_arr_ypos__i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \arrows_inst/my_left_arr_ypos__i0 clock is stuck at Zero. VDB-5040
Duplicate register/latch removal. \pattern_inst/downarr_inst/data_i3 is a one-to-one match with \pattern_inst/downarr_inst/data_i2.
Duplicate register/latch removal. \pattern_inst/rightarr_inst/data_i3 is a one-to-one match with \pattern_inst/rightarr_inst/data_i2.
Duplicate register/latch removal. \pattern_inst/uparr_inst/data_i3 is a one-to-one match with \pattern_inst/uparr_inst/data_i2.
Duplicate register/latch removal. \pattern_inst/leftarr_inst/data_i3 is a one-to-one match with \pattern_inst/leftarr_inst/data_i2.
Duplicate register/latch removal. \pattern_inst/leftarr_inst/data_i1 is a one-to-one match with \pattern_inst/leftarr_inst/data_i4.
Duplicate register/latch removal. \pattern_inst/uparr_inst/data_i1 is a one-to-one match with \pattern_inst/uparr_inst/data_i4.
Duplicate register/latch removal. \pattern_inst/rightarr_inst/data_i1 is a one-to-one match with \pattern_inst/rightarr_inst/data_i4.
Duplicate register/latch removal. \pattern_inst/downarr_inst/data_i1 is a one-to-one match with \pattern_inst/downarr_inst/data_i4.
Duplicate register/latch removal. \pattern_inst/downarr_inst/data_i5 is a one-to-one match with \pattern_inst/downarr_inst/data_i1.
Duplicate register/latch removal. \pattern_inst/rightarr_inst/data_i5 is a one-to-one match with \pattern_inst/rightarr_inst/data_i1.
Duplicate register/latch removal. \pattern_inst/uparr_inst/data_i5 is a one-to-one match with \pattern_inst/uparr_inst/data_i1.
Duplicate register/latch removal. \pattern_inst/leftarr_inst/data_i5 is a one-to-one match with \pattern_inst/leftarr_inst/data_i1.
Duplicate register/latch removal. \pattern_inst/myscore/num7_disp_inst/data_i3 is a one-to-one match with \pattern_inst/myscore/num7_disp_inst/data_i2.
INFO <35002039> - Special Primitives IFD1P3AZ and OFD1P3AZ for ThunderPlus are synthesized using IOL_B.

################### Begin Area Report (top)######################
Number of register bits => 378 of 5280 (7 % )
EBR_B => 11
CCU2 => 179
FD1P3XZ => 378
IB => 3
IOL_B => 4
LUT4 => 2317
OB => 12
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 10
Number of even-length carry chains : 18

################### Begin BlackBox Report ######################
music => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : pll_inst/lscc_pll_inst/outglobal_o, loads : 0
  Net : ref_clk_i_c, loads : 1
  Net : NESControllers/nesClk_c, loads : 1
  Net : pll_inst/lscc_pll_inst/pll_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : vga_inst/pixel_y[3], loads : 270
  Net : vga_inst/pixel_y[4], loads : 203
  Net : vga_inst/pixel_y[5], loads : 192
  Net : vga_inst/pixel_x[5], loads : 154
  Net : vga_inst/pixel_x[3], loads : 154
  Net : vga_inst/pixel_x[4], loads : 148
  Net : vga_inst/pixel_y[7], loads : 128
  Net : vga_inst/pixel_y[6], loads : 125
  Net : vga_inst/pixel_y[8], loads : 116
  Net : vga_inst/pixel_x[6], loads : 115
################### End Clock Report ##################

Peak Memory Usage: 665 MB

--------------------------------------------------------------
Total CPU Time: 20 secs 
Total REAL Time: 30 secs 
--------------------------------------------------------------


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o VGA_Controller_impl_1_syn.udb VGA_Controller_impl_1.vm -ldc Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/impl_1/VGA_Controller_impl_1.ldc
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2023.1.0.43.3
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o VGA_Controller_impl_1_syn.udb -ldc Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/impl_1/VGA_Controller_impl_1.ldc -gui -msgset Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/promote.xml VGA_Controller_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'VGA_Controller_impl_1.vm' ...
CPU Time to convert: 0.40625
REAL Time to convert: 1
convert PEAK Memory Usage: 52 MB
convert CURRENT Memory Usage: 50 MB
WARNING <35811117> - Attribute 'LATTICE_IP_GENERATED' on Instance 'pll_inst' in Module 'top' cannot be supported. It will be ignored.
WARNING <35811116> - Attribute 'LATTICE_IP_GENERATED' on Module 'mypll' cannot be supported. It will be ignored.
Reading constraint file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/impl_1/VGA_Controller_impl_1.ldc' ...
Removing unused logic ...
INFO <35811145> - Instance fsm_inst/s_0__I_0 is optimized away.
INFO <35811146> - Signal fsm_inst/music_on undriven or does not drive anything - clipped
INFO <35811146> - Signal sound_c undriven or does not drive anything - clipped
Starting design annotation....
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {outglobal_o} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {pll_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] .
 
Constraint Summary:
   Total number of constraints: 2
   Total number of constraints dropped: 0
 
Writing output file 'VGA_Controller_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 52 MB


map -i "VGA_Controller_impl_1_syn.udb" -pdc "Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/pins.pdc" -o "VGA_Controller_impl_1_map.udb" -mp "VGA_Controller_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i VGA_Controller_impl_1_syn.udb -pdc Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/pins.pdc -o VGA_Controller_impl_1_map.udb -mp VGA_Controller_impl_1.mrp -hierrpt -gui -msgset Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/promote.xml 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.



WARNING <1026001> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/pins.pdc (12) : No port matched &apos;start_pressed&apos;.
WARNING <1027013> - No port matched 'start_pressed'.
WARNING <1014301> - Can't resolve object 'start_pressed' in constraint 'ldc_set_location -site {18} [get_ports start_pressed]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_location -site {18} [get_ports start_pressed]'.
   Remove unused logic

   Do not produce over sized UDBs.

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers: 377 out of  5280 (7%)
   Number of I/O registers:      4 out of   117 (3%)
   Number of LUT4s:           2774 out of  5280 (53%)
      Number of logic LUT4s:             2315
      Number of inserted feedthru LUT4s:  92
      Number of replicated LUT4s:          9
      Number of ripple logic:            179 (358 LUT4s)
   Number of IO sites used:   15 out of 39 (38%)
      Number of IO sites used for general PIO: 15
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 15 out of 36 (42%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 15 out of 39 (38%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             11 out of 30 (36%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  3
      Net outglobal_o: 307 loads, 307 rising, 0 falling (Driver: Pin pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net ref_clk_i_c: 1 loads, 1 rising, 0 falling (Driver: Port ref_clk_i)
      Net nesClk_c: 14 loads, 14 rising, 0 falling (Driver: Pin NESControllers.nesClk_c_I_0/Z)
   Number of Clock Enables:  13
      Net sound_pad.vcc: 33 loads, 0 SLICEs
      Net pattern_inst.myscore.mapped_xpos_2__N_568: 4 loads, 4 SLICEs
      Net rows_0__N_91: 6 loads, 6 SLICEs
      Net scoring_inst.score1_4_0__N_483: 4 loads, 4 SLICEs
      Net scoring_inst.score1_3_0__N_471: 4 loads, 4 SLICEs
      Net scoring_inst.score1_2_0__N_459: 4 loads, 4 SLICEs
      Net scoring_inst.score1_1_0__N_447: 4 loads, 4 SLICEs
      Net scoring_inst.score2_2_0__N_519: 4 loads, 4 SLICEs
      Net scoring_inst.score2_1_0__N_507: 4 loads, 4 SLICEs
      Net scoring_inst.score1_5_0__N_495: 4 loads, 4 SLICEs
      Net scoring_inst.score2_3_0__N_531: 4 loads, 4 SLICEs
      Net scoring_inst.score2_5_0__N_555: 4 loads, 4 SLICEs
      Net scoring_inst.score2_4_0__N_543: 4 loads, 4 SLICEs
   Number of LSRs:  22
      Net pixel_x[9]: 2 loads, 2 SLICEs
      Net rgb_c_0_N_585: 6 loads, 6 SLICEs
      Net pattern_inst.uparr_data_1__N_114: 1 loads, 1 SLICEs
      Net pattern_inst.rightarr_data_1__N_111: 1 loads, 1 SLICEs
      Net pattern_inst.leftarr_data_1__N_105: 1 loads, 1 SLICEs
      Net pattern_inst.downarr_data_1__N_108: 1 loads, 1 SLICEs
      Net columns_0__N_62: 6 loads, 6 SLICEs
      Net rows_0__N_92: 6 loads, 6 SLICEs
      Net vga_inst.valid_N_592: 1 loads, 1 SLICEs
      Net NESControllers.NEScount_0__N_323: 11 loads, 11 SLICEs
      Net fsm_inst.s[1]: 2 loads, 2 SLICEs
      Net fsm_inst.flag_1__N_42: 1 loads, 1 SLICEs
      Net scoring_inst.score1_4_0__N_484: 4 loads, 4 SLICEs
      Net scoring_inst.score1_3_0__N_472: 4 loads, 4 SLICEs
      Net scoring_inst.score1_2_0__N_460: 4 loads, 4 SLICEs
      Net scoring_inst.score1_1_0__N_448: 4 loads, 4 SLICEs
      Net scoring_inst.score2_2_0__N_520: 4 loads, 4 SLICEs
      Net scoring_inst.score2_1_0__N_508: 4 loads, 4 SLICEs
      Net scoring_inst.score1_5_0__N_496: 4 loads, 4 SLICEs
      Net scoring_inst.score2_3_0__N_532: 4 loads, 4 SLICEs
      Net scoring_inst.score2_5_0__N_556: 4 loads, 4 SLICEs
      Net scoring_inst.score2_4_0__N_544: 4 loads, 4 SLICEs
   Top 10 highest fanout non-clock nets:
      Net pixel_y[3]: 296 loads
      Net pixel_y[4]: 232 loads
      Net pixel_y[5]: 222 loads
      Net pixel_x[3]: 167 loads
      Net pixel_x[4]: 163 loads
      Net pixel_x[5]: 161 loads
      Net pixel_y[6]: 129 loads
      Net pixel_y[7]: 129 loads
      Net pixel_x[6]: 119 loads
      Net pixel_y[8]: 118 loads
Running physical design DRC...

 

   Number of warnings:  4
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 17
   Total number of constraints dropped: 1


Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 93 MB


par -f "VGA_Controller_impl_1.p2t" "VGA_Controller_impl_1_map.udb" "VGA_Controller_impl_1.udb"

Lattice Place and Route Report for Design "VGA_Controller_impl_1_map.udb"
Tue Dec 10 02:40:33 2024

PAR: Place And Route Radiant Software (64-bit) 2023.1.0.43.3.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=ON \
	VGA_Controller_impl_1_map.udb VGA_Controller_impl_1_par.dir/5_1.udb 

Loading VGA_Controller_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {outglobal_o} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {pll_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] .

WARNING: Database constraint "create_generated_clock -name {pll_c} -source [get_pins pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE]" does not have corresponding timing constraint. Please check if the resource objects of the constraint are valid carefully!
Number of Signals: 3505
Number of Connections: 10294
Device utilization summary:

   SLICE (est.)    1466/2640         56% used
     LUT           2774/5280         53% used
     REG            377/5280          7% used
   PIO               15/56           27% used
                     15/36           41% bonded
   IOLOGIC            4/56            7% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              0/1             0% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR               11/30           37% used
   PLL                1/1           100% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   14 out of 15 pins locked (93% locked).
.
.............
Finished Placer Phase 0 (HIER). CPU time: 17 secs , REAL time: 17 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 18 secs , REAL time: 19 secs 

Starting Placer Phase 1. CPU time: 18 secs , REAL time: 19 secs 
..  ..
....................

Placer score = 603119.

Device SLICE utilization summary after final SLICE packing:
   SLICE           1451/2640         54% used

WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {outglobal_o} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {pll_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] .
Finished Placer Phase 1. CPU time: 32 secs , REAL time: 33 secs 

Starting Placer Phase 2.
.

Placer score =  722508
Finished Placer Phase 2.  CPU time: 33 secs , REAL time: 34 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "outglobal_o" from OUTGLOBAL on comp "pll_inst.lscc_pll_inst.u_PLL_B" on site "PLL_R13C32", clk load = 212, ce load = 0, sr load = 0
  PRIMARY "nesClk_c" from F1 on comp "fsm_inst.SLICE_2132" on site "R13C3B", clk load = 10, ce load = 0, sr load = 0

  PRIMARY  : 2 out of 8 (25%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   15 out of 56 (26.8%) I/O sites used.
   15 out of 36 (41.7%) bonded I/O sites used.
   Number of I/O components: 15; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 8 / 14 ( 57%) | 3.3V       |            |            |
| 1        | 6 / 14 ( 42%) | 3.3V       |            |            |
| 2        | 1 / 8 ( 12%)  | 3.3V       |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 33 secs , REAL time: 34 secs 

Writing design to file VGA_Controller_impl_1_par.dir/5_1.udb ...


Start NBR router at 02:41:07 12/10/24

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
684 connections routed with dedicated routing resources
2 global clock signals routed
906 connections routed (of 10151 total) (8.93%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (2 used out of 8 available):
#5  Signal "nesClk_c"
       Clock   loads: 10    out of    10 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
#7  Signal "outglobal_o"
       Clock   loads: 212   out of   212 routed (100.00%)
Other clocks:
    Signal "ref_clk_i_c"
       Clock   loads: 0     out of     1 routed (  0.00%)
    Signal "pll_inst.lscc_pll_inst.feedback_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {outglobal_o} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {pll_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] .
    TimerIf::skewscore 0
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Start NBR section for initial routing at 02:41:08 12/10/24
Level 4, iteration 1
478(0.18%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 9 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 02:41:16 12/10/24
Level 4, iteration 1
98(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 10 secs 
Level 4, iteration 2
65(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 11 secs 
Level 4, iteration 3
26(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 11 secs 
Level 4, iteration 4
15(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 11 secs 
Level 4, iteration 5
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 11 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 11 secs 
Level 4, iteration 7
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 11 secs 
Level 4, iteration 8
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 11 secs 
Level 4, iteration 9
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 11 secs 
Level 4, iteration 10
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 11 secs 
Level 4, iteration 11
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 11 secs 

Start NBR section for post-routing at 02:41:18 12/10/24

End NBR router with 0 unrouted connection
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {outglobal_o} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {pll_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] .
Requested speed is the same as database speed
Changing speed to M

Starting full timing analysis...
Changing speed to M;   changing temperature to -40
Changing speed to 6;   changing temperature to 100

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Estimated worst slack<hold > : <n/a>
  Timing score<setup> : 0
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 0 (0.00%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 12 secs 
Total REAL time: 13 secs 
Completely routed.
End of route.  10151 routed (100.00%); 0 unrouted.

Writing design to file VGA_Controller_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 47 secs 
Total REAL Time: 48 secs 
Peak Memory Usage: 176.29 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "VGA_Controller_impl_1.twr" "VGA_Controller_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt VGA_Controller_impl_1.twr VGA_Controller_impl_1.udb -gui -msgset Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.17 seconds

Initializing timer
Starting design annotation....
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {outglobal_o} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {pll_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] .
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  225  counted  9579  covered  0
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 5 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 119 MB

 5.866633s wall, 5.046875s user + 0.218750s system = 5.265625s CPU (89.8%)


tmcheck -par "VGA_Controller_impl_1.par" 

bitgen -w "VGA_Controller_impl_1.udb" -f "VGA_Controller_impl_1.t2b" 
Loading VGA_Controller_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "Z:\ES4\final_proj_git\RetroRhythm\VGA_Controller\impl_1\VGA_Controller_impl_1.bin".
INFO <1081100> - Bitstream authenticated.
Bitstream generation complete!

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 143 MB


ibisgen "VGA_Controller_impl_1.udb" "C:/lscc/radiant/2023.1/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.1.0.43.3

Tue Dec 10 02:41:29 2024

Loading VGA_Controller_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: Z:\ES4\final_proj_git\RetroRhythm\VGA_Controller\impl_1\IBIS\VGA_Controller_impl_1.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.


backanno "VGA_Controller_impl_1.udb"  -o "VGA_Controller_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the VGA_Controller_impl_1 design file.

Writing Verilog netlist to file VGA_Controller_impl_1_vo.vo
Writing SDF timing to file VGA_Controller_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 175 MB
