#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fedd3c0aad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fedd3c0ac40 .scope module, "CPU_tb" "CPU_tb" 3 1;
 .timescale 0 0;
P_0x7fedd3c0b5d0 .param/str "ROM_INIT_FILE" 0 3 25, "test/testcases/opcode_test_beq_2_instructions.mem";
v0x7fedd3c37120_0 .net "active", 0 0, v0x7fedd3c31070_0;  1 drivers
v0x7fedd3c371e0_0 .var "clk", 0 0;
v0x7fedd3c372b0_0 .var "clock_enable", 0 0;
v0x7fedd3c37340_0 .net "data_address", 31 0, L_0x7fedd3f49c50;  1 drivers
v0x7fedd3c373d0_0 .net "data_read", 0 0, v0x7fedd3c314a0_0;  1 drivers
v0x7fedd3c374e0_0 .net "data_readdata", 31 0, L_0x7fedd3c3a6d0;  1 drivers
v0x7fedd3c37570_0 .net "data_write", 0 0, v0x7fedd3c315f0_0;  1 drivers
v0x7fedd3c37640_0 .net "data_writedata", 31 0, v0x7fedd3c31680_0;  1 drivers
v0x7fedd3c37710_0 .net "instr_address", 31 0, v0x7fedd3c319f0_0;  1 drivers
v0x7fedd3c37820_0 .net "instr_readdata", 31 0, L_0x7fedd3c38940;  1 drivers
v0x7fedd3c378f0_0 .net "register_v0", 31 0, L_0x7fedd3f24fe0;  1 drivers
v0x7fedd3c37980_0 .var "reset", 0 0;
S_0x7fedd3c17940 .scope module, "CPU" "mips_cpu_harvard" 3 93, 4 1 0, S_0x7fedd3c0ac40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_readdata";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clock_enable";
    .port_info 5 /OUTPUT 32 "register_v0";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 32 "data_writedata";
    .port_info 9 /OUTPUT 1 "active";
    .port_info 10 /OUTPUT 1 "data_read";
    .port_info 11 /OUTPUT 1 "data_write";
enum0x7fedd3c10f40 .enum4 (6)
   "R" 6'b000000,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "LW" 6'b100011,
   "XORI" 6'b001110,
   "BEQ" 6'b000100,
   "LUI" 6'b001111,
   "ORI" 6'b001101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "B0" 6'b000001,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111,
   "BNE" 6'b000101,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
enum0x7fedd4805b60 .enum4 (6)
   "JR" 6'b001000,
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "OR" 6'b100101,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "JALR" 6'b001001,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010
 ;
enum0x7fedd4808040 .enum4 (3)
   "Branch" 3'b000,
   "Imm" 3'b001,
   "Load" 3'b100,
   "Store" 3'b101
 ;
enum0x7fedd48086e0 .enum4 (5)
   "BLTZAL" 5'b10000,
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BGEZAL" 5'b10001
 ;
L_0x7fedd3c3c610 .functor OR 1, L_0x7fedd3c3c1a0, L_0x7fedd3c3c470, C4<0>, C4<0>;
L_0x7fedd3c3ccf0 .functor AND 1, L_0x7fedd3c3cad0, L_0x7fedd3c3cb70, C4<1>, C4<1>;
L_0x7fedd3c3db90 .functor OR 1, L_0x7fedd3c3d970, L_0x7fedd3c3d740, C4<0>, C4<0>;
L_0x7fedd3c3dc40 .functor AND 1, L_0x7fedd3c3d580, L_0x7fedd3c3db90, C4<1>, C4<1>;
L_0x7fedd3c3da50 .functor OR 1, L_0x7fedd3c3dc40, L_0x7fedd3c3dd50, C4<0>, C4<0>;
L_0x7fedd3c3e3a0 .functor AND 1, L_0x7fedd3c3e1e0, L_0x7fedd3c3e550, C4<1>, C4<1>;
L_0x7fedd3c3e850 .functor AND 1, L_0x7fedd3c3e3a0, L_0x7fedd3c3e7b0, C4<1>, C4<1>;
L_0x7fedd3c3e630 .functor AND 1, L_0x7fedd3c3e850, L_0x7fedd3c3e940, C4<1>, C4<1>;
L_0x7fedd3c3bd90 .functor AND 1, L_0x7fedd3c3e630, L_0x7fedd3c3ebb0, C4<1>, C4<1>;
L_0x7fedd3c3ea20 .functor AND 1, L_0x7fedd3c3bd90, L_0x7fedd3c3ede0, C4<1>, C4<1>;
L_0x7fedd3c3f0c0 .functor AND 1, L_0x7fedd3c3ea20, L_0x7fedd3c3f020, C4<1>, C4<1>;
L_0x7fedd3c3ee80 .functor AND 1, L_0x7fedd3c3f0c0, L_0x7fedd3c3f210, C4<1>, C4<1>;
L_0x7fedd3c3f4e0 .functor OR 1, L_0x7fedd3c3ee80, L_0x7fedd3c3ef70, C4<0>, C4<0>;
L_0x7fedd3c3f2b0 .functor OR 1, L_0x7fedd3c3f4e0, L_0x7fedd3c3f640, C4<0>, C4<0>;
L_0x7fedd3c3f8e0 .functor OR 1, L_0x7fedd3c3f2b0, L_0x7fedd3c3f3a0, C4<0>, C4<0>;
L_0x7fedd3f4f6e0 .functor OR 1, L_0x7fedd3c3f6e0, L_0x7fedd3f647c0, C4<0>, C4<0>;
L_0x7fedd3f4a000 .functor AND 1, L_0x7fedd3c3fa50, L_0x7fedd3f4f6e0, C4<1>, C4<1>;
L_0x7fedd3f06110 .functor OR 1, L_0x7fedd3c3f8e0, L_0x7fedd3f4a000, C4<0>, C4<0>;
L_0x7fedd3f5bbc0 .functor AND 1, L_0x7fedd3f65010, L_0x7fedd3c3b8e0, C4<1>, C4<1>;
L_0x7fedd3f18ca0 .functor AND 1, L_0x7fedd3f5bbc0, L_0x7fedd3f18c00, C4<1>, C4<1>;
L_0x7fedd3f257b0 .functor OR 1, L_0x7fedd3f47b70, L_0x7fedd3f25710, C4<0>, C4<0>;
L_0x7fedd3f47c10 .functor OR 1, L_0x7fedd3f257b0, L_0x7fedd3f12a60, C4<0>, C4<0>;
L_0x7fedd3f267f0 .functor OR 1, L_0x7fedd3f47c10, L_0x7fedd3f0c100, C4<0>, C4<0>;
L_0x7fedd3f23130 .functor OR 1, L_0x7fedd3f267f0, L_0x7fedd3f23090, C4<0>, C4<0>;
L_0x7fedd3f180d0 .functor OR 1, L_0x7fedd3f23130, L_0x7fedd3f252e0, C4<0>, C4<0>;
L_0x7fedd3f513f0 .functor OR 1, L_0x7fedd3f180d0, L_0x7fedd3f51350, C4<0>, C4<0>;
L_0x7fedd3f184a0 .functor OR 1, L_0x7fedd3f513f0, L_0x7fedd3f23450, C4<0>, C4<0>;
L_0x7fedd3f50c60 .functor OR 1, L_0x7fedd3f184a0, L_0x7fedd3f50bc0, C4<0>, C4<0>;
L_0x7fedd3f188a0 .functor OR 1, L_0x7fedd3f50c60, L_0x7fedd3f4e7c0, C4<0>, C4<0>;
L_0x7fedd3f50830 .functor OR 1, L_0x7fedd3f188a0, L_0x7fedd3f50790, C4<0>, C4<0>;
L_0x7fedd3f50460 .functor OR 1, L_0x7fedd3f50830, L_0x7fedd3f503c0, C4<0>, C4<0>;
L_0x7fedd3f4fc60 .functor OR 1, L_0x7fedd3f50460, L_0x7fedd3f4fbc0, C4<0>, C4<0>;
v0x7fedd3c32380_2 .array/port v0x7fedd3c32380, 2;
L_0x7fedd3f24fe0 .functor BUFZ 32, v0x7fedd3c32380_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fedd3c29f70_0 .var "ALU_code", 3 0;
v0x7fedd3c2a040_0 .net "HI", 31 0, L_0x7fedd3f51ce0;  1 drivers
v0x7fedd3c2a0d0_0 .var/s "HI_reg", 31 0;
v0x7fedd3c2a160_0 .net "I_type", 0 0, L_0x7fedd3c3ce40;  1 drivers
v0x7fedd3c2a1f0_0 .net "J_type", 0 0, L_0x7fedd3c3c920;  1 drivers
v0x7fedd3c2a2d0_0 .net "LO", 31 0, L_0x7fedd3f51c40;  1 drivers
v0x7fedd3c2a370_0 .var/s "LO_reg", 31 0;
v0x7fedd3c2a410_0 .net "MSB", 0 0, L_0x7fedd3f04c80;  1 drivers
v0x7fedd3c2a4b0_0 .net "OP", 5 0, L_0x7fedd3c3b3b0;  1 drivers
v0x7fedd3c2a5f0_0 .net "OP_tail", 2 0, L_0x7fedd3c3bac0;  1 drivers
v0x7fedd3c2a680_0 .var "PC_next", 31 0;
v0x7fedd3c2a710_0 .net "PC_upper", 3 0, L_0x7fedd3c3be10;  1 drivers
v0x7fedd3c2a7b0_0 .net "R_type", 0 0, L_0x7fedd3c3c2e0;  1 drivers
v0x7fedd3c2a850_0 .net *"_ivl_1", 7 0, L_0x7fedd3c3aee0;  1 drivers
L_0x7fedd3d73a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2a900_0 .net *"_ivl_101", 0 0, L_0x7fedd3d73a70;  1 drivers
L_0x7fedd3d73ab8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2a9b0_0 .net/2u *"_ivl_102", 5 0, L_0x7fedd3d73ab8;  1 drivers
v0x7fedd3c2aa60_0 .net *"_ivl_104", 0 0, L_0x7fedd3c3d4a0;  1 drivers
v0x7fedd3c2ac00_0 .net *"_ivl_107", 4 0, L_0x7fedd3c3d390;  1 drivers
v0x7fedd3c2acb0_0 .net *"_ivl_108", 5 0, L_0x7fedd3c3d660;  1 drivers
L_0x7fedd3d73b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2ad60_0 .net *"_ivl_111", 0 0, L_0x7fedd3d73b00;  1 drivers
L_0x7fedd3d73b48 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2ae10_0 .net/2u *"_ivl_112", 5 0, L_0x7fedd3d73b48;  1 drivers
v0x7fedd3c2aec0_0 .net *"_ivl_114", 0 0, L_0x7fedd3c3d580;  1 drivers
L_0x7fedd3d73b90 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2af60_0 .net/2u *"_ivl_116", 5 0, L_0x7fedd3d73b90;  1 drivers
v0x7fedd3c2b010_0 .net *"_ivl_118", 0 0, L_0x7fedd3c3d970;  1 drivers
L_0x7fedd3d73bd8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2b0b0_0 .net/2u *"_ivl_120", 5 0, L_0x7fedd3d73bd8;  1 drivers
v0x7fedd3c2b160_0 .net *"_ivl_122", 0 0, L_0x7fedd3c3d740;  1 drivers
v0x7fedd3c2b200_0 .net *"_ivl_125", 0 0, L_0x7fedd3c3db90;  1 drivers
v0x7fedd3c2b2a0_0 .net *"_ivl_127", 0 0, L_0x7fedd3c3dc40;  1 drivers
L_0x7fedd3d73c20 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2b340_0 .net/2u *"_ivl_128", 5 0, L_0x7fedd3d73c20;  1 drivers
v0x7fedd3c2b3f0_0 .net *"_ivl_130", 0 0, L_0x7fedd3c3dd50;  1 drivers
v0x7fedd3c2b490_0 .net *"_ivl_133", 0 0, L_0x7fedd3c3da50;  1 drivers
L_0x7fedd3d73c68 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2b530_0 .net/2u *"_ivl_134", 5 0, L_0x7fedd3d73c68;  1 drivers
v0x7fedd3c2b5e0_0 .net *"_ivl_137", 4 0, L_0x7fedd3c3df80;  1 drivers
v0x7fedd3c2ab10_0 .net *"_ivl_138", 5 0, L_0x7fedd3c3e020;  1 drivers
L_0x7fedd3d73cb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2b870_0 .net *"_ivl_141", 0 0, L_0x7fedd3d73cb0;  1 drivers
v0x7fedd3c2b900_0 .net *"_ivl_142", 5 0, L_0x7fedd3c3de70;  1 drivers
L_0x7fedd3d73cf8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2b9a0_0 .net/2u *"_ivl_146", 5 0, L_0x7fedd3d73cf8;  1 drivers
v0x7fedd3c2ba50_0 .net *"_ivl_148", 0 0, L_0x7fedd3c3e1e0;  1 drivers
v0x7fedd3c2baf0_0 .net *"_ivl_15", 2 0, L_0x7fedd3c3b5b0;  1 drivers
L_0x7fedd3d73d40 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2bba0_0 .net/2u *"_ivl_150", 5 0, L_0x7fedd3d73d40;  1 drivers
v0x7fedd3c2bc50_0 .net *"_ivl_152", 0 0, L_0x7fedd3c3e550;  1 drivers
v0x7fedd3c2bcf0_0 .net *"_ivl_155", 0 0, L_0x7fedd3c3e3a0;  1 drivers
L_0x7fedd3d73d88 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2bd90_0 .net/2u *"_ivl_156", 5 0, L_0x7fedd3d73d88;  1 drivers
v0x7fedd3c2be40_0 .net *"_ivl_158", 0 0, L_0x7fedd3c3e7b0;  1 drivers
L_0x7fedd3d73680 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2bee0_0 .net/2u *"_ivl_16", 2 0, L_0x7fedd3d73680;  1 drivers
v0x7fedd3c2bf90_0 .net *"_ivl_161", 0 0, L_0x7fedd3c3e850;  1 drivers
L_0x7fedd3d73dd0 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2c030_0 .net/2u *"_ivl_162", 5 0, L_0x7fedd3d73dd0;  1 drivers
v0x7fedd3c2c0e0_0 .net *"_ivl_164", 0 0, L_0x7fedd3c3e940;  1 drivers
v0x7fedd3c2c180_0 .net *"_ivl_167", 0 0, L_0x7fedd3c3e630;  1 drivers
L_0x7fedd3d73e18 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2c220_0 .net/2u *"_ivl_168", 5 0, L_0x7fedd3d73e18;  1 drivers
v0x7fedd3c2c2d0_0 .net *"_ivl_170", 0 0, L_0x7fedd3c3ebb0;  1 drivers
v0x7fedd3c2c370_0 .net *"_ivl_173", 0 0, L_0x7fedd3c3bd90;  1 drivers
L_0x7fedd3d73e60 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2c410_0 .net/2u *"_ivl_174", 5 0, L_0x7fedd3d73e60;  1 drivers
v0x7fedd3c2c4c0_0 .net *"_ivl_176", 0 0, L_0x7fedd3c3ede0;  1 drivers
v0x7fedd3c2c560_0 .net *"_ivl_179", 0 0, L_0x7fedd3c3ea20;  1 drivers
v0x7fedd3c2c600_0 .net *"_ivl_18", 0 0, L_0x7fedd3c3b690;  1 drivers
L_0x7fedd3d73ea8 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2c6a0_0 .net/2u *"_ivl_180", 5 0, L_0x7fedd3d73ea8;  1 drivers
v0x7fedd3c2c750_0 .net *"_ivl_182", 0 0, L_0x7fedd3c3f020;  1 drivers
v0x7fedd3c2c7f0_0 .net *"_ivl_185", 0 0, L_0x7fedd3c3f0c0;  1 drivers
L_0x7fedd3d73ef0 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2c890_0 .net/2u *"_ivl_186", 5 0, L_0x7fedd3d73ef0;  1 drivers
v0x7fedd3c2c940_0 .net *"_ivl_188", 0 0, L_0x7fedd3c3f210;  1 drivers
v0x7fedd3c2c9e0_0 .net *"_ivl_191", 0 0, L_0x7fedd3c3ee80;  1 drivers
L_0x7fedd3d73f38 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2ca80_0 .net/2u *"_ivl_192", 2 0, L_0x7fedd3d73f38;  1 drivers
v0x7fedd3c2cb30_0 .net *"_ivl_194", 0 0, L_0x7fedd3c3ef70;  1 drivers
v0x7fedd3c2cbd0_0 .net *"_ivl_197", 0 0, L_0x7fedd3c3f4e0;  1 drivers
L_0x7fedd3d73f80 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2b680_0 .net/2u *"_ivl_198", 2 0, L_0x7fedd3d73f80;  1 drivers
L_0x7fedd3d736c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2b730_0 .net/2s *"_ivl_20", 1 0, L_0x7fedd3d736c8;  1 drivers
v0x7fedd3c2b7e0_0 .net *"_ivl_200", 0 0, L_0x7fedd3c3f640;  1 drivers
v0x7fedd3c2cc70_0 .net *"_ivl_203", 0 0, L_0x7fedd3c3f2b0;  1 drivers
L_0x7fedd3d73fc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2cd10_0 .net/2u *"_ivl_204", 5 0, L_0x7fedd3d73fc8;  1 drivers
v0x7fedd3c2cdc0_0 .net *"_ivl_206", 0 0, L_0x7fedd3c3f3a0;  1 drivers
v0x7fedd3c2ce60_0 .net *"_ivl_209", 0 0, L_0x7fedd3c3f8e0;  1 drivers
L_0x7fedd3d74010 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2cf00_0 .net/2u *"_ivl_210", 5 0, L_0x7fedd3d74010;  1 drivers
v0x7fedd3c2cfb0_0 .net *"_ivl_212", 0 0, L_0x7fedd3c3fa50;  1 drivers
L_0x7fedd3d74058 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2d050_0 .net/2u *"_ivl_214", 5 0, L_0x7fedd3d74058;  1 drivers
v0x7fedd3c2d100_0 .net *"_ivl_216", 0 0, L_0x7fedd3c3f6e0;  1 drivers
L_0x7fedd3d740a0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2d1a0_0 .net/2u *"_ivl_218", 5 0, L_0x7fedd3d740a0;  1 drivers
L_0x7fedd3d73710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2d250_0 .net/2s *"_ivl_22", 1 0, L_0x7fedd3d73710;  1 drivers
v0x7fedd3c2d300_0 .net *"_ivl_220", 0 0, L_0x7fedd3f647c0;  1 drivers
v0x7fedd3c2d3a0_0 .net *"_ivl_223", 0 0, L_0x7fedd3f4f6e0;  1 drivers
v0x7fedd3c2d440_0 .net *"_ivl_225", 0 0, L_0x7fedd3f4a000;  1 drivers
v0x7fedd3c2d4e0_0 .net *"_ivl_227", 0 0, L_0x7fedd3f06110;  1 drivers
L_0x7fedd3d740e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2d580_0 .net/2s *"_ivl_228", 1 0, L_0x7fedd3d740e8;  1 drivers
L_0x7fedd3d74130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2d630_0 .net/2s *"_ivl_230", 1 0, L_0x7fedd3d74130;  1 drivers
v0x7fedd3c2d6e0_0 .net *"_ivl_232", 1 0, L_0x7fedd3f5b5c0;  1 drivers
L_0x7fedd3d74178 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2d790_0 .net/2u *"_ivl_238", 5 0, L_0x7fedd3d74178;  1 drivers
v0x7fedd3c2d840_0 .net *"_ivl_24", 1 0, L_0x7fedd3c3b800;  1 drivers
v0x7fedd3c2d8f0_0 .net *"_ivl_240", 0 0, L_0x7fedd3f65010;  1 drivers
v0x7fedd3c2d990_0 .net *"_ivl_243", 0 0, L_0x7fedd3f5bbc0;  1 drivers
v0x7fedd3c2da30_0 .net *"_ivl_245", 0 0, L_0x7fedd3f18c00;  1 drivers
v0x7fedd3c2dad0_0 .net *"_ivl_247", 0 0, L_0x7fedd3f18ca0;  1 drivers
L_0x7fedd3d741c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2db70_0 .net/2u *"_ivl_248", 26 0, L_0x7fedd3d741c0;  1 drivers
v0x7fedd3c2dc20_0 .net *"_ivl_250", 31 0, L_0x7fedd3f18800;  1 drivers
v0x7fedd3c2dcd0_0 .net *"_ivl_252", 31 0, L_0x7fedd3f18400;  1 drivers
v0x7fedd3c2dd80_0 .net *"_ivl_254", 6 0, L_0x7fedd3f18030;  1 drivers
L_0x7fedd3d74208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2de30_0 .net *"_ivl_257", 0 0, L_0x7fedd3d74208;  1 drivers
L_0x7fedd3d74250 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2dee0_0 .net/2u *"_ivl_260", 5 0, L_0x7fedd3d74250;  1 drivers
v0x7fedd3c2df90_0 .net *"_ivl_262", 0 0, L_0x7fedd3f47b70;  1 drivers
L_0x7fedd3d74298 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2e030_0 .net/2u *"_ivl_264", 5 0, L_0x7fedd3d74298;  1 drivers
v0x7fedd3c2e0e0_0 .net *"_ivl_266", 0 0, L_0x7fedd3f25710;  1 drivers
v0x7fedd3c2e180_0 .net *"_ivl_269", 0 0, L_0x7fedd3f257b0;  1 drivers
L_0x7fedd3d742e0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2e220_0 .net/2u *"_ivl_270", 5 0, L_0x7fedd3d742e0;  1 drivers
v0x7fedd3c2e2d0_0 .net *"_ivl_272", 0 0, L_0x7fedd3f12a60;  1 drivers
v0x7fedd3c2e370_0 .net *"_ivl_275", 0 0, L_0x7fedd3f47c10;  1 drivers
L_0x7fedd3d74328 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2e410_0 .net/2u *"_ivl_276", 5 0, L_0x7fedd3d74328;  1 drivers
v0x7fedd3c2e4c0_0 .net *"_ivl_278", 0 0, L_0x7fedd3f0c100;  1 drivers
v0x7fedd3c2e560_0 .net *"_ivl_281", 0 0, L_0x7fedd3f267f0;  1 drivers
L_0x7fedd3d74370 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2e600_0 .net/2u *"_ivl_282", 5 0, L_0x7fedd3d74370;  1 drivers
v0x7fedd3c2e6b0_0 .net *"_ivl_284", 0 0, L_0x7fedd3f23090;  1 drivers
v0x7fedd3c2e750_0 .net *"_ivl_287", 0 0, L_0x7fedd3f23130;  1 drivers
L_0x7fedd3d743b8 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2e7f0_0 .net/2u *"_ivl_288", 5 0, L_0x7fedd3d743b8;  1 drivers
v0x7fedd3c2e8a0_0 .net *"_ivl_290", 0 0, L_0x7fedd3f252e0;  1 drivers
v0x7fedd3c2e940_0 .net *"_ivl_293", 0 0, L_0x7fedd3f180d0;  1 drivers
L_0x7fedd3d74400 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2e9e0_0 .net/2u *"_ivl_294", 5 0, L_0x7fedd3d74400;  1 drivers
v0x7fedd3c2ea90_0 .net *"_ivl_296", 0 0, L_0x7fedd3f51350;  1 drivers
v0x7fedd3c2eb30_0 .net *"_ivl_299", 0 0, L_0x7fedd3f513f0;  1 drivers
v0x7fedd3c2ebd0_0 .net *"_ivl_3", 7 0, L_0x7fedd3c3b000;  1 drivers
L_0x7fedd3d74448 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2ec80_0 .net/2u *"_ivl_300", 5 0, L_0x7fedd3d74448;  1 drivers
v0x7fedd3c2ed30_0 .net *"_ivl_302", 0 0, L_0x7fedd3f23450;  1 drivers
v0x7fedd3c2edd0_0 .net *"_ivl_305", 0 0, L_0x7fedd3f184a0;  1 drivers
L_0x7fedd3d74490 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2ee70_0 .net/2u *"_ivl_306", 5 0, L_0x7fedd3d74490;  1 drivers
v0x7fedd3c2ef20_0 .net *"_ivl_308", 0 0, L_0x7fedd3f50bc0;  1 drivers
v0x7fedd3c2efc0_0 .net *"_ivl_311", 0 0, L_0x7fedd3f50c60;  1 drivers
L_0x7fedd3d744d8 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2f060_0 .net/2u *"_ivl_312", 5 0, L_0x7fedd3d744d8;  1 drivers
v0x7fedd3c2f110_0 .net *"_ivl_314", 0 0, L_0x7fedd3f4e7c0;  1 drivers
v0x7fedd3c2f1b0_0 .net *"_ivl_317", 0 0, L_0x7fedd3f188a0;  1 drivers
L_0x7fedd3d74520 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2f250_0 .net/2u *"_ivl_318", 5 0, L_0x7fedd3d74520;  1 drivers
v0x7fedd3c2f300_0 .net *"_ivl_320", 0 0, L_0x7fedd3f50790;  1 drivers
v0x7fedd3c2f3a0_0 .net *"_ivl_323", 0 0, L_0x7fedd3f50830;  1 drivers
L_0x7fedd3d74568 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2f440_0 .net/2u *"_ivl_324", 5 0, L_0x7fedd3d74568;  1 drivers
v0x7fedd3c2f4f0_0 .net *"_ivl_326", 0 0, L_0x7fedd3f503c0;  1 drivers
v0x7fedd3c2f590_0 .net *"_ivl_329", 0 0, L_0x7fedd3f50460;  1 drivers
L_0x7fedd3d745b0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2f630_0 .net/2u *"_ivl_330", 5 0, L_0x7fedd3d745b0;  1 drivers
v0x7fedd3c2f6e0_0 .net *"_ivl_332", 0 0, L_0x7fedd3f4fbc0;  1 drivers
v0x7fedd3c2f780_0 .net *"_ivl_335", 0 0, L_0x7fedd3f4fc60;  1 drivers
v0x7fedd3c2f820_0 .net *"_ivl_336", 31 0, L_0x7fedd3f50f90;  1 drivers
v0x7fedd3c2f8d0_0 .net *"_ivl_338", 6 0, L_0x7fedd3f4f770;  1 drivers
L_0x7fedd3d73758 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2f980_0 .net/2u *"_ivl_34", 31 0, L_0x7fedd3d73758;  1 drivers
L_0x7fedd3d745f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2fa30_0 .net *"_ivl_341", 0 0, L_0x7fedd3d745f8;  1 drivers
v0x7fedd3c2fae0_0 .net *"_ivl_343", 0 0, L_0x7fedd3f4a620;  1 drivers
v0x7fedd3c2fb90_0 .net *"_ivl_344", 15 0, L_0x7fedd3f4a1f0;  1 drivers
v0x7fedd3c2fc40_0 .net *"_ivl_346", 31 0, L_0x7fedd3f2b7e0;  1 drivers
v0x7fedd3c2fcf0_0 .net/s *"_ivl_355", 17 0, L_0x7fedd3f3b220;  1 drivers
L_0x7fedd3d74640 .functor BUFT 1, C4<000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2fda0_0 .net/2s *"_ivl_357", 17 0, L_0x7fedd3d74640;  1 drivers
v0x7fedd3c2fe50_0 .net *"_ivl_362", 0 0, L_0x7fedd3f26b70;  1 drivers
v0x7fedd3c2ff00_0 .net *"_ivl_363", 14 0, L_0x7fedd3f26c10;  1 drivers
L_0x7fedd3d74688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c2ffb0_0 .net/2u *"_ivl_367", 0 0, L_0x7fedd3d74688;  1 drivers
L_0x7fedd3d737a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c30060_0 .net/2u *"_ivl_44", 5 0, L_0x7fedd3d737a0;  1 drivers
v0x7fedd3c30110_0 .net *"_ivl_46", 0 0, L_0x7fedd3c3c080;  1 drivers
L_0x7fedd3d737e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c301b0_0 .net/2s *"_ivl_48", 1 0, L_0x7fedd3d737e8;  1 drivers
v0x7fedd3c30260_0 .net *"_ivl_5", 7 0, L_0x7fedd3c3b0a0;  1 drivers
L_0x7fedd3d73830 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c30310_0 .net/2s *"_ivl_50", 1 0, L_0x7fedd3d73830;  1 drivers
v0x7fedd3c303c0_0 .net *"_ivl_52", 1 0, L_0x7fedd3c3c240;  1 drivers
L_0x7fedd3d73878 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c30470_0 .net/2u *"_ivl_56", 5 0, L_0x7fedd3d73878;  1 drivers
v0x7fedd3c30520_0 .net *"_ivl_58", 0 0, L_0x7fedd3c3c1a0;  1 drivers
L_0x7fedd3d738c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c305c0_0 .net/2u *"_ivl_60", 5 0, L_0x7fedd3d738c0;  1 drivers
v0x7fedd3c30670_0 .net *"_ivl_62", 0 0, L_0x7fedd3c3c470;  1 drivers
v0x7fedd3c30710_0 .net *"_ivl_65", 0 0, L_0x7fedd3c3c610;  1 drivers
L_0x7fedd3d73908 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c307b0_0 .net/2s *"_ivl_66", 1 0, L_0x7fedd3d73908;  1 drivers
L_0x7fedd3d73950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c30860_0 .net/2s *"_ivl_68", 1 0, L_0x7fedd3d73950;  1 drivers
v0x7fedd3c30910_0 .net *"_ivl_7", 7 0, L_0x7fedd3c3b140;  1 drivers
v0x7fedd3c309c0_0 .net *"_ivl_70", 1 0, L_0x7fedd3c39f40;  1 drivers
v0x7fedd3c30a70_0 .net *"_ivl_75", 0 0, L_0x7fedd3c3cad0;  1 drivers
v0x7fedd3c30b10_0 .net *"_ivl_77", 0 0, L_0x7fedd3c3cb70;  1 drivers
v0x7fedd3c30bb0_0 .net *"_ivl_79", 0 0, L_0x7fedd3c3ccf0;  1 drivers
L_0x7fedd3d73998 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c30c50_0 .net/2s *"_ivl_80", 1 0, L_0x7fedd3d73998;  1 drivers
L_0x7fedd3d739e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c30d00_0 .net/2s *"_ivl_82", 1 0, L_0x7fedd3d739e0;  1 drivers
v0x7fedd3c30db0_0 .net *"_ivl_84", 1 0, L_0x7fedd3c3cd60;  1 drivers
v0x7fedd3c30e60_0 .net *"_ivl_91", 4 0, L_0x7fedd3c3cc10;  1 drivers
L_0x7fedd3d73a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c30f10_0 .net *"_ivl_95", 0 0, L_0x7fedd3d73a28;  1 drivers
v0x7fedd3c30fc0_0 .net *"_ivl_97", 4 0, L_0x7fedd3c3cf60;  1 drivers
v0x7fedd3c31070_0 .var "active", 0 0;
v0x7fedd3c31110_0 .net "astart", 15 0, L_0x7fedd3c3d010;  1 drivers
v0x7fedd3c311d0_0 .var "branch_to", 32 0;
v0x7fedd3c31260_0 .net "clk", 0 0, v0x7fedd3c371e0_0;  1 drivers
v0x7fedd3c312f0_0 .net "clock_enable", 0 0, v0x7fedd3c372b0_0;  1 drivers
v0x7fedd3c31380_0 .net "data", 31 0, L_0x7fedd3f4f210;  1 drivers
v0x7fedd3c31410_0 .net "data_address", 31 0, L_0x7fedd3f49c50;  alias, 1 drivers
v0x7fedd3c314a0_0 .var "data_read", 0 0;
v0x7fedd3c31530_0 .net "data_readdata", 31 0, L_0x7fedd3c3a6d0;  alias, 1 drivers
v0x7fedd3c315f0_0 .var "data_write", 0 0;
v0x7fedd3c31680_0 .var "data_writedata", 31 0;
v0x7fedd3c31730_0 .var "destination", 31 0;
v0x7fedd3c317e0_0 .net "funct", 5 0, L_0x7fedd3c3b4d0;  1 drivers
v0x7fedd3c31890_0 .net "funct_tail", 1 0, L_0x7fedd3c3ba20;  1 drivers
v0x7fedd3c31940_0 .net "instr", 31 0, L_0x7fedd3c3b1e0;  1 drivers
v0x7fedd3c319f0_0 .var "instr_address", 31 0;
v0x7fedd3c31aa0_0 .net "instr_address_next", 31 0, L_0x7fedd3c3bcf0;  1 drivers
v0x7fedd3c31b50_0 .net "instr_readdata", 31 0, L_0x7fedd3c38940;  alias, 1 drivers
v0x7fedd3c31c00_0 .var "jump", 0 0;
v0x7fedd3c31ca0_0 .var "jump_now", 0 0;
v0x7fedd3c31d40_0 .var "jump_to", 31 0;
v0x7fedd3c31df0_0 .var "next_active", 0 0;
v0x7fedd3c31e90_0 .net "offset", 17 0, L_0x7fedd3f26370;  1 drivers
v0x7fedd3c31f40_0 .net "op_1", 31 0, L_0x7fedd3f26750;  1 drivers
v0x7fedd3c32020_0 .net "op_2", 31 0, L_0x7fedd3f24f40;  1 drivers
v0x7fedd3c32100_0 .net "out", 31 0, v0x7fedd3c28410_0;  1 drivers
v0x7fedd3c32190_0 .net "reg_addr1", 5 0, L_0x7fedd3c3d1f0;  1 drivers
v0x7fedd3c32220_0 .net "reg_addr2", 5 0, L_0x7fedd3c3d0f0;  1 drivers
v0x7fedd3c322d0_0 .net "reg_addrw", 5 0, L_0x7fedd3c3e300;  1 drivers
v0x7fedd3c32380 .array "reg_file", 0 31, 31 0;
v0x7fedd3c32720_0 .var "reg_write", 31 0;
v0x7fedd3c327d0_0 .net "register_v0", 31 0, L_0x7fedd3f24fe0;  alias, 1 drivers
v0x7fedd3c32880_0 .net "reset", 0 0, v0x7fedd3c37980_0;  1 drivers
v0x7fedd3c32920_0 .var "reset_prev", 0 0;
v0x7fedd3c329c0_0 .net "shamt", 4 0, L_0x7fedd3f62640;  1 drivers
v0x7fedd3c32a70_0 .net "shift", 0 0, L_0x7fedd3c3b8e0;  1 drivers
v0x7fedd3c32b10_0 .net "shift_op2", 0 0, L_0x7fedd3c3bfe0;  1 drivers
v0x7fedd3c32bb0_0 .net "sign_ext_address", 32 0, L_0x7fedd3f52620;  1 drivers
v0x7fedd3c32c60_0 .net "sign_ext_offset", 32 0, L_0x7fedd3f52580;  1 drivers
v0x7fedd3c32d10_0 .var "stall", 0 0;
v0x7fedd3c32dc0_0 .var "stall_prev", 0 0;
v0x7fedd3c32e50_0 .net "subtype", 2 0, L_0x7fedd3c3bbd0;  1 drivers
v0x7fedd3c32f00_0 .net "target", 25 0, L_0x7fedd3c3beb0;  1 drivers
v0x7fedd3c32fb0_0 .net "write_enable", 0 0, L_0x7fedd3f5ec00;  1 drivers
E_0x7fedd3c0bba0 .event posedge, v0x7fedd3c29300_0;
E_0x7fedd3c100b0 .event edge, v0x7fedd3c32880_0, v0x7fedd3c319f0_0, v0x7fedd3c31070_0;
E_0x7fedd3c0b0a0/0 .event edge, v0x7fedd3c32880_0, v0x7fedd3c29df0_0, v0x7fedd3c319f0_0, v0x7fedd3c31ca0_0;
E_0x7fedd3c0b0a0/1 .event edge, v0x7fedd3c28950_0, v0x7fedd3c317e0_0, v0x7fedd3c28270_0, v0x7fedd3c2a710_0;
E_0x7fedd3c0b0a0/2 .event edge, v0x7fedd3c32f00_0, v0x7fedd3c32bb0_0, v0x7fedd3c32c60_0, v0x7fedd3c2a7b0_0;
E_0x7fedd3c0b0a0/3 .event edge, v0x7fedd3c2a1f0_0, v0x7fedd3c32220_0, v0x7fedd3c2a410_0, v0x7fedd3c28360_0;
E_0x7fedd3c0b0a0 .event/or E_0x7fedd3c0b0a0/0, E_0x7fedd3c0b0a0/1, E_0x7fedd3c0b0a0/2, E_0x7fedd3c0b0a0/3;
E_0x7fedd3c0b0d0/0 .event edge, v0x7fedd3c28950_0, v0x7fedd3c319f0_0, v0x7fedd3c32220_0, v0x7fedd3c31aa0_0;
E_0x7fedd3c0b0d0/1 .event edge, v0x7fedd3c28e80_0, v0x7fedd3c317e0_0, v0x7fedd3c2a0d0_0, v0x7fedd3c2a370_0;
E_0x7fedd3c0b0d0/2 .event edge, v0x7fedd3c28410_0, v0x7fedd3c32e50_0, v0x7fedd3c293a0_0;
E_0x7fedd3c0b0d0 .event/or E_0x7fedd3c0b0d0/0, E_0x7fedd3c0b0d0/1, E_0x7fedd3c0b0d0/2;
E_0x7fedd3c13e70 .event negedge, v0x7fedd3c29300_0;
E_0x7fedd3c0bec0 .event edge, v0x7fedd3c28950_0, v0x7fedd3c32dc0_0, v0x7fedd3c32880_0;
E_0x7fedd3c17bd0/0 .event edge, v0x7fedd3c28950_0, v0x7fedd3c32a70_0, v0x7fedd3c31890_0, v0x7fedd3c317e0_0;
E_0x7fedd3c17bd0/1 .event edge, v0x7fedd3c2a5f0_0;
E_0x7fedd3c17bd0 .event/or E_0x7fedd3c17bd0/0, E_0x7fedd3c17bd0/1;
L_0x7fedd3c3aee0 .part L_0x7fedd3c38940, 0, 8;
L_0x7fedd3c3b000 .part L_0x7fedd3c38940, 8, 8;
L_0x7fedd3c3b0a0 .part L_0x7fedd3c38940, 16, 8;
L_0x7fedd3c3b140 .part L_0x7fedd3c38940, 24, 8;
L_0x7fedd3c3b1e0 .concat [ 8 8 8 8], L_0x7fedd3c3b140, L_0x7fedd3c3b0a0, L_0x7fedd3c3b000, L_0x7fedd3c3aee0;
L_0x7fedd3c3b3b0 .part L_0x7fedd3c3b1e0, 26, 6;
L_0x7fedd3c3b4d0 .part L_0x7fedd3c3b1e0, 0, 6;
L_0x7fedd3c3b5b0 .part L_0x7fedd3c3b4d0, 3, 3;
L_0x7fedd3c3b690 .cmp/eq 3, L_0x7fedd3c3b5b0, L_0x7fedd3d73680;
L_0x7fedd3c3b800 .functor MUXZ 2, L_0x7fedd3d73710, L_0x7fedd3d736c8, L_0x7fedd3c3b690, C4<>;
L_0x7fedd3c3b8e0 .part L_0x7fedd3c3b800, 0, 1;
L_0x7fedd3c3ba20 .part L_0x7fedd3c3b4d0, 0, 2;
L_0x7fedd3c3bac0 .part L_0x7fedd3c3b3b0, 0, 3;
L_0x7fedd3c3bbd0 .part L_0x7fedd3c3b1e0, 29, 3;
L_0x7fedd3c3bcf0 .arith/sum 32, v0x7fedd3c319f0_0, L_0x7fedd3d73758;
L_0x7fedd3c3be10 .part L_0x7fedd3c3bcf0, 28, 4;
L_0x7fedd3c3beb0 .part L_0x7fedd3c3b1e0, 0, 26;
L_0x7fedd3c3bfe0 .part L_0x7fedd3c3b4d0, 2, 1;
L_0x7fedd3c3c080 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d737a0;
L_0x7fedd3c3c240 .functor MUXZ 2, L_0x7fedd3d73830, L_0x7fedd3d737e8, L_0x7fedd3c3c080, C4<>;
L_0x7fedd3c3c2e0 .part L_0x7fedd3c3c240, 0, 1;
L_0x7fedd3c3c1a0 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d73878;
L_0x7fedd3c3c470 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d738c0;
L_0x7fedd3c39f40 .functor MUXZ 2, L_0x7fedd3d73950, L_0x7fedd3d73908, L_0x7fedd3c3c610, C4<>;
L_0x7fedd3c3c920 .part L_0x7fedd3c39f40, 0, 1;
L_0x7fedd3c3cad0 .reduce/nor L_0x7fedd3c3c920;
L_0x7fedd3c3cb70 .reduce/nor L_0x7fedd3c3c2e0;
L_0x7fedd3c3cd60 .functor MUXZ 2, L_0x7fedd3d739e0, L_0x7fedd3d73998, L_0x7fedd3c3ccf0, C4<>;
L_0x7fedd3c3ce40 .part L_0x7fedd3c3cd60, 0, 1;
L_0x7fedd3c3d010 .part L_0x7fedd3c3b1e0, 0, 16;
L_0x7fedd3c3cc10 .part L_0x7fedd3c3b1e0, 21, 5;
L_0x7fedd3c3d1f0 .concat [ 5 1 0 0], L_0x7fedd3c3cc10, L_0x7fedd3d73a28;
L_0x7fedd3c3cf60 .part L_0x7fedd3c3b1e0, 16, 5;
L_0x7fedd3c3d0f0 .concat [ 5 1 0 0], L_0x7fedd3c3cf60, L_0x7fedd3d73a70;
L_0x7fedd3c3d4a0 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d73ab8;
L_0x7fedd3c3d390 .part L_0x7fedd3c3b1e0, 11, 5;
L_0x7fedd3c3d660 .concat [ 5 1 0 0], L_0x7fedd3c3d390, L_0x7fedd3d73b00;
L_0x7fedd3c3d580 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d73b48;
L_0x7fedd3c3d970 .cmp/eq 6, L_0x7fedd3c3d0f0, L_0x7fedd3d73b90;
L_0x7fedd3c3d740 .cmp/eq 6, L_0x7fedd3c3d0f0, L_0x7fedd3d73bd8;
L_0x7fedd3c3dd50 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d73c20;
L_0x7fedd3c3df80 .part L_0x7fedd3c3b1e0, 16, 5;
L_0x7fedd3c3e020 .concat [ 5 1 0 0], L_0x7fedd3c3df80, L_0x7fedd3d73cb0;
L_0x7fedd3c3de70 .functor MUXZ 6, L_0x7fedd3c3e020, L_0x7fedd3d73c68, L_0x7fedd3c3da50, C4<>;
L_0x7fedd3c3e300 .functor MUXZ 6, L_0x7fedd3c3de70, L_0x7fedd3c3d660, L_0x7fedd3c3d4a0, C4<>;
L_0x7fedd3c3e1e0 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d73cf8;
L_0x7fedd3c3e550 .cmp/ne 6, L_0x7fedd3c3b4d0, L_0x7fedd3d73d40;
L_0x7fedd3c3e7b0 .cmp/ne 6, L_0x7fedd3c3b4d0, L_0x7fedd3d73d88;
L_0x7fedd3c3e940 .cmp/ne 6, L_0x7fedd3c3b4d0, L_0x7fedd3d73dd0;
L_0x7fedd3c3ebb0 .cmp/ne 6, L_0x7fedd3c3b4d0, L_0x7fedd3d73e18;
L_0x7fedd3c3ede0 .cmp/ne 6, L_0x7fedd3c3b4d0, L_0x7fedd3d73e60;
L_0x7fedd3c3f020 .cmp/ne 6, L_0x7fedd3c3b4d0, L_0x7fedd3d73ea8;
L_0x7fedd3c3f210 .cmp/ne 6, L_0x7fedd3c3b4d0, L_0x7fedd3d73ef0;
L_0x7fedd3c3ef70 .cmp/eq 3, L_0x7fedd3c3bbd0, L_0x7fedd3d73f38;
L_0x7fedd3c3f640 .cmp/eq 3, L_0x7fedd3c3bbd0, L_0x7fedd3d73f80;
L_0x7fedd3c3f3a0 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d73fc8;
L_0x7fedd3c3fa50 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d74010;
L_0x7fedd3c3f6e0 .cmp/eq 6, L_0x7fedd3c3d0f0, L_0x7fedd3d74058;
L_0x7fedd3f647c0 .cmp/eq 6, L_0x7fedd3c3d0f0, L_0x7fedd3d740a0;
L_0x7fedd3f5b5c0 .functor MUXZ 2, L_0x7fedd3d74130, L_0x7fedd3d740e8, L_0x7fedd3f06110, C4<>;
L_0x7fedd3f5ec00 .part L_0x7fedd3f5b5c0, 0, 1;
L_0x7fedd3f62640 .part L_0x7fedd3c3b1e0, 6, 5;
L_0x7fedd3f65010 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d74178;
L_0x7fedd3f18c00 .reduce/nor L_0x7fedd3c3bfe0;
L_0x7fedd3f18800 .concat [ 5 27 0 0], L_0x7fedd3f62640, L_0x7fedd3d741c0;
L_0x7fedd3f18400 .array/port v0x7fedd3c32380, L_0x7fedd3f18030;
L_0x7fedd3f18030 .concat [ 6 1 0 0], L_0x7fedd3c3d1f0, L_0x7fedd3d74208;
L_0x7fedd3f26750 .functor MUXZ 32, L_0x7fedd3f18400, L_0x7fedd3f18800, L_0x7fedd3f18ca0, C4<>;
L_0x7fedd3f47b70 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d74250;
L_0x7fedd3f25710 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d74298;
L_0x7fedd3f12a60 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d742e0;
L_0x7fedd3f0c100 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d74328;
L_0x7fedd3f23090 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d74370;
L_0x7fedd3f252e0 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d743b8;
L_0x7fedd3f51350 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d74400;
L_0x7fedd3f23450 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d74448;
L_0x7fedd3f50bc0 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d74490;
L_0x7fedd3f4e7c0 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d744d8;
L_0x7fedd3f50790 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d74520;
L_0x7fedd3f503c0 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d74568;
L_0x7fedd3f4fbc0 .cmp/eq 6, L_0x7fedd3c3b3b0, L_0x7fedd3d745b0;
L_0x7fedd3f50f90 .array/port v0x7fedd3c32380, L_0x7fedd3f4f770;
L_0x7fedd3f4f770 .concat [ 6 1 0 0], L_0x7fedd3c3d0f0, L_0x7fedd3d745f8;
L_0x7fedd3f4a620 .part L_0x7fedd3c3d010, 15, 1;
LS_0x7fedd3f4a1f0_0_0 .concat [ 1 1 1 1], L_0x7fedd3f4a620, L_0x7fedd3f4a620, L_0x7fedd3f4a620, L_0x7fedd3f4a620;
LS_0x7fedd3f4a1f0_0_4 .concat [ 1 1 1 1], L_0x7fedd3f4a620, L_0x7fedd3f4a620, L_0x7fedd3f4a620, L_0x7fedd3f4a620;
LS_0x7fedd3f4a1f0_0_8 .concat [ 1 1 1 1], L_0x7fedd3f4a620, L_0x7fedd3f4a620, L_0x7fedd3f4a620, L_0x7fedd3f4a620;
LS_0x7fedd3f4a1f0_0_12 .concat [ 1 1 1 1], L_0x7fedd3f4a620, L_0x7fedd3f4a620, L_0x7fedd3f4a620, L_0x7fedd3f4a620;
L_0x7fedd3f4a1f0 .concat [ 4 4 4 4], LS_0x7fedd3f4a1f0_0_0, LS_0x7fedd3f4a1f0_0_4, LS_0x7fedd3f4a1f0_0_8, LS_0x7fedd3f4a1f0_0_12;
L_0x7fedd3f2b7e0 .concat [ 16 16 0 0], L_0x7fedd3c3d010, L_0x7fedd3f4a1f0;
L_0x7fedd3f24f40 .functor MUXZ 32, L_0x7fedd3f2b7e0, L_0x7fedd3f50f90, L_0x7fedd3f4fc60, C4<>;
L_0x7fedd3f04c80 .part L_0x7fedd3f26750, 31, 1;
L_0x7fedd3f3b220 .extend/s 18, L_0x7fedd3c3d010;
L_0x7fedd3f26370 .arith/mult 18, L_0x7fedd3f3b220, L_0x7fedd3d74640;
L_0x7fedd3f26b70 .part L_0x7fedd3f26370, 17, 1;
LS_0x7fedd3f26c10_0_0 .concat [ 1 1 1 1], L_0x7fedd3f26b70, L_0x7fedd3f26b70, L_0x7fedd3f26b70, L_0x7fedd3f26b70;
LS_0x7fedd3f26c10_0_4 .concat [ 1 1 1 1], L_0x7fedd3f26b70, L_0x7fedd3f26b70, L_0x7fedd3f26b70, L_0x7fedd3f26b70;
LS_0x7fedd3f26c10_0_8 .concat [ 1 1 1 1], L_0x7fedd3f26b70, L_0x7fedd3f26b70, L_0x7fedd3f26b70, L_0x7fedd3f26b70;
LS_0x7fedd3f26c10_0_12 .concat [ 1 1 1 0], L_0x7fedd3f26b70, L_0x7fedd3f26b70, L_0x7fedd3f26b70;
L_0x7fedd3f26c10 .concat [ 4 4 4 3], LS_0x7fedd3f26c10_0_0, LS_0x7fedd3f26c10_0_4, LS_0x7fedd3f26c10_0_8, LS_0x7fedd3f26c10_0_12;
L_0x7fedd3f52580 .concat [ 18 15 0 0], L_0x7fedd3f26370, L_0x7fedd3f26c10;
L_0x7fedd3f52620 .concat [ 32 1 0 0], v0x7fedd3c319f0_0, L_0x7fedd3d74688;
S_0x7fedd3c17c40 .scope begin, "$unm_blk_41" "$unm_blk_41" 4 399, 4 399 0, S_0x7fedd3c17940;
 .timescale 0 0;
v0x7fedd3c17e00_0 .var/2s "i", 31 0;
S_0x7fedd3c27cb0 .scope module, "ALU" "alu" 4 413, 5 1 0, S_0x7fedd3c17940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "low";
    .port_info 4 /OUTPUT 32 "high";
    .port_info 5 /OUTPUT 32 "out";
v0x7fedd3c27f90_0 .net "alu_control", 3 0, v0x7fedd3c29f70_0;  1 drivers
v0x7fedd3c28050_0 .var "divmult_out", 63 0;
v0x7fedd3c28100_0 .net "high", 0 31, L_0x7fedd3f51ce0;  alias, 1 drivers
v0x7fedd3c281c0_0 .net "low", 0 31, L_0x7fedd3f51c40;  alias, 1 drivers
v0x7fedd3c28270_0 .net "op1", 31 0, L_0x7fedd3f26750;  alias, 1 drivers
v0x7fedd3c28360_0 .net "op2", 31 0, L_0x7fedd3f24f40;  alias, 1 drivers
v0x7fedd3c28410_0 .var "out", 0 31;
E_0x7fedd3c27f40 .event edge, v0x7fedd3c27f90_0, v0x7fedd3c28270_0, v0x7fedd3c28360_0;
L_0x7fedd3f51c40 .part v0x7fedd3c28050_0, 0, 32;
L_0x7fedd3f51ce0 .part v0x7fedd3c28050_0, 32, 32;
S_0x7fedd3c28550 .scope module, "ls" "loadstore" 4 416, 6 1 0, S_0x7fedd3c17940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_1";
    .port_info 1 /INPUT 16 "astart";
    .port_info 2 /INPUT 32 "read_data";
    .port_info 3 /INPUT 32 "op_2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 6 "OP";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /OUTPUT 32 "data";
    .port_info 8 /OUTPUT 32 "data_address";
enum0x7fedd4809490 .enum4 (6)
   "SW" 6'b101011,
   "LW" 6'b100011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
L_0x7fedd3f4f210 .functor BUFZ 32, v0x7fedd3c29690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fedd3c28950_0 .net "OP", 5 0, L_0x7fedd3c3b3b0;  alias, 1 drivers
v0x7fedd3c28a10_0 .net *"_ivl_1", 0 0, L_0x7fedd3f517c0;  1 drivers
v0x7fedd3c28ac0_0 .net *"_ivl_11", 29 0, L_0x7fedd3f49bb0;  1 drivers
L_0x7fedd3d746d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c28b80_0 .net/2u *"_ivl_12", 1 0, L_0x7fedd3d746d0;  1 drivers
v0x7fedd3c28c30_0 .net *"_ivl_2", 15 0, L_0x7fedd3f2c670;  1 drivers
v0x7fedd3c28d20_0 .net *"_ivl_4", 31 0, L_0x7fedd3f2bd10;  1 drivers
v0x7fedd3c28dd0_0 .net "address", 31 0, L_0x7fedd3f22aa0;  1 drivers
v0x7fedd3c28e80_0 .net "astart", 15 0, L_0x7fedd3c3d010;  alias, 1 drivers
v0x7fedd3c28f30_0 .net "byte0", 7 0, L_0x7fedd3f25ce0;  1 drivers
v0x7fedd3c29040_0 .net "byte1", 7 0, L_0x7fedd3f47160;  1 drivers
v0x7fedd3c290f0_0 .net "byte2", 7 0, L_0x7fedd3f47200;  1 drivers
v0x7fedd3c291a0_0 .net "byte3", 7 0, L_0x7fedd3f3d490;  1 drivers
v0x7fedd3c29250_0 .net "byte_enable", 1 0, L_0x7fedd3f22b40;  1 drivers
v0x7fedd3c29300_0 .net "clk", 0 0, v0x7fedd3c371e0_0;  alias, 1 drivers
v0x7fedd3c293a0_0 .net "data", 31 0, L_0x7fedd3f4f210;  alias, 1 drivers
v0x7fedd3c29450_0 .net "data_address", 31 0, L_0x7fedd3f49c50;  alias, 1 drivers
v0x7fedd3c29500_0 .var "data_prev", 31 0;
v0x7fedd3c29690_0 .var "data_temp", 31 0;
v0x7fedd3c29720_0 .net "op_1", 31 0, L_0x7fedd3f26750;  alias, 1 drivers
v0x7fedd3c297e0_0 .net "op_2", 31 0, L_0x7fedd3f24f40;  alias, 1 drivers
v0x7fedd3c29870_0 .net "op_2_b0", 7 0, L_0x7fedd3f3d530;  1 drivers
v0x7fedd3c29900_0 .net "op_2_b1", 7 0, L_0x7fedd3f4e3b0;  1 drivers
v0x7fedd3c29990_0 .net "op_2_b2", 7 0, L_0x7fedd3f4f280;  1 drivers
v0x7fedd3c29a20_0 .net "op_2_b3", 7 0, L_0x7fedd3f528a0;  1 drivers
v0x7fedd3c29ac0_0 .net "read_data", 31 0, L_0x7fedd3c3a6d0;  alias, 1 drivers
v0x7fedd3c29b70_0 .net "sign0", 0 0, L_0x7fedd3f47d90;  1 drivers
v0x7fedd3c29c10_0 .net "sign1", 0 0, L_0x7fedd3f47e30;  1 drivers
v0x7fedd3c29cb0_0 .net "sign2", 0 0, L_0x7fedd3f2b270;  1 drivers
v0x7fedd3c29d50_0 .net "sign3", 0 0, L_0x7fedd3f2b310;  1 drivers
v0x7fedd3c29df0_0 .net "stall", 0 0, v0x7fedd3c32d10_0;  1 drivers
E_0x7fedd3c27e80/0 .event edge, v0x7fedd3c28950_0, v0x7fedd3c29a20_0, v0x7fedd3c29990_0, v0x7fedd3c29900_0;
E_0x7fedd3c27e80/1 .event edge, v0x7fedd3c29870_0, v0x7fedd3c29df0_0, v0x7fedd3c29250_0, v0x7fedd3c291a0_0;
E_0x7fedd3c27e80/2 .event edge, v0x7fedd3c290f0_0, v0x7fedd3c29040_0, v0x7fedd3c28f30_0, v0x7fedd3c29500_0;
E_0x7fedd3c27e80 .event/or E_0x7fedd3c27e80/0, E_0x7fedd3c27e80/1, E_0x7fedd3c27e80/2;
E_0x7fedd3c288a0/0 .event edge, v0x7fedd3c28950_0, v0x7fedd3c29250_0, v0x7fedd3c28f30_0, v0x7fedd3c29040_0;
E_0x7fedd3c288a0/1 .event edge, v0x7fedd3c290f0_0, v0x7fedd3c291a0_0, v0x7fedd3c29a20_0, v0x7fedd3c29990_0;
E_0x7fedd3c288a0/2 .event edge, v0x7fedd3c29900_0, v0x7fedd3c29b70_0, v0x7fedd3c29c10_0, v0x7fedd3c29cb0_0;
E_0x7fedd3c288a0/3 .event edge, v0x7fedd3c29d50_0, v0x7fedd3c29870_0;
E_0x7fedd3c288a0 .event/or E_0x7fedd3c288a0/0, E_0x7fedd3c288a0/1, E_0x7fedd3c288a0/2, E_0x7fedd3c288a0/3;
L_0x7fedd3f517c0 .part L_0x7fedd3c3d010, 15, 1;
LS_0x7fedd3f2c670_0_0 .concat [ 1 1 1 1], L_0x7fedd3f517c0, L_0x7fedd3f517c0, L_0x7fedd3f517c0, L_0x7fedd3f517c0;
LS_0x7fedd3f2c670_0_4 .concat [ 1 1 1 1], L_0x7fedd3f517c0, L_0x7fedd3f517c0, L_0x7fedd3f517c0, L_0x7fedd3f517c0;
LS_0x7fedd3f2c670_0_8 .concat [ 1 1 1 1], L_0x7fedd3f517c0, L_0x7fedd3f517c0, L_0x7fedd3f517c0, L_0x7fedd3f517c0;
LS_0x7fedd3f2c670_0_12 .concat [ 1 1 1 1], L_0x7fedd3f517c0, L_0x7fedd3f517c0, L_0x7fedd3f517c0, L_0x7fedd3f517c0;
L_0x7fedd3f2c670 .concat [ 4 4 4 4], LS_0x7fedd3f2c670_0_0, LS_0x7fedd3f2c670_0_4, LS_0x7fedd3f2c670_0_8, LS_0x7fedd3f2c670_0_12;
L_0x7fedd3f2bd10 .concat [ 16 16 0 0], L_0x7fedd3c3d010, L_0x7fedd3f2c670;
L_0x7fedd3f22aa0 .arith/sum 32, L_0x7fedd3f26750, L_0x7fedd3f2bd10;
L_0x7fedd3f22b40 .part L_0x7fedd3f22aa0, 0, 2;
L_0x7fedd3f49bb0 .part L_0x7fedd3f22aa0, 2, 30;
L_0x7fedd3f49c50 .concat [ 2 30 0 0], L_0x7fedd3d746d0, L_0x7fedd3f49bb0;
L_0x7fedd3f25ce0 .part L_0x7fedd3c3a6d0, 0, 8;
L_0x7fedd3f47160 .part L_0x7fedd3c3a6d0, 8, 8;
L_0x7fedd3f47200 .part L_0x7fedd3c3a6d0, 16, 8;
L_0x7fedd3f3d490 .part L_0x7fedd3c3a6d0, 24, 8;
L_0x7fedd3f3d530 .part L_0x7fedd3f24f40, 24, 8;
L_0x7fedd3f4e3b0 .part L_0x7fedd3f24f40, 16, 8;
L_0x7fedd3f4f280 .part L_0x7fedd3f24f40, 8, 8;
L_0x7fedd3f528a0 .part L_0x7fedd3f24f40, 0, 8;
L_0x7fedd3f47d90 .part L_0x7fedd3f25ce0, 7, 1;
L_0x7fedd3f47e30 .part L_0x7fedd3f47160, 7, 1;
L_0x7fedd3f2b270 .part L_0x7fedd3f47200, 7, 1;
L_0x7fedd3f2b310 .part L_0x7fedd3f3d490, 7, 1;
S_0x7fedd3c33170 .scope module, "MEM" "ROM_module" 3 79, 7 1 0, S_0x7fedd3c0ac40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x7fedd3c0c370 .param/str "ROM_INIT_FILE" 0 7 11, "test/testcases/opcode_test_beq_2_instructions.mem";
L_0x7fedd3c37d80 .functor BUFZ 8, L_0x7fedd3c37a10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fedd3c38390 .functor BUFZ 8, L_0x7fedd3c37e30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fedd3c388d0 .functor BUFZ 8, L_0x7fedd3c38400, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fedd3c38f50 .functor BUFZ 8, L_0x7fedd3c38aa0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fedd3c33480 .array "ROM_RESET_V", -1077935928 -1077936128, 7 0;
v0x7fedd3c33510_0 .net *"_ivl_10", 32 0, L_0x7fedd3c37c00;  1 drivers
v0x7fedd3c335a0_0 .net *"_ivl_13", 7 0, L_0x7fedd3c37d80;  1 drivers
v0x7fedd3c33630_0 .net *"_ivl_16", 7 0, L_0x7fedd3c37e30;  1 drivers
v0x7fedd3c336c0_0 .net *"_ivl_18", 32 0, L_0x7fedd3c37ed0;  1 drivers
v0x7fedd3c33790_0 .net *"_ivl_2", 7 0, L_0x7fedd3c37a10;  1 drivers
L_0x7fedd3d73098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c33840_0 .net *"_ivl_21", 0 0, L_0x7fedd3d73098;  1 drivers
L_0x7fedd3d730e0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c338f0_0 .net/2u *"_ivl_22", 32 0, L_0x7fedd3d730e0;  1 drivers
v0x7fedd3c339a0_0 .net *"_ivl_24", 32 0, L_0x7fedd3c38070;  1 drivers
L_0x7fedd3d73128 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c33ab0_0 .net/2u *"_ivl_26", 32 0, L_0x7fedd3d73128;  1 drivers
v0x7fedd3c33b60_0 .net *"_ivl_28", 32 0, L_0x7fedd3c38210;  1 drivers
v0x7fedd3c33c10_0 .net *"_ivl_31", 7 0, L_0x7fedd3c38390;  1 drivers
v0x7fedd3c33cc0_0 .net *"_ivl_34", 7 0, L_0x7fedd3c38400;  1 drivers
v0x7fedd3c33d70_0 .net *"_ivl_36", 32 0, L_0x7fedd3c384a0;  1 drivers
L_0x7fedd3d73170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c33e20_0 .net *"_ivl_39", 0 0, L_0x7fedd3d73170;  1 drivers
v0x7fedd3c33ed0_0 .net *"_ivl_4", 32 0, L_0x7fedd3c37ab0;  1 drivers
L_0x7fedd3d731b8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c33f80_0 .net/2u *"_ivl_40", 32 0, L_0x7fedd3d731b8;  1 drivers
v0x7fedd3c34110_0 .net *"_ivl_42", 32 0, L_0x7fedd3c38590;  1 drivers
L_0x7fedd3d73200 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c341a0_0 .net/2u *"_ivl_44", 32 0, L_0x7fedd3d73200;  1 drivers
v0x7fedd3c34250_0 .net *"_ivl_46", 32 0, L_0x7fedd3c386f0;  1 drivers
v0x7fedd3c34300_0 .net *"_ivl_49", 7 0, L_0x7fedd3c388d0;  1 drivers
v0x7fedd3c343b0_0 .net *"_ivl_53", 7 0, L_0x7fedd3c38aa0;  1 drivers
v0x7fedd3c34460_0 .net *"_ivl_55", 32 0, L_0x7fedd3c38bb0;  1 drivers
L_0x7fedd3d73248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c34510_0 .net *"_ivl_58", 0 0, L_0x7fedd3d73248;  1 drivers
L_0x7fedd3d73290 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c345c0_0 .net/2u *"_ivl_59", 32 0, L_0x7fedd3d73290;  1 drivers
v0x7fedd3c34670_0 .net *"_ivl_61", 32 0, L_0x7fedd3c38cd0;  1 drivers
L_0x7fedd3d732d8 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c34720_0 .net/2u *"_ivl_63", 32 0, L_0x7fedd3d732d8;  1 drivers
v0x7fedd3c347d0_0 .net *"_ivl_65", 32 0, L_0x7fedd3c38e30;  1 drivers
v0x7fedd3c34880_0 .net *"_ivl_68", 7 0, L_0x7fedd3c38f50;  1 drivers
L_0x7fedd3d73008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c34930_0 .net *"_ivl_7", 0 0, L_0x7fedd3d73008;  1 drivers
L_0x7fedd3d73050 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c349e0_0 .net/2u *"_ivl_8", 32 0, L_0x7fedd3d73050;  1 drivers
v0x7fedd3c34a90_0 .net "addr", 31 0, v0x7fedd3c319f0_0;  alias, 1 drivers
v0x7fedd3c34b50_0 .net "instruction", 31 0, L_0x7fedd3c38940;  alias, 1 drivers
L_0x7fedd3c37a10 .array/port v0x7fedd3c33480, L_0x7fedd3c37c00;
L_0x7fedd3c37ab0 .concat [ 32 1 0 0], v0x7fedd3c319f0_0, L_0x7fedd3d73008;
L_0x7fedd3c37c00 .arith/sub 33, L_0x7fedd3c37ab0, L_0x7fedd3d73050;
L_0x7fedd3c37e30 .array/port v0x7fedd3c33480, L_0x7fedd3c38210;
L_0x7fedd3c37ed0 .concat [ 32 1 0 0], v0x7fedd3c319f0_0, L_0x7fedd3d73098;
L_0x7fedd3c38070 .arith/sum 33, L_0x7fedd3c37ed0, L_0x7fedd3d730e0;
L_0x7fedd3c38210 .arith/sub 33, L_0x7fedd3c38070, L_0x7fedd3d73128;
L_0x7fedd3c38400 .array/port v0x7fedd3c33480, L_0x7fedd3c386f0;
L_0x7fedd3c384a0 .concat [ 32 1 0 0], v0x7fedd3c319f0_0, L_0x7fedd3d73170;
L_0x7fedd3c38590 .arith/sum 33, L_0x7fedd3c384a0, L_0x7fedd3d731b8;
L_0x7fedd3c386f0 .arith/sub 33, L_0x7fedd3c38590, L_0x7fedd3d73200;
L_0x7fedd3c38940 .concat8 [ 8 8 8 8], L_0x7fedd3c37d80, L_0x7fedd3c38390, L_0x7fedd3c388d0, L_0x7fedd3c38f50;
L_0x7fedd3c38aa0 .array/port v0x7fedd3c33480, L_0x7fedd3c38e30;
L_0x7fedd3c38bb0 .concat [ 32 1 0 0], v0x7fedd3c319f0_0, L_0x7fedd3d73248;
L_0x7fedd3c38cd0 .arith/sum 33, L_0x7fedd3c38bb0, L_0x7fedd3d73290;
L_0x7fedd3c38e30 .arith/sub 33, L_0x7fedd3c38cd0, L_0x7fedd3d732d8;
S_0x7fedd3c34de0 .scope module, "ramx" "RAM_module" 3 85, 8 1 0, S_0x7fedd3c0ac40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 1 "data_read";
    .port_info 3 /INPUT 1 "data_write";
    .port_info 4 /OUTPUT 32 "data_out";
L_0x7fedd3c393a0 .functor AND 1, v0x7fedd3c314a0_0, L_0x7fedd3c39300, C4<1>, C4<1>;
L_0x7fedd3c39ac0 .functor AND 1, v0x7fedd3c314a0_0, L_0x7fedd3c399a0, C4<1>, C4<1>;
L_0x7fedd3c39ed0 .functor AND 1, v0x7fedd3c314a0_0, L_0x7fedd3c3a0e0, C4<1>, C4<1>;
L_0x7fedd3c3a980 .functor AND 1, v0x7fedd3c314a0_0, L_0x7fedd3c3a830, C4<1>, C4<1>;
v0x7fedd3c34fc0 .array "RAM", 1000 0, 7 0;
v0x7fedd3c35050_0 .net *"_ivl_11", 0 0, L_0x7fedd3c39300;  1 drivers
v0x7fedd3c350e0_0 .net *"_ivl_13", 0 0, L_0x7fedd3c393a0;  1 drivers
v0x7fedd3c35190_0 .net *"_ivl_14", 7 0, L_0x7fedd3c39450;  1 drivers
v0x7fedd3c35240_0 .net *"_ivl_16", 32 0, L_0x7fedd3c394f0;  1 drivers
L_0x7fedd3d73320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c35330_0 .net *"_ivl_19", 0 0, L_0x7fedd3d73320;  1 drivers
L_0x7fedd3d73368 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c353e0_0 .net/2u *"_ivl_20", 32 0, L_0x7fedd3d73368;  1 drivers
v0x7fedd3c35490_0 .net *"_ivl_22", 32 0, L_0x7fedd3c396b0;  1 drivers
L_0x7fedd3d733b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c35540_0 .net/2u *"_ivl_24", 7 0, L_0x7fedd3d733b0;  1 drivers
v0x7fedd3c35650_0 .net *"_ivl_26", 7 0, L_0x7fedd3c39830;  1 drivers
v0x7fedd3c35700_0 .net *"_ivl_31", 0 0, L_0x7fedd3c399a0;  1 drivers
v0x7fedd3c357a0_0 .net *"_ivl_33", 0 0, L_0x7fedd3c39ac0;  1 drivers
v0x7fedd3c35840_0 .net *"_ivl_34", 7 0, L_0x7fedd3c39bb0;  1 drivers
v0x7fedd3c358f0_0 .net *"_ivl_36", 32 0, L_0x7fedd3c39cb0;  1 drivers
L_0x7fedd3d733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c359a0_0 .net *"_ivl_39", 0 0, L_0x7fedd3d733f8;  1 drivers
L_0x7fedd3d73440 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c35a50_0 .net/2u *"_ivl_40", 32 0, L_0x7fedd3d73440;  1 drivers
v0x7fedd3c35b00_0 .net *"_ivl_42", 32 0, L_0x7fedd3c39d50;  1 drivers
L_0x7fedd3d73488 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c35c90_0 .net/2u *"_ivl_44", 7 0, L_0x7fedd3d73488;  1 drivers
v0x7fedd3c35d20_0 .net *"_ivl_46", 7 0, L_0x7fedd3c3a040;  1 drivers
v0x7fedd3c35dd0_0 .net *"_ivl_51", 0 0, L_0x7fedd3c3a0e0;  1 drivers
v0x7fedd3c35e70_0 .net *"_ivl_53", 0 0, L_0x7fedd3c39ed0;  1 drivers
v0x7fedd3c35f10_0 .net *"_ivl_54", 7 0, L_0x7fedd3c3a200;  1 drivers
v0x7fedd3c35fc0_0 .net *"_ivl_56", 32 0, L_0x7fedd3c3a2a0;  1 drivers
L_0x7fedd3d734d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c36070_0 .net *"_ivl_59", 0 0, L_0x7fedd3d734d0;  1 drivers
L_0x7fedd3d73518 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c36120_0 .net/2u *"_ivl_60", 32 0, L_0x7fedd3d73518;  1 drivers
v0x7fedd3c361d0_0 .net *"_ivl_62", 32 0, L_0x7fedd3c3a470;  1 drivers
L_0x7fedd3d73560 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c36280_0 .net/2u *"_ivl_64", 7 0, L_0x7fedd3d73560;  1 drivers
v0x7fedd3c36330_0 .net *"_ivl_66", 7 0, L_0x7fedd3c3a550;  1 drivers
v0x7fedd3c363e0_0 .net *"_ivl_72", 0 0, L_0x7fedd3c3a830;  1 drivers
v0x7fedd3c36480_0 .net *"_ivl_74", 0 0, L_0x7fedd3c3a980;  1 drivers
v0x7fedd3c36520_0 .net *"_ivl_75", 7 0, L_0x7fedd3c3a9f0;  1 drivers
v0x7fedd3c365d0_0 .net *"_ivl_77", 32 0, L_0x7fedd3c3aa90;  1 drivers
L_0x7fedd3d735a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c36680_0 .net *"_ivl_80", 0 0, L_0x7fedd3d735a8;  1 drivers
L_0x7fedd3d735f0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c35bb0_0 .net/2u *"_ivl_81", 32 0, L_0x7fedd3d735f0;  1 drivers
v0x7fedd3c36910_0 .net *"_ivl_83", 32 0, L_0x7fedd3c3a8d0;  1 drivers
L_0x7fedd3d73638 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fedd3c369a0_0 .net/2u *"_ivl_85", 7 0, L_0x7fedd3d73638;  1 drivers
v0x7fedd3c36a40_0 .net *"_ivl_87", 7 0, L_0x7fedd3c3ad30;  1 drivers
v0x7fedd3c36af0_0 .net "addr", 31 0, L_0x7fedd3f49c50;  alias, 1 drivers
v0x7fedd3c36bd0_0 .net "byte0_in", 7 0, L_0x7fedd3c39000;  1 drivers
v0x7fedd3c36c60_0 .net "byte1_in", 7 0, L_0x7fedd3c390a0;  1 drivers
v0x7fedd3c36cf0_0 .net "byte2_in", 7 0, L_0x7fedd3c391c0;  1 drivers
v0x7fedd3c36d80_0 .net "byte3_in", 7 0, L_0x7fedd3c39260;  1 drivers
v0x7fedd3c36e10_0 .net "data_in", 31 0, v0x7fedd3c31680_0;  alias, 1 drivers
v0x7fedd3c36eb0_0 .net "data_out", 31 0, L_0x7fedd3c3a6d0;  alias, 1 drivers
v0x7fedd3c36f80_0 .net "data_read", 0 0, v0x7fedd3c314a0_0;  alias, 1 drivers
v0x7fedd3c37010_0 .net "data_write", 0 0, v0x7fedd3c315f0_0;  alias, 1 drivers
E_0x7fedd3c34f50/0 .event edge, v0x7fedd3c314a0_0, v0x7fedd3c315f0_0, v0x7fedd3c36bd0_0, v0x7fedd3c29450_0;
E_0x7fedd3c34f50/1 .event edge, v0x7fedd3c36c60_0, v0x7fedd3c36cf0_0, v0x7fedd3c36d80_0;
E_0x7fedd3c34f50 .event/or E_0x7fedd3c34f50/0, E_0x7fedd3c34f50/1;
L_0x7fedd3c39000 .part v0x7fedd3c31680_0, 0, 8;
L_0x7fedd3c390a0 .part v0x7fedd3c31680_0, 8, 8;
L_0x7fedd3c391c0 .part v0x7fedd3c31680_0, 16, 8;
L_0x7fedd3c39260 .part v0x7fedd3c31680_0, 24, 8;
L_0x7fedd3c39300 .reduce/nor v0x7fedd3c315f0_0;
L_0x7fedd3c39450 .array/port v0x7fedd3c34fc0, L_0x7fedd3c396b0;
L_0x7fedd3c394f0 .concat [ 32 1 0 0], L_0x7fedd3f49c50, L_0x7fedd3d73320;
L_0x7fedd3c396b0 .arith/sum 33, L_0x7fedd3c394f0, L_0x7fedd3d73368;
L_0x7fedd3c39830 .functor MUXZ 8, L_0x7fedd3d733b0, L_0x7fedd3c39450, L_0x7fedd3c393a0, C4<>;
L_0x7fedd3c399a0 .reduce/nor v0x7fedd3c315f0_0;
L_0x7fedd3c39bb0 .array/port v0x7fedd3c34fc0, L_0x7fedd3c39d50;
L_0x7fedd3c39cb0 .concat [ 32 1 0 0], L_0x7fedd3f49c50, L_0x7fedd3d733f8;
L_0x7fedd3c39d50 .arith/sum 33, L_0x7fedd3c39cb0, L_0x7fedd3d73440;
L_0x7fedd3c3a040 .functor MUXZ 8, L_0x7fedd3d73488, L_0x7fedd3c39bb0, L_0x7fedd3c39ac0, C4<>;
L_0x7fedd3c3a0e0 .reduce/nor v0x7fedd3c315f0_0;
L_0x7fedd3c3a200 .array/port v0x7fedd3c34fc0, L_0x7fedd3c3a470;
L_0x7fedd3c3a2a0 .concat [ 32 1 0 0], L_0x7fedd3f49c50, L_0x7fedd3d734d0;
L_0x7fedd3c3a470 .arith/sum 33, L_0x7fedd3c3a2a0, L_0x7fedd3d73518;
L_0x7fedd3c3a550 .functor MUXZ 8, L_0x7fedd3d73560, L_0x7fedd3c3a200, L_0x7fedd3c39ed0, C4<>;
L_0x7fedd3c3a6d0 .concat8 [ 8 8 8 8], L_0x7fedd3c39830, L_0x7fedd3c3a040, L_0x7fedd3c3a550, L_0x7fedd3c3ad30;
L_0x7fedd3c3a830 .reduce/nor v0x7fedd3c315f0_0;
L_0x7fedd3c3a9f0 .array/port v0x7fedd3c34fc0, L_0x7fedd3c3a8d0;
L_0x7fedd3c3aa90 .concat [ 32 1 0 0], L_0x7fedd3f49c50, L_0x7fedd3d735a8;
L_0x7fedd3c3a8d0 .arith/sum 33, L_0x7fedd3c3aa90, L_0x7fedd3d735f0;
L_0x7fedd3c3ad30 .functor MUXZ 8, L_0x7fedd3d73638, L_0x7fedd3c3a9f0, L_0x7fedd3c3a980, C4<>;
    .scope S_0x7fedd3c33170;
T_0 ;
    %vpi_call/w 7 21 "$readmemh", P_0x7fedd3c0c370, v0x7fedd3c33480, 33'sb010111111110000000000000000000000 {0 0 0};
    %vpi_call/w 7 22 "$display", "Instruction = %h", &A<v0x7fedd3c33480, 0> {0 0 0};
    %vpi_call/w 7 23 "$display", "Instruction r = %h", &A<v0x7fedd3c33480, 0> {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fedd3c34de0;
T_1 ;
Ewait_0 .event/or E_0x7fedd3c34f50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fedd3c36f80_0;
    %nor/r;
    %load/vec4 v0x7fedd3c37010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fedd3c36bd0_0;
    %ix/getv 4, v0x7fedd3c36af0_0;
    %store/vec4a v0x7fedd3c34fc0, 4, 0;
    %load/vec4 v0x7fedd3c36c60_0;
    %load/vec4 v0x7fedd3c36af0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fedd3c34fc0, 4, 0;
    %load/vec4 v0x7fedd3c36cf0_0;
    %load/vec4 v0x7fedd3c36af0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fedd3c34fc0, 4, 0;
    %load/vec4 v0x7fedd3c36d80_0;
    %load/vec4 v0x7fedd3c36af0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fedd3c34fc0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fedd3c34de0;
T_2 ;
    %vpi_call/w 8 43 "$readmemh", "data.mem", v0x7fedd3c34fc0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111101000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fedd3c27cb0;
T_3 ;
Ewait_1 .event/or E_0x7fedd3c27f40, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fedd3c27f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v0x7fedd3c28270_0;
    %pad/s 64;
    %load/vec4 v0x7fedd3c28360_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fedd3c28050_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x7fedd3c28270_0;
    %pad/u 64;
    %load/vec4 v0x7fedd3c28360_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7fedd3c28050_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x7fedd3c28270_0;
    %load/vec4 v0x7fedd3c28360_0;
    %div/s;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fedd3c28050_0, 4, 32;
    %load/vec4 v0x7fedd3c28270_0;
    %load/vec4 v0x7fedd3c28360_0;
    %mod/s;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fedd3c28050_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x7fedd3c28270_0;
    %load/vec4 v0x7fedd3c28360_0;
    %div;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fedd3c28050_0, 4, 32;
    %load/vec4 v0x7fedd3c28270_0;
    %load/vec4 v0x7fedd3c28360_0;
    %mod;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fedd3c28050_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x7fedd3c28270_0;
    %load/vec4 v0x7fedd3c28360_0;
    %add;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x7fedd3c28270_0;
    %load/vec4 v0x7fedd3c28360_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x7fedd3c28270_0;
    %load/vec4 v0x7fedd3c28360_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x7fedd3c28270_0;
    %load/vec4 v0x7fedd3c28360_0;
    %and;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x7fedd3c28270_0;
    %load/vec4 v0x7fedd3c28360_0;
    %or;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x7fedd3c28270_0;
    %load/vec4 v0x7fedd3c28360_0;
    %xor;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x7fedd3c28360_0;
    %ix/getv 4, v0x7fedd3c28270_0;
    %shiftl 4;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x7fedd3c28360_0;
    %ix/getv 4, v0x7fedd3c28270_0;
    %shiftr 4;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x7fedd3c28360_0;
    %ix/getv 4, v0x7fedd3c28270_0;
    %shiftr/s 4;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x7fedd3c28270_0;
    %load/vec4 v0x7fedd3c28360_0;
    %sub;
    %store/vec4 v0x7fedd3c28410_0, 0, 32;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fedd3c28550;
T_4 ;
Ewait_2 .event/or E_0x7fedd3c288a0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7fedd3c28950_0;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x7fedd3c29250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x7fedd3c28f30_0;
    %load/vec4 v0x7fedd3c29040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c290f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c291a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x7fedd3c29040_0;
    %load/vec4 v0x7fedd3c290f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c291a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29a20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x7fedd3c290f0_0;
    %load/vec4 v0x7fedd3c291a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29a20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7fedd3c291a0_0;
    %load/vec4 v0x7fedd3c29900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29a20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x7fedd3c29250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x7fedd3c29b70_0;
    %replicate 24;
    %load/vec4 v0x7fedd3c28f30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x7fedd3c29c10_0;
    %replicate 24;
    %load/vec4 v0x7fedd3c29040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x7fedd3c29cb0_0;
    %replicate 24;
    %load/vec4 v0x7fedd3c290f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x7fedd3c29d50_0;
    %replicate 24;
    %load/vec4 v0x7fedd3c291a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7fedd3c29250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fedd3c28f30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fedd3c29040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fedd3c290f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fedd3c291a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7fedd3c29250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x7fedd3c29870_0;
    %load/vec4 v0x7fedd3c29900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c28f30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7fedd3c29870_0;
    %load/vec4 v0x7fedd3c29900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c28f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x7fedd3c29870_0;
    %load/vec4 v0x7fedd3c28f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c290f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x7fedd3c28f30_0;
    %load/vec4 v0x7fedd3c29040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c290f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c291a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7fedd3c28f30_0;
    %load/vec4 v0x7fedd3c29040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c290f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c291a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x7fedd3c29cb0_0;
    %replicate 16;
    %load/vec4 v0x7fedd3c290f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c291a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fedd3c290f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c291a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fedd3c28550;
T_5 ;
Ewait_3 .event/or E_0x7fedd3c27e80, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7fedd3c28950_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7fedd3c29a20_0;
    %load/vec4 v0x7fedd3c29990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29870_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7fedd3c29df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fedd3c29250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7fedd3c291a0_0;
    %load/vec4 v0x7fedd3c290f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29a20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29500_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7fedd3c291a0_0;
    %load/vec4 v0x7fedd3c290f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29a20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c28f30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29500_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7fedd3c291a0_0;
    %load/vec4 v0x7fedd3c29a20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c28f30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29500_0, 0, 32;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7fedd3c29a20_0;
    %load/vec4 v0x7fedd3c290f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c28f30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29500_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fedd3c29500_0;
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fedd3c29df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x7fedd3c29a20_0;
    %load/vec4 v0x7fedd3c29990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c29040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fedd3c28f30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29500_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7fedd3c29500_0;
    %store/vec4 v0x7fedd3c29690_0, 0, 32;
T_5.12 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fedd3c17940;
T_6 ;
Ewait_4 .event/or E_0x7fedd3c17bd0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fedd3c32a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7fedd3c31890_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29f70_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fedd3c317e0_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fedd3c29f70_0, 0, 4;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fedd3c29f70_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fedd3c29f70_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fedd3c29f70_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fedd3c29f70_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fedd3c29f70_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fedd3c29f70_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fedd3c29f70_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fedd3c29f70_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fedd3c29f70_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fedd3c29f70_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fedd3c2a5f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedd3c29f70_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fedd3c17940;
T_7 ;
Ewait_5 .event/or E_0x7fedd3c0bec0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fedd3c32dc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x7fedd3c32d10_0, 0, 1;
    %load/vec4 v0x7fedd3c32880_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fedd3c2a4b0_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fedd3c32d10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 10;
    %flag_mov 9, 4;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0x7fedd3c314a0_0, 0, 1;
    %load/vec4 v0x7fedd3c32880_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fedd3c32d10_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_7.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 9;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 9;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %store/vec4 v0x7fedd3c315f0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fedd3c17940;
T_8 ;
    %wait E_0x7fedd3c0bba0;
    %load/vec4 v0x7fedd3c32d10_0;
    %assign/vec4 v0x7fedd3c32dc0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fedd3c17940;
T_9 ;
    %wait E_0x7fedd3c13e70;
    %load/vec4 v0x7fedd3c32880_0;
    %assign/vec4 v0x7fedd3c32920_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fedd3c17940;
T_10 ;
    %wait E_0x7fedd3c0bba0;
    %load/vec4 v0x7fedd3c31df0_0;
    %assign/vec4 v0x7fedd3c31070_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fedd3c17940;
T_11 ;
Ewait_6 .event/or E_0x7fedd3c0b0d0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v0x7fedd3c32e50_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x7fedd3c31380_0;
    %store/vec4 v0x7fedd3c32720_0, 0, 32;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x7fedd3c32e50_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x7fedd3c31380_0;
    %store/vec4 v0x7fedd3c31680_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x7fedd3c32100_0;
    %store/vec4 v0x7fedd3c32720_0, 0, 32;
T_11.9 ;
T_11.7 ;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x7fedd3c319f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fedd3c32720_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x7fedd3c32220_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fedd3c32220_0;
    %cmpi/e 16, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_11.10, 4;
    %load/vec4 v0x7fedd3c31aa0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fedd3c32720_0, 0, 32;
T_11.10 ;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x7fedd3c31110_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7fedd3c32720_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x7fedd3c317e0_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_11.12, 4;
    %load/vec4 v0x7fedd3c31aa0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fedd3c32720_0, 0, 32;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x7fedd3c317e0_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_11.14, 4;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0x7fedd3c317e0_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_11.16, 4;
    %load/vec4 v0x7fedd3c2a0d0_0;
    %store/vec4 v0x7fedd3c32720_0, 0, 32;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v0x7fedd3c317e0_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_11.18, 4;
    %load/vec4 v0x7fedd3c2a370_0;
    %store/vec4 v0x7fedd3c32720_0, 0, 32;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x7fedd3c32100_0;
    %store/vec4 v0x7fedd3c32720_0, 0, 32;
T_11.19 ;
T_11.17 ;
T_11.15 ;
T_11.13 ;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fedd3c17940;
T_12 ;
    %wait E_0x7fedd3c0bba0;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c317e0_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c317e0_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fedd3c317e0_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fedd3c317e0_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fedd3c2a040_0;
    %assign/vec4 v0x7fedd3c2a0d0_0, 0;
    %load/vec4 v0x7fedd3c2a2d0_0;
    %assign/vec4 v0x7fedd3c2a370_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c317e0_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fedd3c31f40_0;
    %assign/vec4 v0x7fedd3c2a370_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c317e0_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7fedd3c31f40_0;
    %assign/vec4 v0x7fedd3c2a0d0_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fedd3c17940;
T_13 ;
Ewait_7 .event/or E_0x7fedd3c0b0a0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x7fedd3c32880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x7fedd3c2a680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedd3c31c00_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fedd3c32d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7fedd3c319f0_0;
    %store/vec4 v0x7fedd3c2a680_0, 0, 32;
    %load/vec4 v0x7fedd3c31ca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedd3c31c00_0, 0, 1;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedd3c31c00_0, 0, 1;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c317e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c317e0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_13.6, 8;
    %load/vec4 v0x7fedd3c31f40_0;
    %jmp/1 T_13.7, 8;
T_13.6 ; End of true expr.
    %load/vec4 v0x7fedd3c2a710_0;
    %load/vec4 v0x7fedd3c32f00_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %jmp/0 T_13.7, 8;
 ; End of false expr.
    %blend;
T_13.7;
    %store/vec4 v0x7fedd3c31d40_0, 0, 32;
    %load/vec4 v0x7fedd3c32bb0_0;
    %load/vec4 v0x7fedd3c32c60_0;
    %add;
    %addi 4, 0, 33;
    %store/vec4 v0x7fedd3c311d0_0, 0, 33;
    %load/vec4 v0x7fedd3c2a7b0_0;
    %load/vec4 v0x7fedd3c317e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c317e0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fedd3c2a1f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c32220_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c32220_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fedd3c2a410_0;
    %nor/r;
    %and;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fedd3c32220_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c32220_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fedd3c2a410_0;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 8;
    %flag_or 10, 9;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c31f40_0;
    %load/vec4 v0x7fedd3c32020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 10;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fedd3c31f40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c31f40_0;
    %load/vec4 v0x7fedd3c32020_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fedd3c2a4b0_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c31f40_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_13.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.9, 9;
T_13.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.9, 9;
 ; End of false expr.
    %blend;
T_13.9;
    %pad/s 1;
    %store/vec4 v0x7fedd3c31c00_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fedd3c17940;
T_14 ;
    %wait E_0x7fedd3c0bba0;
    %load/vec4 v0x7fedd3c32d10_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0x7fedd3c31730_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7fedd3c2a1f0_0;
    %flag_set/vec4 9;
    %load/vec4 v0x7fedd3c2a7b0_0;
    %load/vec4 v0x7fedd3c317e0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedd3c317e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %jmp/0 T_14.2, 10;
    %load/vec4 v0x7fedd3c31d40_0;
    %jmp/1 T_14.3, 10;
T_14.2 ; End of true expr.
    %load/vec4 v0x7fedd3c311d0_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_14.3, 10;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v0x7fedd3c31730_0, 0;
    %load/vec4 v0x7fedd3c31c00_0;
    %assign/vec4 v0x7fedd3c31ca0_0, 0;
    %load/vec4 v0x7fedd3c31ca0_0;
    %load/vec4 v0x7fedd3c32d10_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fedd3c32880_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x7fedd3c31730_0;
    %assign/vec4 v0x7fedd3c319f0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7fedd3c32880_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fedd3c32d10_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_14.6, 9;
    %load/vec4 v0x7fedd3c2a680_0;
    %jmp/1 T_14.7, 9;
T_14.6 ; End of true expr.
    %load/vec4 v0x7fedd3c31aa0_0;
    %jmp/0 T_14.7, 9;
 ; End of false expr.
    %blend;
T_14.7;
    %assign/vec4 v0x7fedd3c319f0_0, 0;
T_14.5 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fedd3c17940;
T_15 ;
Ewait_8 .event/or E_0x7fedd3c100b0, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x7fedd3c32880_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x7fedd3c319f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_15.2, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x7fedd3c31070_0;
    %pad/u 2;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %pad/u 1;
    %store/vec4 v0x7fedd3c31df0_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fedd3c17940;
T_16 ;
    %wait E_0x7fedd3c0bba0;
    %load/vec4 v0x7fedd3c32880_0;
    %load/vec4 v0x7fedd3c312f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %fork t_1, S_0x7fedd3c17c40;
    %jmp t_0;
    .scope S_0x7fedd3c17c40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedd3c17e00_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7fedd3c17e00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fedd3c17e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fedd3c32380, 0, 4;
    %load/vec4 v0x7fedd3c17e00_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fedd3c17e00_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %end;
    .scope S_0x7fedd3c17940;
t_0 %join;
T_16.0 ;
    %load/vec4 v0x7fedd3c32fb0_0;
    %load/vec4 v0x7fedd3c312f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x7fedd3c32720_0;
    %load/vec4 v0x7fedd3c322d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fedd3c32380, 0, 4;
T_16.4 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fedd3c0ac40;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedd3c371e0_0, 0, 1;
    %pushi/vec4 100000, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x7fedd3c371e0_0;
    %nor/r;
    %store/vec4 v0x7fedd3c371e0_0, 0, 1;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %end;
    .thread T_17;
    .scope S_0x7fedd3c0ac40;
T_18 ;
    %vpi_call/w 3 38 "$dumpfile", "CPU_TB.vcd" {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fedd3c0ac40 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedd3c372b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedd3c37980_0, 0, 1;
    %vpi_call/w 3 59 "$display", "ROM MODULE RESULTS:" {0 0 0};
    %wait E_0x7fedd3c0bba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedd3c37980_0, 0, 1;
    %vpi_call/w 3 64 "$display", "CPU started" {0 0 0};
    %pushi/vec4 20, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fedd3c0bba0;
    %vpi_call/w 3 69 "$display", "REG_V0 =  %h", v0x7fedd3c378f0_0 {0 0 0};
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 75 "$display", "RESULT =  %h", v0x7fedd3c378f0_0 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/CPU_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/alu.v";
    "rtl/loadstore.v";
    "test/ROM.v";
    "rtl/RAM.v";
