
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls1' (Linux_x86_64 version 5.15.0-141-generic) on Mon Sep 08 21:50:10 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:345:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.12 seconds. CPU system time: 1.34 seconds. Elapsed time: 11.1 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,492 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 177,987 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59,135 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58,275 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 2, 20, 3>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 1, 20, 3>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 1, 3>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_378_1' (firmware/hls_dummy.cpp:378:23) in function 'hls_dummy' completely with a factor of 20 (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 1, 3>' completely with a factor of 20 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 1, 3>' completely with a factor of 20 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 1, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 1, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>' completely with a factor of 20 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>' completely with a factor of 20 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:364:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:365:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:370:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 46.54 seconds. CPU system time: 1.31 seconds. Elapsed time: 49.4 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.514 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.542 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:364:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>4'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 1, 3>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 1, 3>'... converting 761 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>'... converting 1521 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 1, 3>' (firmware/hls_dummy.cpp:134:69)...740 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>' (firmware/hls_dummy.cpp:134:24)...1480 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 8.13 seconds; current allocated memory: 1.649 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13.89 seconds. CPU system time: 0.11 seconds. Elapsed time: 14 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<16, 6, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 20>4' to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,20,1,2,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,20,2,1,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 50.45 seconds. CPU system time: 0.12 seconds. Elapsed time: 50.82 seconds; current allocated memory: 1.898 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 14.46 seconds. CPU system time: 0.08 seconds. Elapsed time: 14.56 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 50.58 seconds. CPU system time: 0.14 seconds. Elapsed time: 50.83 seconds; current allocated memory: 2.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.94 seconds. CPU system time: 0.09 seconds. Elapsed time: 13.16 seconds; current allocated memory: 2.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.81 seconds. CPU system time: 0.1 seconds. Elapsed time: 4 seconds; current allocated memory: 2.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.97 seconds; current allocated memory: 2.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s' is 13720 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_26_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_26_1_1': 780 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.12 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.01 seconds; current allocated memory: 2.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s' is 11480 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_12ns_26ns_26_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_26ns_26_1_1': 380 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_26_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_26_1_1': 380 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 41.55 seconds. CPU system time: 2.3 seconds. Elapsed time: 44.58 seconds; current allocated memory: 2.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 35.07 seconds. CPU system time: 2.07 seconds. Elapsed time: 37.34 seconds; current allocated memory: 2.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c42_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c43_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c44_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c45_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c46_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c47_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c48_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c49_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c50_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c51_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_30_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_31_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_32_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_33_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_34_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_35_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_36_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_37_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_38_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_39_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.22 seconds. Elapsed time: 12.27 seconds; current allocated memory: 2.676 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 41.34 seconds. CPU system time: 0.33 seconds. Elapsed time: 41.96 seconds; current allocated memory: 2.676 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.61 seconds. CPU system time: 0.12 seconds. Elapsed time: 4.73 seconds; current allocated memory: 2.763 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 282.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 346.96 seconds. CPU system time: 8.95 seconds. Elapsed time: 377.42 seconds; current allocated memory: 1.314 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h6m17s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.812 ; gain = 115.992 ; free physical = 685648 ; free virtual = 958848
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1046044
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2850.230 ; gain = 417.477 ; free physical = 685730 ; free virtual = 958931
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4581]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4582]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4583]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4584]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4585]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4586]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4587]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4588]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4589]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4590]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4591]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4592]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4593]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4594]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4595]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4596]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4597]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4598]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4599]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4600]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4601]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4602]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4603]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4604]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4605]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4606]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4607]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4608]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4609]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4610]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4611]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4612]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4613]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4614]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4615]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4616]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4617]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4618]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4619]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4620]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4621]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4622]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4623]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4624]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4625]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4626]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4627]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4628]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4629]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4630]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4631]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4632]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4633]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4634]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4635]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4636]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4637]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4638]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4639]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4640]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4641]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4642]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4643]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4644]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4645]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4646]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4647]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4648]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4649]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4650]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4651]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4652]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4653]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4654]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4655]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4656]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4657]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4658]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4659]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4660]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4661]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4662]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4663]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4664]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4665]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4666]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4667]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4668]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4669]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4670]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4671]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4672]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4673]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4674]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4675]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4676]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4677]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4678]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4679]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4680]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_13s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_13s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_13s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_13s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p20-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3309.863 ; gain = 877.109 ; free physical = 685382 ; free virtual = 958590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3309.863 ; gain = 877.109 ; free physical = 685366 ; free virtual = 958574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 4282.355 ; gain = 1849.602 ; free physical = 677374 ; free virtual = 950590
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 120   
	   3 Input   16 Bit       Adders := 240   
	  11 Input   16 Bit       Adders := 60    
	   2 Input    6 Bit       Adders := 1520  
	   3 Input    5 Bit       Adders := 1520  
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 760   
	   4 Input    4 Bit       Adders := 760   
	   2 Input    2 Bit       Adders := 320   
+---XORs : 
	   2 Input      1 Bit         XORs := 241   
+---Registers : 
	               16 Bit    Registers := 1386  
	               15 Bit    Registers := 1660  
	               12 Bit    Registers := 26    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 362   
	                2 Bit    Registers := 160   
	                1 Bit    Registers := 1628  
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1161  
	   2 Input   15 Bit        Muxes := 150   
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 120   
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 278   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 163   
	   2 Input    1 Bit        Muxes := 660   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP tmp_2_reg_84544_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_2_reg_84544_reg is absorbed into DSP tmp_2_reg_84544_reg.
DSP Report: operator mul_16s_15s_26_1_1_U914/tmp_product is absorbed into DSP tmp_2_reg_84544_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_reg_84539_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_reg_84539_reg is absorbed into DSP tmp_reg_84539_reg.
DSP Report: operator mul_16s_13s_26_1_1_U913/tmp_product is absorbed into DSP tmp_reg_84539_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_39_reg_84929_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_39_reg_84929_reg is absorbed into DSP tmp_39_reg_84929_reg.
DSP Report: operator mul_16s_15s_26_1_1_U953/tmp_product is absorbed into DSP tmp_39_reg_84929_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_41_reg_84949_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_41_reg_84949_reg is absorbed into DSP tmp_41_reg_84949_reg.
DSP Report: operator mul_16s_13s_26_1_1_U955/tmp_product is absorbed into DSP tmp_41_reg_84949_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_153_reg_86039_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_153_reg_86039_reg is absorbed into DSP tmp_153_reg_86039_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1067/tmp_product is absorbed into DSP tmp_153_reg_86039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_155_reg_86059_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_155_reg_86059_reg is absorbed into DSP tmp_155_reg_86059_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1069/tmp_product is absorbed into DSP tmp_155_reg_86059_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_154_reg_86049_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_154_reg_86049_reg is absorbed into DSP tmp_154_reg_86049_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1068/tmp_product is absorbed into DSP tmp_154_reg_86049_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_273_reg_87209_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_273_reg_87209_reg is absorbed into DSP tmp_273_reg_87209_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1187/tmp_product is absorbed into DSP tmp_273_reg_87209_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_521_reg_87214_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_275_reg_87229_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_275_reg_87229_reg is absorbed into DSP tmp_275_reg_87229_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1189/tmp_product is absorbed into DSP tmp_275_reg_87229_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_525_reg_87234_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_274_reg_87219_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_274_reg_87219_reg is absorbed into DSP tmp_274_reg_87219_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1188/tmp_product is absorbed into DSP tmp_274_reg_87219_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_523_reg_87224_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_79_reg_85319_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_79_reg_85319_reg is absorbed into DSP tmp_79_reg_85319_reg.
DSP Report: operator mul_16s_15s_26_1_1_U993/tmp_product is absorbed into DSP tmp_79_reg_85319_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_83_reg_85359_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_83_reg_85359_reg is absorbed into DSP tmp_83_reg_85359_reg.
DSP Report: operator mul_16s_13s_26_1_1_U997/tmp_product is absorbed into DSP tmp_83_reg_85359_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_339_reg_87854_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_339_reg_87854_reg is absorbed into DSP tmp_339_reg_87854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1253/tmp_product is absorbed into DSP tmp_339_reg_87854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_647_reg_87859_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_356_reg_88024_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_356_reg_88024_reg is absorbed into DSP tmp_356_reg_88024_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1270/tmp_product is absorbed into DSP tmp_356_reg_88024_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_231_reg_86799_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_reg_86799_reg is absorbed into DSP tmp_231_reg_86799_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1145/tmp_product is absorbed into DSP tmp_231_reg_86799_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_441_reg_86804_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_292_reg_87399_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_292_reg_87399_reg is absorbed into DSP tmp_292_reg_87399_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1206/tmp_product is absorbed into DSP tmp_292_reg_87399_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_559_reg_87404_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_295_reg_87424_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_295_reg_87424_reg is absorbed into DSP tmp_295_reg_87424_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1209/tmp_product is absorbed into DSP tmp_295_reg_87424_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_563_reg_87429_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_294_reg_87414_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_294_reg_87414_reg is absorbed into DSP tmp_294_reg_87414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1208/tmp_product is absorbed into DSP tmp_294_reg_87414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_561_reg_87419_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_223_reg_86724_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_223_reg_86724_reg is absorbed into DSP tmp_223_reg_86724_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1137/tmp_product is absorbed into DSP tmp_223_reg_86724_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_427_reg_86729_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_279_reg_87269_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_279_reg_87269_reg is absorbed into DSP tmp_279_reg_87269_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1193/tmp_product is absorbed into DSP tmp_279_reg_87269_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_293_reg_87409_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_293_reg_87409_reg is absorbed into DSP tmp_293_reg_87409_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1207/tmp_product is absorbed into DSP tmp_293_reg_87409_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_631_reg_87774_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_283_reg_87309_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_283_reg_87309_reg is absorbed into DSP tmp_283_reg_87309_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1197/tmp_product is absorbed into DSP tmp_283_reg_87309_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_541_reg_87314_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_281_reg_87289_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_281_reg_87289_reg is absorbed into DSP tmp_281_reg_87289_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1195/tmp_product is absorbed into DSP tmp_281_reg_87289_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_537_reg_87294_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_280_reg_87279_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_280_reg_87279_reg is absorbed into DSP tmp_280_reg_87279_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1194/tmp_product is absorbed into DSP tmp_280_reg_87279_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_535_reg_87284_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_319_reg_87659_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_319_reg_87659_reg is absorbed into DSP tmp_319_reg_87659_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1233/tmp_product is absorbed into DSP tmp_319_reg_87659_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_335_reg_87819_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_335_reg_87819_reg is absorbed into DSP tmp_335_reg_87819_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1249/tmp_product is absorbed into DSP tmp_335_reg_87819_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_547_reg_87344_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_384_reg_88294_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_384_reg_88294_reg is absorbed into DSP tmp_384_reg_88294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1298/tmp_product is absorbed into DSP tmp_384_reg_88294_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_391_reg_88364_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_391_reg_88364_reg is absorbed into DSP tmp_391_reg_88364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1305/tmp_product is absorbed into DSP tmp_391_reg_88364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_747_reg_88369_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_397_reg_88424_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_397_reg_88424_reg is absorbed into DSP tmp_397_reg_88424_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1311/tmp_product is absorbed into DSP tmp_397_reg_88424_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_737_reg_88319_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_385_reg_88304_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_385_reg_88304_reg is absorbed into DSP tmp_385_reg_88304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1299/tmp_product is absorbed into DSP tmp_385_reg_88304_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_735_reg_88309_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_212_reg_86614_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_212_reg_86614_reg is absorbed into DSP tmp_212_reg_86614_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1126/tmp_product is absorbed into DSP tmp_212_reg_86614_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_393_reg_88384_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_393_reg_88384_reg is absorbed into DSP tmp_393_reg_88384_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1307/tmp_product is absorbed into DSP tmp_393_reg_88384_reg.
DSP Report: Generating DSP tmp_380_reg_88254_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_380_reg_88254_reg is absorbed into DSP tmp_380_reg_88254_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1294/tmp_product is absorbed into DSP tmp_380_reg_88254_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x88e).
DSP Report: register mac_muladd_16s_12ns_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_183_reg_86334_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_183_reg_86334_reg is absorbed into DSP tmp_183_reg_86334_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1097/tmp_product is absorbed into DSP tmp_183_reg_86334_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_351_reg_86339_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_181_reg_86314_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_181_reg_86314_reg is absorbed into DSP tmp_181_reg_86314_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1095/tmp_product is absorbed into DSP tmp_181_reg_86314_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_347_reg_86319_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_180_reg_86304_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_180_reg_86304_reg is absorbed into DSP tmp_180_reg_86304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1094/tmp_product is absorbed into DSP tmp_180_reg_86304_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_345_reg_86309_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_203_reg_86529_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_203_reg_86529_reg is absorbed into DSP tmp_203_reg_86529_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1117/tmp_product is absorbed into DSP tmp_203_reg_86529_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_389_reg_86534_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_201_reg_86509_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_201_reg_86509_reg is absorbed into DSP tmp_201_reg_86509_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1115/tmp_product is absorbed into DSP tmp_201_reg_86509_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_385_reg_86514_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_200_reg_86499_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_200_reg_86499_reg is absorbed into DSP tmp_200_reg_86499_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1114/tmp_product is absorbed into DSP tmp_200_reg_86499_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_383_reg_86504_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_305_reg_87524_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_305_reg_87524_reg is absorbed into DSP tmp_305_reg_87524_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1219/tmp_product is absorbed into DSP tmp_305_reg_87524_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_583_reg_87529_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_119_reg_85709_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_119_reg_85709_reg is absorbed into DSP tmp_119_reg_85709_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1033/tmp_product is absorbed into DSP tmp_119_reg_85709_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_125_reg_85769_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_125_reg_85769_reg is absorbed into DSP tmp_125_reg_85769_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1039/tmp_product is absorbed into DSP tmp_125_reg_85769_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_108_reg_85599_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_108_reg_85599_reg is absorbed into DSP tmp_108_reg_85599_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1022/tmp_product is absorbed into DSP tmp_108_reg_85599_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_163_reg_86139_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_163_reg_86139_reg is absorbed into DSP tmp_163_reg_86139_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1077/tmp_product is absorbed into DSP tmp_163_reg_86139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_161_reg_86119_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_161_reg_86119_reg is absorbed into DSP tmp_161_reg_86119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1075/tmp_product is absorbed into DSP tmp_161_reg_86119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_160_reg_86109_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_160_reg_86109_reg is absorbed into DSP tmp_160_reg_86109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1074/tmp_product is absorbed into DSP tmp_160_reg_86109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_17_reg_84714_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_17_reg_84714_reg is absorbed into DSP tmp_17_reg_84714_reg.
DSP Report: operator mul_16s_15s_26_1_1_U931/tmp_product is absorbed into DSP tmp_17_reg_84714_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_312_reg_87594_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_312_reg_87594_reg is absorbed into DSP tmp_312_reg_87594_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1226/tmp_product is absorbed into DSP tmp_312_reg_87594_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_597_reg_87599_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_315_reg_87619_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_315_reg_87619_reg is absorbed into DSP tmp_315_reg_87619_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1229/tmp_product is absorbed into DSP tmp_315_reg_87619_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_601_reg_87624_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_313_reg_87604_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_313_reg_87604_reg is absorbed into DSP tmp_313_reg_87604_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1227/tmp_product is absorbed into DSP tmp_313_reg_87604_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_599_reg_87609_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_593_reg_87579_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_159_reg_86099_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_159_reg_86099_reg is absorbed into DSP tmp_159_reg_86099_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1073/tmp_product is absorbed into DSP tmp_159_reg_86099_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x88e).
DSP Report: register mac_muladd_16s_12ns_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_59_reg_85124_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_59_reg_85124_reg is absorbed into DSP tmp_59_reg_85124_reg.
DSP Report: operator mul_16s_15s_26_1_1_U973/tmp_product is absorbed into DSP tmp_59_reg_85124_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_62_reg_85154_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_62_reg_85154_reg is absorbed into DSP tmp_62_reg_85154_reg.
DSP Report: operator mul_16s_13s_26_1_1_U976/tmp_product is absorbed into DSP tmp_62_reg_85154_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_303_reg_87504_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_303_reg_87504_reg is absorbed into DSP tmp_303_reg_87504_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1217/tmp_product is absorbed into DSP tmp_303_reg_87504_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_579_reg_87509_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_301_reg_87484_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_301_reg_87484_reg is absorbed into DSP tmp_301_reg_87484_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1215/tmp_product is absorbed into DSP tmp_301_reg_87484_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_575_reg_87489_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_300_reg_87474_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_300_reg_87474_reg is absorbed into DSP tmp_300_reg_87474_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1214/tmp_product is absorbed into DSP tmp_300_reg_87474_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_573_reg_87479_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_302_reg_87494_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_302_reg_87494_reg is absorbed into DSP tmp_302_reg_87494_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1216/tmp_product is absorbed into DSP tmp_302_reg_87494_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_365_reg_86414_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_367_reg_86424_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_37_reg_84909_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_37_reg_84909_reg is absorbed into DSP tmp_37_reg_84909_reg.
DSP Report: operator mul_16s_15s_26_1_1_U951/tmp_product is absorbed into DSP tmp_37_reg_84909_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_36_reg_84899_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_36_reg_84899_reg is absorbed into DSP tmp_36_reg_84899_reg.
DSP Report: operator mul_16s_15s_26_1_1_U950/tmp_product is absorbed into DSP tmp_36_reg_84899_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_28_reg_84819_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_28_reg_84819_reg is absorbed into DSP tmp_28_reg_84819_reg.
DSP Report: operator mul_16s_15s_26_1_1_U942/tmp_product is absorbed into DSP tmp_28_reg_84819_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_29_reg_84829_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_29_reg_84829_reg is absorbed into DSP tmp_29_reg_84829_reg.
DSP Report: operator mul_16s_15s_26_1_1_U943/tmp_product is absorbed into DSP tmp_29_reg_84829_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_20_reg_84744_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_20_reg_84744_reg is absorbed into DSP tmp_20_reg_84744_reg.
DSP Report: operator mul_16s_13s_26_1_1_U934/tmp_product is absorbed into DSP tmp_20_reg_84744_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_24_reg_84779_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_24_reg_84779_reg is absorbed into DSP tmp_24_reg_84779_reg.
DSP Report: operator mul_16s_15s_26_1_1_U938/tmp_product is absorbed into DSP tmp_24_reg_84779_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_47_reg_84784_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_21_reg_84749_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_21_reg_84749_reg is absorbed into DSP tmp_21_reg_84749_reg.
DSP Report: operator mul_16s_15s_26_1_1_U935/tmp_product is absorbed into DSP tmp_21_reg_84749_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_41_reg_84754_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_27_reg_84809_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_27_reg_84809_reg is absorbed into DSP tmp_27_reg_84809_reg.
DSP Report: operator mul_16s_15s_26_1_1_U941/tmp_product is absorbed into DSP tmp_27_reg_84809_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_53_reg_84814_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_198_reg_86479_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_198_reg_86479_reg is absorbed into DSP tmp_198_reg_86479_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1112/tmp_product is absorbed into DSP tmp_198_reg_86479_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_379_reg_86484_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_186_reg_86364_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_186_reg_86364_reg is absorbed into DSP tmp_186_reg_86364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1100/tmp_product is absorbed into DSP tmp_186_reg_86364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_357_reg_86369_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_185_reg_86354_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_185_reg_86354_reg is absorbed into DSP tmp_185_reg_86354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1099/tmp_product is absorbed into DSP tmp_185_reg_86354_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_355_reg_86359_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_218_reg_86674_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_218_reg_86674_reg is absorbed into DSP tmp_218_reg_86674_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1132/tmp_product is absorbed into DSP tmp_218_reg_86674_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_417_reg_86679_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_206_reg_86559_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_206_reg_86559_reg is absorbed into DSP tmp_206_reg_86559_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1120/tmp_product is absorbed into DSP tmp_206_reg_86559_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_395_reg_86564_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_205_reg_86549_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_205_reg_86549_reg is absorbed into DSP tmp_205_reg_86549_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1119/tmp_product is absorbed into DSP tmp_205_reg_86549_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_393_reg_86554_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_237_reg_86859_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_237_reg_86859_reg is absorbed into DSP tmp_237_reg_86859_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1151/tmp_product is absorbed into DSP tmp_237_reg_86859_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_236_reg_86849_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_236_reg_86849_reg is absorbed into DSP tmp_236_reg_86849_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1150/tmp_product is absorbed into DSP tmp_236_reg_86849_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_227_reg_86764_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_reg_86764_reg is absorbed into DSP tmp_227_reg_86764_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1141/tmp_product is absorbed into DSP tmp_227_reg_86764_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_228_reg_86774_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_228_reg_86774_reg is absorbed into DSP tmp_228_reg_86774_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1142/tmp_product is absorbed into DSP tmp_228_reg_86774_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_219_reg_86684_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_219_reg_86684_reg is absorbed into DSP tmp_219_reg_86684_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1133/tmp_product is absorbed into DSP tmp_219_reg_86684_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_419_reg_86689_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_224_reg_86734_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_224_reg_86734_reg is absorbed into DSP tmp_224_reg_86734_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1138/tmp_product is absorbed into DSP tmp_224_reg_86734_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_222_reg_86714_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_222_reg_86714_reg is absorbed into DSP tmp_222_reg_86714_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1136/tmp_product is absorbed into DSP tmp_222_reg_86714_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_221_reg_86704_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_221_reg_86704_reg is absorbed into DSP tmp_221_reg_86704_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1135/tmp_product is absorbed into DSP tmp_221_reg_86704_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_423_reg_86709_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_220_reg_86694_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_220_reg_86694_reg is absorbed into DSP tmp_220_reg_86694_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1134/tmp_product is absorbed into DSP tmp_220_reg_86694_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_421_reg_86699_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_232_reg_86809_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_232_reg_86809_reg is absorbed into DSP tmp_232_reg_86809_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1146/tmp_product is absorbed into DSP tmp_232_reg_86809_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_443_reg_86814_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_225_reg_86744_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_225_reg_86744_reg is absorbed into DSP tmp_225_reg_86744_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1139/tmp_product is absorbed into DSP tmp_225_reg_86744_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_431_reg_86749_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_376_reg_88219_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_376_reg_88219_reg is absorbed into DSP tmp_376_reg_88219_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1290/tmp_product is absorbed into DSP tmp_376_reg_88219_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_367_reg_88129_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_367_reg_88129_reg is absorbed into DSP tmp_367_reg_88129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1281/tmp_product is absorbed into DSP tmp_367_reg_88129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_368_reg_88139_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_368_reg_88139_reg is absorbed into DSP tmp_368_reg_88139_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1282/tmp_product is absorbed into DSP tmp_368_reg_88139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_364_reg_88099_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_364_reg_88099_reg is absorbed into DSP tmp_364_reg_88099_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1278/tmp_product is absorbed into DSP tmp_364_reg_88099_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_366_reg_88119_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_366_reg_88119_reg is absorbed into DSP tmp_366_reg_88119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1280/tmp_product is absorbed into DSP tmp_366_reg_88119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_699_reg_88124_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_365_reg_88109_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_365_reg_88109_reg is absorbed into DSP tmp_365_reg_88109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1279/tmp_product is absorbed into DSP tmp_365_reg_88109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_697_reg_88114_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_157_reg_86079_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_157_reg_86079_reg is absorbed into DSP tmp_157_reg_86079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1071/tmp_product is absorbed into DSP tmp_157_reg_86079_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_156_reg_86069_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_156_reg_86069_reg is absorbed into DSP tmp_156_reg_86069_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1070/tmp_product is absorbed into DSP tmp_156_reg_86069_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_148_reg_85989_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_148_reg_85989_reg is absorbed into DSP tmp_148_reg_85989_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1062/tmp_product is absorbed into DSP tmp_148_reg_85989_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_149_reg_85999_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_149_reg_85999_reg is absorbed into DSP tmp_149_reg_85999_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1063/tmp_product is absorbed into DSP tmp_149_reg_85999_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_139_reg_85904_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_139_reg_85904_reg is absorbed into DSP tmp_139_reg_85904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1053/tmp_product is absorbed into DSP tmp_139_reg_85904_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_267_reg_85909_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_146_reg_85974_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_146_reg_85974_reg is absorbed into DSP tmp_146_reg_85974_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1060/tmp_product is absorbed into DSP tmp_146_reg_85974_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_144_reg_85954_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_144_reg_85954_reg is absorbed into DSP tmp_144_reg_85954_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1058/tmp_product is absorbed into DSP tmp_144_reg_85954_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_142_reg_85934_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_142_reg_85934_reg is absorbed into DSP tmp_142_reg_85934_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1056/tmp_product is absorbed into DSP tmp_142_reg_85934_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_140_reg_85914_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_140_reg_85914_reg is absorbed into DSP tmp_140_reg_85914_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1054/tmp_product is absorbed into DSP tmp_140_reg_85914_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_269_reg_85919_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_284_reg_87319_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_284_reg_87319_reg is absorbed into DSP tmp_284_reg_87319_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1198/tmp_product is absorbed into DSP tmp_284_reg_87319_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_392_reg_88374_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_392_reg_88374_reg is absorbed into DSP tmp_392_reg_88374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1306/tmp_product is absorbed into DSP tmp_392_reg_88374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_749_reg_88379_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_388_reg_88334_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_388_reg_88334_reg is absorbed into DSP tmp_388_reg_88334_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1302/tmp_product is absorbed into DSP tmp_388_reg_88334_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_351_reg_87974_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_351_reg_87974_reg is absorbed into DSP tmp_351_reg_87974_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1265/tmp_product is absorbed into DSP tmp_351_reg_87974_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_671_reg_87979_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_345_reg_87914_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_345_reg_87914_reg is absorbed into DSP tmp_345_reg_87914_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1259/tmp_product is absorbed into DSP tmp_345_reg_87914_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_659_reg_87919_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_344_reg_87904_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_344_reg_87904_reg is absorbed into DSP tmp_344_reg_87904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1258/tmp_product is absorbed into DSP tmp_344_reg_87904_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_168_reg_86184_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_168_reg_86184_reg is absorbed into DSP tmp_168_reg_86184_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1082/tmp_product is absorbed into DSP tmp_168_reg_86184_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_169_reg_86194_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_169_reg_86194_reg is absorbed into DSP tmp_169_reg_86194_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1083/tmp_product is absorbed into DSP tmp_169_reg_86194_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_217_reg_86664_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_217_reg_86664_reg is absorbed into DSP tmp_217_reg_86664_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1131/tmp_product is absorbed into DSP tmp_217_reg_86664_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_58_reg_85114_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_58_reg_85114_reg is absorbed into DSP tmp_58_reg_85114_reg.
DSP Report: operator mul_16s_15s_26_1_1_U972/tmp_product is absorbed into DSP tmp_58_reg_85114_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_113_reg_85119_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_47_reg_85004_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_47_reg_85004_reg is absorbed into DSP tmp_47_reg_85004_reg.
DSP Report: operator mul_16s_15s_26_1_1_U961/tmp_product is absorbed into DSP tmp_47_reg_85004_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_91_reg_85009_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_46_reg_84994_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_46_reg_84994_reg is absorbed into DSP tmp_46_reg_84994_reg.
DSP Report: operator mul_16s_15s_26_1_1_U960/tmp_product is absorbed into DSP tmp_46_reg_84994_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_89_reg_84999_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_117_reg_85689_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_117_reg_85689_reg is absorbed into DSP tmp_117_reg_85689_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1031/tmp_product is absorbed into DSP tmp_117_reg_85689_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_116_reg_85679_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_116_reg_85679_reg is absorbed into DSP tmp_116_reg_85679_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1030/tmp_product is absorbed into DSP tmp_116_reg_85679_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_109_reg_85609_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_109_reg_85609_reg is absorbed into DSP tmp_109_reg_85609_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1023/tmp_product is absorbed into DSP tmp_109_reg_85609_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_99_reg_85514_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_99_reg_85514_reg is absorbed into DSP tmp_99_reg_85514_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1013/tmp_product is absorbed into DSP tmp_99_reg_85514_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_191_reg_85519_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_104_reg_85564_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_104_reg_85564_reg is absorbed into DSP tmp_104_reg_85564_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1018/tmp_product is absorbed into DSP tmp_104_reg_85564_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP select_ln134_477_reg_86294_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q661_reg is absorbed into DSP select_ln134_477_reg_86294_reg.
DSP Report: register select_ln134_477_reg_86294_reg is absorbed into DSP select_ln134_477_reg_86294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U114/tmp_product is absorbed into DSP select_ln134_477_reg_86294_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U643/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q157_reg is absorbed into DSP mul_16s_15s_26_1_1_U643/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U643/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U643/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U646/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q155_reg is absorbed into DSP mul_16s_15s_26_1_1_U646/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U646/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U646/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U644/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q156_reg is absorbed into DSP mul_16s_15s_26_1_1_U644/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U644/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U644/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U641/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q159_reg is absorbed into DSP mul_16s_15s_26_1_1_U641/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U641/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U641/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U640/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q160_reg is absorbed into DSP mul_16s_15s_26_1_1_U640/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U640/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U640/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U642/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q158_reg is absorbed into DSP mul_16s_15s_26_1_1_U642/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U642/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U642/tmp_product.
DSP Report: Generating DSP select_ln134_482_reg_86304_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q656_reg is absorbed into DSP select_ln134_482_reg_86304_reg.
DSP Report: register select_ln134_482_reg_86304_reg is absorbed into DSP select_ln134_482_reg_86304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U119/tmp_product is absorbed into DSP select_ln134_482_reg_86304_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U288/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q495_reg is absorbed into DSP mul_16s_15s_26_1_1_U288/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U288/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U288/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U287/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q496_reg is absorbed into DSP mul_16s_15s_26_1_1_U287/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U287/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U287/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U279/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q504_reg is absorbed into DSP mul_16s_15s_26_1_1_U279/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U279/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U279/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U280/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q503_reg is absorbed into DSP mul_16s_15s_26_1_1_U280/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U280/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U280/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U270/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q512_reg is absorbed into DSP mul_16s_15s_26_1_1_U270/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U270/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U270/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U276/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U276/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U276/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U275/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q507_reg is absorbed into DSP mul_16s_15s_26_1_1_U275/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U275/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U275/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U273/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q509_reg is absorbed into DSP mul_16s_15s_26_1_1_U273/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U273/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U273/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U282/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q501_reg is absorbed into DSP mul_16s_15s_26_1_1_U282/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U282/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U282/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U281/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q502_reg is absorbed into DSP mul_16s_15s_26_1_1_U281/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U281/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U281/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U283/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q500_reg is absorbed into DSP mul_16s_15s_26_1_1_U283/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U283/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U283/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U289/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q494_reg is absorbed into DSP mul_16s_15s_26_1_1_U289/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U289/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U289/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U278/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q505_reg is absorbed into DSP mul_16s_15s_26_1_1_U278/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U278/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U278/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U277/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q506_reg is absorbed into DSP mul_16s_15s_26_1_1_U277/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U277/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U277/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U609/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q190_reg is absorbed into DSP mul_16s_15s_26_1_1_U609/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U609/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U609/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U597/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q201_reg is absorbed into DSP mul_16s_15s_26_1_1_U597/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U597/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U597/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U596/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q202_reg is absorbed into DSP mul_16s_15s_26_1_1_U596/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U596/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U596/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U529/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q266_reg is absorbed into DSP mul_16s_15s_26_1_1_U529/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U529/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U529/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U517/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q277_reg is absorbed into DSP mul_16s_15s_26_1_1_U517/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U517/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U517/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U516/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q278_reg is absorbed into DSP mul_16s_15s_26_1_1_U516/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U516/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U516/tmp_product.
DSP Report: Generating DSP select_ln134_463_reg_86249_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q675_reg is absorbed into DSP select_ln134_463_reg_86249_reg.
DSP Report: register select_ln134_463_reg_86249_reg is absorbed into DSP select_ln134_463_reg_86249_reg.
DSP Report: operator mul_16s_15s_26_1_1_U99/tmp_product is absorbed into DSP select_ln134_463_reg_86249_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U268/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q514_reg is absorbed into DSP mul_16s_15s_26_1_1_U268/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U268/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U268/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U267/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q515_reg is absorbed into DSP mul_16s_15s_26_1_1_U267/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U267/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U267/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U259/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q523_reg is absorbed into DSP mul_16s_15s_26_1_1_U259/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U259/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U259/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U260/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q522_reg is absorbed into DSP mul_16s_15s_26_1_1_U260/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U260/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U260/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U250/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q531_reg is absorbed into DSP mul_16s_15s_26_1_1_U250/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U250/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U250/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U256/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U256/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U256/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U255/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q526_reg is absorbed into DSP mul_16s_15s_26_1_1_U255/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U255/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U255/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U253/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q528_reg is absorbed into DSP mul_16s_15s_26_1_1_U253/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U253/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U253/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U262/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q520_reg is absorbed into DSP mul_16s_15s_26_1_1_U262/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U262/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U262/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U261/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q521_reg is absorbed into DSP mul_16s_15s_26_1_1_U261/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U261/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U261/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U263/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q519_reg is absorbed into DSP mul_16s_15s_26_1_1_U263/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U263/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U263/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U269/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q513_reg is absorbed into DSP mul_16s_15s_26_1_1_U269/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U269/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U269/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U258/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q524_reg is absorbed into DSP mul_16s_15s_26_1_1_U258/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U258/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U258/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U257/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q525_reg is absorbed into DSP mul_16s_15s_26_1_1_U257/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U257/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U257/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U134/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q642_reg is absorbed into DSP mul_16s_15s_26_1_1_U134/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U134/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U759/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q47_reg is absorbed into DSP mul_16s_15s_26_1_1_U759/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U759/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U759/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U202/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q577_reg is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U202/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U201/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q578_reg is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U201/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U203/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q576_reg is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U203/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U739/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q66_reg is absorbed into DSP mul_16s_15s_26_1_1_U739/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U739/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U739/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U369/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q418_reg is absorbed into DSP mul_16s_15s_26_1_1_U369/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U369/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U369/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U357/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q429_reg is absorbed into DSP mul_16s_15s_26_1_1_U357/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U357/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U357/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U356/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q430_reg is absorbed into DSP mul_16s_15s_26_1_1_U356/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U356/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U356/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U154/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q623_reg is absorbed into DSP mul_16s_15s_26_1_1_U154/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U154/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U154/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U750/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q56_reg is absorbed into DSP mul_16s_15s_26_1_1_U750/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U750/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U750/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U768/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U768/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U768/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U763/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q43_reg is absorbed into DSP mul_16s_15s_26_1_1_U763/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U763/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U763/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U765/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q41_reg is absorbed into DSP mul_16s_15s_26_1_1_U765/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U765/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U765/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U764/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q42_reg is absorbed into DSP mul_16s_15s_26_1_1_U764/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U764/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U764/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U204/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q575_reg is absorbed into DSP mul_16s_15s_26_1_1_U204/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U204/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U206/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q573_reg is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U206/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U205/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q574_reg is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U205/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U142/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q634_reg is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U142/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U141/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q635_reg is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U141/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U143/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q633_reg is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U143/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U679/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q123_reg is absorbed into DSP mul_16s_15s_26_1_1_U679/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U679/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U679/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U179/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q599_reg is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U179/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U659/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q142_reg is absorbed into DSP mul_16s_15s_26_1_1_U659/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U659/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U659/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U349/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q437_reg is absorbed into DSP mul_16s_15s_26_1_1_U349/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U349/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U349/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U337/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q448_reg is absorbed into DSP mul_16s_15s_26_1_1_U337/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U337/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U337/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U336/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q449_reg is absorbed into DSP mul_16s_15s_26_1_1_U336/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U336/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U336/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U199/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q580_reg is absorbed into DSP mul_16s_15s_26_1_1_U199/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U199/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U489/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q304_reg is absorbed into DSP mul_16s_15s_26_1_1_U489/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U489/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U489/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U477/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q315_reg is absorbed into DSP mul_16s_15s_26_1_1_U477/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U477/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U477/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U476/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q316_reg is absorbed into DSP mul_16s_15s_26_1_1_U476/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U476/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U476/tmp_product.
DSP Report: Generating DSP select_ln134_458_reg_86239_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q680_reg is absorbed into DSP select_ln134_458_reg_86239_reg.
DSP Report: register select_ln134_458_reg_86239_reg is absorbed into DSP select_ln134_458_reg_86239_reg.
DSP Report: operator mul_16s_15s_26_1_1_U94/tmp_product is absorbed into DSP select_ln134_458_reg_86239_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U482/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q311_reg is absorbed into DSP mul_16s_15s_26_1_1_U482/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U482/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U482/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U480/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q312_reg is absorbed into DSP mul_16s_15s_26_1_1_U480/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U480/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U480/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U483/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q310_reg is absorbed into DSP mul_16s_15s_26_1_1_U483/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U483/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U483/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U334/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q451_reg is absorbed into DSP mul_16s_15s_26_1_1_U334/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U334/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U334/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U332/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q453_reg is absorbed into DSP mul_16s_15s_26_1_1_U332/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U332/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U332/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U331/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q454_reg is absorbed into DSP mul_16s_15s_26_1_1_U331/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U331/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U331/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U681/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q121_reg is absorbed into DSP mul_16s_15s_26_1_1_U681/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U681/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U681/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U680/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q122_reg is absorbed into DSP mul_16s_15s_26_1_1_U680/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U680/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U680/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U682/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q120_reg is absorbed into DSP mul_16s_15s_26_1_1_U682/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U682/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U682/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U182/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q596_reg is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U182/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U181/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q597_reg is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U181/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U183/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q595_reg is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U183/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U623/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q176_reg is absorbed into DSP mul_16s_15s_26_1_1_U623/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U623/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U623/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U626/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q174_reg is absorbed into DSP mul_16s_15s_26_1_1_U626/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U626/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U626/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U624/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q175_reg is absorbed into DSP mul_16s_15s_26_1_1_U624/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U624/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U624/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U544/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q252_reg is absorbed into DSP mul_16s_15s_26_1_1_U544/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U544/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U544/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U546/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q250_reg is absorbed into DSP mul_16s_15s_26_1_1_U546/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U546/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U546/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U545/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q251_reg is absorbed into DSP mul_16s_15s_26_1_1_U545/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U545/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U545/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U484/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q309_reg is absorbed into DSP mul_16s_15s_26_1_1_U484/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U484/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U484/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U486/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q307_reg is absorbed into DSP mul_16s_15s_26_1_1_U486/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U486/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U486/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U485/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q308_reg is absorbed into DSP mul_16s_15s_26_1_1_U485/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U485/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U485/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U84/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q689_reg is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U84/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U86/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q687_reg is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U86/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U85/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q688_reg is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U85/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U69/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q703_reg is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U69/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U58/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q714_reg is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U58/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U57/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q715_reg is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U57/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U469/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q323_reg is absorbed into DSP mul_16s_15s_26_1_1_U469/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U469/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U469/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U457/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q334_reg is absorbed into DSP mul_16s_15s_26_1_1_U457/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U457/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U457/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U456/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q335_reg is absorbed into DSP mul_16s_15s_26_1_1_U456/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U456/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U456/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U462/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q330_reg is absorbed into DSP mul_16s_15s_26_1_1_U462/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U462/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U462/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U460/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q331_reg is absorbed into DSP mul_16s_15s_26_1_1_U460/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U460/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U460/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U463/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q329_reg is absorbed into DSP mul_16s_15s_26_1_1_U463/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U463/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U463/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U424/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q366_reg is absorbed into DSP mul_16s_15s_26_1_1_U424/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U424/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U424/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U426/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q364_reg is absorbed into DSP mul_16s_15s_26_1_1_U426/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U426/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U426/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U425/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q365_reg is absorbed into DSP mul_16s_15s_26_1_1_U425/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U425/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U425/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U589/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q209_reg is absorbed into DSP mul_16s_15s_26_1_1_U589/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U589/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U589/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U577/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q220_reg is absorbed into DSP mul_16s_15s_26_1_1_U577/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U577/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U577/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U576/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q221_reg is absorbed into DSP mul_16s_15s_26_1_1_U576/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U576/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U576/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U801/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q7_reg is absorbed into DSP mul_16s_15s_26_1_1_U801/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U801/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U801/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U800/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q8_reg is absorbed into DSP mul_16s_15s_26_1_1_U800/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U800/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U800/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U802/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q6_reg is absorbed into DSP mul_16s_15s_26_1_1_U802/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U802/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U802/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U743/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q62_reg is absorbed into DSP mul_16s_15s_26_1_1_U743/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U743/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U743/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U745/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q60_reg is absorbed into DSP mul_16s_15s_26_1_1_U745/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U745/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U745/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U744/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q61_reg is absorbed into DSP mul_16s_15s_26_1_1_U744/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U744/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U744/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U790/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q18_reg is absorbed into DSP mul_16s_15s_26_1_1_U790/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U790/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U790/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U809/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U809/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U809/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U444/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q347_reg is absorbed into DSP mul_16s_15s_26_1_1_U444/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U444/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U444/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U446/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q345_reg is absorbed into DSP mul_16s_15s_26_1_1_U446/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U446/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U446/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U445/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q346_reg is absorbed into DSP mul_16s_15s_26_1_1_U445/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U445/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U445/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U803/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q5_reg is absorbed into DSP mul_16s_15s_26_1_1_U803/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U803/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U803/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U805/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q3_reg is absorbed into DSP mul_16s_15s_26_1_1_U805/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U805/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U805/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U804/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q4_reg is absorbed into DSP mul_16s_15s_26_1_1_U804/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U804/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U804/tmp_product.
DSP Report: Generating DSP select_ln134_1129_reg_88179_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q9_reg is absorbed into DSP select_ln134_1129_reg_88179_reg.
DSP Report: register select_ln134_1129_reg_88179_reg is absorbed into DSP select_ln134_1129_reg_88179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U799/tmp_product is absorbed into DSP select_ln134_1129_reg_88179_reg.
DSP Report: Generating DSP select_ln134_422_reg_86134_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q716_reg is absorbed into DSP select_ln134_422_reg_86134_reg.
DSP Report: register select_ln134_422_reg_86134_reg is absorbed into DSP select_ln134_422_reg_86134_reg.
DSP Report: operator mul_16s_15s_26_1_1_U56/tmp_product is absorbed into DSP select_ln134_422_reg_86134_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U422/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q368_reg is absorbed into DSP mul_16s_15s_26_1_1_U422/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U422/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U422/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U421/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q369_reg is absorbed into DSP mul_16s_15s_26_1_1_U421/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U421/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U421/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U423/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q367_reg is absorbed into DSP mul_16s_15s_26_1_1_U423/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U423/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U423/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U184/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q594_reg is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U184/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U186/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q592_reg is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U186/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U185/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q593_reg is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U185/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U729/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q76_reg is absorbed into DSP mul_16s_15s_26_1_1_U729/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U729/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U729/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U717/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q87_reg is absorbed into DSP mul_16s_15s_26_1_1_U717/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U717/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U717/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U716/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q88_reg is absorbed into DSP mul_16s_15s_26_1_1_U716/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U716/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U716/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U464/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q328_reg is absorbed into DSP mul_16s_15s_26_1_1_U464/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U464/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U464/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U466/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q326_reg is absorbed into DSP mul_16s_15s_26_1_1_U466/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U466/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U466/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U465/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q327_reg is absorbed into DSP mul_16s_15s_26_1_1_U465/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U465/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U465/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U787/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q20_reg is absorbed into DSP mul_16s_15s_26_1_1_U787/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U787/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U787/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U786/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q21_reg is absorbed into DSP mul_16s_15s_26_1_1_U786/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U786/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U786/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U778/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q29_reg is absorbed into DSP mul_16s_15s_26_1_1_U778/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U778/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U778/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U779/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q28_reg is absorbed into DSP mul_16s_15s_26_1_1_U779/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U779/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U779/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U783/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q24_reg is absorbed into DSP mul_16s_15s_26_1_1_U783/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U783/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U783/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U785/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q22_reg is absorbed into DSP mul_16s_15s_26_1_1_U785/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U785/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U785/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U784/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q23_reg is absorbed into DSP mul_16s_15s_26_1_1_U784/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U784/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U784/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U770/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q37_reg is absorbed into DSP mul_16s_15s_26_1_1_U770/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U770/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U770/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U789/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U789/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U789/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U775/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q32_reg is absorbed into DSP mul_16s_15s_26_1_1_U775/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U775/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U775/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U773/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q34_reg is absorbed into DSP mul_16s_15s_26_1_1_U773/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U773/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U773/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U781/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q26_reg is absorbed into DSP mul_16s_15s_26_1_1_U781/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U781/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U781/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U780/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q27_reg is absorbed into DSP mul_16s_15s_26_1_1_U780/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U780/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U780/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U782/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q25_reg is absorbed into DSP mul_16s_15s_26_1_1_U782/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U782/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U782/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U788/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q19_reg is absorbed into DSP mul_16s_15s_26_1_1_U788/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U788/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U788/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U777/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q30_reg is absorbed into DSP mul_16s_15s_26_1_1_U777/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U777/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U777/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U776/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q31_reg is absorbed into DSP mul_16s_15s_26_1_1_U776/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U776/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U776/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q759_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q759_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q758_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q758_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q757_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q757_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q756_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q756_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q755_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q755_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q754_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q754_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q753_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q753_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q752_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q752_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q751_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q751_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q750_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q750_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q749_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q749_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q748_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q748_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q747_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q747_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q746_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q746_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q745_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q745_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q744_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q744_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q743_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q743_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q742_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q742_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q741_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q741_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q740_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q739_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q738_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q737_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q736_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q735_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q734_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q733_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q732_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q731_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q730_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q729_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q728_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q727_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q726_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q725_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q724_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q723_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q722_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q721_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q721_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q720_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q720_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q719_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q719_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q718_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q718_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q717_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q717_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q713_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q713_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q712_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q712_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q711_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q711_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q710_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q710_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q709_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q709_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q708_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q708_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q707_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q707_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q706_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q706_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q705_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q705_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q704_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q704_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q702_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q701_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q700_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q699_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q698_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q697_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q696_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q695_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q694_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q693_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q692_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q691_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q690_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U569/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U569/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U569/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U557/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U557/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U557/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U556/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U556/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U556/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U668/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U668/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U668/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U667/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U667/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U667/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U658/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U658/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U658/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U663/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U663/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U663/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U665/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U665/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U665/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U664/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U664/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U664/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U650/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U650/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U650/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U666/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U666/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U666/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U655/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U655/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U655/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U653/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U653/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U653/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U669/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U669/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U669/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U657/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U657/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U657/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U656/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U656/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U656/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U302/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U302/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U302/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U301/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U301/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U301/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U303/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U303/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U303/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U322/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U322/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U322/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U321/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U321/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U321/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U323/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U323/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U323/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U329/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U329/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U329/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U318/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U318/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U318/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U316/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U316/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U316/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U554/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U554/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U554/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U552/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U552/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U552/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U551/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U551/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U551/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U550/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U550/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U550/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U563/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U563/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U563/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U549/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U549/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U549/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U537/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U537/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U537/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U536/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U536/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U536/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U534/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U534/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U534/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U532/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U532/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U532/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U531/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U531/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U531/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U155/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U155/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U152/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U152/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U152/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U151/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U151/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U807/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U807/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U807/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U806/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U806/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U806/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U798/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U798/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U798/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U795/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U795/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U795/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U793/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U793/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U793/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U794/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U794/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U794/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U792/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U792/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U792/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U791/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U791/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U791/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U808/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U808/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U808/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U797/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U797/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U797/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U796/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U796/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U796/tmp_product.
DSP Report: Generating DSP select_ln134_441_reg_86189_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_441_reg_86189_reg is absorbed into DSP select_ln134_441_reg_86189_reg.
DSP Report: operator mul_16s_15s_26_1_1_U76/tmp_product is absorbed into DSP select_ln134_441_reg_86189_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U89/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U89/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U78/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U78/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U77/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U77/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U688/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U688/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U688/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U687/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U687/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U687/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U678/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U678/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U678/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U683/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U683/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U683/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U685/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U685/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U685/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U684/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U684/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U684/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U670/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U670/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U670/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U686/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U686/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U686/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U675/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U675/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U675/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U673/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U673/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U673/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U689/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U689/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U689/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U677/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U677/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U677/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U676/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U676/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U676/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U49/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U49/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U38/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U38/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U37/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U37/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U188/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U188/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U187/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U187/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U180/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U180/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U176/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U176/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U173/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U173/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U175/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U175/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U172/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U172/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U171/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U171/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U189/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U189/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U178/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U178/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U177/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U177/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U42/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U42/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U41/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U41/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U43/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U43/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U43/tmp_product.
DSP Report: Generating DSP select_ln134_403_reg_86079_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_403_reg_86079_reg is absorbed into DSP select_ln134_403_reg_86079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U36/tmp_product is absorbed into DSP select_ln134_403_reg_86079_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U614/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U614/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U614/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U612/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U612/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U612/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U611/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U611/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U611/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U29/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U29/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U18/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U18/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U17/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U17/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U22/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U22/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U21/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U21/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U23/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U23/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U747/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U747/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U747/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U746/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U746/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U746/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U738/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U738/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U738/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U730/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U730/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U730/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U748/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U748/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U748/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U735/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U735/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U735/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U733/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U733/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U733/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U734/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U734/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U734/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U732/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U732/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U732/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U731/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U731/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U731/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U741/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U741/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U741/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U740/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U740/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U740/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U742/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U742/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U742/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U749/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U749/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U749/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U737/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U737/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U737/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U736/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U736/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U736/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U442/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U442/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U442/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U441/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U441/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U441/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U443/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U443/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U443/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U135/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U135/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U132/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U132/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U131/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U131/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U767/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U767/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U767/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U766/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U766/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U766/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U758/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U758/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U758/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U755/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U755/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U755/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U753/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U753/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U753/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U754/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U754/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U754/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U752/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U752/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U752/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U751/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U751/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U751/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U761/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U761/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U761/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U760/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U760/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U760/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U762/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U762/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U762/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U769/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U769/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U769/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U757/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U757/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U757/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U756/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U756/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U756/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U108/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U108/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U107/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U107/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U100/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U100/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U104/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U104/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U106/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U106/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U105/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U96/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U96/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U95/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U95/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U93/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U93/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U91/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U91/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U102/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U102/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U101/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U101/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U103/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U103/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U109/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U109/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U98/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U98/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U97/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U97/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U774/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U774/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U774/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U772/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U772/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U772/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U771/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U771/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U771/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U208/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U208/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U207/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U207/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U200/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U200/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U190/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U190/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U194/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U194/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U196/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U196/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U193/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U193/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U195/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U195/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U192/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U192/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U191/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U191/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U209/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U198/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U198/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U197/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U197/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U649/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U649/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U649/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U637/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U637/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U637/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U636/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U636/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U636/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U634/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U634/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U634/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U632/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U632/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U632/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U631/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U631/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U631/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U629/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U629/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U629/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U617/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U617/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U617/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U616/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U616/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U616/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U128/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U128/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U127/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U127/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U120/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U120/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U124/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U124/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U126/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U126/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U125/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U125/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U110/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U110/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U112/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U112/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U116/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U116/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U115/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U115/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U113/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U113/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U111/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U111/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U122/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U122/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U121/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U121/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U123/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U123/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U129/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U118/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U118/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U117/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U117/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U117/tmp_product.
DSP Report: Generating DSP select_ln134_384_reg_86024_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_384_reg_86024_reg is absorbed into DSP select_ln134_384_reg_86024_reg.
DSP Report: operator mul_16s_15s_26_1_1_U16/tmp_product is absorbed into DSP select_ln134_384_reg_86024_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U524/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U524/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U524/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U526/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U526/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U526/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U525/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U525/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U525/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U264/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U264/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U264/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U266/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U266/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U266/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U265/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U265/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U265/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U374/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U374/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U374/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U372/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U372/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U372/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U371/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U371/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U371/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U504/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U504/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U504/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U506/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U506/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U506/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U505/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U505/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U505/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U368/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U368/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U368/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U367/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U367/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U367/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U359/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U359/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U359/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U360/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U360/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U360/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U364/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U364/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U364/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U366/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U366/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U366/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U365/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U365/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U365/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U350/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U350/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U350/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U358/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U358/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U358/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U355/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U355/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U355/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U353/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U353/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U353/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U354/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U354/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U354/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U352/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U352/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U352/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U351/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U351/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U351/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U362/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U362/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U362/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U361/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U361/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U361/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U363/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U363/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U363/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U348/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U348/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U348/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U347/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U347/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U347/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U339/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U339/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U339/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U340/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U340/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U340/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U344/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U344/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U344/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U346/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U346/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U346/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U345/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U345/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U345/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U330/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U330/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U330/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U338/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U338/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U338/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U335/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U335/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U335/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U333/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U333/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U333/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U342/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U342/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U342/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U341/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U341/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U341/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U343/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U343/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U343/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U28/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U28/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U27/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U27/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U19/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U19/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U20/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U20/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U11/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U11/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U10/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U10/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U14/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U14/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U15/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U15/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U13/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U13/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U12/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U12/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U382/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U382/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U382/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U381/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U381/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U381/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U383/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U383/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U383/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U394/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U394/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U394/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U392/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U392/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U392/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U391/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U391/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U391/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U402/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U402/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U402/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U401/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U401/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U401/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U403/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U403/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U403/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U48/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U48/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U47/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U47/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U39/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U39/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U40/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U31/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U31/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U30/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U30/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U34/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U34/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U35/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U35/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U33/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U33/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U32/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U32/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U474/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U474/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U474/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U472/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U472/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U472/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U471/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U471/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U471/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U654/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U654/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U654/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U652/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U652/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U652/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U651/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U651/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U651/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U661/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U661/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U661/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U660/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U660/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U660/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U662/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U662/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U662/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U454/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U454/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U454/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U452/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U452/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U452/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U451/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U451/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U451/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U314/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U314/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U314/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U312/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U312/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U312/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U311/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U311/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U311/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U170/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U170/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U174/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U174/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U721/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U721/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U721/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U720/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U720/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U720/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U722/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U722/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U722/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U294/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U294/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U294/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U292/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U292/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U292/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U291/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U291/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U291/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U574/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U574/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U574/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U572/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U572/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U572/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U571/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U571/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U571/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U254/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U254/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U254/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U252/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U252/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U252/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U251/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U251/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U251/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U723/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U723/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U723/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U725/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U725/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U725/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U724/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U724/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U724/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U68/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U68/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U67/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U67/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U59/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U59/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U60/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U60/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U64/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U64/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U66/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U66/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U65/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U65/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U50/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U50/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U51/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U51/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U54/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U54/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U55/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U55/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U53/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U53/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U52/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U52/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U62/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U62/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U61/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U61/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U63/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U63/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U88/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U88/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U87/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U87/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U79/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U79/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U80/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U80/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U70/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U70/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U71/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U71/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U74/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U74/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U75/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U75/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U73/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U73/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U72/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U72/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U82/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U81/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U81/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U83/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U694/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U694/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U694/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U692/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U692/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U692/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U691/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U691/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U691/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U674/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U674/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U674/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U672/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U672/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U672/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U671/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U671/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U671/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U594/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U594/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U594/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U592/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U592/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U592/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U591/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U591/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U591/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U90/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U90/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U92/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U92/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U274/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U274/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U274/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U272/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U272/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U272/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U271/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U271/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U271/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U284/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U284/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U284/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U286/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U286/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U286/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U285/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U285/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U285/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U308/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U308/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U308/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U307/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U307/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U307/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U299/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U299/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U299/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U300/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U300/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U300/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U304/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U304/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U304/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U306/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U306/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U306/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U305/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U305/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U305/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U290/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U290/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U290/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U297/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U297/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U297/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U295/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U295/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U295/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U293/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U293/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U293/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U309/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U309/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U309/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U298/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U298/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U298/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U296/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U296/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U296/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U328/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U328/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U328/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U327/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U327/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U327/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U319/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U319/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U319/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U320/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U320/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U320/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U324/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U324/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U324/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U326/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U326/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U326/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U325/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U325/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U325/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U310/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U310/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U310/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U317/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U317/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U317/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U315/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U315/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U315/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U313/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U313/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U313/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U621/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U621/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U621/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U620/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U620/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U620/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U622/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U622/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U622/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U528/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U528/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U528/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U527/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U527/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U527/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U518/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U518/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U518/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U519/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U519/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U519/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U510/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U510/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U510/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U522/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U522/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U522/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U515/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U515/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U515/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U513/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U513/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U513/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U514/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U514/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U514/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U512/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U512/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U512/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U511/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U511/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U511/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U521/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U521/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U521/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U520/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U520/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U520/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U523/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U523/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U523/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U508/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U508/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U508/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U507/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U507/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U507/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U498/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U498/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U498/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U499/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U499/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U499/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U490/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U490/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U490/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U502/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U502/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U502/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U495/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U495/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U495/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U493/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U493/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U493/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U494/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U494/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U494/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U492/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U492/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U492/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U491/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U491/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U491/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U501/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U501/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U501/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U500/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U500/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U500/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U503/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U503/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U503/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U509/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U509/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U509/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U497/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U497/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U497/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U496/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U496/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U496/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U248/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U248/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U248/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U247/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U247/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U247/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U239/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U239/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U239/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U240/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U240/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U240/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U244/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U244/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U244/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U246/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U246/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U246/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U245/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U245/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U245/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U230/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U230/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U235/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U235/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U236/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U236/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U233/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U233/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U234/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U234/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U232/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U232/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U231/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U231/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U242/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U242/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U242/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U241/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U241/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U241/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U243/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U243/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U243/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U249/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U249/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U249/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U238/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U238/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U238/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U237/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U237/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U237/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U228/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U228/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U227/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U227/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U219/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U219/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U220/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U220/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U224/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U224/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U226/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U225/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U225/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U210/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U210/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U215/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U215/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U216/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U216/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U213/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U213/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U214/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U214/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U212/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U212/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U211/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U211/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U222/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U222/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U221/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U221/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U223/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U223/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U229/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U229/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U218/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U218/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U217/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U217/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U149/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U149/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U149/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U138/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U138/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U137/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U137/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U169/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U169/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U158/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U158/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U157/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U157/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U157/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U728/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U728/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U728/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U726/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U726/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U726/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U718/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U718/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U718/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U719/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U719/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U719/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U710/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U710/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U710/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U727/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U727/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U727/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U715/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U715/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U715/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U713/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U713/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U713/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U714/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U714/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U714/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U712/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U712/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U712/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U711/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U711/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U711/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U428/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U428/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U428/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U427/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U427/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U427/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U418/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U418/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U418/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U419/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U419/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U419/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U410/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U410/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U410/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U420/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U420/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U420/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U415/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U415/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U415/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U413/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U413/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U413/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U414/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U414/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U414/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U412/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U412/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U412/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U411/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U411/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U411/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U429/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U429/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U429/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U417/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U417/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U417/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U416/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U416/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U416/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U708/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U708/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U708/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U706/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U706/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U706/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U698/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U698/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U698/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U699/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U699/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U699/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U703/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U703/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U703/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U705/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U705/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U705/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U704/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U704/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U704/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U690/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U690/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U690/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U707/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U707/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U707/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U695/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U695/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U695/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U693/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U693/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U693/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U701/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U701/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U701/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U700/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U700/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U700/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U702/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U702/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U702/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U709/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U709/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U709/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U697/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U697/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U697/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U696/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U696/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U696/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U448/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U448/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U448/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U447/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U447/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U447/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U438/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U438/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U438/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U439/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U439/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U439/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U430/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U430/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U430/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U440/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U440/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U440/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U435/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U435/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U435/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U433/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U433/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U433/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U434/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U434/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U434/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U432/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U432/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U432/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U431/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U431/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U431/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U449/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U449/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U449/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U437/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U437/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U437/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U436/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U436/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U436/tmp_product.
INFO: [Synth 8-3886] merging instance 'or_ln134_552_reg_82637_reg[0]' (FDE) to 'or_ln134_425_reg_80533_reg[0]'
DSP Report: Generating DSP mul_16s_15s_26_1_1_U168/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U168/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U167/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U167/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U159/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U159/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U159/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U160/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U160/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U164/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U164/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U166/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U166/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U165/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U165/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U165/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U150/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U153/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U153/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U153/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U156/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U156/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U162/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U162/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U161/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U161/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U163/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U163/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U163/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U148/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U148/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U148/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U147/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U147/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U147/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U139/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U139/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U139/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U140/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U140/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U144/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U144/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U144/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U146/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U146/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U146/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U145/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U145/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U130/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U130/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U133/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U133/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U133/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U136/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U136/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U648/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U648/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U648/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U647/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U647/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U647/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U638/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U638/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U638/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U639/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U639/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U639/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U630/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U630/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U630/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U645/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U645/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U645/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U635/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U635/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U635/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U633/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U633/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U633/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U628/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U628/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U628/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U627/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U627/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U627/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U618/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U618/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U618/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U619/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U619/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U619/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U610/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U610/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U610/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U625/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U625/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U625/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U615/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U615/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U615/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U613/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U613/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U613/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U608/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U608/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U608/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U607/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U607/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U607/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U598/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U598/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U598/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U599/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U599/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U599/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U603/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U603/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U603/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U606/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U606/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U606/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U605/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U605/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U605/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U590/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U590/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U590/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U604/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U604/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U604/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U595/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U595/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U595/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U593/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U593/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U593/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U601/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U601/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U601/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U600/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U600/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U600/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U602/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U602/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U602/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U588/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U588/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U588/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U587/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U587/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U587/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U578/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U578/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U578/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U579/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U579/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U579/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U583/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U583/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U583/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U586/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U586/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U586/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U585/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U585/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U585/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U570/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U570/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U570/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U584/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U584/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U584/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U575/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U575/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U575/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U573/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U573/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U573/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U581/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U581/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U581/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U580/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U580/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U580/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U582/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U582/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U582/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U568/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U568/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U568/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U567/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U567/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U567/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U558/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U558/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U558/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U559/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U559/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U559/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U564/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U564/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U564/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U566/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U566/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U566/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U565/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U565/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U565/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U555/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U555/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U555/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U553/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U553/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U553/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U561/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U561/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U561/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U560/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U560/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U560/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U562/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U562/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U562/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U548/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U548/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U548/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U547/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U547/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U547/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U538/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U538/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U538/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U539/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U539/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U539/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U530/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U530/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U530/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U543/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U543/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U543/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U535/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U535/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U535/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U533/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U533/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U533/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U541/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U541/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U541/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U540/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U540/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U540/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U542/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U542/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U542/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U44/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U44/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U46/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U46/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U45/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U45/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U24/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U24/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U26/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U26/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U25/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U25/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U488/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U488/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U488/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U487/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U487/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U487/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U478/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U478/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U478/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U479/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U479/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U479/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U470/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U470/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U470/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U481/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U481/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U481/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U475/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U475/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U475/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U473/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U473/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U473/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U388/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U388/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U388/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U387/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U387/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U387/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U378/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U378/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U378/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U380/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U380/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U380/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U384/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U384/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U384/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U386/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U386/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U386/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U385/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U385/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U385/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U370/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U370/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U370/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U379/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U379/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U379/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U375/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U375/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U375/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U373/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U373/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U373/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U389/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U389/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U389/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U377/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U377/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U377/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U376/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U376/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U376/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U408/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U408/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U408/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U407/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U407/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U407/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U398/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U398/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U398/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U400/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U400/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U400/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U404/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U404/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U404/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U406/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U406/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U406/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U405/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U405/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U405/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U390/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U390/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U390/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U399/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U399/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U399/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U395/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U395/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U395/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U393/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U393/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U393/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U409/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U409/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U409/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U397/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U397/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U397/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U396/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U396/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U396/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U468/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U468/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U468/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U467/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U467/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U467/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U458/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U458/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U458/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U459/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U459/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U459/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U450/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U450/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U450/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U461/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U461/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U461/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U455/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U455/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U455/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U453/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U453/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U453/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U920/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q629_reg is absorbed into DSP mul_16s_15s_26_1_1_U920/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U920/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U920/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U921/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q627_reg is absorbed into DSP mul_16s_15s_26_1_1_U921/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U921/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U921/tmp_product.
DSP Report: Generating DSP tmp_103_reg_85554_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q472_reg is absorbed into DSP tmp_103_reg_85554_reg.
DSP Report: register tmp_103_reg_85554_reg is absorbed into DSP tmp_103_reg_85554_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1017/tmp_product is absorbed into DSP tmp_103_reg_85554_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q471_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_199_reg_85559_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U932/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q609_reg is absorbed into DSP mul_16s_15s_26_1_1_U932/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U932/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U932/tmp_product.
DSP Report: Generating DSP tmp_158_reg_86089_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q385_reg is absorbed into DSP tmp_158_reg_86089_reg.
DSP Report: register tmp_158_reg_86089_reg is absorbed into DSP tmp_158_reg_86089_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1072/tmp_product is absorbed into DSP tmp_158_reg_86089_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q384_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_303_reg_86094_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_173_reg_86234_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q361_reg is absorbed into DSP tmp_173_reg_86234_reg.
DSP Report: register tmp_173_reg_86234_reg is absorbed into DSP tmp_173_reg_86234_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1087/tmp_product is absorbed into DSP tmp_173_reg_86234_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q360_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_331_reg_86239_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U964/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q559_reg is absorbed into DSP mul_16s_15s_26_1_1_U964/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U964/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U964/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U965/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q557_reg is absorbed into DSP mul_16s_15s_26_1_1_U965/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U965/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U965/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U966/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q555_reg is absorbed into DSP mul_16s_15s_26_1_1_U966/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U966/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U966/tmp_product.
DSP Report: Generating DSP tmp_26_reg_84799_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q597_reg is absorbed into DSP tmp_26_reg_84799_reg.
DSP Report: register tmp_26_reg_84799_reg is absorbed into DSP tmp_26_reg_84799_reg.
DSP Report: operator mul_16s_15s_26_1_1_U940/tmp_product is absorbed into DSP tmp_26_reg_84799_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q596_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_51_reg_84804_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1000/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q501_reg is absorbed into DSP mul_16s_15s_26_1_1_U1000/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1000/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1000/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1001/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q499_reg is absorbed into DSP mul_16s_15s_26_1_1_U1001/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1001/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1001/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1012/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q481_reg is absorbed into DSP mul_16s_15s_26_1_1_U1012/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1012/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1012/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1020/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q469_reg is absorbed into DSP mul_16s_15s_26_1_1_U1020/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1020/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1020/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1021/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q467_reg is absorbed into DSP mul_16s_15s_26_1_1_U1021/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1021/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1021/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1024/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q463_reg is absorbed into DSP mul_16s_15s_26_1_1_U1024/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1024/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1024/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1025/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q461_reg is absorbed into DSP mul_16s_15s_26_1_1_U1025/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1025/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1025/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1026/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q459_reg is absorbed into DSP mul_16s_15s_26_1_1_U1026/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1026/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1026/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1032/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q449_reg is absorbed into DSP mul_16s_15s_26_1_1_U1032/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1032/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1032/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1045/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q429_reg is absorbed into DSP mul_16s_15s_26_1_1_U1045/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1045/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1045/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1046/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q427_reg is absorbed into DSP mul_16s_15s_26_1_1_U1046/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1046/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1046/tmp_product.
DSP Report: Generating DSP tmp_175_reg_86254_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q357_reg is absorbed into DSP tmp_175_reg_86254_reg.
DSP Report: register tmp_175_reg_86254_reg is absorbed into DSP tmp_175_reg_86254_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1089/tmp_product is absorbed into DSP tmp_175_reg_86254_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q356_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_335_reg_86259_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1059/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q405_reg is absorbed into DSP mul_16s_15s_26_1_1_U1059/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1059/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1059/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1061/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q403_reg is absorbed into DSP mul_16s_15s_26_1_1_U1061/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1061/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1061/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1064/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q399_reg is absorbed into DSP mul_16s_15s_26_1_1_U1064/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1064/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1064/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1065/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q397_reg is absorbed into DSP mul_16s_15s_26_1_1_U1065/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1065/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1065/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1066/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q395_reg is absorbed into DSP mul_16s_15s_26_1_1_U1066/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1066/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1066/tmp_product.
DSP Report: Generating DSP mul_16s_13s_26_1_1_U1081/tmp_product, operation Mode is: A*(B:0x3f2be).
DSP Report: operator mul_16s_13s_26_1_1_U1081/tmp_product is absorbed into DSP mul_16s_13s_26_1_1_U1081/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1084/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q367_reg is absorbed into DSP mul_16s_15s_26_1_1_U1084/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1084/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1084/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1085/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q365_reg is absorbed into DSP mul_16s_15s_26_1_1_U1085/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1085/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1085/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1086/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q363_reg is absorbed into DSP mul_16s_15s_26_1_1_U1086/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1086/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1086/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1105/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q333_reg is absorbed into DSP mul_16s_15s_26_1_1_U1105/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1105/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1105/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1106/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q331_reg is absorbed into DSP mul_16s_15s_26_1_1_U1106/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1106/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1106/tmp_product.
DSP Report: Generating DSP tmp_309_reg_87564_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q143_reg is absorbed into DSP tmp_309_reg_87564_reg.
DSP Report: register tmp_309_reg_87564_reg is absorbed into DSP tmp_309_reg_87564_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1223/tmp_product is absorbed into DSP tmp_309_reg_87564_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q142_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_591_reg_87569_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_311_reg_87584_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q139_reg is absorbed into DSP tmp_311_reg_87584_reg.
DSP Report: register tmp_311_reg_87584_reg is absorbed into DSP tmp_311_reg_87584_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1225/tmp_product is absorbed into DSP tmp_311_reg_87584_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q138_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_595_reg_87589_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_164_reg_86149_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q374_reg is absorbed into DSP tmp_164_reg_86149_reg.
DSP Report: register tmp_164_reg_86149_reg is absorbed into DSP tmp_164_reg_86149_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1078/tmp_product is absorbed into DSP tmp_164_reg_86149_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_190_reg_86399_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q335_reg is absorbed into DSP tmp_190_reg_86399_reg.
DSP Report: register tmp_190_reg_86399_reg is absorbed into DSP tmp_190_reg_86399_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1104/tmp_product is absorbed into DSP tmp_190_reg_86399_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q334_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_363_reg_86404_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_13s_26_1_1_U1144/tmp_product, operation Mode is: A*(B:0x3f2be).
DSP Report: operator mul_16s_13s_26_1_1_U1144/tmp_product is absorbed into DSP mul_16s_13s_26_1_1_U1144/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1200/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q179_reg is absorbed into DSP mul_16s_15s_26_1_1_U1200/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1200/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1200/tmp_product.
DSP Report: Generating DSP tmp_216_reg_86654_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q291_reg is absorbed into DSP tmp_216_reg_86654_reg.
DSP Report: register tmp_216_reg_86654_reg is absorbed into DSP tmp_216_reg_86654_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1130/tmp_product is absorbed into DSP tmp_216_reg_86654_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_22_reg_84759_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q603_reg is absorbed into DSP tmp_22_reg_84759_reg.
DSP Report: register tmp_22_reg_84759_reg is absorbed into DSP tmp_22_reg_84759_reg.
DSP Report: operator mul_16s_15s_26_1_1_U936/tmp_product is absorbed into DSP tmp_22_reg_84759_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q602_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_43_reg_84764_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_207_reg_86569_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q305_reg is absorbed into DSP tmp_207_reg_86569_reg.
DSP Report: register tmp_207_reg_86569_reg is absorbed into DSP tmp_207_reg_86569_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1121/tmp_product is absorbed into DSP tmp_207_reg_86569_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1224/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q141_reg is absorbed into DSP mul_16s_15s_26_1_1_U1224/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1224/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1224/tmp_product.
DSP Report: Generating DSP tmp_128_reg_85794_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q433_reg is absorbed into DSP tmp_128_reg_85794_reg.
DSP Report: register tmp_128_reg_85794_reg is absorbed into DSP tmp_128_reg_85794_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1042/tmp_product is absorbed into DSP tmp_128_reg_85794_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1241/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q113_reg is absorbed into DSP mul_16s_15s_26_1_1_U1241/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1241/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1241/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1244/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q109_reg is absorbed into DSP mul_16s_15s_26_1_1_U1244/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1244/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1244/tmp_product.
DSP Report: Generating DSP tmp_176_reg_86264_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q355_reg is absorbed into DSP tmp_176_reg_86264_reg.
DSP Report: register tmp_176_reg_86264_reg is absorbed into DSP tmp_176_reg_86264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1090/tmp_product is absorbed into DSP tmp_176_reg_86264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_129_reg_85804_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q432_reg is absorbed into DSP tmp_129_reg_85804_reg.
DSP Report: register tmp_129_reg_85804_reg is absorbed into DSP tmp_129_reg_85804_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1043/tmp_product is absorbed into DSP tmp_129_reg_85804_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_133_reg_85844_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q425_reg is absorbed into DSP tmp_133_reg_85844_reg.
DSP Report: register tmp_133_reg_85844_reg is absorbed into DSP tmp_133_reg_85844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1047/tmp_product is absorbed into DSP tmp_133_reg_85844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q424_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_255_reg_85849_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_57_reg_85104_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q546_reg is absorbed into DSP tmp_57_reg_85104_reg.
DSP Report: register tmp_57_reg_85104_reg is absorbed into DSP tmp_57_reg_85104_reg.
DSP Report: operator mul_16s_15s_26_1_1_U971/tmp_product is absorbed into DSP tmp_57_reg_85104_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_56_reg_85094_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q547_reg is absorbed into DSP tmp_56_reg_85094_reg.
DSP Report: register tmp_56_reg_85094_reg is absorbed into DSP tmp_56_reg_85094_reg.
DSP Report: operator mul_16s_15s_26_1_1_U970/tmp_product is absorbed into DSP tmp_56_reg_85094_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q103_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_48_reg_85014_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q561_reg is absorbed into DSP tmp_48_reg_85014_reg.
DSP Report: register tmp_48_reg_85014_reg is absorbed into DSP tmp_48_reg_85014_reg.
DSP Report: operator mul_16s_15s_26_1_1_U962/tmp_product is absorbed into DSP tmp_48_reg_85014_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q105_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_49_reg_85024_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q560_reg is absorbed into DSP tmp_49_reg_85024_reg.
DSP Report: register tmp_49_reg_85024_reg is absorbed into DSP tmp_49_reg_85024_reg.
DSP Report: operator mul_16s_15s_26_1_1_U963/tmp_product is absorbed into DSP tmp_49_reg_85024_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_45_reg_84984_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q566_reg is absorbed into DSP tmp_45_reg_84984_reg.
DSP Report: register tmp_45_reg_84984_reg is absorbed into DSP tmp_45_reg_84984_reg.
DSP Report: operator mul_16s_15s_26_1_1_U959/tmp_product is absorbed into DSP tmp_45_reg_84984_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_43_reg_84964_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q569_reg is absorbed into DSP tmp_43_reg_84964_reg.
DSP Report: register tmp_43_reg_84964_reg is absorbed into DSP tmp_43_reg_84964_reg.
DSP Report: operator mul_16s_15s_26_1_1_U957/tmp_product is absorbed into DSP tmp_43_reg_84964_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_44_reg_84974_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q568_reg is absorbed into DSP tmp_44_reg_84974_reg.
DSP Report: register tmp_44_reg_84974_reg is absorbed into DSP tmp_44_reg_84974_reg.
DSP Report: operator mul_16s_15s_26_1_1_U958/tmp_product is absorbed into DSP tmp_44_reg_84974_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q567_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_85_reg_84979_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_42_reg_84954_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q571_reg is absorbed into DSP tmp_42_reg_84954_reg.
DSP Report: register tmp_42_reg_84954_reg is absorbed into DSP tmp_42_reg_84954_reg.
DSP Report: operator mul_16s_15s_26_1_1_U956/tmp_product is absorbed into DSP tmp_42_reg_84954_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q570_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_81_reg_84959_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_40_reg_84939_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q573_reg is absorbed into DSP tmp_40_reg_84939_reg.
DSP Report: register tmp_40_reg_84939_reg is absorbed into DSP tmp_40_reg_84939_reg.
DSP Report: operator mul_16s_15s_26_1_1_U954/tmp_product is absorbed into DSP tmp_40_reg_84939_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q572_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_79_reg_84944_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_135_reg_85864_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q421_reg is absorbed into DSP tmp_135_reg_85864_reg.
DSP Report: register tmp_135_reg_85864_reg is absorbed into DSP tmp_135_reg_85864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1049/tmp_product is absorbed into DSP tmp_135_reg_85864_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q420_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_259_reg_85869_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1289/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q35_reg is absorbed into DSP mul_16s_15s_26_1_1_U1289/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1289/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1289/tmp_product.
DSP Report: Generating DSP tmp_208_reg_86579_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q304_reg is absorbed into DSP tmp_208_reg_86579_reg.
DSP Report: register tmp_208_reg_86579_reg is absorbed into DSP tmp_208_reg_86579_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1122/tmp_product is absorbed into DSP tmp_208_reg_86579_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q56_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1296/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q25_reg is absorbed into DSP mul_16s_15s_26_1_1_U1296/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1296/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1296/tmp_product.
DSP Report: Generating DSP tmp_6_reg_84564_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q635_reg is absorbed into DSP tmp_6_reg_84564_reg.
DSP Report: register tmp_6_reg_84564_reg is absorbed into DSP tmp_6_reg_84564_reg.
DSP Report: operator mul_16s_15s_26_1_1_U916/tmp_product is absorbed into DSP tmp_6_reg_84564_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q634_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_5_reg_84569_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_8_reg_84574_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q633_reg is absorbed into DSP tmp_8_reg_84574_reg.
DSP Report: register tmp_8_reg_84574_reg is absorbed into DSP tmp_8_reg_84574_reg.
DSP Report: operator mul_16s_15s_26_1_1_U917/tmp_product is absorbed into DSP tmp_8_reg_84574_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q119_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_1_reg_84594_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q630_reg is absorbed into DSP tmp_1_reg_84594_reg.
DSP Report: register tmp_1_reg_84594_reg is absorbed into DSP tmp_1_reg_84594_reg.
DSP Report: operator mul_16s_15s_26_1_1_U919/tmp_product is absorbed into DSP tmp_1_reg_84594_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q118_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_7_reg_84624_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q625_reg is absorbed into DSP tmp_7_reg_84624_reg.
DSP Report: register tmp_7_reg_84624_reg is absorbed into DSP tmp_7_reg_84624_reg.
DSP Report: operator mul_16s_15s_26_1_1_U922/tmp_product is absorbed into DSP tmp_7_reg_84624_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q117_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_19_reg_84734_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q607_reg is absorbed into DSP tmp_19_reg_84734_reg.
DSP Report: register tmp_19_reg_84734_reg is absorbed into DSP tmp_19_reg_84734_reg.
DSP Report: operator mul_16s_15s_26_1_1_U933/tmp_product is absorbed into DSP tmp_19_reg_84734_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q606_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_39_reg_84739_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_23_reg_84769_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q601_reg is absorbed into DSP tmp_23_reg_84769_reg.
DSP Report: register tmp_23_reg_84769_reg is absorbed into DSP tmp_23_reg_84769_reg.
DSP Report: operator mul_16s_15s_26_1_1_U937/tmp_product is absorbed into DSP tmp_23_reg_84769_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q113_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_25_reg_84789_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q598_reg is absorbed into DSP tmp_25_reg_84789_reg.
DSP Report: register tmp_25_reg_84789_reg is absorbed into DSP tmp_25_reg_84789_reg.
DSP Report: operator mul_16s_15s_26_1_1_U939/tmp_product is absorbed into DSP tmp_25_reg_84789_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q112_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_213_reg_86624_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q297_reg is absorbed into DSP tmp_213_reg_86624_reg.
DSP Report: register tmp_213_reg_86624_reg is absorbed into DSP tmp_213_reg_86624_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1127/tmp_product is absorbed into DSP tmp_213_reg_86624_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q296_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_407_reg_86629_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_97_reg_85494_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q482_reg is absorbed into DSP tmp_97_reg_85494_reg.
DSP Report: register tmp_97_reg_85494_reg is absorbed into DSP tmp_97_reg_85494_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1011/tmp_product is absorbed into DSP tmp_97_reg_85494_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q90_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_96_reg_85484_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q483_reg is absorbed into DSP tmp_96_reg_85484_reg.
DSP Report: register tmp_96_reg_85484_reg is absorbed into DSP tmp_96_reg_85484_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1010/tmp_product is absorbed into DSP tmp_96_reg_85484_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_88_reg_85404_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q497_reg is absorbed into DSP tmp_88_reg_85404_reg.
DSP Report: register tmp_88_reg_85404_reg is absorbed into DSP tmp_88_reg_85404_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1002/tmp_product is absorbed into DSP tmp_88_reg_85404_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q93_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_89_reg_85414_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q496_reg is absorbed into DSP tmp_89_reg_85414_reg.
DSP Report: register tmp_89_reg_85414_reg is absorbed into DSP tmp_89_reg_85414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1003/tmp_product is absorbed into DSP tmp_89_reg_85414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_93_reg_85454_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q489_reg is absorbed into DSP tmp_93_reg_85454_reg.
DSP Report: register tmp_93_reg_85454_reg is absorbed into DSP tmp_93_reg_85454_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1007/tmp_product is absorbed into DSP tmp_93_reg_85454_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q488_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_179_reg_85459_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_95_reg_85474_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q485_reg is absorbed into DSP tmp_95_reg_85474_reg.
DSP Report: register tmp_95_reg_85474_reg is absorbed into DSP tmp_95_reg_85474_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1009/tmp_product is absorbed into DSP tmp_95_reg_85474_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q484_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_183_reg_85479_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_94_reg_85464_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q487_reg is absorbed into DSP tmp_94_reg_85464_reg.
DSP Report: register tmp_94_reg_85464_reg is absorbed into DSP tmp_94_reg_85464_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1008/tmp_product is absorbed into DSP tmp_94_reg_85464_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q486_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_181_reg_85469_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_85_reg_85374_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q502_reg is absorbed into DSP tmp_85_reg_85374_reg.
DSP Report: register tmp_85_reg_85374_reg is absorbed into DSP tmp_85_reg_85374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U999/tmp_product is absorbed into DSP tmp_85_reg_85374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q94_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_82_reg_85349_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q505_reg is absorbed into DSP tmp_82_reg_85349_reg.
DSP Report: register tmp_82_reg_85349_reg is absorbed into DSP tmp_82_reg_85349_reg.
DSP Report: operator mul_16s_15s_26_1_1_U996/tmp_product is absorbed into DSP tmp_82_reg_85349_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q95_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_84_reg_85364_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q504_reg is absorbed into DSP tmp_84_reg_85364_reg.
DSP Report: register tmp_84_reg_85364_reg is absorbed into DSP tmp_84_reg_85364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U998/tmp_product is absorbed into DSP tmp_84_reg_85364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q503_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_161_reg_85369_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_81_reg_85339_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q507_reg is absorbed into DSP tmp_81_reg_85339_reg.
DSP Report: register tmp_81_reg_85339_reg is absorbed into DSP tmp_81_reg_85339_reg.
DSP Report: operator mul_16s_15s_26_1_1_U995/tmp_product is absorbed into DSP tmp_81_reg_85339_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q506_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_157_reg_85344_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_80_reg_85329_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q509_reg is absorbed into DSP tmp_80_reg_85329_reg.
DSP Report: register tmp_80_reg_85329_reg is absorbed into DSP tmp_80_reg_85329_reg.
DSP Report: operator mul_16s_15s_26_1_1_U994/tmp_product is absorbed into DSP tmp_80_reg_85329_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q508_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_155_reg_85334_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_91_reg_85434_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q493_reg is absorbed into DSP tmp_91_reg_85434_reg.
DSP Report: register tmp_91_reg_85434_reg is absorbed into DSP tmp_91_reg_85434_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1005/tmp_product is absorbed into DSP tmp_91_reg_85434_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q492_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_175_reg_85439_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_90_reg_85424_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q495_reg is absorbed into DSP tmp_90_reg_85424_reg.
DSP Report: register tmp_90_reg_85424_reg is absorbed into DSP tmp_90_reg_85424_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1004/tmp_product is absorbed into DSP tmp_90_reg_85424_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q494_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_173_reg_85429_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_92_reg_85444_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q491_reg is absorbed into DSP tmp_92_reg_85444_reg.
DSP Report: register tmp_92_reg_85444_reg is absorbed into DSP tmp_92_reg_85444_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1006/tmp_product is absorbed into DSP tmp_92_reg_85444_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q490_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_177_reg_85449_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_38_reg_84919_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q577_reg is absorbed into DSP tmp_38_reg_84919_reg.
DSP Report: register tmp_38_reg_84919_reg is absorbed into DSP tmp_38_reg_84919_reg.
DSP Report: operator mul_16s_15s_26_1_1_U952/tmp_product is absorbed into DSP tmp_38_reg_84919_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q576_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_75_reg_84924_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_306_reg_87534_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q147_reg is absorbed into DSP tmp_306_reg_87534_reg.
DSP Report: register tmp_306_reg_87534_reg is absorbed into DSP tmp_306_reg_87534_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1220/tmp_product is absorbed into DSP tmp_306_reg_87534_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_585_reg_87539_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_102_reg_85544_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q473_reg is absorbed into DSP tmp_102_reg_85544_reg.
DSP Report: register tmp_102_reg_85544_reg is absorbed into DSP tmp_102_reg_85544_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1016/tmp_product is absorbed into DSP tmp_102_reg_85544_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_105_reg_85569_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q470_reg is absorbed into DSP tmp_105_reg_85569_reg.
DSP Report: register tmp_105_reg_85569_reg is absorbed into DSP tmp_105_reg_85569_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1019/tmp_product is absorbed into DSP tmp_105_reg_85569_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_199_reg_86489_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q319_reg is absorbed into DSP tmp_199_reg_86489_reg.
DSP Report: register tmp_199_reg_86489_reg is absorbed into DSP tmp_199_reg_86489_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1113/tmp_product is absorbed into DSP tmp_199_reg_86489_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q318_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_381_reg_86494_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_138_reg_85894_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q417_reg is absorbed into DSP tmp_138_reg_85894_reg.
DSP Report: register tmp_138_reg_85894_reg is absorbed into DSP tmp_138_reg_85894_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1052/tmp_product is absorbed into DSP tmp_138_reg_85894_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q416_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_265_reg_85899_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_141_reg_85924_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q411_reg is absorbed into DSP tmp_141_reg_85924_reg.
DSP Report: register tmp_141_reg_85924_reg is absorbed into DSP tmp_141_reg_85924_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1055/tmp_product is absorbed into DSP tmp_141_reg_85924_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q410_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_271_reg_85929_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_162_reg_86129_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q377_reg is absorbed into DSP tmp_162_reg_86129_reg.
DSP Report: register tmp_162_reg_86129_reg is absorbed into DSP tmp_162_reg_86129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1076/tmp_product is absorbed into DSP tmp_162_reg_86129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q71_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_177_reg_86274_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q354_reg is absorbed into DSP tmp_177_reg_86274_reg.
DSP Report: register tmp_177_reg_86274_reg is absorbed into DSP tmp_177_reg_86274_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1091/tmp_product is absorbed into DSP tmp_177_reg_86274_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q66_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_123_reg_85749_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q440_reg is absorbed into DSP tmp_123_reg_85749_reg.
DSP Report: register tmp_123_reg_85749_reg is absorbed into DSP tmp_123_reg_85749_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1037/tmp_product is absorbed into DSP tmp_123_reg_85749_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q439_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_237_reg_85754_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_386_reg_88314_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q19_reg is absorbed into DSP tmp_386_reg_88314_reg.
DSP Report: register tmp_386_reg_88314_reg is absorbed into DSP tmp_386_reg_88314_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1300/tmp_product is absorbed into DSP tmp_386_reg_88314_reg.
DSP Report: Generating DSP tmp_195_reg_86449_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q325_reg is absorbed into DSP tmp_195_reg_86449_reg.
DSP Report: register tmp_195_reg_86449_reg is absorbed into DSP tmp_195_reg_86449_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1109/tmp_product is absorbed into DSP tmp_195_reg_86449_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q324_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_373_reg_86454_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_77_reg_85299_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q514_reg is absorbed into DSP tmp_77_reg_85299_reg.
DSP Report: register tmp_77_reg_85299_reg is absorbed into DSP tmp_77_reg_85299_reg.
DSP Report: operator mul_16s_15s_26_1_1_U991/tmp_product is absorbed into DSP tmp_77_reg_85299_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_76_reg_85289_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q515_reg is absorbed into DSP tmp_76_reg_85289_reg.
DSP Report: register tmp_76_reg_85289_reg is absorbed into DSP tmp_76_reg_85289_reg.
DSP Report: operator mul_16s_15s_26_1_1_U990/tmp_product is absorbed into DSP tmp_76_reg_85289_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q97_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_68_reg_85209_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q529_reg is absorbed into DSP tmp_68_reg_85209_reg.
DSP Report: register tmp_68_reg_85209_reg is absorbed into DSP tmp_68_reg_85209_reg.
DSP Report: operator mul_16s_15s_26_1_1_U982/tmp_product is absorbed into DSP tmp_68_reg_85209_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q99_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_69_reg_85219_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q528_reg is absorbed into DSP tmp_69_reg_85219_reg.
DSP Report: register tmp_69_reg_85219_reg is absorbed into DSP tmp_69_reg_85219_reg.
DSP Report: operator mul_16s_15s_26_1_1_U983/tmp_product is absorbed into DSP tmp_69_reg_85219_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q98_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_73_reg_85259_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q521_reg is absorbed into DSP tmp_73_reg_85259_reg.
DSP Report: register tmp_73_reg_85259_reg is absorbed into DSP tmp_73_reg_85259_reg.
DSP Report: operator mul_16s_15s_26_1_1_U987/tmp_product is absorbed into DSP tmp_73_reg_85259_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q520_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_141_reg_85264_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_75_reg_85279_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q517_reg is absorbed into DSP tmp_75_reg_85279_reg.
DSP Report: register tmp_75_reg_85279_reg is absorbed into DSP tmp_75_reg_85279_reg.
DSP Report: operator mul_16s_15s_26_1_1_U989/tmp_product is absorbed into DSP tmp_75_reg_85279_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q516_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_145_reg_85284_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_74_reg_85269_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q519_reg is absorbed into DSP tmp_74_reg_85269_reg.
DSP Report: register tmp_74_reg_85269_reg is absorbed into DSP tmp_74_reg_85269_reg.
DSP Report: operator mul_16s_15s_26_1_1_U988/tmp_product is absorbed into DSP tmp_74_reg_85269_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q518_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_143_reg_85274_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_65_reg_85179_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q534_reg is absorbed into DSP tmp_65_reg_85179_reg.
DSP Report: register tmp_65_reg_85179_reg is absorbed into DSP tmp_65_reg_85179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U979/tmp_product is absorbed into DSP tmp_65_reg_85179_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_63_reg_85159_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q537_reg is absorbed into DSP tmp_63_reg_85159_reg.
DSP Report: register tmp_63_reg_85159_reg is absorbed into DSP tmp_63_reg_85159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U977/tmp_product is absorbed into DSP tmp_63_reg_85159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q101_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_64_reg_85169_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q536_reg is absorbed into DSP tmp_64_reg_85169_reg.
DSP Report: register tmp_64_reg_85169_reg is absorbed into DSP tmp_64_reg_85169_reg.
DSP Report: operator mul_16s_15s_26_1_1_U978/tmp_product is absorbed into DSP tmp_64_reg_85169_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q535_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_123_reg_85174_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_61_reg_85144_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q539_reg is absorbed into DSP tmp_61_reg_85144_reg.
DSP Report: register tmp_61_reg_85144_reg is absorbed into DSP tmp_61_reg_85144_reg.
DSP Report: operator mul_16s_15s_26_1_1_U975/tmp_product is absorbed into DSP tmp_61_reg_85144_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q538_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_119_reg_85149_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_60_reg_85134_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q541_reg is absorbed into DSP tmp_60_reg_85134_reg.
DSP Report: register tmp_60_reg_85134_reg is absorbed into DSP tmp_60_reg_85134_reg.
DSP Report: operator mul_16s_15s_26_1_1_U974/tmp_product is absorbed into DSP tmp_60_reg_85134_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q540_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_117_reg_85139_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_71_reg_85239_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q525_reg is absorbed into DSP tmp_71_reg_85239_reg.
DSP Report: register tmp_71_reg_85239_reg is absorbed into DSP tmp_71_reg_85239_reg.
DSP Report: operator mul_16s_15s_26_1_1_U985/tmp_product is absorbed into DSP tmp_71_reg_85239_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q524_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_137_reg_85244_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_70_reg_85229_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q527_reg is absorbed into DSP tmp_70_reg_85229_reg.
DSP Report: register tmp_70_reg_85229_reg is absorbed into DSP tmp_70_reg_85229_reg.
DSP Report: operator mul_16s_15s_26_1_1_U984/tmp_product is absorbed into DSP tmp_70_reg_85229_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q526_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_135_reg_85234_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_72_reg_85249_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q523_reg is absorbed into DSP tmp_72_reg_85249_reg.
DSP Report: register tmp_72_reg_85249_reg is absorbed into DSP tmp_72_reg_85249_reg.
DSP Report: operator mul_16s_15s_26_1_1_U986/tmp_product is absorbed into DSP tmp_72_reg_85249_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q522_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_139_reg_85254_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_226_reg_86754_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q275_reg is absorbed into DSP tmp_226_reg_86754_reg.
DSP Report: register tmp_226_reg_86754_reg is absorbed into DSP tmp_226_reg_86754_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1140/tmp_product is absorbed into DSP tmp_226_reg_86754_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q274_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_433_reg_86759_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_229_reg_86784_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q271_reg is absorbed into DSP tmp_229_reg_86784_reg.
DSP Report: register tmp_229_reg_86784_reg is absorbed into DSP tmp_229_reg_86784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1143/tmp_product is absorbed into DSP tmp_229_reg_86784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q270_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_439_reg_86789_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_240_reg_86889_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q253_reg is absorbed into DSP tmp_240_reg_86889_reg.
DSP Report: register tmp_240_reg_86889_reg is absorbed into DSP tmp_240_reg_86889_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1154/tmp_product is absorbed into DSP tmp_240_reg_86889_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q252_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_459_reg_86894_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_255_reg_87034_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q229_reg is absorbed into DSP tmp_255_reg_87034_reg.
DSP Report: register tmp_255_reg_87034_reg is absorbed into DSP tmp_255_reg_87034_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1169/tmp_product is absorbed into DSP tmp_255_reg_87034_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q228_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_487_reg_87039_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_265_reg_87134_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q213_reg is absorbed into DSP tmp_265_reg_87134_reg.
DSP Report: register tmp_265_reg_87134_reg is absorbed into DSP tmp_265_reg_87134_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1179/tmp_product is absorbed into DSP tmp_265_reg_87134_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q212_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_507_reg_87139_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_267_reg_87154_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q209_reg is absorbed into DSP tmp_267_reg_87154_reg.
DSP Report: register tmp_267_reg_87154_reg is absorbed into DSP tmp_267_reg_87154_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1181/tmp_product is absorbed into DSP tmp_267_reg_87154_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_269_reg_87174_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q207_reg is absorbed into DSP tmp_269_reg_87174_reg.
DSP Report: register tmp_269_reg_87174_reg is absorbed into DSP tmp_269_reg_87174_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1183/tmp_product is absorbed into DSP tmp_269_reg_87174_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q206_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_515_reg_87179_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_210_reg_86594_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q303_reg is absorbed into DSP tmp_210_reg_86594_reg.
DSP Report: register tmp_210_reg_86594_reg is absorbed into DSP tmp_210_reg_86594_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1124/tmp_product is absorbed into DSP tmp_210_reg_86594_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q302_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_401_reg_86599_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_277_reg_87249_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q194_reg is absorbed into DSP tmp_277_reg_87249_reg.
DSP Report: register tmp_277_reg_87249_reg is absorbed into DSP tmp_277_reg_87249_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1191/tmp_product is absorbed into DSP tmp_277_reg_87249_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q36_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_165_reg_86159_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q373_reg is absorbed into DSP tmp_165_reg_86159_reg.
DSP Report: register tmp_165_reg_86159_reg is absorbed into DSP tmp_165_reg_86159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1079/tmp_product is absorbed into DSP tmp_165_reg_86159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q372_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_317_reg_86164_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_287_reg_87349_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q177_reg is absorbed into DSP tmp_287_reg_87349_reg.
DSP Report: register tmp_287_reg_87349_reg is absorbed into DSP tmp_287_reg_87349_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1201/tmp_product is absorbed into DSP tmp_287_reg_87349_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_288_reg_87359_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q176_reg is absorbed into DSP tmp_288_reg_87359_reg.
DSP Report: register tmp_288_reg_87359_reg is absorbed into DSP tmp_288_reg_87359_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1202/tmp_product is absorbed into DSP tmp_288_reg_87359_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q32_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_143_reg_85944_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q408_reg is absorbed into DSP tmp_143_reg_85944_reg.
DSP Report: register tmp_143_reg_85944_reg is absorbed into DSP tmp_143_reg_85944_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1057/tmp_product is absorbed into DSP tmp_143_reg_85944_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q407_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_275_reg_85949_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_296_reg_87434_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q163_reg is absorbed into DSP tmp_296_reg_87434_reg.
DSP Report: register tmp_296_reg_87434_reg is absorbed into DSP tmp_296_reg_87434_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1210/tmp_product is absorbed into DSP tmp_296_reg_87434_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q31_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_130_reg_85814_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q431_reg is absorbed into DSP tmp_130_reg_85814_reg.
DSP Report: register tmp_130_reg_85814_reg is absorbed into DSP tmp_130_reg_85814_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1044/tmp_product is absorbed into DSP tmp_130_reg_85814_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q430_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_249_reg_85819_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_347_reg_87934_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q81_reg is absorbed into DSP tmp_347_reg_87934_reg.
DSP Report: register tmp_347_reg_87934_reg is absorbed into DSP tmp_347_reg_87934_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1261/tmp_product is absorbed into DSP tmp_347_reg_87934_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_348_reg_87944_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q80_reg is absorbed into DSP tmp_348_reg_87944_reg.
DSP Report: register tmp_348_reg_87944_reg is absorbed into DSP tmp_348_reg_87944_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1262/tmp_product is absorbed into DSP tmp_348_reg_87944_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_350_reg_87964_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q77_reg is absorbed into DSP tmp_350_reg_87964_reg.
DSP Report: register tmp_350_reg_87964_reg is absorbed into DSP tmp_350_reg_87964_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1264/tmp_product is absorbed into DSP tmp_350_reg_87964_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_669_reg_87969_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_355_reg_88014_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q67_reg is absorbed into DSP tmp_355_reg_88014_reg.
DSP Report: register tmp_355_reg_88014_reg is absorbed into DSP tmp_355_reg_88014_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1269/tmp_product is absorbed into DSP tmp_355_reg_88014_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_357_reg_88029_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q66_reg is absorbed into DSP tmp_357_reg_88029_reg.
DSP Report: register tmp_357_reg_88029_reg is absorbed into DSP tmp_357_reg_88029_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1271/tmp_product is absorbed into DSP tmp_357_reg_88029_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_362_reg_88079_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q57_reg is absorbed into DSP tmp_362_reg_88079_reg.
DSP Report: register tmp_362_reg_88079_reg is absorbed into DSP tmp_362_reg_88079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1276/tmp_product is absorbed into DSP tmp_362_reg_88079_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_378_reg_88234_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q33_reg is absorbed into DSP tmp_378_reg_88234_reg.
DSP Report: register tmp_378_reg_88234_reg is absorbed into DSP tmp_378_reg_88234_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1292/tmp_product is absorbed into DSP tmp_378_reg_88234_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q32_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_721_reg_88239_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_725_reg_88259_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_383_reg_88284_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q24_reg is absorbed into DSP tmp_383_reg_88284_reg.
DSP Report: register tmp_383_reg_88284_reg is absorbed into DSP tmp_383_reg_88284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1297/tmp_product is absorbed into DSP tmp_383_reg_88284_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_731_reg_88289_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_387_reg_88324_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q17_reg is absorbed into DSP tmp_387_reg_88324_reg.
DSP Report: register tmp_387_reg_88324_reg is absorbed into DSP tmp_387_reg_88324_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1301/tmp_product is absorbed into DSP tmp_387_reg_88324_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_395_reg_88404_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q3_reg is absorbed into DSP tmp_395_reg_88404_reg.
DSP Report: register tmp_395_reg_88404_reg is absorbed into DSP tmp_395_reg_88404_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1309/tmp_product is absorbed into DSP tmp_395_reg_88404_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_396_reg_88414_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q2_reg is absorbed into DSP tmp_396_reg_88414_reg.
DSP Report: register tmp_396_reg_88414_reg is absorbed into DSP tmp_396_reg_88414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1310/tmp_product is absorbed into DSP tmp_396_reg_88414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_389_reg_88344_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q15_reg is absorbed into DSP tmp_389_reg_88344_reg.
DSP Report: register tmp_389_reg_88344_reg is absorbed into DSP tmp_389_reg_88344_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1303/tmp_product is absorbed into DSP tmp_389_reg_88344_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_743_reg_88349_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_317_reg_87639_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q130_reg is absorbed into DSP tmp_317_reg_87639_reg.
DSP Report: register tmp_317_reg_87639_reg is absorbed into DSP tmp_317_reg_87639_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1231/tmp_product is absorbed into DSP tmp_317_reg_87639_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q24_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_390_reg_88354_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q13_reg is absorbed into DSP tmp_390_reg_88354_reg.
DSP Report: register tmp_390_reg_88354_reg is absorbed into DSP tmp_390_reg_88354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1304/tmp_product is absorbed into DSP tmp_390_reg_88354_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_745_reg_88359_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_285_reg_87329_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q181_reg is absorbed into DSP tmp_285_reg_87329_reg.
DSP Report: register tmp_285_reg_87329_reg is absorbed into DSP tmp_285_reg_87329_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1199/tmp_product is absorbed into DSP tmp_285_reg_87329_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q180_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_545_reg_87334_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_298_reg_87454_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q161_reg is absorbed into DSP tmp_298_reg_87454_reg.
DSP Report: register tmp_298_reg_87454_reg is absorbed into DSP tmp_298_reg_87454_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1212/tmp_product is absorbed into DSP tmp_298_reg_87454_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q160_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_569_reg_87459_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_290_reg_87379_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q173_reg is absorbed into DSP tmp_290_reg_87379_reg.
DSP Report: register tmp_290_reg_87379_reg is absorbed into DSP tmp_290_reg_87379_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1204/tmp_product is absorbed into DSP tmp_290_reg_87379_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q172_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_555_reg_87384_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_289_reg_87369_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q175_reg is absorbed into DSP tmp_289_reg_87369_reg.
DSP Report: register tmp_289_reg_87369_reg is absorbed into DSP tmp_289_reg_87369_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1203/tmp_product is absorbed into DSP tmp_289_reg_87369_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q174_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_553_reg_87374_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_291_reg_87389_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q171_reg is absorbed into DSP tmp_291_reg_87389_reg.
DSP Report: register tmp_291_reg_87389_reg is absorbed into DSP tmp_291_reg_87389_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1205/tmp_product is absorbed into DSP tmp_291_reg_87389_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q170_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_557_reg_87394_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_233_reg_86819_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q265_reg is absorbed into DSP tmp_233_reg_86819_reg.
DSP Report: register tmp_233_reg_86819_reg is absorbed into DSP tmp_233_reg_86819_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1147/tmp_product is absorbed into DSP tmp_233_reg_86819_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q264_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_445_reg_86824_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_235_reg_86839_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q261_reg is absorbed into DSP tmp_235_reg_86839_reg.
DSP Report: register tmp_235_reg_86839_reg is absorbed into DSP tmp_235_reg_86839_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1149/tmp_product is absorbed into DSP tmp_235_reg_86839_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q260_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_449_reg_86844_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_234_reg_86829_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q263_reg is absorbed into DSP tmp_234_reg_86829_reg.
DSP Report: register tmp_234_reg_86829_reg is absorbed into DSP tmp_234_reg_86829_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1148/tmp_product is absorbed into DSP tmp_234_reg_86829_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q262_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_447_reg_86834_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_282_reg_87299_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q185_reg is absorbed into DSP tmp_282_reg_87299_reg.
DSP Report: register tmp_282_reg_87299_reg is absorbed into DSP tmp_282_reg_87299_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1196/tmp_product is absorbed into DSP tmp_282_reg_87299_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q35_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_337_reg_87834_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q98_reg is absorbed into DSP tmp_337_reg_87834_reg.
DSP Report: register tmp_337_reg_87834_reg is absorbed into DSP tmp_337_reg_87834_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1251/tmp_product is absorbed into DSP tmp_337_reg_87834_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_336_reg_87824_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q99_reg is absorbed into DSP tmp_336_reg_87824_reg.
DSP Report: register tmp_336_reg_87824_reg is absorbed into DSP tmp_336_reg_87824_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1250/tmp_product is absorbed into DSP tmp_336_reg_87824_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_328_reg_87749_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q112_reg is absorbed into DSP tmp_328_reg_87749_reg.
DSP Report: register tmp_328_reg_87749_reg is absorbed into DSP tmp_328_reg_87749_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1242/tmp_product is absorbed into DSP tmp_328_reg_87749_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_332_reg_87789_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q105_reg is absorbed into DSP tmp_332_reg_87789_reg.
DSP Report: register tmp_332_reg_87789_reg is absorbed into DSP tmp_332_reg_87789_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1246/tmp_product is absorbed into DSP tmp_332_reg_87789_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_635_reg_87794_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_334_reg_87809_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q101_reg is absorbed into DSP tmp_334_reg_87809_reg.
DSP Report: register tmp_334_reg_87809_reg is absorbed into DSP tmp_334_reg_87809_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1248/tmp_product is absorbed into DSP tmp_334_reg_87809_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_639_reg_87814_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_333_reg_87799_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q103_reg is absorbed into DSP tmp_333_reg_87799_reg.
DSP Report: register tmp_333_reg_87799_reg is absorbed into DSP tmp_333_reg_87799_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1247/tmp_product is absorbed into DSP tmp_333_reg_87799_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_637_reg_87804_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_324_reg_87709_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q118_reg is absorbed into DSP tmp_324_reg_87709_reg.
DSP Report: register tmp_324_reg_87709_reg is absorbed into DSP tmp_324_reg_87709_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1238/tmp_product is absorbed into DSP tmp_324_reg_87709_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q22_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_322_reg_87689_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q121_reg is absorbed into DSP tmp_322_reg_87689_reg.
DSP Report: register tmp_322_reg_87689_reg is absorbed into DSP tmp_322_reg_87689_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1236/tmp_product is absorbed into DSP tmp_322_reg_87689_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_323_reg_87699_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q120_reg is absorbed into DSP tmp_323_reg_87699_reg.
DSP Report: register tmp_323_reg_87699_reg is absorbed into DSP tmp_323_reg_87699_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1237/tmp_product is absorbed into DSP tmp_323_reg_87699_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q119_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_617_reg_87704_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_321_reg_87679_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q123_reg is absorbed into DSP tmp_321_reg_87679_reg.
DSP Report: register tmp_321_reg_87679_reg is absorbed into DSP tmp_321_reg_87679_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1235/tmp_product is absorbed into DSP tmp_321_reg_87679_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q122_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_613_reg_87684_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_320_reg_87669_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q125_reg is absorbed into DSP tmp_320_reg_87669_reg.
DSP Report: register tmp_320_reg_87669_reg is absorbed into DSP tmp_320_reg_87669_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1234/tmp_product is absorbed into DSP tmp_320_reg_87669_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q124_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_611_reg_87674_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_329_reg_87759_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q111_reg is absorbed into DSP tmp_329_reg_87759_reg.
DSP Report: register tmp_329_reg_87759_reg is absorbed into DSP tmp_329_reg_87759_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1243/tmp_product is absorbed into DSP tmp_329_reg_87759_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q110_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_629_reg_87764_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_331_reg_87779_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q107_reg is absorbed into DSP tmp_331_reg_87779_reg.
DSP Report: register tmp_331_reg_87779_reg is absorbed into DSP tmp_331_reg_87779_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1245/tmp_product is absorbed into DSP tmp_331_reg_87779_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_633_reg_87784_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_338_reg_87844_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q97_reg is absorbed into DSP tmp_338_reg_87844_reg.
DSP Report: register tmp_338_reg_87844_reg is absorbed into DSP tmp_338_reg_87844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1252/tmp_product is absorbed into DSP tmp_338_reg_87844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_645_reg_87849_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_326_reg_87729_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q115_reg is absorbed into DSP tmp_326_reg_87729_reg.
DSP Report: register tmp_326_reg_87729_reg is absorbed into DSP tmp_326_reg_87729_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1240/tmp_product is absorbed into DSP tmp_326_reg_87729_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_325_reg_87719_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q117_reg is absorbed into DSP tmp_325_reg_87719_reg.
DSP Report: register tmp_325_reg_87719_reg is absorbed into DSP tmp_325_reg_87719_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1239/tmp_product is absorbed into DSP tmp_325_reg_87719_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_621_reg_87724_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_55_reg_85084_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q549_reg is absorbed into DSP tmp_55_reg_85084_reg.
DSP Report: register tmp_55_reg_85084_reg is absorbed into DSP tmp_55_reg_85084_reg.
DSP Report: operator mul_16s_15s_26_1_1_U969/tmp_product is absorbed into DSP tmp_55_reg_85084_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q548_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_107_reg_85089_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_751_reg_88389_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_352_reg_87984_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q73_reg is absorbed into DSP tmp_352_reg_87984_reg.
DSP Report: register tmp_352_reg_87984_reg is absorbed into DSP tmp_352_reg_87984_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1266/tmp_product is absorbed into DSP tmp_352_reg_87984_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_673_reg_87989_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_297_reg_87444_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q162_reg is absorbed into DSP tmp_297_reg_87444_reg.
DSP Report: register tmp_297_reg_87444_reg is absorbed into DSP tmp_297_reg_87444_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1211/tmp_product is absorbed into DSP tmp_297_reg_87444_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_353_reg_87994_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q71_reg is absorbed into DSP tmp_353_reg_87994_reg.
DSP Report: register tmp_353_reg_87994_reg is absorbed into DSP tmp_353_reg_87994_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1267/tmp_product is absorbed into DSP tmp_353_reg_87994_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_675_reg_87999_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_126_reg_85774_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q437_reg is absorbed into DSP tmp_126_reg_85774_reg.
DSP Report: register tmp_126_reg_85774_reg is absorbed into DSP tmp_126_reg_85774_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1040/tmp_product is absorbed into DSP tmp_126_reg_85774_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q436_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_241_reg_85779_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_238_reg_86869_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q257_reg is absorbed into DSP tmp_238_reg_86869_reg.
DSP Report: register tmp_238_reg_86869_reg is absorbed into DSP tmp_238_reg_86869_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1152/tmp_product is absorbed into DSP tmp_238_reg_86869_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q256_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_455_reg_86874_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_343_reg_87894_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q88_reg is absorbed into DSP tmp_343_reg_87894_reg.
DSP Report: register tmp_343_reg_87894_reg is absorbed into DSP tmp_343_reg_87894_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1257/tmp_product is absorbed into DSP tmp_343_reg_87894_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_341_reg_87874_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q91_reg is absorbed into DSP tmp_341_reg_87874_reg.
DSP Report: register tmp_341_reg_87874_reg is absorbed into DSP tmp_341_reg_87874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1255/tmp_product is absorbed into DSP tmp_341_reg_87874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q90_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_651_reg_87879_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_340_reg_87864_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q93_reg is absorbed into DSP tmp_340_reg_87864_reg.
DSP Report: register tmp_340_reg_87864_reg is absorbed into DSP tmp_340_reg_87864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1254/tmp_product is absorbed into DSP tmp_340_reg_87864_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_649_reg_87869_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_263_reg_87114_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q216_reg is absorbed into DSP tmp_263_reg_87114_reg.
DSP Report: register tmp_263_reg_87114_reg is absorbed into DSP tmp_263_reg_87114_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1177/tmp_product is absorbed into DSP tmp_263_reg_87114_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q215_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_503_reg_87119_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_261_reg_87094_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q219_reg is absorbed into DSP tmp_261_reg_87094_reg.
DSP Report: register tmp_261_reg_87094_reg is absorbed into DSP tmp_261_reg_87094_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1175/tmp_product is absorbed into DSP tmp_261_reg_87094_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q218_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_499_reg_87099_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_260_reg_87084_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q221_reg is absorbed into DSP tmp_260_reg_87084_reg.
DSP Report: register tmp_260_reg_87084_reg is absorbed into DSP tmp_260_reg_87084_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1174/tmp_product is absorbed into DSP tmp_260_reg_87084_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q220_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_497_reg_87089_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_374_reg_88199_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q37_reg is absorbed into DSP tmp_374_reg_88199_reg.
DSP Report: register tmp_374_reg_88199_reg is absorbed into DSP tmp_374_reg_88199_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1288/tmp_product is absorbed into DSP tmp_374_reg_88199_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q36_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_715_reg_88204_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_373_reg_88189_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q39_reg is absorbed into DSP tmp_373_reg_88189_reg.
DSP Report: register tmp_373_reg_88189_reg is absorbed into DSP tmp_373_reg_88189_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1287/tmp_product is absorbed into DSP tmp_373_reg_88189_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q38_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_713_reg_88194_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_15_reg_84694_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q613_reg is absorbed into DSP tmp_15_reg_84694_reg.
DSP Report: register tmp_15_reg_84694_reg is absorbed into DSP tmp_15_reg_84694_reg.
DSP Report: operator mul_16s_15s_26_1_1_U929/tmp_product is absorbed into DSP tmp_15_reg_84694_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q612_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_31_reg_84699_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_258_reg_87064_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q225_reg is absorbed into DSP tmp_258_reg_87064_reg.
DSP Report: register tmp_258_reg_87064_reg is absorbed into DSP tmp_258_reg_87064_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1172/tmp_product is absorbed into DSP tmp_258_reg_87064_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q224_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_493_reg_87069_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_246_reg_86949_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q243_reg is absorbed into DSP tmp_246_reg_86949_reg.
DSP Report: register tmp_246_reg_86949_reg is absorbed into DSP tmp_246_reg_86949_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1160/tmp_product is absorbed into DSP tmp_246_reg_86949_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q242_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_471_reg_86954_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_245_reg_86939_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q245_reg is absorbed into DSP tmp_245_reg_86939_reg.
DSP Report: register tmp_245_reg_86939_reg is absorbed into DSP tmp_245_reg_86939_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1159/tmp_product is absorbed into DSP tmp_245_reg_86939_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q244_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_469_reg_86944_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_363_reg_88089_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q56_reg is absorbed into DSP tmp_363_reg_88089_reg.
DSP Report: register tmp_363_reg_88089_reg is absorbed into DSP tmp_363_reg_88089_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1277/tmp_product is absorbed into DSP tmp_363_reg_88089_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_693_reg_88094_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_243_reg_86919_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q248_reg is absorbed into DSP tmp_243_reg_86919_reg.
DSP Report: register tmp_243_reg_86919_reg is absorbed into DSP tmp_243_reg_86919_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1157/tmp_product is absorbed into DSP tmp_243_reg_86919_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q247_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_465_reg_86924_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
INFO: [Synth 8-3886] merging instance 'w4_U/q0_reg[0]' (FDE) to 'w4_U/q108_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q0_reg[14]' (FDE) to 'w4_U/q108_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_295_reg_86054_reg[0]' (FDE) to 'w4_load_297_reg_86064_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_295_reg_86054_reg[14]' (FDE) to 'w4_load_297_reg_86064_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_297_reg_86064_reg[0]' (FDE) to 'w4_load_297_reg_86064_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_297_reg_86064_reg[14]' (FDE) to 'w4_load_293_reg_86044_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_289_reg_86024_reg[0]' (FDE) to 'w4_load_293_reg_86044_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_289_reg_86024_reg[14]' (FDE) to 'w4_load_293_reg_86044_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_293_reg_86044_reg[0]' (FDE) to 'w4_load_293_reg_86044_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_293_reg_86044_reg[14]' (FDE) to 'w4_load_609_reg_87664_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_287_reg_86014_reg[0]' (FDE) to 'w4_load_609_reg_87664_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_287_reg_86014_reg[14]' (FDE) to 'w4_load_609_reg_87664_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_609_reg_87664_reg[0]' (FDE) to 'w4_load_609_reg_87664_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_609_reg_87664_reg[14]' (FDE) to 'w4_load_281_reg_85984_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_291_reg_86034_reg[0]' (FDE) to 'w4_load_281_reg_85984_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_291_reg_86034_reg[14]' (FDE) to 'w4_load_281_reg_85984_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_281_reg_85984_reg[0]' (FDE) to 'w4_load_281_reg_85984_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_281_reg_85984_reg[14]' (FDE) to 'w4_load_279_reg_85969_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_253_reg_85839_reg[0]' (FDE) to 'w4_load_279_reg_85969_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_253_reg_85839_reg[14]' (FDE) to 'w4_load_279_reg_85969_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_279_reg_85969_reg[0]' (FDE) to 'w4_load_279_reg_85969_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_279_reg_85969_reg[14]' (FDE) to 'w4_load_305_reg_86104_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_251_reg_85829_reg[0]' (FDE) to 'w4_load_305_reg_86104_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_251_reg_85829_reg[14]' (FDE) to 'w4_load_305_reg_86104_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_305_reg_86104_reg[0]' (FDE) to 'w4_load_305_reg_86104_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_305_reg_86104_reg[14]' (FDE) to 'w4_load_313_reg_86144_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_1_reg_84549_reg[0]' (FDE) to 'w4_load_313_reg_86144_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_1_reg_84549_reg[14]' (FDE) to 'w4_load_313_reg_86144_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_313_reg_86144_reg[0]' (FDE) to 'w4_load_313_reg_86144_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_313_reg_86144_reg[14]' (FDE) to 'w4_load_15_reg_84619_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_37_reg_84729_reg[0]' (FDE) to 'w4_load_15_reg_84619_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_37_reg_84729_reg[14]' (FDE) to 'w4_load_15_reg_84619_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_15_reg_84619_reg[0]' (FDE) to 'w4_load_15_reg_84619_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_15_reg_84619_reg[14]' (FDE) to 'w4_load_307_reg_86114_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_309_reg_86124_reg[0]' (FDE) to 'w4_load_307_reg_86114_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_309_reg_86124_reg[14]' (FDE) to 'w4_load_307_reg_86114_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_307_reg_86114_reg[0]' (FDE) to 'w4_load_307_reg_86114_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_307_reg_86114_reg[14]' (FDE) to 'w4_load_325_reg_86209_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_327_reg_86219_reg[0]' (FDE) to 'w4_load_325_reg_86209_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_327_reg_86219_reg[14]' (FDE) to 'w4_load_325_reg_86209_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_325_reg_86209_reg[0]' (FDE) to 'w4_load_325_reg_86209_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_325_reg_86209_reg[14]' (FDE) to 'w4_load_329_reg_86229_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_759_reg_88429_reg[0]' (FDE) to 'w4_load_759_reg_88429_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_329_reg_86229_reg[0]' (FDE) to 'w4_load_329_reg_86229_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_329_reg_86229_reg[14]' (FDE) to 'w4_load_229_reg_85714_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_13_reg_84609_reg[0]' (FDE) to 'w4_load_229_reg_85714_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_13_reg_84609_reg[14]' (FDE) to 'w4_load_229_reg_85714_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_229_reg_85714_reg[0]' (FDE) to 'w4_load_229_reg_85714_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_229_reg_85714_reg[14]' (FDE) to 'w4_load_99_reg_85049_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_77_reg_84934_reg[0]' (FDE) to 'w4_load_99_reg_85049_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_77_reg_84934_reg[14]' (FDE) to 'w4_load_99_reg_85049_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_99_reg_85049_reg[0]' (FDE) to 'w4_load_99_reg_85049_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_99_reg_85049_reg[14]' (FDE) to 'w4_load_101_reg_85059_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_97_reg_85039_reg[0]' (FDE) to 'w4_load_101_reg_85059_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_97_reg_85039_reg[14]' (FDE) to 'w4_load_101_reg_85059_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_101_reg_85059_reg[0]' (FDE) to 'w4_load_101_reg_85059_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_101_reg_85059_reg[14]' (FDE) to 'w4_load_115_reg_85129_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_203_reg_85584_reg[0]' (FDE) to 'w4_load_115_reg_85129_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_203_reg_85584_reg[14]' (FDE) to 'w4_load_115_reg_85129_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_115_reg_85129_reg[0]' (FDE) to 'w4_load_115_reg_85129_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_115_reg_85129_reg[14]' (FDE) to 'w4_load_227_reg_85704_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_205_reg_85594_reg[0]' (FDE) to 'w4_load_227_reg_85704_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_205_reg_85594_reg[14]' (FDE) to 'w4_load_227_reg_85704_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_227_reg_85704_reg[0]' (FDE) to 'w4_load_227_reg_85704_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_227_reg_85704_reg[14]' (FDE) to 'w4_load_215_reg_85644_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_153_reg_85324_reg[0]' (FDE) to 'w4_load_215_reg_85644_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_153_reg_85324_reg[14]' (FDE) to 'w4_load_215_reg_85644_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_215_reg_85644_reg[0]' (FDE) to 'w4_load_215_reg_85644_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_215_reg_85644_reg[14]' (FDE) to 'w4_load_211_reg_85624_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_405_reg_86619_reg[0]' (FDE) to 'w4_load_211_reg_85624_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_405_reg_86619_reg[14]' (FDE) to 'w4_load_211_reg_85624_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_211_reg_85624_reg[0]' (FDE) to 'w4_load_211_reg_85624_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_211_reg_85624_reg[14]' (FDE) to 'w4_load_167_reg_85399_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_189_reg_85509_reg[0]' (FDE) to 'w4_load_167_reg_85399_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_189_reg_85509_reg[14]' (FDE) to 'w4_load_167_reg_85399_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_167_reg_85399_reg[0]' (FDE) to 'w4_load_167_reg_85399_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_167_reg_85399_reg[14]' (FDE) to 'w4_load_213_reg_85634_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_165_reg_85389_reg[0]' (FDE) to 'w4_load_213_reg_85634_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_165_reg_85389_reg[14]' (FDE) to 'w4_load_213_reg_85634_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_213_reg_85634_reg[0]' (FDE) to 'w4_load_213_reg_85634_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_213_reg_85634_reg[14]' (FDE) to 'w4_load_533_reg_87274_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_533_reg_87274_reg[0]' (FDE) to 'w4_load_533_reg_87274_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'w4_U/q116_reg[0]' (FDE) to 'w4_U/q108_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q116_reg[14]' (FDE) to 'w4_U/q108_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q115_reg[0]' (FDE) to 'w4_U/q108_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q114_reg[0]' (FDE) to 'w4_U/q108_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q114_reg[14]' (FDE) to 'w4_U/q108_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q111_reg[0]' (FDE) to 'w4_U/q108_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q110_reg[0]' (FDE) to 'w4_U/q108_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q110_reg[14]' (FDE) to 'w4_U/q108_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q109_reg[0]' (FDE) to 'w4_U/q108_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q108_reg[0]' (FDE) to 'w4_U/q108_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_U/q108_reg[14]' (FDE) to 'w4_U/q86_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q95_reg[0]' (FDE) to 'w4_U/q86_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q94_reg[0]' (FDE) to 'w4_U/q86_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q94_reg[14]' (FDE) to 'w4_U/q86_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q89_reg[0]' (FDE) to 'w4_U/q86_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q87_reg[0]' (FDE) to 'w4_U/q86_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q87_reg[14]' (FDE) to 'w4_U/q86_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp_31_reg_84849_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_31_reg_84849_reg is absorbed into DSP tmp_31_reg_84849_reg.
DSP Report: operator mul_16s_15s_26_1_1_U945/tmp_product is absorbed into DSP tmp_31_reg_84849_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_61_reg_84854_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_30_reg_84839_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_30_reg_84839_reg is absorbed into DSP tmp_30_reg_84839_reg.
DSP Report: operator mul_16s_15s_26_1_1_U944/tmp_product is absorbed into DSP tmp_30_reg_84839_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_59_reg_84844_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_32_reg_84859_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_32_reg_84859_reg is absorbed into DSP tmp_32_reg_84859_reg.
DSP Report: operator mul_16s_15s_26_1_1_U946/tmp_product is absorbed into DSP tmp_32_reg_84859_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_63_reg_84864_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_197_reg_86469_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_197_reg_86469_reg is absorbed into DSP tmp_197_reg_86469_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1111/tmp_product is absorbed into DSP tmp_197_reg_86469_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_196_reg_86459_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_196_reg_86459_reg is absorbed into DSP tmp_196_reg_86459_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1110/tmp_product is absorbed into DSP tmp_196_reg_86459_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_187_reg_86374_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_187_reg_86374_reg is absorbed into DSP tmp_187_reg_86374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1101/tmp_product is absorbed into DSP tmp_187_reg_86374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_189_reg_86389_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_189_reg_86389_reg is absorbed into DSP tmp_189_reg_86389_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1103/tmp_product is absorbed into DSP tmp_189_reg_86389_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_184_reg_86344_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_184_reg_86344_reg is absorbed into DSP tmp_184_reg_86344_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1098/tmp_product is absorbed into DSP tmp_184_reg_86344_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_182_reg_86324_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_182_reg_86324_reg is absorbed into DSP tmp_182_reg_86324_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1096/tmp_product is absorbed into DSP tmp_182_reg_86324_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_33_reg_84869_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_33_reg_84869_reg is absorbed into DSP tmp_33_reg_84869_reg.
DSP Report: operator mul_16s_15s_26_1_1_U947/tmp_product is absorbed into DSP tmp_33_reg_84869_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_65_reg_84874_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_35_reg_84889_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_35_reg_84889_reg is absorbed into DSP tmp_35_reg_84889_reg.
DSP Report: operator mul_16s_15s_26_1_1_U949/tmp_product is absorbed into DSP tmp_35_reg_84889_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_69_reg_84894_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_34_reg_84879_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_34_reg_84879_reg is absorbed into DSP tmp_34_reg_84879_reg.
DSP Report: operator mul_16s_15s_26_1_1_U948/tmp_product is absorbed into DSP tmp_34_reg_84879_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_67_reg_84884_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_16_reg_84704_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_16_reg_84704_reg is absorbed into DSP tmp_16_reg_84704_reg.
DSP Report: operator mul_16s_15s_26_1_1_U930/tmp_product is absorbed into DSP tmp_16_reg_84704_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_9_reg_84634_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_9_reg_84634_reg is absorbed into DSP tmp_9_reg_84634_reg.
DSP Report: operator mul_16s_15s_26_1_1_U923/tmp_product is absorbed into DSP tmp_9_reg_84634_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_13_reg_84674_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_13_reg_84674_reg is absorbed into DSP tmp_13_reg_84674_reg.
DSP Report: operator mul_16s_15s_26_1_1_U927/tmp_product is absorbed into DSP tmp_13_reg_84674_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_27_reg_84679_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_14_reg_84684_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_14_reg_84684_reg is absorbed into DSP tmp_14_reg_84684_reg.
DSP Report: operator mul_16s_15s_26_1_1_U928/tmp_product is absorbed into DSP tmp_14_reg_84684_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_29_reg_84689_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_s_reg_84584_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_s_reg_84584_reg is absorbed into DSP tmp_s_reg_84584_reg.
DSP Report: operator mul_16s_15s_26_1_1_U918/tmp_product is absorbed into DSP tmp_s_reg_84584_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_9_reg_84589_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_4_reg_84554_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_4_reg_84554_reg is absorbed into DSP tmp_4_reg_84554_reg.
DSP Report: operator mul_16s_15s_26_1_1_U915/tmp_product is absorbed into DSP tmp_4_reg_84554_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_3_reg_84559_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_11_reg_84654_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_11_reg_84654_reg is absorbed into DSP tmp_11_reg_84654_reg.
DSP Report: operator mul_16s_15s_26_1_1_U925/tmp_product is absorbed into DSP tmp_11_reg_84654_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_23_reg_84659_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_10_reg_84644_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_10_reg_84644_reg is absorbed into DSP tmp_10_reg_84644_reg.
DSP Report: operator mul_16s_15s_26_1_1_U924/tmp_product is absorbed into DSP tmp_10_reg_84644_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_21_reg_84649_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_12_reg_84664_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_12_reg_84664_reg is absorbed into DSP tmp_12_reg_84664_reg.
DSP Report: operator mul_16s_15s_26_1_1_U926/tmp_product is absorbed into DSP tmp_12_reg_84664_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_25_reg_84669_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_215_reg_86644_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_215_reg_86644_reg is absorbed into DSP tmp_215_reg_86644_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1129/tmp_product is absorbed into DSP tmp_215_reg_86644_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_411_reg_86649_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_214_reg_86634_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_214_reg_86634_reg is absorbed into DSP tmp_214_reg_86634_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1128/tmp_product is absorbed into DSP tmp_214_reg_86634_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_409_reg_86639_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_204_reg_86539_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_204_reg_86539_reg is absorbed into DSP tmp_204_reg_86539_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1118/tmp_product is absorbed into DSP tmp_204_reg_86539_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_202_reg_86519_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_202_reg_86519_reg is absorbed into DSP tmp_202_reg_86519_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1116/tmp_product is absorbed into DSP tmp_202_reg_86519_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_370_reg_88159_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_370_reg_88159_reg is absorbed into DSP tmp_370_reg_88159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1284/tmp_product is absorbed into DSP tmp_370_reg_88159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_707_reg_88164_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_369_reg_88149_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_369_reg_88149_reg is absorbed into DSP tmp_369_reg_88149_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1283/tmp_product is absorbed into DSP tmp_369_reg_88149_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_705_reg_88154_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_371_reg_88169_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_371_reg_88169_reg is absorbed into DSP tmp_371_reg_88169_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1285/tmp_product is absorbed into DSP tmp_371_reg_88169_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_709_reg_88174_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_361_reg_88069_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_361_reg_88069_reg is absorbed into DSP tmp_361_reg_88069_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1275/tmp_product is absorbed into DSP tmp_361_reg_88069_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_689_reg_88074_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_360_reg_88059_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_360_reg_88059_reg is absorbed into DSP tmp_360_reg_88059_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1274/tmp_product is absorbed into DSP tmp_360_reg_88059_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_687_reg_88064_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_359_reg_88049_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_359_reg_88049_reg is absorbed into DSP tmp_359_reg_88049_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1273/tmp_product is absorbed into DSP tmp_359_reg_88049_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_685_reg_88054_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_377_reg_88229_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_377_reg_88229_reg is absorbed into DSP tmp_377_reg_88229_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1291/tmp_product is absorbed into DSP tmp_377_reg_88229_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_257_reg_87054_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_257_reg_87054_reg is absorbed into DSP tmp_257_reg_87054_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1171/tmp_product is absorbed into DSP tmp_257_reg_87054_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_256_reg_87044_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_256_reg_87044_reg is absorbed into DSP tmp_256_reg_87044_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1170/tmp_product is absorbed into DSP tmp_256_reg_87044_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_247_reg_86959_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_247_reg_86959_reg is absorbed into DSP tmp_247_reg_86959_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1161/tmp_product is absorbed into DSP tmp_247_reg_86959_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_248_reg_86969_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_248_reg_86969_reg is absorbed into DSP tmp_248_reg_86969_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1162/tmp_product is absorbed into DSP tmp_248_reg_86969_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_253_reg_87014_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_253_reg_87014_reg is absorbed into DSP tmp_253_reg_87014_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1167/tmp_product is absorbed into DSP tmp_253_reg_87014_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_483_reg_87019_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_254_reg_87024_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_254_reg_87024_reg is absorbed into DSP tmp_254_reg_87024_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1168/tmp_product is absorbed into DSP tmp_254_reg_87024_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_485_reg_87029_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_239_reg_86879_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_reg_86879_reg is absorbed into DSP tmp_239_reg_86879_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1153/tmp_product is absorbed into DSP tmp_239_reg_86879_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_457_reg_86884_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_251_reg_86999_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_251_reg_86999_reg is absorbed into DSP tmp_251_reg_86999_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1165/tmp_product is absorbed into DSP tmp_251_reg_86999_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_244_reg_86929_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_244_reg_86929_reg is absorbed into DSP tmp_244_reg_86929_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1158/tmp_product is absorbed into DSP tmp_244_reg_86929_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_242_reg_86909_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_242_reg_86909_reg is absorbed into DSP tmp_242_reg_86909_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1156/tmp_product is absorbed into DSP tmp_242_reg_86909_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_241_reg_86899_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_241_reg_86899_reg is absorbed into DSP tmp_241_reg_86899_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1155/tmp_product is absorbed into DSP tmp_241_reg_86899_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_461_reg_86904_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_250_reg_86989_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_250_reg_86989_reg is absorbed into DSP tmp_250_reg_86989_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1164/tmp_product is absorbed into DSP tmp_250_reg_86989_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_479_reg_86994_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_249_reg_86979_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_249_reg_86979_reg is absorbed into DSP tmp_249_reg_86979_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1163/tmp_product is absorbed into DSP tmp_249_reg_86979_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_477_reg_86984_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_252_reg_87004_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_252_reg_87004_reg is absorbed into DSP tmp_252_reg_87004_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1166/tmp_product is absorbed into DSP tmp_252_reg_87004_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_481_reg_87009_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_342_reg_87884_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_342_reg_87884_reg is absorbed into DSP tmp_342_reg_87884_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1256/tmp_product is absorbed into DSP tmp_342_reg_87884_reg.
DSP Report: Generating DSP tmp_372_reg_88179_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_372_reg_88179_reg is absorbed into DSP tmp_372_reg_88179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1286/tmp_product is absorbed into DSP tmp_372_reg_88179_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_711_reg_88184_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_358_reg_88039_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_358_reg_88039_reg is absorbed into DSP tmp_358_reg_88039_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1272/tmp_product is absorbed into DSP tmp_358_reg_88039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_683_reg_88044_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_346_reg_87924_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_346_reg_87924_reg is absorbed into DSP tmp_346_reg_87924_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1260/tmp_product is absorbed into DSP tmp_346_reg_87924_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_661_reg_87929_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_137_reg_85884_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_137_reg_85884_reg is absorbed into DSP tmp_137_reg_85884_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1051/tmp_product is absorbed into DSP tmp_137_reg_85884_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_136_reg_85874_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_136_reg_85874_reg is absorbed into DSP tmp_136_reg_85874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1050/tmp_product is absorbed into DSP tmp_136_reg_85874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_134_reg_85854_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_134_reg_85854_reg is absorbed into DSP tmp_134_reg_85854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1048/tmp_product is absorbed into DSP tmp_134_reg_85854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_257_reg_85859_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_124_reg_85759_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_124_reg_85759_reg is absorbed into DSP tmp_124_reg_85759_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1038/tmp_product is absorbed into DSP tmp_124_reg_85759_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_122_reg_85739_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_122_reg_85739_reg is absorbed into DSP tmp_122_reg_85739_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1036/tmp_product is absorbed into DSP tmp_122_reg_85739_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_121_reg_85729_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_121_reg_85729_reg is absorbed into DSP tmp_121_reg_85729_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1035/tmp_product is absorbed into DSP tmp_121_reg_85729_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_233_reg_85734_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_120_reg_85719_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_120_reg_85719_reg is absorbed into DSP tmp_120_reg_85719_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1034/tmp_product is absorbed into DSP tmp_120_reg_85719_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_231_reg_85724_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_276_reg_87239_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_276_reg_87239_reg is absorbed into DSP tmp_276_reg_87239_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1190/tmp_product is absorbed into DSP tmp_276_reg_87239_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_268_reg_87164_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_268_reg_87164_reg is absorbed into DSP tmp_268_reg_87164_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1182/tmp_product is absorbed into DSP tmp_268_reg_87164_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_259_reg_87074_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_259_reg_87074_reg is absorbed into DSP tmp_259_reg_87074_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1173/tmp_product is absorbed into DSP tmp_259_reg_87074_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_495_reg_87079_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_272_reg_87204_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_272_reg_87204_reg is absorbed into DSP tmp_272_reg_87204_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1186/tmp_product is absorbed into DSP tmp_272_reg_87204_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_264_reg_87124_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_264_reg_87124_reg is absorbed into DSP tmp_264_reg_87124_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1178/tmp_product is absorbed into DSP tmp_264_reg_87124_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_262_reg_87104_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_262_reg_87104_reg is absorbed into DSP tmp_262_reg_87104_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1176/tmp_product is absorbed into DSP tmp_262_reg_87104_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_270_reg_87184_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_270_reg_87184_reg is absorbed into DSP tmp_270_reg_87184_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1184/tmp_product is absorbed into DSP tmp_270_reg_87184_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_517_reg_87189_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_271_reg_87194_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_271_reg_87194_reg is absorbed into DSP tmp_271_reg_87194_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1185/tmp_product is absorbed into DSP tmp_271_reg_87194_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_519_reg_87199_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_278_reg_87259_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_278_reg_87259_reg is absorbed into DSP tmp_278_reg_87259_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1192/tmp_product is absorbed into DSP tmp_278_reg_87259_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_531_reg_87264_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_266_reg_87144_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_266_reg_87144_reg is absorbed into DSP tmp_266_reg_87144_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1180/tmp_product is absorbed into DSP tmp_266_reg_87144_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_509_reg_87149_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_381_reg_88264_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_381_reg_88264_reg is absorbed into DSP tmp_381_reg_88264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1295/tmp_product is absorbed into DSP tmp_381_reg_88264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_727_reg_88269_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_349_reg_87954_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_349_reg_87954_reg is absorbed into DSP tmp_349_reg_87954_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1263/tmp_product is absorbed into DSP tmp_349_reg_87954_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_667_reg_87959_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_318_reg_87649_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_318_reg_87649_reg is absorbed into DSP tmp_318_reg_87649_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1232/tmp_product is absorbed into DSP tmp_318_reg_87649_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_607_reg_87654_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_211_reg_86604_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_211_reg_86604_reg is absorbed into DSP tmp_211_reg_86604_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1125/tmp_product is absorbed into DSP tmp_211_reg_86604_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_403_reg_86609_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_316_reg_87629_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_316_reg_87629_reg is absorbed into DSP tmp_316_reg_87629_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1230/tmp_product is absorbed into DSP tmp_316_reg_87629_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_307_reg_87544_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_307_reg_87544_reg is absorbed into DSP tmp_307_reg_87544_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1221/tmp_product is absorbed into DSP tmp_307_reg_87544_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_308_reg_87554_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_308_reg_87554_reg is absorbed into DSP tmp_308_reg_87554_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1222/tmp_product is absorbed into DSP tmp_308_reg_87554_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_299_reg_87464_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_299_reg_87464_reg is absorbed into DSP tmp_299_reg_87464_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1213/tmp_product is absorbed into DSP tmp_299_reg_87464_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_571_reg_87469_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_314_reg_87614_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_314_reg_87614_reg is absorbed into DSP tmp_314_reg_87614_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1228/tmp_product is absorbed into DSP tmp_314_reg_87614_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_304_reg_87514_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_304_reg_87514_reg is absorbed into DSP tmp_304_reg_87514_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1218/tmp_product is absorbed into DSP tmp_304_reg_87514_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_113_reg_85649_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_113_reg_85649_reg is absorbed into DSP tmp_113_reg_85649_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1027/tmp_product is absorbed into DSP tmp_113_reg_85649_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_217_reg_85654_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_115_reg_85669_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_115_reg_85669_reg is absorbed into DSP tmp_115_reg_85669_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1029/tmp_product is absorbed into DSP tmp_115_reg_85669_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_221_reg_85674_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_114_reg_85659_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_114_reg_85659_reg is absorbed into DSP tmp_114_reg_85659_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1028/tmp_product is absorbed into DSP tmp_114_reg_85659_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_219_reg_85664_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_101_reg_85534_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_101_reg_85534_reg is absorbed into DSP tmp_101_reg_85534_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1015/tmp_product is absorbed into DSP tmp_101_reg_85534_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_195_reg_85539_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_100_reg_85524_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_100_reg_85524_reg is absorbed into DSP tmp_100_reg_85524_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1014/tmp_product is absorbed into DSP tmp_100_reg_85524_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_193_reg_85529_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_127_reg_85784_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_127_reg_85784_reg is absorbed into DSP tmp_127_reg_85784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1041/tmp_product is absorbed into DSP tmp_127_reg_85784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_243_reg_85789_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_78_reg_85309_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_78_reg_85309_reg is absorbed into DSP tmp_78_reg_85309_reg.
DSP Report: operator mul_16s_15s_26_1_1_U992/tmp_product is absorbed into DSP tmp_78_reg_85309_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_151_reg_85314_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_67_reg_85199_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_67_reg_85199_reg is absorbed into DSP tmp_67_reg_85199_reg.
DSP Report: operator mul_16s_15s_26_1_1_U981/tmp_product is absorbed into DSP tmp_67_reg_85199_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_129_reg_85204_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_66_reg_85189_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_66_reg_85189_reg is absorbed into DSP tmp_66_reg_85189_reg.
DSP Report: operator mul_16s_15s_26_1_1_U980/tmp_product is absorbed into DSP tmp_66_reg_85189_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_127_reg_85194_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_174_reg_86244_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_174_reg_86244_reg is absorbed into DSP tmp_174_reg_86244_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1088/tmp_product is absorbed into DSP tmp_174_reg_86244_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_333_reg_86249_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_178_reg_86284_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_178_reg_86284_reg is absorbed into DSP tmp_178_reg_86284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1092/tmp_product is absorbed into DSP tmp_178_reg_86284_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_341_reg_86289_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_166_reg_86169_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_166_reg_86169_reg is absorbed into DSP tmp_166_reg_86169_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1080/tmp_product is absorbed into DSP tmp_166_reg_86169_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_319_reg_86174_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_193_reg_86429_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_193_reg_86429_reg is absorbed into DSP tmp_193_reg_86429_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1107/tmp_product is absorbed into DSP tmp_193_reg_86429_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_369_reg_86434_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_194_reg_86439_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_194_reg_86439_reg is absorbed into DSP tmp_194_reg_86439_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1108/tmp_product is absorbed into DSP tmp_194_reg_86439_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_371_reg_86444_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_179_reg_86294_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_179_reg_86294_reg is absorbed into DSP tmp_179_reg_86294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1093/tmp_product is absorbed into DSP tmp_179_reg_86294_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_343_reg_86299_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_188_reg_86384_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_188_reg_86384_reg is absorbed into DSP tmp_188_reg_86384_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1102/tmp_product is absorbed into DSP tmp_188_reg_86384_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_53_reg_85064_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_53_reg_85064_reg is absorbed into DSP tmp_53_reg_85064_reg.
DSP Report: operator mul_16s_15s_26_1_1_U967/tmp_product is absorbed into DSP tmp_53_reg_85064_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_103_reg_85069_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_54_reg_85074_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_54_reg_85074_reg is absorbed into DSP tmp_54_reg_85074_reg.
DSP Report: operator mul_16s_15s_26_1_1_U968/tmp_product is absorbed into DSP tmp_54_reg_85074_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_105_reg_85079_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_209_reg_86589_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_209_reg_86589_reg is absorbed into DSP tmp_209_reg_86589_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1123/tmp_product is absorbed into DSP tmp_209_reg_86589_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_394_reg_88394_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_394_reg_88394_reg is absorbed into DSP tmp_394_reg_88394_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1308/tmp_product is absorbed into DSP tmp_394_reg_88394_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_753_reg_88399_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_379_reg_88244_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_379_reg_88244_reg is absorbed into DSP tmp_379_reg_88244_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1293/tmp_product is absorbed into DSP tmp_379_reg_88244_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_723_reg_88249_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_398_reg_88434_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_398_reg_88434_reg is absorbed into DSP tmp_398_reg_88434_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1312/tmp_product is absorbed into DSP tmp_398_reg_88434_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_354_reg_88004_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_354_reg_88004_reg is absorbed into DSP tmp_354_reg_88004_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1268/tmp_product is absorbed into DSP tmp_354_reg_88004_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_677_reg_88009_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O157[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O157[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O160[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O160[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O163[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O163[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O166[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O166[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O169[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O169[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O172[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O172[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O175[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O175[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O178[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O178[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O181[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O181[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O184[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O184[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O187[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O187[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O190[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O190[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O193[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O193[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O196[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O196[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O199[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O199[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O202[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O202[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O205[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O205[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O208[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O208[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O211[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O211[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O214[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O214[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O217[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O217[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O220[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O220[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O223[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O223[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O226[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O226[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O229[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O229[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O232[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O232[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O235[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O235[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O238[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O238[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O241[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O241[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O244[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O244[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O247[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O247[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O250[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O250[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O253[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O253[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O256[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O256[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O259[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O259[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O262[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O262[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O265[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O265[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O268[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O268[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O271[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O271[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:38 . Memory (MB): peak = 4363.027 ; gain = 1930.273 ; free physical = 670608 ; free virtual = 943951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom210     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom210     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom211     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom211     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom212     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom212     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom213     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom213     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom214     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom214     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom215     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom215     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom216     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom216     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom217     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom217     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom218     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom218     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom219     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom219     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom220     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom220     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom221     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom221     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom222     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom222     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom223     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom223     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom224     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom224     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom225     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom225     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom226     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom226     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom227     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom227     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom228     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom228     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom229     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom229     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom230     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom230     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom231     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom231     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom232     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom232     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom233     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom233     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom234     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom234     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom235     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom235     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom236     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom236     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom237     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom237     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom238     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom238     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom239     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom239     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom240     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom240     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom241     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom241     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom242     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom242     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom243     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom243     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom244     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom244     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom245     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom245     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom246     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom246     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom247     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom247     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom248     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom248     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom249     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom249     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom250     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom250     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom251     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom251     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom252     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom252     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom253     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom253     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom254     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom254     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom255     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom255     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom256     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom256     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom257     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom257     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom258     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom258     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom259     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom259     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom260     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom260     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom261     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom261     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom262     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom262     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom263     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom263     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom264     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom264     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom265     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom265     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom266     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom266     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom267     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom267     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom268     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom268     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom269     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom269     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom270     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom270     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom271     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom271     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom272     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom272     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom273     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom273     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom274     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom274     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom275     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom275     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom276     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom276     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom277     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom277     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom278     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom278     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom279     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom279     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom280     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom280     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom281     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom281     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom282     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom282     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom283     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom283     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom284     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom284     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom285     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom285     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom286     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom286     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom287     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom287     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom288     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom288     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom289     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom289     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom290     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom290     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom291     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom291     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom292     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom292     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom293     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom293     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom294     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom294     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom295     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom295     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom296     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom296     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom297     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom297     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom298     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom298     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom299     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom299     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom300     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom300     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom301     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom301     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom302     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom302     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom303     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom303     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom304     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom304     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom305     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom305     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom306     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom306     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom307     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom307     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom308     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom308     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom309     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom309     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom310     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom310     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom311     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom311     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom312     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom312     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom313     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom313     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom314     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom314     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom315     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom315     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom316     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom316     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom317     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom317     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom318     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom318     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom319     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom319     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom320     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom320     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom321     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom321     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom322     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom322     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom323     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom323     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom324     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom324     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom325     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom325     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom326     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom326     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom327     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom327     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom328     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom328     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom329     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom329     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom330     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom330     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom331     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom331     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom332     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom332     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom333     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom333     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom334     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom334     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom335     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom335     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom336     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom336     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom337     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom337     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom338     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom338     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom339     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom339     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom340     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom340     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom341     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom341     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom342     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom342     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom343     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom343     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom344     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom344     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom345     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom345     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom346     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom346     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom347     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom347     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom348     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom348     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom349     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom349     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom350     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom350     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom351     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom351     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom352     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom352     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom353     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom353     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom354     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom354     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom355     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom355     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom356     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom356     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom357     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom357     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom358     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom358     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom359     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom359     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom360     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom360     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom361     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom361     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom362     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom362     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom363     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom363     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom364     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom364     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom365     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom365     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom366     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom366     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom367     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom367     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom368     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom368     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom369     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom369     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom370     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom370     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom371     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom371     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom372     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom372     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom373     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom373     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom374     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom374     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom375     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom375     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom376     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom376     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom377     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom377     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom378     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom378     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom379     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom379     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom210     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom210     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom211     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom211     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom212     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom212     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom213     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom213     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom214     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom214     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom215     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom215     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom216     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom216     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom217     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom217     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom218     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom218     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom219     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom219     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom220     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom220     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom221     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom221     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom222     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom222     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom223     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom223     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom224     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom224     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom225     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom225     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom226     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom226     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom227     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom227     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom228     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom228     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom229     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom229     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom230     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom230     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom231     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom231     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom232     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom232     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom233     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom233     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom234     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom234     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom235     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom235     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom236     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom236     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom237     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom237     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom238     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom238     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom239     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom239     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom240     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom240     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom241     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom241     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom242     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom242     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom243     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom243     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom244     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom244     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom245     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom245     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom246     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom246     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom247     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom247     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom248     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom248     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom249     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom249     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom250     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom250     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom251     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom251     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom252     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom252     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom253     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom253     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom254     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom254     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom255     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom255     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom256     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom256     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom257     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom257     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom258     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom258     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom259     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom259     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom260     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom260     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom261     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom261     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom262     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom262     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom263     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom263     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom264     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom264     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom265     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom265     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom266     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom266     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom267     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom267     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom268     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom268     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom269     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom269     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom270     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom270     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom271     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom271     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom272     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom272     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom273     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom273     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom274     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom274     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom275     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom275     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom276     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom276     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom277     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom277     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom278     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom278     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom279     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom279     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom280     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom280     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom281     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom281     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom282     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom282     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom283     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom283     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom284     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom284     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom285     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom285     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom286     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom286     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom287     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom287     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom288     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom288     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom289     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom289     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom290     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom290     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom291     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom291     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom292     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom292     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom293     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom293     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom294     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom294     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom295     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom295     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom296     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom296     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom297     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom297     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom298     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom298     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom299     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom299     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom300     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom300     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom301     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom301     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom302     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom302     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom303     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom303     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom304     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom304     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom305     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom305     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom306     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom306     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom307     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom307     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom308     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom308     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom309     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom309     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom310     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom310     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom311     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom311     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom312     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom312     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom313     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom313     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom314     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom314     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom315     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom315     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom316     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom316     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom317     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom317     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom318     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom318     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom319     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s_w4_ROM_AUTcud | rom319     | 32x15         | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x88e)   | 16     | 13     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x88e)   | 16     | 13     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_13s_26_1_1                                                      | A*(B:0x3f2be)    | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_13s_26_1_1                                                      | A*(B:0x3f2be)    | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 4363.027 ; gain = 1930.273 ; free physical = 670360 ; free virtual = 943787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:01:54 . Memory (MB): peak = 4371.031 ; gain = 1938.277 ; free physical = 670310 ; free virtual = 943748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:15 . Memory (MB): peak = 4636.297 ; gain = 2203.543 ; free physical = 668639 ; free virtual = 942198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:15 . Memory (MB): peak = 4636.297 ; gain = 2203.543 ; free physical = 670147 ; free virtual = 943705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:24 . Memory (MB): peak = 4636.297 ; gain = 2203.543 ; free physical = 669547 ; free virtual = 943106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:02:25 . Memory (MB): peak = 4636.297 ; gain = 2203.543 ; free physical = 669242 ; free virtual = 942801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:27 . Memory (MB): peak = 4636.297 ; gain = 2203.543 ; free physical = 670017 ; free virtual = 943576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:02:28 . Memory (MB): peak = 4636.297 ; gain = 2203.543 ; free physical = 669982 ; free virtual = 943541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB1 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB1 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB1 | (A*B')'     | 15     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_13s_26_1_1                                                      | A*B         | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_13s_26_1_1                                                      | A*B         | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  1350|
|3     |DSP48E2         |    33|
|4     |DSP_ALU         |  1567|
|5     |DSP_A_B_DATA    |  1567|
|6     |DSP_C_DATA      |  1567|
|7     |DSP_MULTIPLIER  |  1567|
|8     |DSP_M_DATA      |  1567|
|9     |DSP_OUTPUT      |  1567|
|10    |DSP_PREADD      |  1567|
|11    |DSP_PREADD_DATA |  1567|
|12    |LUT1            |   181|
|13    |LUT2            |  6463|
|14    |LUT3            |  8832|
|15    |LUT4            | 25560|
|16    |LUT5            |  1862|
|17    |LUT6            | 23288|
|18    |MUXF7           |    26|
|19    |FDRE            | 12779|
|20    |FDSE            |   483|
|21    |IBUF            |  1604|
|22    |OBUF            |   343|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                                                                                                      |Cells |
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                                                                                                            | 95341|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                                                                                                                |   320|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w16_d2_S                                                                                                                                                     |    62|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1934                                                                                                                                       |    53|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w16_d2_S_0                                                                                                                                                   |    64|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1933                                                                                                                                       |    52|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w16_d2_S_1                                                                                                                                                   |    62|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1932                                                                                                                                       |    53|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w16_d2_S_2                                                                                                                                                   |    62|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1931                                                                                                                                       |    52|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w16_d2_S_3                                                                                                                                                   |    63|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1930                                                                                                                                       |    53|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w16_d2_S_4                                                                                                                                                   |    61|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1929                                                                                                                                       |    52|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w16_d2_S_5                                                                                                                                                   |    62|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1928                                                                                                                                       |    53|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w16_d2_S_6                                                                                                                                                   |    62|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1927                                                                                                                                       |    52|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w16_d2_S_7                                                                                                                                                   |    62|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1926                                                                                                                                       |    53|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w16_d2_S_8                                                                                                                                                   |    65|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1925                                                                                                                                       |    52|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w16_d2_S_9                                                                                                                                                   |    62|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1924                                                                                                                                       |    52|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w16_d2_S_10                                                                                                                                                  |    63|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1923                                                                                                                                       |    53|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w16_d2_S_11                                                                                                                                                  |    62|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1922                                                                                                                                       |    52|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w16_d2_S_12                                                                                                                                                  |    62|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1921                                                                                                                                       |    53|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w16_d2_S_13                                                                                                                                                  |    61|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1920                                                                                                                                       |    52|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w16_d2_S_14                                                                                                                                                  |    64|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1919                                                                                                                                       |    53|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w16_d2_S_15                                                                                                                                                  |    61|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1918                                                                                                                                       |    52|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w16_d2_S_16                                                                                                                                                  |    63|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1917                                                                                                                                       |    53|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w16_d2_S_17                                                                                                                                                  |    62|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1916                                                                                                                                       |    52|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w16_d2_S_18                                                                                                                                                  |    63|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1915                                                                                                                                       |    53|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w16_d2_S_19                                                                                                                                                  |    62|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1914                                                                                                                                       |    52|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w16_d2_S_20                                                                                                                                                  |    62|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1913                                                                                                                                       |    53|
|47    |  sparse_arr_feat_conv1_out_30_U                                      |hls_dummy_fifo_w16_d2_S_21                                                                                                                                                  |    62|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1912                                                                                                                                       |    53|
|49    |  sparse_arr_feat_conv1_out_31_U                                      |hls_dummy_fifo_w16_d2_S_22                                                                                                                                                  |    62|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1911                                                                                                                                       |    52|
|51    |  sparse_arr_feat_conv1_out_32_U                                      |hls_dummy_fifo_w16_d2_S_23                                                                                                                                                  |    62|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1910                                                                                                                                       |    53|
|53    |  sparse_arr_feat_conv1_out_33_U                                      |hls_dummy_fifo_w16_d2_S_24                                                                                                                                                  |    62|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1909                                                                                                                                       |    52|
|55    |  sparse_arr_feat_conv1_out_34_U                                      |hls_dummy_fifo_w16_d2_S_25                                                                                                                                                  |    62|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1908                                                                                                                                       |    53|
|57    |  sparse_arr_feat_conv1_out_35_U                                      |hls_dummy_fifo_w16_d2_S_26                                                                                                                                                  |    64|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1907                                                                                                                                       |    52|
|59    |  sparse_arr_feat_conv1_out_36_U                                      |hls_dummy_fifo_w16_d2_S_27                                                                                                                                                  |    63|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1906                                                                                                                                       |    53|
|61    |  sparse_arr_feat_conv1_out_37_U                                      |hls_dummy_fifo_w16_d2_S_28                                                                                                                                                  |    61|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1905                                                                                                                                       |    52|
|63    |  sparse_arr_feat_conv1_out_38_U                                      |hls_dummy_fifo_w16_d2_S_29                                                                                                                                                  |    62|
|64    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1904                                                                                                                                       |    53|
|65    |  sparse_arr_feat_conv1_out_39_U                                      |hls_dummy_fifo_w16_d2_S_30                                                                                                                                                  |    62|
|66    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1903                                                                                                                                       |    52|
|67    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w16_d2_S_31                                                                                                                                                  |    63|
|68    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1902                                                                                                                                       |    52|
|69    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w16_d2_S_32                                                                                                                                                  |    63|
|70    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1901                                                                                                                                       |    53|
|71    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w16_d2_S_33                                                                                                                                                  |    61|
|72    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1900                                                                                                                                       |    52|
|73    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w16_d2_S_34                                                                                                                                                  |    62|
|74    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1899                                                                                                                                       |    53|
|75    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w16_d2_S_35                                                                                                                                                  |    63|
|76    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1898                                                                                                                                       |    52|
|77    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w16_d2_S_36                                                                                                                                                  |    63|
|78    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1897                                                                                                                                       |    53|
|79    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w16_d2_S_37                                                                                                                                                  |    61|
|80    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1896                                                                                                                                       |    52|
|81    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w16_d2_S_38                                                                                                                                                  |    62|
|82    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1895                                                                                                                                       |    53|
|83    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w16_d2_S_39                                                                                                                                                  |    74|
|84    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1894                                                                                                                                       |    65|
|85    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w16_d2_S_40                                                                                                                                                  |    77|
|86    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1893                                                                                                                                       |    65|
|87    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w16_d2_S_41                                                                                                                                                  |    74|
|88    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1892                                                                                                                                       |    65|
|89    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w16_d2_S_42                                                                                                                                                  |    75|
|90    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1891                                                                                                                                       |    65|
|91    |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w16_d2_S_43                                                                                                                                                  |    74|
|92    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1890                                                                                                                                       |    65|
|93    |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w16_d2_S_44                                                                                                                                                  |    75|
|94    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1889                                                                                                                                       |    65|
|95    |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w16_d2_S_45                                                                                                                                                  |    75|
|96    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1888                                                                                                                                       |    65|
|97    |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w16_d2_S_46                                                                                                                                                  |    75|
|98    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1887                                                                                                                                       |    65|
|99    |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w16_d2_S_47                                                                                                                                                  |    75|
|100   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1886                                                                                                                                       |    65|
|101   |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w16_d2_S_48                                                                                                                                                  |    74|
|102   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1885                                                                                                                                       |    65|
|103   |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w16_d2_S_49                                                                                                                                                  |    75|
|104   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1884                                                                                                                                       |    65|
|105   |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w16_d2_S_50                                                                                                                                                  |    74|
|106   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1883                                                                                                                                       |    65|
|107   |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w16_d2_S_51                                                                                                                                                  |    76|
|108   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1882                                                                                                                                       |    65|
|109   |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w16_d2_S_52                                                                                                                                                  |    75|
|110   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1881                                                                                                                                       |    65|
|111   |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w16_d2_S_53                                                                                                                                                  |    74|
|112   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1880                                                                                                                                       |    65|
|113   |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w16_d2_S_54                                                                                                                                                  |    74|
|114   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1879                                                                                                                                       |    65|
|115   |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w16_d2_S_55                                                                                                                                                  |    76|
|116   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1878                                                                                                                                       |    65|
|117   |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w16_d2_S_56                                                                                                                                                  |    74|
|118   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1877                                                                                                                                       |    65|
|119   |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w16_d2_S_57                                                                                                                                                  |    74|
|120   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1876                                                                                                                                       |    65|
|121   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w16_d2_S_58                                                                                                                                                  |    75|
|122   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1875                                                                                                                                       |    65|
|123   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w16_d2_S_59                                                                                                                                                  |    57|
|124   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1874                                                                                                                                       |    48|
|125   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w16_d2_S_60                                                                                                                                                  |    58|
|126   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1873                                                                                                                                       |    48|
|127   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w16_d2_S_61                                                                                                                                                  |    57|
|128   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1872                                                                                                                                       |    48|
|129   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w16_d2_S_62                                                                                                                                                  |    57|
|130   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1871                                                                                                                                       |    48|
|131   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w16_d2_S_63                                                                                                                                                  |    58|
|132   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1870                                                                                                                                       |    48|
|133   |  sparse_arr_feat_reduce_out_15_U                                     |hls_dummy_fifo_w16_d2_S_64                                                                                                                                                  |    59|
|134   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1869                                                                                                                                       |    48|
|135   |  sparse_arr_feat_reduce_out_16_U                                     |hls_dummy_fifo_w16_d2_S_65                                                                                                                                                  |    57|
|136   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1868                                                                                                                                       |    48|
|137   |  sparse_arr_feat_reduce_out_17_U                                     |hls_dummy_fifo_w16_d2_S_66                                                                                                                                                  |    57|
|138   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1867                                                                                                                                       |    48|
|139   |  sparse_arr_feat_reduce_out_18_U                                     |hls_dummy_fifo_w16_d2_S_67                                                                                                                                                  |    58|
|140   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1866                                                                                                                                       |    48|
|141   |  sparse_arr_feat_reduce_out_19_U                                     |hls_dummy_fifo_w16_d2_S_68                                                                                                                                                  |    57|
|142   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1865                                                                                                                                       |    48|
|143   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w16_d2_S_69                                                                                                                                                  |    57|
|144   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1864                                                                                                                                       |    48|
|145   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w16_d2_S_70                                                                                                                                                  |    57|
|146   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1863                                                                                                                                       |    48|
|147   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w16_d2_S_71                                                                                                                                                  |    57|
|148   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1862                                                                                                                                       |    48|
|149   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w16_d2_S_72                                                                                                                                                  |    58|
|150   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1861                                                                                                                                       |    48|
|151   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w16_d2_S_73                                                                                                                                                  |    57|
|152   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1860                                                                                                                                       |    48|
|153   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w16_d2_S_74                                                                                                                                                  |    57|
|154   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1859                                                                                                                                       |    48|
|155   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w16_d2_S_75                                                                                                                                                  |    61|
|156   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1858                                                                                                                                       |    48|
|157   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w16_d2_S_76                                                                                                                                                  |    57|
|158   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1857                                                                                                                                       |    48|
|159   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w16_d2_S_77                                                                                                                                                  |    57|
|160   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1856                                                                                                                                       |    48|
|161   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w16_d2_S_78                                                                                                                                                  |    58|
|162   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg                                                                                                                                            |    48|
|163   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                      |   196|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1855                                                                                                                                        |   187|
|165   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_79                                                                                                                                                   |    25|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1854                                                                                                                                        |    14|
|167   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_80                                                                                                                                                   |   241|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1853                                                                                                                                        |   229|
|169   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_81                                                                                                                                                   |    25|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1852                                                                                                                                        |    16|
|171   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_82                                                                                                                                                   |   193|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1851                                                                                                                                        |   184|
|173   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_83                                                                                                                                                   |    24|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1850                                                                                                                                        |    15|
|175   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_84                                                                                                                                                   |   231|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1849                                                                                                                                        |   222|
|177   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_85                                                                                                                                                   |    25|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1848                                                                                                                                        |    16|
|179   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_86                                                                                                                                                   |   197|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1847                                                                                                                                        |   188|
|181   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_87                                                                                                                                                   |    24|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1846                                                                                                                                        |    15|
|183   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_88                                                                                                                                                   |   239|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1845                                                                                                                                        |   230|
|185   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_89                                                                                                                                                   |    24|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1844                                                                                                                                        |    15|
|187   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_90                                                                                                                                                   |   201|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1843                                                                                                                                        |   191|
|189   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_91                                                                                                                                                   |    25|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1842                                                                                                                                        |    15|
|191   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_92                                                                                                                                                   |   230|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1841                                                                                                                                        |   221|
|193   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_93                                                                                                                                                   |    25|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1840                                                                                                                                        |    16|
|195   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_94                                                                                                                                                   |   182|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1839                                                                                                                                        |   173|
|197   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_95                                                                                                                                                   |    24|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1838                                                                                                                                        |    15|
|199   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_96                                                                                                                                                   |   217|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1837                                                                                                                                        |   207|
|201   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_97                                                                                                                                                   |    25|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1836                                                                                                                                        |    16|
|203   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_98                                                                                                                                                   |   226|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1835                                                                                                                                        |   217|
|205   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_99                                                                                                                                                   |    24|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1834                                                                                                                                        |    15|
|207   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_100                                                                                                                                                  |   195|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1833                                                                                                                                        |   186|
|209   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_101                                                                                                                                                  |    25|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1832                                                                                                                                        |    16|
|211   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_102                                                                                                                                                  |   219|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1831                                                                                                                                        |   210|
|213   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_103                                                                                                                                                  |    24|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1830                                                                                                                                        |    15|
|215   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_104                                                                                                                                                  |   243|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1829                                                                                                                                        |   234|
|217   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_105                                                                                                                                                  |    24|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1828                                                                                                                                        |    14|
|219   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_106                                                                                                                                                  |   219|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1827                                                                                                                                        |   210|
|221   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_107                                                                                                                                                  |    24|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1826                                                                                                                                        |    15|
|223   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_108                                                                                                                                                  |   203|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1825                                                                                                                                        |   194|
|225   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_109                                                                                                                                                  |    23|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1824                                                                                                                                        |    14|
|227   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_110                                                                                                                                                  |   235|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1823                                                                                                                                        |   226|
|229   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_111                                                                                                                                                  |    24|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1822                                                                                                                                        |    15|
|231   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_112                                                                                                                                                  |   205|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1821                                                                                                                                        |   196|
|233   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_113                                                                                                                                                  |    25|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1820                                                                                                                                        |    16|
|235   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_114                                                                                                                                                  |   236|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1819                                                                                                                                        |   225|
|237   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_115                                                                                                                                                  |    24|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1818                                                                                                                                        |    15|
|239   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_116                                                                                                                                                  |   202|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1817                                                                                                                                        |   193|
|241   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_117                                                                                                                                                  |    25|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1816                                                                                                                                        |    14|
|243   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_118                                                                                                                                                  |   237|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1815                                                                                                                                        |   228|
|245   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_119                                                                                                                                                  |    24|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1814                                                                                                                                        |    15|
|247   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_120                                                                                                                                                  |   189|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1813                                                                                                                                        |   180|
|249   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_121                                                                                                                                                  |    23|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1812                                                                                                                                        |    14|
|251   |  sparse_arr_hash_reduce_out_30_c42_channel_U                         |hls_dummy_fifo_w4_d2_S_122                                                                                                                                                  |   207|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1811                                                                                                                                        |   198|
|253   |  sparse_arr_hash_reduce_out_30_c_U                                   |hls_dummy_fifo_w4_d2_S_123                                                                                                                                                  |    23|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1810                                                                                                                                        |    14|
|255   |  sparse_arr_hash_reduce_out_31_c43_channel_U                         |hls_dummy_fifo_w4_d2_S_124                                                                                                                                                  |   229|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1809                                                                                                                                        |   220|
|257   |  sparse_arr_hash_reduce_out_31_c_U                                   |hls_dummy_fifo_w4_d2_S_125                                                                                                                                                  |    25|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1808                                                                                                                                        |    16|
|259   |  sparse_arr_hash_reduce_out_32_c44_channel_U                         |hls_dummy_fifo_w4_d2_S_126                                                                                                                                                  |   195|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1807                                                                                                                                        |   185|
|261   |  sparse_arr_hash_reduce_out_32_c_U                                   |hls_dummy_fifo_w4_d2_S_127                                                                                                                                                  |    25|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1806                                                                                                                                        |    16|
|263   |  sparse_arr_hash_reduce_out_33_c45_channel_U                         |hls_dummy_fifo_w4_d2_S_128                                                                                                                                                  |   217|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1805                                                                                                                                        |   208|
|265   |  sparse_arr_hash_reduce_out_33_c_U                                   |hls_dummy_fifo_w4_d2_S_129                                                                                                                                                  |    24|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1804                                                                                                                                        |    15|
|267   |  sparse_arr_hash_reduce_out_34_c46_channel_U                         |hls_dummy_fifo_w4_d2_S_130                                                                                                                                                  |   197|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1803                                                                                                                                        |   188|
|269   |  sparse_arr_hash_reduce_out_34_c_U                                   |hls_dummy_fifo_w4_d2_S_131                                                                                                                                                  |    24|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1802                                                                                                                                        |    14|
|271   |  sparse_arr_hash_reduce_out_35_c47_channel_U                         |hls_dummy_fifo_w4_d2_S_132                                                                                                                                                  |   222|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1801                                                                                                                                        |   212|
|273   |  sparse_arr_hash_reduce_out_35_c_U                                   |hls_dummy_fifo_w4_d2_S_133                                                                                                                                                  |    24|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1800                                                                                                                                        |    15|
|275   |  sparse_arr_hash_reduce_out_36_c48_channel_U                         |hls_dummy_fifo_w4_d2_S_134                                                                                                                                                  |   185|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1799                                                                                                                                        |   176|
|277   |  sparse_arr_hash_reduce_out_36_c_U                                   |hls_dummy_fifo_w4_d2_S_135                                                                                                                                                  |    23|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1798                                                                                                                                        |    14|
|279   |  sparse_arr_hash_reduce_out_37_c49_channel_U                         |hls_dummy_fifo_w4_d2_S_136                                                                                                                                                  |   195|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1797                                                                                                                                        |   186|
|281   |  sparse_arr_hash_reduce_out_37_c_U                                   |hls_dummy_fifo_w4_d2_S_137                                                                                                                                                  |    24|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1796                                                                                                                                        |    15|
|283   |  sparse_arr_hash_reduce_out_38_c50_channel_U                         |hls_dummy_fifo_w4_d2_S_138                                                                                                                                                  |   200|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1795                                                                                                                                        |   191|
|285   |  sparse_arr_hash_reduce_out_38_c_U                                   |hls_dummy_fifo_w4_d2_S_139                                                                                                                                                  |    25|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1794                                                                                                                                        |    16|
|287   |  sparse_arr_hash_reduce_out_39_c51_channel_U                         |hls_dummy_fifo_w4_d2_S_140                                                                                                                                                  |   223|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1793                                                                                                                                        |   214|
|289   |  sparse_arr_hash_reduce_out_39_c_U                                   |hls_dummy_fifo_w4_d2_S_141                                                                                                                                                  |    25|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1792                                                                                                                                        |    16|
|291   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_142                                                                                                                                                  |   222|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1791                                                                                                                                        |   212|
|293   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_143                                                                                                                                                  |    24|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1790                                                                                                                                        |    15|
|295   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_144                                                                                                                                                  |   199|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1789                                                                                                                                        |   190|
|297   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_145                                                                                                                                                  |    23|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1788                                                                                                                                        |    14|
|299   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_146                                                                                                                                                  |   211|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1787                                                                                                                                        |   202|
|301   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_147                                                                                                                                                  |    25|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1786                                                                                                                                        |    16|
|303   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_148                                                                                                                                                  |   206|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1785                                                                                                                                        |   197|
|305   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_149                                                                                                                                                  |    23|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1784                                                                                                                                        |    14|
|307   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_150                                                                                                                                                  |   231|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1783                                                                                                                                        |   222|
|309   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_151                                                                                                                                                  |    23|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1782                                                                                                                                        |    14|
|311   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_152                                                                                                                                                  |   191|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1781                                                                                                                                        |   182|
|313   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_153                                                                                                                                                  |    25|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1780                                                                                                                                        |    16|
|315   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_154                                                                                                                                                  |   223|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1779                                                                                                                                        |   214|
|317   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_155                                                                                                                                                  |    24|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1778                                                                                                                                        |    15|
|319   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_156                                                                                                                                                  |   197|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1777                                                                                                                                        |   187|
|321   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_157                                                                                                                                                  |    24|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                             |    14|
|323   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s                                                                                                | 36030|
|324   |    select_ln134_477_reg_86294_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/select_ln134_482_reg_86304_reg_funnel__3                                                               |     8|
|325   |    select_ln134_482_reg_86304_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/select_ln134_482_reg_86304_reg_funnel                                                                  |     8|
|326   |    select_ln134_463_reg_86249_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/select_ln134_482_reg_86304_reg_funnel__2                                                               |     8|
|327   |    select_ln134_458_reg_86239_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/select_ln134_482_reg_86304_reg_funnel__1                                                               |     8|
|328   |    select_ln134_1129_reg_88179_reg                                   |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/select_ln134_482_reg_86304_reg_funnel__5                                                               |     8|
|329   |    select_ln134_422_reg_86134_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/select_ln134_482_reg_86304_reg_funnel__4                                                               |     8|
|330   |    select_ln134_441_reg_86189_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__218  |     8|
|331   |    select_ln134_403_reg_86079_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__171  |     8|
|332   |    select_ln134_384_reg_86024_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__206  |     8|
|333   |    mul_16s_15ns_26_1_1_U10                                           |hls_dummy_mul_16s_15ns_26_1_1                                                                                                                                               |    19|
|334   |    mul_16s_15ns_26_1_1_U133                                          |hls_dummy_mul_16s_15ns_26_1_1_987                                                                                                                                           |    19|
|335   |    mul_16s_15ns_26_1_1_U174                                          |hls_dummy_mul_16s_15ns_26_1_1_988                                                                                                                                           |    19|
|336   |    mul_16s_15ns_26_1_1_U215                                          |hls_dummy_mul_16s_15ns_26_1_1_989                                                                                                                                           |    19|
|337   |    mul_16s_15ns_26_1_1_U256                                          |hls_dummy_mul_16s_15ns_26_1_1_990                                                                                                                                           |    26|
|338   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U276/tmp_product_funnel__2                                                          |     8|
|339   |    mul_16s_15ns_26_1_1_U297                                          |hls_dummy_mul_16s_15ns_26_1_1_991                                                                                                                                           |    19|
|340   |    mul_16s_15ns_26_1_1_U338                                          |hls_dummy_mul_16s_15ns_26_1_1_992                                                                                                                                           |    19|
|341   |    mul_16s_15ns_26_1_1_U379                                          |hls_dummy_mul_16s_15ns_26_1_1_993                                                                                                                                           |    19|
|342   |    mul_16s_15ns_26_1_1_U420                                          |hls_dummy_mul_16s_15ns_26_1_1_994                                                                                                                                           |    19|
|343   |    mul_16s_15ns_26_1_1_U461                                          |hls_dummy_mul_16s_15ns_26_1_1_995                                                                                                                                           |    19|
|344   |    mul_16s_15ns_26_1_1_U502                                          |hls_dummy_mul_16s_15ns_26_1_1_996                                                                                                                                           |    19|
|345   |    mul_16s_15ns_26_1_1_U51                                           |hls_dummy_mul_16s_15ns_26_1_1_997                                                                                                                                           |    19|
|346   |    mul_16s_15ns_26_1_1_U543                                          |hls_dummy_mul_16s_15ns_26_1_1_998                                                                                                                                           |    19|
|347   |    mul_16s_15ns_26_1_1_U584                                          |hls_dummy_mul_16s_15ns_26_1_1_999                                                                                                                                           |    19|
|348   |    mul_16s_15ns_26_1_1_U625                                          |hls_dummy_mul_16s_15ns_26_1_1_1000                                                                                                                                          |    19|
|349   |    mul_16s_15ns_26_1_1_U666                                          |hls_dummy_mul_16s_15ns_26_1_1_1001                                                                                                                                          |    19|
|350   |    mul_16s_15ns_26_1_1_U707                                          |hls_dummy_mul_16s_15ns_26_1_1_1002                                                                                                                                          |    19|
|351   |    mul_16s_15ns_26_1_1_U748                                          |hls_dummy_mul_16s_15ns_26_1_1_1003                                                                                                                                          |    26|
|352   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U23/tmp_product_funnel__65                                                          |     8|
|353   |    mul_16s_15ns_26_1_1_U789                                          |hls_dummy_mul_16s_15ns_26_1_1_1004                                                                                                                                          |    26|
|354   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U276/tmp_product_funnel__3                                                          |     8|
|355   |    mul_16s_15ns_26_1_1_U92                                           |hls_dummy_mul_16s_15ns_26_1_1_1005                                                                                                                                          |    19|
|356   |    mul_16s_15s_26_1_1_U100                                           |hls_dummy_mul_16s_15s_26_1_1_1006                                                                                                                                           |    41|
|357   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__110                                                        |     8|
|358   |    mul_16s_15s_26_1_1_U101                                           |hls_dummy_mul_16s_15s_26_1_1_1007                                                                                                                                           |     9|
|359   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__13                                                         |     8|
|360   |    mul_16s_15s_26_1_1_U102                                           |hls_dummy_mul_16s_15s_26_1_1_1008                                                                                                                                           |    52|
|361   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__76                                                         |     8|
|362   |    mul_16s_15s_26_1_1_U103                                           |hls_dummy_mul_16s_15s_26_1_1_1009                                                                                                                                           |    11|
|363   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__373                                                        |     8|
|364   |    mul_16s_15s_26_1_1_U104                                           |hls_dummy_mul_16s_15s_26_1_1_1010                                                                                                                                           |    52|
|365   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__281                                                        |     8|
|366   |    mul_16s_15s_26_1_1_U105                                           |hls_dummy_mul_16s_15s_26_1_1_1011                                                                                                                                           |    11|
|367   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__37                                                         |     8|
|368   |    mul_16s_15s_26_1_1_U106                                           |hls_dummy_mul_16s_15s_26_1_1_1012                                                                                                                                           |     9|
|369   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__129                                                        |     8|
|370   |    mul_16s_15s_26_1_1_U107                                           |hls_dummy_mul_16s_15s_26_1_1_1013                                                                                                                                           |    10|
|371   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__190                                                        |     8|
|372   |    mul_16s_15s_26_1_1_U108                                           |hls_dummy_mul_16s_15s_26_1_1_1014                                                                                                                                           |    96|
|373   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__146                                                        |     8|
|374   |    mul_16s_15s_26_1_1_U109                                           |hls_dummy_mul_16s_15s_26_1_1_1015                                                                                                                                           |    52|
|375   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__90                                                         |     8|
|376   |    mul_16s_15s_26_1_1_U11                                            |hls_dummy_mul_16s_15s_26_1_1_1016                                                                                                                                           |     8|
|377   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__307                                                        |     8|
|378   |    mul_16s_15s_26_1_1_U110                                           |hls_dummy_mul_16s_15s_26_1_1_1017                                                                                                                                           |     8|
|379   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__377                                                        |     8|
|380   |    mul_16s_15s_26_1_1_U111                                           |hls_dummy_mul_16s_15s_26_1_1_1018                                                                                                                                           |    11|
|381   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__146                                                        |     8|
|382   |    mul_16s_15s_26_1_1_U112                                           |hls_dummy_mul_16s_15s_26_1_1_1019                                                                                                                                           |    26|
|383   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U23/tmp_product_funnel__81                                                          |     8|
|384   |    mul_16s_15s_26_1_1_U113                                           |hls_dummy_mul_16s_15s_26_1_1_1020                                                                                                                                           |     9|
|385   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__117                                                        |     8|
|386   |    mul_16s_15s_26_1_1_U115                                           |hls_dummy_mul_16s_15s_26_1_1_1021                                                                                                                                           |    52|
|387   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__60                                                         |     8|
|388   |    mul_16s_15s_26_1_1_U116                                           |hls_dummy_mul_16s_15s_26_1_1_1022                                                                                                                                           |    41|
|389   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__215                                                        |     8|
|390   |    mul_16s_15s_26_1_1_U117                                           |hls_dummy_mul_16s_15s_26_1_1_1023                                                                                                                                           |    11|
|391   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__206                                                        |     8|
|392   |    mul_16s_15s_26_1_1_U118                                           |hls_dummy_mul_16s_15s_26_1_1_1024                                                                                                                                           |     9|
|393   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__220                                                        |     8|
|394   |    mul_16s_15s_26_1_1_U12                                            |hls_dummy_mul_16s_15s_26_1_1_1025                                                                                                                                           |    11|
|395   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__67                                                         |     8|
|396   |    mul_16s_15s_26_1_1_U120                                           |hls_dummy_mul_16s_15s_26_1_1_1026                                                                                                                                           |    40|
|397   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__90                                                         |     8|
|398   |    mul_16s_15s_26_1_1_U121                                           |hls_dummy_mul_16s_15s_26_1_1_1027                                                                                                                                           |     9|
|399   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__314                                                        |     8|
|400   |    mul_16s_15s_26_1_1_U122                                           |hls_dummy_mul_16s_15s_26_1_1_1028                                                                                                                                           |    52|
|401   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__265                                                        |     8|
|402   |    mul_16s_15s_26_1_1_U123                                           |hls_dummy_mul_16s_15s_26_1_1_1029                                                                                                                                           |    11|
|403   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__368                                                        |     8|
|404   |    mul_16s_15s_26_1_1_U124                                           |hls_dummy_mul_16s_15s_26_1_1_1030                                                                                                                                           |    52|
|405   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__143                                                        |     8|
|406   |    mul_16s_15s_26_1_1_U125                                           |hls_dummy_mul_16s_15s_26_1_1_1031                                                                                                                                           |    11|
|407   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__132                                                        |     8|
|408   |    mul_16s_15s_26_1_1_U126                                           |hls_dummy_mul_16s_15s_26_1_1_1032                                                                                                                                           |     9|
|409   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__6                                                          |     8|
|410   |    mul_16s_15s_26_1_1_U127                                           |hls_dummy_mul_16s_15s_26_1_1_1033                                                                                                                                           |     9|
|411   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__59                                                         |     8|
|412   |    mul_16s_15s_26_1_1_U128                                           |hls_dummy_mul_16s_15s_26_1_1_1034                                                                                                                                           |    94|
|413   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__64                                                         |     8|
|414   |    mul_16s_15s_26_1_1_U129                                           |hls_dummy_mul_16s_15s_26_1_1_1035                                                                                                                                           |    52|
|415   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__257                                                        |     8|
|416   |    mul_16s_15s_26_1_1_U13                                            |hls_dummy_mul_16s_15s_26_1_1_1036                                                                                                                                           |     9|
|417   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__214                                                        |     8|
|418   |    mul_16s_15s_26_1_1_U130                                           |hls_dummy_mul_16s_15s_26_1_1_1037                                                                                                                                           |     8|
|419   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__321                                                        |     8|
|420   |    mul_16s_15s_26_1_1_U131                                           |hls_dummy_mul_16s_15s_26_1_1_1038                                                                                                                                           |    11|
|421   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__139                                                        |     8|
|422   |    mul_16s_15s_26_1_1_U132                                           |hls_dummy_mul_16s_15s_26_1_1_1039                                                                                                                                           |     9|
|423   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__320                                                        |     8|
|424   |    mul_16s_15s_26_1_1_U134                                           |hls_dummy_mul_16s_15s_26_1_1_1040                                                                                                                                           |    95|
|425   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__196                                                        |     8|
|426   |    mul_16s_15s_26_1_1_U135                                           |hls_dummy_mul_16s_15s_26_1_1_1041                                                                                                                                           |    52|
|427   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__216                                                        |     8|
|428   |    mul_16s_15s_26_1_1_U136                                           |hls_dummy_mul_16s_15s_26_1_1_1042                                                                                                                                           |    10|
|429   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__153                                                        |     8|
|430   |    mul_16s_15s_26_1_1_U137                                           |hls_dummy_mul_16s_15s_26_1_1_1043                                                                                                                                           |    11|
|431   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__369                                                        |     8|
|432   |    mul_16s_15s_26_1_1_U138                                           |hls_dummy_mul_16s_15s_26_1_1_1044                                                                                                                                           |     9|
|433   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__317                                                        |     8|
|434   |    mul_16s_15s_26_1_1_U139                                           |hls_dummy_mul_16s_15s_26_1_1_1045                                                                                                                                           |    41|
|435   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__2                                                          |     8|
|436   |    mul_16s_15s_26_1_1_U14                                            |hls_dummy_mul_16s_15s_26_1_1_1046                                                                                                                                           |    83|
|437   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__157                                                        |     8|
|438   |    mul_16s_15s_26_1_1_U140                                           |hls_dummy_mul_16s_15s_26_1_1_1047                                                                                                                                           |    10|
|439   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__135                                                        |     8|
|440   |    mul_16s_15s_26_1_1_U141                                           |hls_dummy_mul_16s_15s_26_1_1_1048                                                                                                                                           |     9|
|441   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__66                                                         |     8|
|442   |    mul_16s_15s_26_1_1_U142                                           |hls_dummy_mul_16s_15s_26_1_1_1049                                                                                                                                           |    52|
|443   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__72                                                         |     8|
|444   |    mul_16s_15s_26_1_1_U143                                           |hls_dummy_mul_16s_15s_26_1_1_1050                                                                                                                                           |    11|
|445   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__60                                                         |     8|
|446   |    mul_16s_15s_26_1_1_U144                                           |hls_dummy_mul_16s_15s_26_1_1_1051                                                                                                                                           |    52|
|447   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__131                                                        |     8|
|448   |    mul_16s_15s_26_1_1_U145                                           |hls_dummy_mul_16s_15s_26_1_1_1052                                                                                                                                           |    11|
|449   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__236                                                        |     8|
|450   |    mul_16s_15s_26_1_1_U146                                           |hls_dummy_mul_16s_15s_26_1_1_1053                                                                                                                                           |     9|
|451   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__367                                                        |     8|
|452   |    mul_16s_15s_26_1_1_U147                                           |hls_dummy_mul_16s_15s_26_1_1_1054                                                                                                                                           |    40|
|453   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__87                                                         |     8|
|454   |    mul_16s_15s_26_1_1_U148                                           |hls_dummy_mul_16s_15s_26_1_1_1055                                                                                                                                           |    10|
|455   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__172                                                        |     8|
|456   |    mul_16s_15s_26_1_1_U149                                           |hls_dummy_mul_16s_15s_26_1_1_1056                                                                                                                                           |    52|
|457   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__82                                                         |     8|
|458   |    mul_16s_15s_26_1_1_U15                                            |hls_dummy_mul_16s_15s_26_1_1_1057                                                                                                                                           |    52|
|459   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__110                                                        |     8|
|460   |    mul_16s_15s_26_1_1_U150                                           |hls_dummy_mul_16s_15s_26_1_1_1058                                                                                                                                           |     8|
|461   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__181                                                        |     8|
|462   |    mul_16s_15s_26_1_1_U151                                           |hls_dummy_mul_16s_15s_26_1_1_1059                                                                                                                                           |    11|
|463   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__15                                                         |     8|
|464   |    mul_16s_15s_26_1_1_U152                                           |hls_dummy_mul_16s_15s_26_1_1_1060                                                                                                                                           |     9|
|465   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__331                                                        |     8|
|466   |    mul_16s_15s_26_1_1_U153                                           |hls_dummy_mul_16s_15s_26_1_1_1061                                                                                                                                           |    19|
|467   |    mul_16s_15s_26_1_1_U154                                           |hls_dummy_mul_16s_15s_26_1_1_1062                                                                                                                                           |    97|
|468   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__107                                                        |     8|
|469   |    mul_16s_15s_26_1_1_U155                                           |hls_dummy_mul_16s_15s_26_1_1_1063                                                                                                                                           |    52|
|470   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__173                                                        |     8|
|471   |    mul_16s_15s_26_1_1_U156                                           |hls_dummy_mul_16s_15s_26_1_1_1064                                                                                                                                           |     9|
|472   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__48                                                         |     8|
|473   |    mul_16s_15s_26_1_1_U157                                           |hls_dummy_mul_16s_15s_26_1_1_1065                                                                                                                                           |    11|
|474   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__335                                                        |     8|
|475   |    mul_16s_15s_26_1_1_U158                                           |hls_dummy_mul_16s_15s_26_1_1_1066                                                                                                                                           |     9|
|476   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__385                                                        |     8|
|477   |    mul_16s_15s_26_1_1_U159                                           |hls_dummy_mul_16s_15s_26_1_1_1067                                                                                                                                           |    40|
|478   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__62                                                         |     8|
|479   |    mul_16s_15s_26_1_1_U160                                           |hls_dummy_mul_16s_15s_26_1_1_1068                                                                                                                                           |     9|
|480   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__130                                                        |     8|
|481   |    mul_16s_15s_26_1_1_U161                                           |hls_dummy_mul_16s_15s_26_1_1_1069                                                                                                                                           |     9|
|482   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__46                                                         |     8|
|483   |    mul_16s_15s_26_1_1_U162                                           |hls_dummy_mul_16s_15s_26_1_1_1070                                                                                                                                           |    52|
|484   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__20                                                         |     8|
|485   |    mul_16s_15s_26_1_1_U163                                           |hls_dummy_mul_16s_15s_26_1_1_1071                                                                                                                                           |    11|
|486   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__300                                                        |     8|
|487   |    mul_16s_15s_26_1_1_U164                                           |hls_dummy_mul_16s_15s_26_1_1_1072                                                                                                                                           |    52|
|488   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__11                                                         |     8|
|489   |    mul_16s_15s_26_1_1_U165                                           |hls_dummy_mul_16s_15s_26_1_1_1073                                                                                                                                           |    11|
|490   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__311                                                        |     8|
|491   |    mul_16s_15s_26_1_1_U166                                           |hls_dummy_mul_16s_15s_26_1_1_1074                                                                                                                                           |     9|
|492   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__169                                                        |     8|
|493   |    mul_16s_15s_26_1_1_U167                                           |hls_dummy_mul_16s_15s_26_1_1_1075                                                                                                                                           |    39|
|494   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__36                                                         |     8|
|495   |    mul_16s_15s_26_1_1_U168                                           |hls_dummy_mul_16s_15s_26_1_1_1076                                                                                                                                           |     9|
|496   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__111                                                        |     8|
|497   |    mul_16s_15s_26_1_1_U169                                           |hls_dummy_mul_16s_15s_26_1_1_1077                                                                                                                                           |    52|
|498   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__35                                                         |     8|
|499   |    mul_16s_15s_26_1_1_U17                                            |hls_dummy_mul_16s_15s_26_1_1_1078                                                                                                                                           |    11|
|500   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__3                                                          |     8|
|501   |    mul_16s_15s_26_1_1_U170                                           |hls_dummy_mul_16s_15s_26_1_1_1079                                                                                                                                           |     8|
|502   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__188                                                        |     8|
|503   |    mul_16s_15s_26_1_1_U171                                           |hls_dummy_mul_16s_15s_26_1_1_1080                                                                                                                                           |    11|
|504   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__80                                                         |     8|
|505   |    mul_16s_15s_26_1_1_U172                                           |hls_dummy_mul_16s_15s_26_1_1_1081                                                                                                                                           |     9|
|506   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__72                                                         |     8|
|507   |    mul_16s_15s_26_1_1_U173                                           |hls_dummy_mul_16s_15s_26_1_1_1082                                                                                                                                           |     9|
|508   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__83                                                         |     8|
|509   |    mul_16s_15s_26_1_1_U175                                           |hls_dummy_mul_16s_15s_26_1_1_1083                                                                                                                                           |    52|
|510   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__160                                                        |     8|
|511   |    mul_16s_15s_26_1_1_U176                                           |hls_dummy_mul_16s_15s_26_1_1_1084                                                                                                                                           |    40|
|512   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__116                                                        |     8|
|513   |    mul_16s_15s_26_1_1_U177                                           |hls_dummy_mul_16s_15s_26_1_1_1085                                                                                                                                           |    11|
|514   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__285                                                        |     8|
|515   |    mul_16s_15s_26_1_1_U178                                           |hls_dummy_mul_16s_15s_26_1_1_1086                                                                                                                                           |     9|
|516   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__140                                                        |     8|
|517   |    mul_16s_15s_26_1_1_U179                                           |hls_dummy_mul_16s_15s_26_1_1_1087                                                                                                                                           |    39|
|518   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__43                                                         |     8|
|519   |    mul_16s_15s_26_1_1_U18                                            |hls_dummy_mul_16s_15s_26_1_1_1088                                                                                                                                           |     9|
|520   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__176                                                        |     8|
|521   |    mul_16s_15s_26_1_1_U180                                           |hls_dummy_mul_16s_15s_26_1_1_1089                                                                                                                                           |     9|
|522   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__40                                                         |     8|
|523   |    mul_16s_15s_26_1_1_U181                                           |hls_dummy_mul_16s_15s_26_1_1_1090                                                                                                                                           |     9|
|524   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__118                                                        |     8|
|525   |    mul_16s_15s_26_1_1_U182                                           |hls_dummy_mul_16s_15s_26_1_1_1091                                                                                                                                           |    52|
|526   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__119                                                        |     8|
|527   |    mul_16s_15s_26_1_1_U183                                           |hls_dummy_mul_16s_15s_26_1_1_1092                                                                                                                                           |    11|
|528   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__116                                                        |     8|
|529   |    mul_16s_15s_26_1_1_U184                                           |hls_dummy_mul_16s_15s_26_1_1_1093                                                                                                                                           |    52|
|530   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__83                                                         |     8|
|531   |    mul_16s_15s_26_1_1_U185                                           |hls_dummy_mul_16s_15s_26_1_1_1094                                                                                                                                           |    11|
|532   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__73                                                         |     8|
|533   |    mul_16s_15s_26_1_1_U186                                           |hls_dummy_mul_16s_15s_26_1_1_1095                                                                                                                                           |     9|
|534   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__79                                                         |     8|
|535   |    mul_16s_15s_26_1_1_U187                                           |hls_dummy_mul_16s_15s_26_1_1_1096                                                                                                                                           |     9|
|536   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__212                                                        |     8|
|537   |    mul_16s_15s_26_1_1_U188                                           |hls_dummy_mul_16s_15s_26_1_1_1097                                                                                                                                           |    94|
|538   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__145                                                        |     8|
|539   |    mul_16s_15s_26_1_1_U189                                           |hls_dummy_mul_16s_15s_26_1_1_1098                                                                                                                                           |    52|
|540   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__288                                                        |     8|
|541   |    mul_16s_15s_26_1_1_U19                                            |hls_dummy_mul_16s_15s_26_1_1_1099                                                                                                                                           |    40|
|542   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__189                                                        |     8|
|543   |    mul_16s_15s_26_1_1_U190                                           |hls_dummy_mul_16s_15s_26_1_1_1100                                                                                                                                           |     8|
|544   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__303                                                        |     8|
|545   |    mul_16s_15s_26_1_1_U191                                           |hls_dummy_mul_16s_15s_26_1_1_1101                                                                                                                                           |    11|
|546   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__191                                                        |     8|
|547   |    mul_16s_15s_26_1_1_U192                                           |hls_dummy_mul_16s_15s_26_1_1_1102                                                                                                                                           |     9|
|548   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__329                                                        |     8|
|549   |    mul_16s_15s_26_1_1_U193                                           |hls_dummy_mul_16s_15s_26_1_1_1103                                                                                                                                           |    68|
|550   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__7                                                          |     8|
|551   |    mul_16s_15s_26_1_1_U194                                           |hls_dummy_mul_16s_15s_26_1_1_1104                                                                                                                                           |    26|
|552   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U23/tmp_product_funnel__62                                                          |     8|
|553   |    mul_16s_15s_26_1_1_U195                                           |hls_dummy_mul_16s_15s_26_1_1_1105                                                                                                                                           |    52|
|554   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__266                                                        |     8|
|555   |    mul_16s_15s_26_1_1_U196                                           |hls_dummy_mul_16s_15s_26_1_1_1106                                                                                                                                           |    24|
|556   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__134                                                        |     8|
|557   |    mul_16s_15s_26_1_1_U197                                           |hls_dummy_mul_16s_15s_26_1_1_1107                                                                                                                                           |    11|
|558   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__77                                                         |     8|
|559   |    mul_16s_15s_26_1_1_U198                                           |hls_dummy_mul_16s_15s_26_1_1_1108                                                                                                                                           |     9|
|560   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__162                                                        |     8|
|561   |    mul_16s_15s_26_1_1_U199                                           |hls_dummy_mul_16s_15s_26_1_1_1109                                                                                                                                           |    42|
|562   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__124                                                        |     8|
|563   |    mul_16s_15s_26_1_1_U20                                            |hls_dummy_mul_16s_15s_26_1_1_1110                                                                                                                                           |    23|
|564   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__3                                                          |     8|
|565   |    mul_16s_15s_26_1_1_U200                                           |hls_dummy_mul_16s_15s_26_1_1_1111                                                                                                                                           |    24|
|566   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__74                                                         |     8|
|567   |    mul_16s_15s_26_1_1_U201                                           |hls_dummy_mul_16s_15s_26_1_1_1112                                                                                                                                           |     9|
|568   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__9                                                          |     8|
|569   |    mul_16s_15s_26_1_1_U202                                           |hls_dummy_mul_16s_15s_26_1_1_1113                                                                                                                                           |    52|
|570   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__12                                                         |     8|
|571   |    mul_16s_15s_26_1_1_U203                                           |hls_dummy_mul_16s_15s_26_1_1_1114                                                                                                                                           |    11|
|572   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__6                                                          |     8|
|573   |    mul_16s_15s_26_1_1_U204                                           |hls_dummy_mul_16s_15s_26_1_1_1115                                                                                                                                           |    52|
|574   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__37                                                         |     8|
|575   |    mul_16s_15s_26_1_1_U205                                           |hls_dummy_mul_16s_15s_26_1_1_1116                                                                                                                                           |    11|
|576   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__31                                                         |     8|
|577   |    mul_16s_15s_26_1_1_U206                                           |hls_dummy_mul_16s_15s_26_1_1_1117                                                                                                                                           |     9|
|578   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__34                                                         |     8|
|579   |    mul_16s_15s_26_1_1_U207                                           |hls_dummy_mul_16s_15s_26_1_1_1118                                                                                                                                           |    26|
|580   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__39                                                         |     8|
|581   |    mul_16s_15s_26_1_1_U208                                           |hls_dummy_mul_16s_15s_26_1_1_1119                                                                                                                                           |    24|
|582   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__180                                                        |     8|
|583   |    mul_16s_15s_26_1_1_U209                                           |hls_dummy_mul_16s_15s_26_1_1_1120                                                                                                                                           |    52|
|584   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__244                                                        |     8|
|585   |    mul_16s_15s_26_1_1_U21                                            |hls_dummy_mul_16s_15s_26_1_1_1121                                                                                                                                           |     9|
|586   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__254                                                        |     8|
|587   |    mul_16s_15s_26_1_1_U210                                           |hls_dummy_mul_16s_15s_26_1_1_1122                                                                                                                                           |     8|
|588   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__286                                                        |     8|
|589   |    mul_16s_15s_26_1_1_U211                                           |hls_dummy_mul_16s_15s_26_1_1_1123                                                                                                                                           |    11|
|590   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__351                                                        |     8|
|591   |    mul_16s_15s_26_1_1_U212                                           |hls_dummy_mul_16s_15s_26_1_1_1124                                                                                                                                           |     9|
|592   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__4                                                          |     8|
|593   |    mul_16s_15s_26_1_1_U213                                           |hls_dummy_mul_16s_15s_26_1_1_1125                                                                                                                                           |    70|
|594   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__61                                                         |     8|
|595   |    mul_16s_15s_26_1_1_U214                                           |hls_dummy_mul_16s_15s_26_1_1_1126                                                                                                                                           |    52|
|596   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__61                                                         |     8|
|597   |    mul_16s_15s_26_1_1_U216                                           |hls_dummy_mul_16s_15s_26_1_1_1127                                                                                                                                           |    23|
|598   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__86                                                         |     8|
|599   |    mul_16s_15s_26_1_1_U217                                           |hls_dummy_mul_16s_15s_26_1_1_1128                                                                                                                                           |    11|
|600   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__153                                                        |     8|
|601   |    mul_16s_15s_26_1_1_U218                                           |hls_dummy_mul_16s_15s_26_1_1_1129                                                                                                                                           |     9|
|602   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__240                                                        |     8|
|603   |    mul_16s_15s_26_1_1_U219                                           |hls_dummy_mul_16s_15s_26_1_1_1130                                                                                                                                           |    40|
|604   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__12                                                         |     8|
|605   |    mul_16s_15s_26_1_1_U22                                            |hls_dummy_mul_16s_15s_26_1_1_1131                                                                                                                                           |    52|
|606   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__91                                                         |     8|
|607   |    mul_16s_15s_26_1_1_U220                                           |hls_dummy_mul_16s_15s_26_1_1_1132                                                                                                                                           |    24|
|608   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__204                                                        |     8|
|609   |    mul_16s_15s_26_1_1_U221                                           |hls_dummy_mul_16s_15s_26_1_1_1133                                                                                                                                           |     9|
|610   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__362                                                        |     8|
|611   |    mul_16s_15s_26_1_1_U222                                           |hls_dummy_mul_16s_15s_26_1_1_1134                                                                                                                                           |    52|
|612   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__12                                                         |     8|
|613   |    mul_16s_15s_26_1_1_U223                                           |hls_dummy_mul_16s_15s_26_1_1_1135                                                                                                                                           |    11|
|614   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__313                                                        |     8|
|615   |    mul_16s_15s_26_1_1_U224                                           |hls_dummy_mul_16s_15s_26_1_1_1136                                                                                                                                           |    52|
|616   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__332                                                        |     8|
|617   |    mul_16s_15s_26_1_1_U225                                           |hls_dummy_mul_16s_15s_26_1_1_1137                                                                                                                                           |    11|
|618   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__249                                                        |     8|
|619   |    mul_16s_15s_26_1_1_U226                                           |hls_dummy_mul_16s_15s_26_1_1_1138                                                                                                                                           |     9|
|620   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__291                                                        |     8|
|621   |    mul_16s_15s_26_1_1_U227                                           |hls_dummy_mul_16s_15s_26_1_1_1139                                                                                                                                           |    27|
|622   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__46                                                         |     8|
|623   |    mul_16s_15s_26_1_1_U228                                           |hls_dummy_mul_16s_15s_26_1_1_1140                                                                                                                                           |    23|
|624   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__76                                                         |     8|
|625   |    mul_16s_15s_26_1_1_U229                                           |hls_dummy_mul_16s_15s_26_1_1_1141                                                                                                                                           |    52|
|626   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__283                                                        |     8|
|627   |    mul_16s_15s_26_1_1_U23                                            |hls_dummy_mul_16s_15s_26_1_1_1142                                                                                                                                           |    11|
|628   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__178                                                        |     8|
|629   |    mul_16s_15s_26_1_1_U230                                           |hls_dummy_mul_16s_15s_26_1_1_1143                                                                                                                                           |     8|
|630   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__202                                                        |     8|
|631   |    mul_16s_15s_26_1_1_U231                                           |hls_dummy_mul_16s_15s_26_1_1_1144                                                                                                                                           |    11|
|632   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__352                                                        |     8|
|633   |    mul_16s_15s_26_1_1_U232                                           |hls_dummy_mul_16s_15s_26_1_1_1145                                                                                                                                           |     9|
|634   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__5                                                          |     8|
|635   |    mul_16s_15s_26_1_1_U233                                           |hls_dummy_mul_16s_15s_26_1_1_1146                                                                                                                                           |    70|
|636   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__95                                                         |     8|
|637   |    mul_16s_15s_26_1_1_U234                                           |hls_dummy_mul_16s_15s_26_1_1_1147                                                                                                                                           |    52|
|638   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__62                                                         |     8|
|639   |    mul_16s_15s_26_1_1_U235                                           |hls_dummy_mul_16s_15s_26_1_1_1148                                                                                                                                           |    19|
|640   |    mul_16s_15s_26_1_1_U236                                           |hls_dummy_mul_16s_15s_26_1_1_1149                                                                                                                                           |    22|
|641   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__9                                                          |     8|
|642   |    mul_16s_15s_26_1_1_U237                                           |hls_dummy_mul_16s_15s_26_1_1_1150                                                                                                                                           |    11|
|643   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__123                                                        |     8|
|644   |    mul_16s_15s_26_1_1_U238                                           |hls_dummy_mul_16s_15s_26_1_1_1151                                                                                                                                           |     9|
|645   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__171                                                        |     8|
|646   |    mul_16s_15s_26_1_1_U239                                           |hls_dummy_mul_16s_15s_26_1_1_1152                                                                                                                                           |    39|
|647   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__209                                                        |     8|
|648   |    mul_16s_15s_26_1_1_U24                                            |hls_dummy_mul_16s_15s_26_1_1_1153                                                                                                                                           |    52|
|649   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__310                                                        |     8|
|650   |    mul_16s_15s_26_1_1_U240                                           |hls_dummy_mul_16s_15s_26_1_1_1154                                                                                                                                           |    23|
|651   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__183                                                        |     8|
|652   |    mul_16s_15s_26_1_1_U241                                           |hls_dummy_mul_16s_15s_26_1_1_1155                                                                                                                                           |     9|
|653   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__184                                                        |     8|
|654   |    mul_16s_15s_26_1_1_U242                                           |hls_dummy_mul_16s_15s_26_1_1_1156                                                                                                                                           |    52|
|655   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__233                                                        |     8|
|656   |    mul_16s_15s_26_1_1_U243                                           |hls_dummy_mul_16s_15s_26_1_1_1157                                                                                                                                           |    11|
|657   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__27                                                         |     8|
|658   |    mul_16s_15s_26_1_1_U244                                           |hls_dummy_mul_16s_15s_26_1_1_1158                                                                                                                                           |    52|
|659   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__299                                                        |     8|
|660   |    mul_16s_15s_26_1_1_U245                                           |hls_dummy_mul_16s_15s_26_1_1_1159                                                                                                                                           |    11|
|661   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__212                                                        |     8|
|662   |    mul_16s_15s_26_1_1_U246                                           |hls_dummy_mul_16s_15s_26_1_1_1160                                                                                                                                           |     9|
|663   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__261                                                        |     8|
|664   |    mul_16s_15s_26_1_1_U247                                           |hls_dummy_mul_16s_15s_26_1_1_1161                                                                                                                                           |    26|
|665   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__20                                                         |     8|
|666   |    mul_16s_15s_26_1_1_U248                                           |hls_dummy_mul_16s_15s_26_1_1_1162                                                                                                                                           |    22|
|667   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__53                                                         |     8|
|668   |    mul_16s_15s_26_1_1_U249                                           |hls_dummy_mul_16s_15s_26_1_1_1163                                                                                                                                           |    52|
|669   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__215                                                        |     8|
|670   |    mul_16s_15s_26_1_1_U25                                            |hls_dummy_mul_16s_15s_26_1_1_1164                                                                                                                                           |    11|
|671   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__231                                                        |     8|
|672   |    mul_16s_15s_26_1_1_U250                                           |hls_dummy_mul_16s_15s_26_1_1_1165                                                                                                                                           |     8|
|673   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__3                                                          |     8|
|674   |    mul_16s_15s_26_1_1_U251                                           |hls_dummy_mul_16s_15s_26_1_1_1166                                                                                                                                           |    11|
|675   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__345                                                        |     8|
|676   |    mul_16s_15s_26_1_1_U252                                           |hls_dummy_mul_16s_15s_26_1_1_1167                                                                                                                                           |     9|
|677   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel                                                             |     8|
|678   |    mul_16s_15s_26_1_1_U253                                           |hls_dummy_mul_16s_15s_26_1_1_1168                                                                                                                                           |     9|
|679   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__12                                                         |     8|
|680   |    mul_16s_15s_26_1_1_U254                                           |hls_dummy_mul_16s_15s_26_1_1_1169                                                                                                                                           |    52|
|681   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__50                                                         |     8|
|682   |    mul_16s_15s_26_1_1_U255                                           |hls_dummy_mul_16s_15s_26_1_1_1170                                                                                                                                           |    40|
|683   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__13                                                         |     8|
|684   |    mul_16s_15s_26_1_1_U257                                           |hls_dummy_mul_16s_15s_26_1_1_1171                                                                                                                                           |    11|
|685   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__19                                                         |     8|
|686   |    mul_16s_15s_26_1_1_U258                                           |hls_dummy_mul_16s_15s_26_1_1_1172                                                                                                                                           |     9|
|687   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__24                                                         |     8|
|688   |    mul_16s_15s_26_1_1_U259                                           |hls_dummy_mul_16s_15s_26_1_1_1173                                                                                                                                           |    39|
|689   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__3                                                          |     8|
|690   |    mul_16s_15s_26_1_1_U26                                            |hls_dummy_mul_16s_15s_26_1_1_1174                                                                                                                                           |     9|
|691   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__275                                                        |     8|
|692   |    mul_16s_15s_26_1_1_U260                                           |hls_dummy_mul_16s_15s_26_1_1_1175                                                                                                                                           |     9|
|693   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__1                                                          |     8|
|694   |    mul_16s_15s_26_1_1_U261                                           |hls_dummy_mul_16s_15s_26_1_1_1176                                                                                                                                           |     9|
|695   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__82                                                         |     8|
|696   |    mul_16s_15s_26_1_1_U262                                           |hls_dummy_mul_16s_15s_26_1_1_1177                                                                                                                                           |    52|
|697   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__86                                                         |     8|
|698   |    mul_16s_15s_26_1_1_U263                                           |hls_dummy_mul_16s_15s_26_1_1_1178                                                                                                                                           |    11|
|699   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__78                                                         |     8|
|700   |    mul_16s_15s_26_1_1_U264                                           |hls_dummy_mul_16s_15s_26_1_1_1179                                                                                                                                           |    52|
|701   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__68                                                         |     8|
|702   |    mul_16s_15s_26_1_1_U265                                           |hls_dummy_mul_16s_15s_26_1_1_1180                                                                                                                                           |    11|
|703   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__168                                                        |     8|
|704   |    mul_16s_15s_26_1_1_U266                                           |hls_dummy_mul_16s_15s_26_1_1_1181                                                                                                                                           |     9|
|705   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__213                                                        |     8|
|706   |    mul_16s_15s_26_1_1_U267                                           |hls_dummy_mul_16s_15s_26_1_1_1182                                                                                                                                           |     9|
|707   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__4                                                          |     8|
|708   |    mul_16s_15s_26_1_1_U268                                           |hls_dummy_mul_16s_15s_26_1_1_1183                                                                                                                                           |    94|
|709   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__6                                                          |     8|
|710   |    mul_16s_15s_26_1_1_U269                                           |hls_dummy_mul_16s_15s_26_1_1_1184                                                                                                                                           |    52|
|711   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__28                                                         |     8|
|712   |    mul_16s_15s_26_1_1_U27                                            |hls_dummy_mul_16s_15s_26_1_1_1185                                                                                                                                           |    27|
|713   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__137                                                        |     8|
|714   |    mul_16s_15s_26_1_1_U270                                           |hls_dummy_mul_16s_15s_26_1_1_1186                                                                                                                                           |     8|
|715   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__95                                                         |     8|
|716   |    mul_16s_15s_26_1_1_U271                                           |hls_dummy_mul_16s_15s_26_1_1_1187                                                                                                                                           |    11|
|717   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__366                                                        |     8|
|718   |    mul_16s_15s_26_1_1_U272                                           |hls_dummy_mul_16s_15s_26_1_1_1188                                                                                                                                           |     9|
|719   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__147                                                        |     8|
|720   |    mul_16s_15s_26_1_1_U273                                           |hls_dummy_mul_16s_15s_26_1_1_1189                                                                                                                                           |    10|
|721   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__5                                                          |     8|
|722   |    mul_16s_15s_26_1_1_U274                                           |hls_dummy_mul_16s_15s_26_1_1_1190                                                                                                                                           |    52|
|723   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__308                                                        |     8|
|724   |    mul_16s_15s_26_1_1_U275                                           |hls_dummy_mul_16s_15s_26_1_1_1191                                                                                                                                           |    41|
|725   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__7                                                          |     8|
|726   |    mul_16s_15s_26_1_1_U276                                           |hls_dummy_mul_16s_15s_26_1_1_1192                                                                                                                                           |    26|
|727   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U276/tmp_product_funnel                                                             |     8|
|728   |    mul_16s_15s_26_1_1_U277                                           |hls_dummy_mul_16s_15s_26_1_1_1193                                                                                                                                           |    11|
|729   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__46                                                         |     8|
|730   |    mul_16s_15s_26_1_1_U278                                           |hls_dummy_mul_16s_15s_26_1_1_1194                                                                                                                                           |     9|
|731   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__52                                                         |     8|
|732   |    mul_16s_15s_26_1_1_U279                                           |hls_dummy_mul_16s_15s_26_1_1_1195                                                                                                                                           |    40|
|733   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__15                                                         |     8|
|734   |    mul_16s_15s_26_1_1_U28                                            |hls_dummy_mul_16s_15s_26_1_1_1196                                                                                                                                           |    23|
|735   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__162                                                        |     8|
|736   |    mul_16s_15s_26_1_1_U280                                           |hls_dummy_mul_16s_15s_26_1_1_1197                                                                                                                                           |    10|
|737   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__14                                                         |     8|
|738   |    mul_16s_15s_26_1_1_U281                                           |hls_dummy_mul_16s_15s_26_1_1_1198                                                                                                                                           |     9|
|739   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__7                                                          |     8|
|740   |    mul_16s_15s_26_1_1_U282                                           |hls_dummy_mul_16s_15s_26_1_1_1199                                                                                                                                           |    52|
|741   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__10                                                         |     8|
|742   |    mul_16s_15s_26_1_1_U283                                           |hls_dummy_mul_16s_15s_26_1_1_1200                                                                                                                                           |    11|
|743   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__4                                                          |     8|
|744   |    mul_16s_15s_26_1_1_U284                                           |hls_dummy_mul_16s_15s_26_1_1_1201                                                                                                                                           |    52|
|745   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__88                                                         |     8|
|746   |    mul_16s_15s_26_1_1_U285                                           |hls_dummy_mul_16s_15s_26_1_1_1202                                                                                                                                           |    11|
|747   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__375                                                        |     8|
|748   |    mul_16s_15s_26_1_1_U286                                           |hls_dummy_mul_16s_15s_26_1_1_1203                                                                                                                                           |     9|
|749   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__243                                                        |     8|
|750   |    mul_16s_15s_26_1_1_U287                                           |hls_dummy_mul_16s_15s_26_1_1_1204                                                                                                                                           |    10|
|751   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel                                                             |     8|
|752   |    mul_16s_15s_26_1_1_U288                                           |hls_dummy_mul_16s_15s_26_1_1_1205                                                                                                                                           |    97|
|753   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__2                                                          |     8|
|754   |    mul_16s_15s_26_1_1_U289                                           |hls_dummy_mul_16s_15s_26_1_1_1206                                                                                                                                           |    52|
|755   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__11                                                         |     8|
|756   |    mul_16s_15s_26_1_1_U29                                            |hls_dummy_mul_16s_15s_26_1_1_1207                                                                                                                                           |    52|
|757   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__316                                                        |     8|
|758   |    mul_16s_15s_26_1_1_U290                                           |hls_dummy_mul_16s_15s_26_1_1_1208                                                                                                                                           |     8|
|759   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__371                                                        |     8|
|760   |    mul_16s_15s_26_1_1_U291                                           |hls_dummy_mul_16s_15s_26_1_1_1209                                                                                                                                           |    11|
|761   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__296                                                        |     8|
|762   |    mul_16s_15s_26_1_1_U292                                           |hls_dummy_mul_16s_15s_26_1_1_1210                                                                                                                                           |     9|
|763   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__164                                                        |     8|
|764   |    mul_16s_15s_26_1_1_U293                                           |hls_dummy_mul_16s_15s_26_1_1_1211                                                                                                                                           |    69|
|765   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__17                                                         |     8|
|766   |    mul_16s_15s_26_1_1_U294                                           |hls_dummy_mul_16s_15s_26_1_1_1212                                                                                                                                           |    52|
|767   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__211                                                        |     8|
|768   |    mul_16s_15s_26_1_1_U295                                           |hls_dummy_mul_16s_15s_26_1_1_1213                                                                                                                                           |    23|
|769   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__50                                                         |     8|
|770   |    mul_16s_15s_26_1_1_U296                                           |hls_dummy_mul_16s_15s_26_1_1_1214                                                                                                                                           |    11|
|771   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__328                                                        |     8|
|772   |    mul_16s_15s_26_1_1_U298                                           |hls_dummy_mul_16s_15s_26_1_1_1215                                                                                                                                           |     9|
|773   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__380                                                        |     8|
|774   |    mul_16s_15s_26_1_1_U299                                           |hls_dummy_mul_16s_15s_26_1_1_1216                                                                                                                                           |    39|
|775   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__133                                                        |     8|
|776   |    mul_16s_15s_26_1_1_U30                                            |hls_dummy_mul_16s_15s_26_1_1_1217                                                                                                                                           |    19|
|777   |    mul_16s_15s_26_1_1_U300                                           |hls_dummy_mul_16s_15s_26_1_1_1218                                                                                                                                           |    24|
|778   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__112                                                        |     8|
|779   |    mul_16s_15s_26_1_1_U301                                           |hls_dummy_mul_16s_15s_26_1_1_1219                                                                                                                                           |     9|
|780   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__135                                                        |     8|
|781   |    mul_16s_15s_26_1_1_U302                                           |hls_dummy_mul_16s_15s_26_1_1_1220                                                                                                                                           |    52|
|782   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__360                                                        |     8|
|783   |    mul_16s_15s_26_1_1_U303                                           |hls_dummy_mul_16s_15s_26_1_1_1221                                                                                                                                           |    11|
|784   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__47                                                         |     8|
|785   |    mul_16s_15s_26_1_1_U304                                           |hls_dummy_mul_16s_15s_26_1_1_1222                                                                                                                                           |    52|
|786   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__174                                                        |     8|
|787   |    mul_16s_15s_26_1_1_U305                                           |hls_dummy_mul_16s_15s_26_1_1_1223                                                                                                                                           |    11|
|788   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__75                                                         |     8|
|789   |    mul_16s_15s_26_1_1_U306                                           |hls_dummy_mul_16s_15s_26_1_1_1224                                                                                                                                           |     9|
|790   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__125                                                        |     8|
|791   |    mul_16s_15s_26_1_1_U307                                           |hls_dummy_mul_16s_15s_26_1_1_1225                                                                                                                                           |    27|
|792   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__159                                                        |     8|
|793   |    mul_16s_15s_26_1_1_U308                                           |hls_dummy_mul_16s_15s_26_1_1_1226                                                                                                                                           |    23|
|794   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__187                                                        |     8|
|795   |    mul_16s_15s_26_1_1_U309                                           |hls_dummy_mul_16s_15s_26_1_1_1227                                                                                                                                           |    52|
|796   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__28                                                         |     8|
|797   |    mul_16s_15s_26_1_1_U31                                            |hls_dummy_mul_16s_15s_26_1_1_1228                                                                                                                                           |     8|
|798   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__58                                                         |     8|
|799   |    mul_16s_15s_26_1_1_U310                                           |hls_dummy_mul_16s_15s_26_1_1_1229                                                                                                                                           |     8|
|800   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__390                                                        |     8|
|801   |    mul_16s_15s_26_1_1_U311                                           |hls_dummy_mul_16s_15s_26_1_1_1230                                                                                                                                           |    11|
|802   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__78                                                         |     8|
|803   |    mul_16s_15s_26_1_1_U312                                           |hls_dummy_mul_16s_15s_26_1_1_1231                                                                                                                                           |     9|
|804   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__238                                                        |     8|
|805   |    mul_16s_15s_26_1_1_U313                                           |hls_dummy_mul_16s_15s_26_1_1_1232                                                                                                                                           |    71|
|806   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__160                                                        |     8|
|807   |    mul_16s_15s_26_1_1_U314                                           |hls_dummy_mul_16s_15s_26_1_1_1233                                                                                                                                           |    52|
|808   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__84                                                         |     8|
|809   |    mul_16s_15s_26_1_1_U315                                           |hls_dummy_mul_16s_15s_26_1_1_1234                                                                                                                                           |    22|
|810   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__188                                                        |     8|
|811   |    mul_16s_15s_26_1_1_U316                                           |hls_dummy_mul_16s_15s_26_1_1_1235                                                                                                                                           |    11|
|812   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__365                                                        |     8|
|813   |    mul_16s_15s_26_1_1_U317                                           |hls_dummy_mul_16s_15s_26_1_1_1236                                                                                                                                           |    19|
|814   |    mul_16s_15s_26_1_1_U318                                           |hls_dummy_mul_16s_15s_26_1_1_1237                                                                                                                                           |     9|
|815   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__223                                                        |     8|
|816   |    mul_16s_15s_26_1_1_U319                                           |hls_dummy_mul_16s_15s_26_1_1_1238                                                                                                                                           |    40|
|817   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__129                                                        |     8|
|818   |    mul_16s_15s_26_1_1_U32                                            |hls_dummy_mul_16s_15s_26_1_1_1239                                                                                                                                           |    11|
|819   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__34                                                         |     8|
|820   |    mul_16s_15s_26_1_1_U320                                           |hls_dummy_mul_16s_15s_26_1_1_1240                                                                                                                                           |    23|
|821   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__109                                                        |     8|
|822   |    mul_16s_15s_26_1_1_U321                                           |hls_dummy_mul_16s_15s_26_1_1_1241                                                                                                                                           |     9|
|823   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__55                                                         |     8|
|824   |    mul_16s_15s_26_1_1_U322                                           |hls_dummy_mul_16s_15s_26_1_1_1242                                                                                                                                           |    52|
|825   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__219                                                        |     8|
|826   |    mul_16s_15s_26_1_1_U323                                           |hls_dummy_mul_16s_15s_26_1_1_1243                                                                                                                                           |    11|
|827   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__145                                                        |     8|
|828   |    mul_16s_15s_26_1_1_U324                                           |hls_dummy_mul_16s_15s_26_1_1_1244                                                                                                                                           |    52|
|829   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__167                                                        |     8|
|830   |    mul_16s_15s_26_1_1_U325                                           |hls_dummy_mul_16s_15s_26_1_1_1245                                                                                                                                           |    11|
|831   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__64                                                         |     8|
|832   |    mul_16s_15s_26_1_1_U326                                           |hls_dummy_mul_16s_15s_26_1_1_1246                                                                                                                                           |     9|
|833   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__120                                                        |     8|
|834   |    mul_16s_15s_26_1_1_U327                                           |hls_dummy_mul_16s_15s_26_1_1_1247                                                                                                                                           |    26|
|835   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__156                                                        |     8|
|836   |    mul_16s_15s_26_1_1_U328                                           |hls_dummy_mul_16s_15s_26_1_1_1248                                                                                                                                           |    22|
|837   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__184                                                        |     8|
|838   |    mul_16s_15s_26_1_1_U329                                           |hls_dummy_mul_16s_15s_26_1_1_1249                                                                                                                                           |    52|
|839   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__137                                                        |     8|
|840   |    mul_16s_15s_26_1_1_U33                                            |hls_dummy_mul_16s_15s_26_1_1_1250                                                                                                                                           |     9|
|841   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__334                                                        |     8|
|842   |    mul_16s_15s_26_1_1_U330                                           |hls_dummy_mul_16s_15s_26_1_1_1251                                                                                                                                           |     8|
|843   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__394                                                        |     8|
|844   |    mul_16s_15s_26_1_1_U331                                           |hls_dummy_mul_16s_15s_26_1_1_1252                                                                                                                                           |    11|
|845   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__125                                                        |     8|
|846   |    mul_16s_15s_26_1_1_U332                                           |hls_dummy_mul_16s_15s_26_1_1_1253                                                                                                                                           |     9|
|847   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__127                                                        |     8|
|848   |    mul_16s_15s_26_1_1_U333                                           |hls_dummy_mul_16s_15s_26_1_1_1254                                                                                                                                           |    70|
|849   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__25                                                         |     8|
|850   |    mul_16s_15s_26_1_1_U334                                           |hls_dummy_mul_16s_15s_26_1_1_1255                                                                                                                                           |    52|
|851   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__129                                                        |     8|
|852   |    mul_16s_15s_26_1_1_U335                                           |hls_dummy_mul_16s_15s_26_1_1_1256                                                                                                                                           |    23|
|853   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__94                                                         |     8|
|854   |    mul_16s_15s_26_1_1_U336                                           |hls_dummy_mul_16s_15s_26_1_1_1257                                                                                                                                           |    11|
|855   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__35                                                         |     8|
|856   |    mul_16s_15s_26_1_1_U337                                           |hls_dummy_mul_16s_15s_26_1_1_1258                                                                                                                                           |     9|
|857   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__38                                                         |     8|
|858   |    mul_16s_15s_26_1_1_U339                                           |hls_dummy_mul_16s_15s_26_1_1_1259                                                                                                                                           |    40|
|859   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__194                                                        |     8|
|860   |    mul_16s_15s_26_1_1_U34                                            |hls_dummy_mul_16s_15s_26_1_1_1260                                                                                                                                           |    85|
|861   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__78                                                         |     8|
|862   |    mul_16s_15s_26_1_1_U340                                           |hls_dummy_mul_16s_15s_26_1_1_1261                                                                                                                                           |    24|
|863   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__164                                                        |     8|
|864   |    mul_16s_15s_26_1_1_U341                                           |hls_dummy_mul_16s_15s_26_1_1_1262                                                                                                                                           |     9|
|865   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__155                                                        |     8|
|866   |    mul_16s_15s_26_1_1_U342                                           |hls_dummy_mul_16s_15s_26_1_1_1263                                                                                                                                           |    52|
|867   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__41                                                         |     8|
|868   |    mul_16s_15s_26_1_1_U343                                           |hls_dummy_mul_16s_15s_26_1_1_1264                                                                                                                                           |    11|
|869   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__197                                                        |     8|
|870   |    mul_16s_15s_26_1_1_U344                                           |hls_dummy_mul_16s_15s_26_1_1_1265                                                                                                                                           |    52|
|871   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__170                                                        |     8|
|872   |    mul_16s_15s_26_1_1_U345                                           |hls_dummy_mul_16s_15s_26_1_1_1266                                                                                                                                           |    11|
|873   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__324                                                        |     8|
|874   |    mul_16s_15s_26_1_1_U346                                           |hls_dummy_mul_16s_15s_26_1_1_1267                                                                                                                                           |     9|
|875   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__302                                                        |     8|
|876   |    mul_16s_15s_26_1_1_U347                                           |hls_dummy_mul_16s_15s_26_1_1_1268                                                                                                                                           |    27|
|877   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__191                                                        |     8|
|878   |    mul_16s_15s_26_1_1_U348                                           |hls_dummy_mul_16s_15s_26_1_1_1269                                                                                                                                           |    23|
|879   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__174                                                        |     8|
|880   |    mul_16s_15s_26_1_1_U349                                           |hls_dummy_mul_16s_15s_26_1_1_1270                                                                                                                                           |    52|
|881   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__41                                                         |     8|
|882   |    mul_16s_15s_26_1_1_U35                                            |hls_dummy_mul_16s_15s_26_1_1_1271                                                                                                                                           |    52|
|883   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__294                                                        |     8|
|884   |    mul_16s_15s_26_1_1_U350                                           |hls_dummy_mul_16s_15s_26_1_1_1272                                                                                                                                           |     8|
|885   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__344                                                        |     8|
|886   |    mul_16s_15s_26_1_1_U351                                           |hls_dummy_mul_16s_15s_26_1_1_1273                                                                                                                                           |    11|
|887   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__154                                                        |     8|
|888   |    mul_16s_15s_26_1_1_U352                                           |hls_dummy_mul_16s_15s_26_1_1_1274                                                                                                                                           |     9|
|889   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__297                                                        |     8|
|890   |    mul_16s_15s_26_1_1_U353                                           |hls_dummy_mul_16s_15s_26_1_1_1275                                                                                                                                           |    70|
|891   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__88                                                         |     8|
|892   |    mul_16s_15s_26_1_1_U354                                           |hls_dummy_mul_16s_15s_26_1_1_1276                                                                                                                                           |    52|
|893   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__337                                                        |     8|
|894   |    mul_16s_15s_26_1_1_U355                                           |hls_dummy_mul_16s_15s_26_1_1_1277                                                                                                                                           |    22|
|895   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__99                                                         |     8|
|896   |    mul_16s_15s_26_1_1_U356                                           |hls_dummy_mul_16s_15s_26_1_1_1278                                                                                                                                           |    11|
|897   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__126                                                        |     8|
|898   |    mul_16s_15s_26_1_1_U357                                           |hls_dummy_mul_16s_15s_26_1_1_1279                                                                                                                                           |     9|
|899   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__128                                                        |     8|
|900   |    mul_16s_15s_26_1_1_U358                                           |hls_dummy_mul_16s_15s_26_1_1_1280                                                                                                                                           |    19|
|901   |    mul_16s_15s_26_1_1_U359                                           |hls_dummy_mul_16s_15s_26_1_1_1281                                                                                                                                           |    39|
|902   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__89                                                         |     8|
|903   |    mul_16s_15s_26_1_1_U360                                           |hls_dummy_mul_16s_15s_26_1_1_1282                                                                                                                                           |    23|
|904   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__199                                                        |     8|
|905   |    mul_16s_15s_26_1_1_U361                                           |hls_dummy_mul_16s_15s_26_1_1_1283                                                                                                                                           |     9|
|906   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__278                                                        |     8|
|907   |    mul_16s_15s_26_1_1_U362                                           |hls_dummy_mul_16s_15s_26_1_1_1284                                                                                                                                           |    52|
|908   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__187                                                        |     8|
|909   |    mul_16s_15s_26_1_1_U363                                           |hls_dummy_mul_16s_15s_26_1_1_1285                                                                                                                                           |    11|
|910   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__259                                                        |     8|
|911   |    mul_16s_15s_26_1_1_U364                                           |hls_dummy_mul_16s_15s_26_1_1_1286                                                                                                                                           |    52|
|912   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__165                                                        |     8|
|913   |    mul_16s_15s_26_1_1_U365                                           |hls_dummy_mul_16s_15s_26_1_1_1287                                                                                                                                           |    11|
|914   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__258                                                        |     8|
|915   |    mul_16s_15s_26_1_1_U366                                           |hls_dummy_mul_16s_15s_26_1_1_1288                                                                                                                                           |     9|
|916   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__119                                                        |     8|
|917   |    mul_16s_15s_26_1_1_U367                                           |hls_dummy_mul_16s_15s_26_1_1_1289                                                                                                                                           |    26|
|918   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__176                                                        |     8|
|919   |    mul_16s_15s_26_1_1_U368                                           |hls_dummy_mul_16s_15s_26_1_1_1290                                                                                                                                           |    22|
|920   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__30                                                         |     8|
|921   |    mul_16s_15s_26_1_1_U369                                           |hls_dummy_mul_16s_15s_26_1_1_1291                                                                                                                                           |    52|
|922   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel                                                             |     8|
|923   |    mul_16s_15s_26_1_1_U37                                            |hls_dummy_mul_16s_15s_26_1_1_1292                                                                                                                                           |    11|
|924   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__121                                                        |     8|
|925   |    mul_16s_15s_26_1_1_U370                                           |hls_dummy_mul_16s_15s_26_1_1_1293                                                                                                                                           |     8|
|926   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__227                                                        |     8|
|927   |    mul_16s_15s_26_1_1_U371                                           |hls_dummy_mul_16s_15s_26_1_1_1294                                                                                                                                           |    11|
|928   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__226                                                        |     8|
|929   |    mul_16s_15s_26_1_1_U372                                           |hls_dummy_mul_16s_15s_26_1_1_1295                                                                                                                                           |     9|
|930   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__271                                                        |     8|
|931   |    mul_16s_15s_26_1_1_U373                                           |hls_dummy_mul_16s_15s_26_1_1_1296                                                                                                                                           |    95|
|932   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__138                                                        |     8|
|933   |    mul_16s_15s_26_1_1_U374                                           |hls_dummy_mul_16s_15s_26_1_1_1297                                                                                                                                           |    52|
|934   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__134                                                        |     8|
|935   |    mul_16s_15s_26_1_1_U375                                           |hls_dummy_mul_16s_15s_26_1_1_1298                                                                                                                                           |     9|
|936   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__67                                                         |     8|
|937   |    mul_16s_15s_26_1_1_U376                                           |hls_dummy_mul_16s_15s_26_1_1_1299                                                                                                                                           |    11|
|938   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__111                                                        |     8|
|939   |    mul_16s_15s_26_1_1_U377                                           |hls_dummy_mul_16s_15s_26_1_1_1300                                                                                                                                           |     9|
|940   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__363                                                        |     8|
|941   |    mul_16s_15s_26_1_1_U378                                           |hls_dummy_mul_16s_15s_26_1_1_1301                                                                                                                                           |    40|
|942   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__151                                                        |     8|
|943   |    mul_16s_15s_26_1_1_U38                                            |hls_dummy_mul_16s_15s_26_1_1_1302                                                                                                                                           |     9|
|944   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__44                                                         |     8|
|945   |    mul_16s_15s_26_1_1_U380                                           |hls_dummy_mul_16s_15s_26_1_1_1303                                                                                                                                           |     9|
|946   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__27                                                         |     8|
|947   |    mul_16s_15s_26_1_1_U381                                           |hls_dummy_mul_16s_15s_26_1_1_1304                                                                                                                                           |     9|
|948   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__43                                                         |     8|
|949   |    mul_16s_15s_26_1_1_U382                                           |hls_dummy_mul_16s_15s_26_1_1_1305                                                                                                                                           |    52|
|950   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__24                                                         |     8|
|951   |    mul_16s_15s_26_1_1_U383                                           |hls_dummy_mul_16s_15s_26_1_1_1306                                                                                                                                           |    11|
|952   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__393                                                        |     8|
|953   |    mul_16s_15s_26_1_1_U384                                           |hls_dummy_mul_16s_15s_26_1_1_1307                                                                                                                                           |    52|
|954   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__209                                                        |     8|
|955   |    mul_16s_15s_26_1_1_U385                                           |hls_dummy_mul_16s_15s_26_1_1_1308                                                                                                                                           |    11|
|956   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__113                                                        |     8|
|957   |    mul_16s_15s_26_1_1_U386                                           |hls_dummy_mul_16s_15s_26_1_1_1309                                                                                                                                           |     9|
|958   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__315                                                        |     8|
|959   |    mul_16s_15s_26_1_1_U387                                           |hls_dummy_mul_16s_15s_26_1_1_1310                                                                                                                                           |    39|
|960   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__84                                                         |     8|
|961   |    mul_16s_15s_26_1_1_U388                                           |hls_dummy_mul_16s_15s_26_1_1_1311                                                                                                                                           |     9|
|962   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__206                                                        |     8|
|963   |    mul_16s_15s_26_1_1_U389                                           |hls_dummy_mul_16s_15s_26_1_1_1312                                                                                                                                           |    52|
|964   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__172                                                        |     8|
|965   |    mul_16s_15s_26_1_1_U39                                            |hls_dummy_mul_16s_15s_26_1_1_1313                                                                                                                                           |    39|
|966   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__207                                                        |     8|
|967   |    mul_16s_15s_26_1_1_U390                                           |hls_dummy_mul_16s_15s_26_1_1_1314                                                                                                                                           |     8|
|968   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__39                                                         |     8|
|969   |    mul_16s_15s_26_1_1_U391                                           |hls_dummy_mul_16s_15s_26_1_1_1315                                                                                                                                           |    11|
|970   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__250                                                        |     8|
|971   |    mul_16s_15s_26_1_1_U392                                           |hls_dummy_mul_16s_15s_26_1_1_1316                                                                                                                                           |     9|
|972   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__295                                                        |     8|
|973   |    mul_16s_15s_26_1_1_U393                                           |hls_dummy_mul_16s_15s_26_1_1_1317                                                                                                                                           |    97|
|974   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__195                                                        |     8|
|975   |    mul_16s_15s_26_1_1_U394                                           |hls_dummy_mul_16s_15s_26_1_1_1318                                                                                                                                           |    52|
|976   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__340                                                        |     8|
|977   |    mul_16s_15s_26_1_1_U395                                           |hls_dummy_mul_16s_15s_26_1_1_1319                                                                                                                                           |    10|
|978   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__128                                                        |     8|
|979   |    mul_16s_15s_26_1_1_U396                                           |hls_dummy_mul_16s_15s_26_1_1_1320                                                                                                                                           |    11|
|980   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__85                                                         |     8|
|981   |    mul_16s_15s_26_1_1_U397                                           |hls_dummy_mul_16s_15s_26_1_1_1321                                                                                                                                           |     9|
|982   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__40                                                         |     8|
|983   |    mul_16s_15s_26_1_1_U398                                           |hls_dummy_mul_16s_15s_26_1_1_1322                                                                                                                                           |    41|
|984   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__182                                                        |     8|
|985   |    mul_16s_15s_26_1_1_U399                                           |hls_dummy_mul_16s_15s_26_1_1_1323                                                                                                                                           |    19|
|986   |    mul_16s_15s_26_1_1_U40                                            |hls_dummy_mul_16s_15s_26_1_1_1324                                                                                                                                           |    24|
|987   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__178                                                        |     8|
|988   |    mul_16s_15s_26_1_1_U400                                           |hls_dummy_mul_16s_15s_26_1_1_1325                                                                                                                                           |    10|
|989   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__52                                                         |     8|
|990   |    mul_16s_15s_26_1_1_U401                                           |hls_dummy_mul_16s_15s_26_1_1_1326                                                                                                                                           |     9|
|991   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__379                                                        |     8|
|992   |    mul_16s_15s_26_1_1_U402                                           |hls_dummy_mul_16s_15s_26_1_1_1327                                                                                                                                           |    52|
|993   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__42                                                         |     8|
|994   |    mul_16s_15s_26_1_1_U403                                           |hls_dummy_mul_16s_15s_26_1_1_1328                                                                                                                                           |    11|
|995   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__327                                                        |     8|
|996   |    mul_16s_15s_26_1_1_U404                                           |hls_dummy_mul_16s_15s_26_1_1_1329                                                                                                                                           |    52|
|997   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__260                                                        |     8|
|998   |    mul_16s_15s_26_1_1_U405                                           |hls_dummy_mul_16s_15s_26_1_1_1330                                                                                                                                           |    11|
|999   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__166                                                        |     8|
|1000  |    mul_16s_15s_26_1_1_U406                                           |hls_dummy_mul_16s_15s_26_1_1_1331                                                                                                                                           |     9|
|1001  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__389                                                        |     8|
|1002  |    mul_16s_15s_26_1_1_U407                                           |hls_dummy_mul_16s_15s_26_1_1_1332                                                                                                                                           |    40|
|1003  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__102                                                        |     8|
|1004  |    mul_16s_15s_26_1_1_U408                                           |hls_dummy_mul_16s_15s_26_1_1_1333                                                                                                                                           |    10|
|1005  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__19                                                         |     8|
|1006  |    mul_16s_15s_26_1_1_U409                                           |hls_dummy_mul_16s_15s_26_1_1_1334                                                                                                                                           |    52|
|1007  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__359                                                        |     8|
|1008  |    mul_16s_15s_26_1_1_U41                                            |hls_dummy_mul_16s_15s_26_1_1_1335                                                                                                                                           |     9|
|1009  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__38                                                         |     8|
|1010  |    mul_16s_15s_26_1_1_U410                                           |hls_dummy_mul_16s_15s_26_1_1_1336                                                                                                                                           |     8|
|1011  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__391                                                        |     8|
|1012  |    mul_16s_15s_26_1_1_U411                                           |hls_dummy_mul_16s_15s_26_1_1_1337                                                                                                                                           |    11|
|1013  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__322                                                        |     8|
|1014  |    mul_16s_15s_26_1_1_U412                                           |hls_dummy_mul_16s_15s_26_1_1_1338                                                                                                                                           |     9|
|1015  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__372                                                        |     8|
|1016  |    mul_16s_15s_26_1_1_U413                                           |hls_dummy_mul_16s_15s_26_1_1_1339                                                                                                                                           |    66|
|1017  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__41                                                         |     8|
|1018  |    mul_16s_15s_26_1_1_U414                                           |hls_dummy_mul_16s_15s_26_1_1_1340                                                                                                                                           |    52|
|1019  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__21                                                         |     8|
|1020  |    mul_16s_15s_26_1_1_U415                                           |hls_dummy_mul_16s_15s_26_1_1_1341                                                                                                                                           |    23|
|1021  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__68                                                         |     8|
|1022  |    mul_16s_15s_26_1_1_U416                                           |hls_dummy_mul_16s_15s_26_1_1_1342                                                                                                                                           |    11|
|1023  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__183                                                        |     8|
|1024  |    mul_16s_15s_26_1_1_U417                                           |hls_dummy_mul_16s_15s_26_1_1_1343                                                                                                                                           |     9|
|1025  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__230                                                        |     8|
|1026  |    mul_16s_15s_26_1_1_U418                                           |hls_dummy_mul_16s_15s_26_1_1_1344                                                                                                                                           |    41|
|1027  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__45                                                         |     8|
|1028  |    mul_16s_15s_26_1_1_U419                                           |hls_dummy_mul_16s_15s_26_1_1_1345                                                                                                                                           |    24|
|1029  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__173                                                        |     8|
|1030  |    mul_16s_15s_26_1_1_U42                                            |hls_dummy_mul_16s_15s_26_1_1_1346                                                                                                                                           |    52|
|1031  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__210                                                        |     8|
|1032  |    mul_16s_15s_26_1_1_U421                                           |hls_dummy_mul_16s_15s_26_1_1_1347                                                                                                                                           |     9|
|1033  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__90                                                         |     8|
|1034  |    mul_16s_15s_26_1_1_U422                                           |hls_dummy_mul_16s_15s_26_1_1_1348                                                                                                                                           |    52|
|1035  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__92                                                         |     8|
|1036  |    mul_16s_15s_26_1_1_U423                                           |hls_dummy_mul_16s_15s_26_1_1_1349                                                                                                                                           |    11|
|1037  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__87                                                         |     8|
|1038  |    mul_16s_15s_26_1_1_U424                                           |hls_dummy_mul_16s_15s_26_1_1_1350                                                                                                                                           |    52|
|1039  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__99                                                         |     8|
|1040  |    mul_16s_15s_26_1_1_U425                                           |hls_dummy_mul_16s_15s_26_1_1_1351                                                                                                                                           |    11|
|1041  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__94                                                         |     8|
|1042  |    mul_16s_15s_26_1_1_U426                                           |hls_dummy_mul_16s_15s_26_1_1_1352                                                                                                                                           |     9|
|1043  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__97                                                         |     8|
|1044  |    mul_16s_15s_26_1_1_U427                                           |hls_dummy_mul_16s_15s_26_1_1_1353                                                                                                                                           |    26|
|1045  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__11                                                         |     8|
|1046  |    mul_16s_15s_26_1_1_U428                                           |hls_dummy_mul_16s_15s_26_1_1_1354                                                                                                                                           |    24|
|1047  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__71                                                         |     8|
|1048  |    mul_16s_15s_26_1_1_U429                                           |hls_dummy_mul_16s_15s_26_1_1_1355                                                                                                                                           |    52|
|1049  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__274                                                        |     8|
|1050  |    mul_16s_15s_26_1_1_U43                                            |hls_dummy_mul_16s_15s_26_1_1_1356                                                                                                                                           |    11|
|1051  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__9                                                          |     8|
|1052  |    mul_16s_15s_26_1_1_U430                                           |hls_dummy_mul_16s_15s_26_1_1_1357                                                                                                                                           |     8|
|1053  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__130                                                        |     8|
|1054  |    mul_16s_15s_26_1_1_U431                                           |hls_dummy_mul_16s_15s_26_1_1_1358                                                                                                                                           |    11|
|1055  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__247                                                        |     8|
|1056  |    mul_16s_15s_26_1_1_U432                                           |hls_dummy_mul_16s_15s_26_1_1_1359                                                                                                                                           |     9|
|1057  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__107                                                        |     8|
|1058  |    mul_16s_15s_26_1_1_U433                                           |hls_dummy_mul_16s_15s_26_1_1_1360                                                                                                                                           |    69|
|1059  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__103                                                        |     8|
|1060  |    mul_16s_15s_26_1_1_U434                                           |hls_dummy_mul_16s_15s_26_1_1_1361                                                                                                                                           |    52|
|1061  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__325                                                        |     8|
|1062  |    mul_16s_15s_26_1_1_U435                                           |hls_dummy_mul_16s_15s_26_1_1_1362                                                                                                                                           |    24|
|1063  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__10                                                         |     8|
|1064  |    mul_16s_15s_26_1_1_U436                                           |hls_dummy_mul_16s_15s_26_1_1_1363                                                                                                                                           |    11|
|1065  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__31                                                         |     8|
|1066  |    mul_16s_15s_26_1_1_U437                                           |hls_dummy_mul_16s_15s_26_1_1_1364                                                                                                                                           |     9|
|1067  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__280                                                        |     8|
|1068  |    mul_16s_15s_26_1_1_U438                                           |hls_dummy_mul_16s_15s_26_1_1_1365                                                                                                                                           |    40|
|1069  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__148                                                        |     8|
|1070  |    mul_16s_15s_26_1_1_U439                                           |hls_dummy_mul_16s_15s_26_1_1_1366                                                                                                                                           |    23|
|1071  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__126                                                        |     8|
|1072  |    mul_16s_15s_26_1_1_U44                                            |hls_dummy_mul_16s_15s_26_1_1_1367                                                                                                                                           |    52|
|1073  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__284                                                        |     8|
|1074  |    mul_16s_15s_26_1_1_U440                                           |hls_dummy_mul_16s_15s_26_1_1_1368                                                                                                                                           |    19|
|1075  |    mul_16s_15s_26_1_1_U441                                           |hls_dummy_mul_16s_15s_26_1_1_1369                                                                                                                                           |     9|
|1076  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__99                                                         |     8|
|1077  |    mul_16s_15s_26_1_1_U442                                           |hls_dummy_mul_16s_15s_26_1_1_1370                                                                                                                                           |    52|
|1078  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__33                                                         |     8|
|1079  |    mul_16s_15s_26_1_1_U443                                           |hls_dummy_mul_16s_15s_26_1_1_1371                                                                                                                                           |    11|
|1080  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__56                                                         |     8|
|1081  |    mul_16s_15s_26_1_1_U444                                           |hls_dummy_mul_16s_15s_26_1_1_1372                                                                                                                                           |    52|
|1082  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__115                                                        |     8|
|1083  |    mul_16s_15s_26_1_1_U445                                           |hls_dummy_mul_16s_15s_26_1_1_1373                                                                                                                                           |    11|
|1084  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__109                                                        |     8|
|1085  |    mul_16s_15s_26_1_1_U446                                           |hls_dummy_mul_16s_15s_26_1_1_1374                                                                                                                                           |     9|
|1086  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__112                                                        |     8|
|1087  |    mul_16s_15s_26_1_1_U447                                           |hls_dummy_mul_16s_15s_26_1_1_1375                                                                                                                                           |    25|
|1088  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__175                                                        |     8|
|1089  |    mul_16s_15s_26_1_1_U448                                           |hls_dummy_mul_16s_15s_26_1_1_1376                                                                                                                                           |    23|
|1090  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__65                                                         |     8|
|1091  |    mul_16s_15s_26_1_1_U449                                           |hls_dummy_mul_16s_15s_26_1_1_1377                                                                                                                                           |    52|
|1092  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__149                                                        |     8|
|1093  |    mul_16s_15s_26_1_1_U45                                            |hls_dummy_mul_16s_15s_26_1_1_1378                                                                                                                                           |    11|
|1094  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__378                                                        |     8|
|1095  |    mul_16s_15s_26_1_1_U450                                           |hls_dummy_mul_16s_15s_26_1_1_1379                                                                                                                                           |     8|
|1096  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__267                                                        |     8|
|1097  |    mul_16s_15s_26_1_1_U451                                           |hls_dummy_mul_16s_15s_26_1_1_1380                                                                                                                                           |    11|
|1098  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__355                                                        |     8|
|1099  |    mul_16s_15s_26_1_1_U452                                           |hls_dummy_mul_16s_15s_26_1_1_1381                                                                                                                                           |     9|
|1100  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__7                                                          |     8|
|1101  |    mul_16s_15s_26_1_1_U453                                           |hls_dummy_mul_16s_15s_26_1_1_1382                                                                                                                                           |    97|
|1102  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__149                                                        |     8|
|1103  |    mul_16s_15s_26_1_1_U454                                           |hls_dummy_mul_16s_15s_26_1_1_1383                                                                                                                                           |    52|
|1104  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__65                                                         |     8|
|1105  |    mul_16s_15s_26_1_1_U455                                           |hls_dummy_mul_16s_15s_26_1_1_1384                                                                                                                                           |    10|
|1106  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__118                                                        |     8|
|1107  |    mul_16s_15s_26_1_1_U456                                           |hls_dummy_mul_16s_15s_26_1_1_1385                                                                                                                                           |    11|
|1108  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__111                                                        |     8|
|1109  |    mul_16s_15s_26_1_1_U457                                           |hls_dummy_mul_16s_15s_26_1_1_1386                                                                                                                                           |     9|
|1110  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__114                                                        |     8|
|1111  |    mul_16s_15s_26_1_1_U458                                           |hls_dummy_mul_16s_15s_26_1_1_1387                                                                                                                                           |    41|
|1112  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__155                                                        |     8|
|1113  |    mul_16s_15s_26_1_1_U459                                           |hls_dummy_mul_16s_15s_26_1_1_1388                                                                                                                                           |    10|
|1114  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__63                                                         |     8|
|1115  |    mul_16s_15s_26_1_1_U46                                            |hls_dummy_mul_16s_15s_26_1_1_1389                                                                                                                                           |     9|
|1116  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__319                                                        |     8|
|1117  |    mul_16s_15s_26_1_1_U460                                           |hls_dummy_mul_16s_15s_26_1_1_1390                                                                                                                                           |     9|
|1118  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__105                                                        |     8|
|1119  |    mul_16s_15s_26_1_1_U462                                           |hls_dummy_mul_16s_15s_26_1_1_1391                                                                                                                                           |    52|
|1120  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__108                                                        |     8|
|1121  |    mul_16s_15s_26_1_1_U463                                           |hls_dummy_mul_16s_15s_26_1_1_1392                                                                                                                                           |    11|
|1122  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__102                                                        |     8|
|1123  |    mul_16s_15s_26_1_1_U464                                           |hls_dummy_mul_16s_15s_26_1_1_1393                                                                                                                                           |    52|
|1124  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__54                                                         |     8|
|1125  |    mul_16s_15s_26_1_1_U465                                           |hls_dummy_mul_16s_15s_26_1_1_1394                                                                                                                                           |    11|
|1126  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__42                                                         |     8|
|1127  |    mul_16s_15s_26_1_1_U466                                           |hls_dummy_mul_16s_15s_26_1_1_1395                                                                                                                                           |     9|
|1128  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__48                                                         |     8|
|1129  |    mul_16s_15s_26_1_1_U467                                           |hls_dummy_mul_16s_15s_26_1_1_1396                                                                                                                                           |    40|
|1130  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__136                                                        |     8|
|1131  |    mul_16s_15s_26_1_1_U468                                           |hls_dummy_mul_16s_15s_26_1_1_1397                                                                                                                                           |    10|
|1132  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__38                                                         |     8|
|1133  |    mul_16s_15s_26_1_1_U469                                           |hls_dummy_mul_16s_15s_26_1_1_1398                                                                                                                                           |    52|
|1134  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__117                                                        |     8|
|1135  |    mul_16s_15s_26_1_1_U47                                            |hls_dummy_mul_16s_15s_26_1_1_1399                                                                                                                                           |    26|
|1136  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__15                                                         |     8|
|1137  |    mul_16s_15s_26_1_1_U470                                           |hls_dummy_mul_16s_15s_26_1_1_1400                                                                                                                                           |     8|
|1138  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__256                                                        |     8|
|1139  |    mul_16s_15s_26_1_1_U471                                           |hls_dummy_mul_16s_15s_26_1_1_1401                                                                                                                                           |    11|
|1140  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__63                                                         |     8|
|1141  |    mul_16s_15s_26_1_1_U472                                           |hls_dummy_mul_16s_15s_26_1_1_1402                                                                                                                                           |     9|
|1142  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__255                                                        |     8|
|1143  |    mul_16s_15s_26_1_1_U473                                           |hls_dummy_mul_16s_15s_26_1_1_1403                                                                                                                                           |    95|
|1144  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__192                                                        |     8|
|1145  |    mul_16s_15s_26_1_1_U474                                           |hls_dummy_mul_16s_15s_26_1_1_1404                                                                                                                                           |    52|
|1146  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__298                                                        |     8|
|1147  |    mul_16s_15s_26_1_1_U475                                           |hls_dummy_mul_16s_15s_26_1_1_1405                                                                                                                                           |     9|
|1148  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__114                                                        |     8|
|1149  |    mul_16s_15s_26_1_1_U476                                           |hls_dummy_mul_16s_15s_26_1_1_1406                                                                                                                                           |    11|
|1150  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__14                                                         |     8|
|1151  |    mul_16s_15s_26_1_1_U477                                           |hls_dummy_mul_16s_15s_26_1_1_1407                                                                                                                                           |     9|
|1152  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__17                                                         |     8|
|1153  |    mul_16s_15s_26_1_1_U478                                           |hls_dummy_mul_16s_15s_26_1_1_1408                                                                                                                                           |    40|
|1154  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__150                                                        |     8|
|1155  |    mul_16s_15s_26_1_1_U479                                           |hls_dummy_mul_16s_15s_26_1_1_1409                                                                                                                                           |     9|
|1156  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__1                                                          |     8|
|1157  |    mul_16s_15s_26_1_1_U48                                            |hls_dummy_mul_16s_15s_26_1_1_1410                                                                                                                                           |    22|
|1158  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__147                                                        |     8|
|1159  |    mul_16s_15s_26_1_1_U480                                           |hls_dummy_mul_16s_15s_26_1_1_1411                                                                                                                                           |     9|
|1160  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__5                                                          |     8|
|1161  |    mul_16s_15s_26_1_1_U481                                           |hls_dummy_mul_16s_15s_26_1_1_1412                                                                                                                                           |    19|
|1162  |    mul_16s_15s_26_1_1_U482                                           |hls_dummy_mul_16s_15s_26_1_1_1413                                                                                                                                           |    52|
|1163  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__8                                                          |     8|
|1164  |    mul_16s_15s_26_1_1_U483                                           |hls_dummy_mul_16s_15s_26_1_1_1414                                                                                                                                           |    11|
|1165  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__1                                                          |     8|
|1166  |    mul_16s_15s_26_1_1_U484                                           |hls_dummy_mul_16s_15s_26_1_1_1415                                                                                                                                           |    52|
|1167  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__96                                                         |     8|
|1168  |    mul_16s_15s_26_1_1_U485                                           |hls_dummy_mul_16s_15s_26_1_1_1416                                                                                                                                           |    11|
|1169  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__91                                                         |     8|
|1170  |    mul_16s_15s_26_1_1_U486                                           |hls_dummy_mul_16s_15s_26_1_1_1417                                                                                                                                           |     9|
|1171  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__93                                                         |     8|
|1172  |    mul_16s_15s_26_1_1_U487                                           |hls_dummy_mul_16s_15s_26_1_1_1418                                                                                                                                           |    39|
|1173  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__104                                                        |     8|
|1174  |    mul_16s_15s_26_1_1_U488                                           |hls_dummy_mul_16s_15s_26_1_1_1419                                                                                                                                           |     9|
|1175  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__26                                                         |     8|
|1176  |    mul_16s_15s_26_1_1_U489                                           |hls_dummy_mul_16s_15s_26_1_1_1420                                                                                                                                           |    52|
|1177  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__22                                                         |     8|
|1178  |    mul_16s_15s_26_1_1_U49                                            |hls_dummy_mul_16s_15s_26_1_1_1421                                                                                                                                           |    52|
|1179  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__370                                                        |     8|
|1180  |    mul_16s_15s_26_1_1_U490                                           |hls_dummy_mul_16s_15s_26_1_1_1422                                                                                                                                           |     8|
|1181  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__252                                                        |     8|
|1182  |    mul_16s_15s_26_1_1_U491                                           |hls_dummy_mul_16s_15s_26_1_1_1423                                                                                                                                           |    11|
|1183  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__148                                                        |     8|
|1184  |    mul_16s_15s_26_1_1_U492                                           |hls_dummy_mul_16s_15s_26_1_1_1424                                                                                                                                           |     9|
|1185  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__189                                                        |     8|
|1186  |    mul_16s_15s_26_1_1_U493                                           |hls_dummy_mul_16s_15s_26_1_1_1425                                                                                                                                           |    70|
|1187  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__140                                                        |     8|
|1188  |    mul_16s_15s_26_1_1_U494                                           |hls_dummy_mul_16s_15s_26_1_1_1426                                                                                                                                           |    52|
|1189  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__235                                                        |     8|
|1190  |    mul_16s_15s_26_1_1_U495                                           |hls_dummy_mul_16s_15s_26_1_1_1427                                                                                                                                           |    23|
|1191  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__165                                                        |     8|
|1192  |    mul_16s_15s_26_1_1_U496                                           |hls_dummy_mul_16s_15s_26_1_1_1428                                                                                                                                           |    11|
|1193  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__225                                                        |     8|
|1194  |    mul_16s_15s_26_1_1_U497                                           |hls_dummy_mul_16s_15s_26_1_1_1429                                                                                                                                           |     9|
|1195  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__269                                                        |     8|
|1196  |    mul_16s_15s_26_1_1_U498                                           |hls_dummy_mul_16s_15s_26_1_1_1430                                                                                                                                           |    40|
|1197  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__144                                                        |     8|
|1198  |    mul_16s_15s_26_1_1_U499                                           |hls_dummy_mul_16s_15s_26_1_1_1431                                                                                                                                           |    24|
|1199  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__123                                                        |     8|
|1200  |    mul_16s_15s_26_1_1_U50                                            |hls_dummy_mul_16s_15s_26_1_1_1432                                                                                                                                           |     8|
|1201  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__336                                                        |     8|
|1202  |    mul_16s_15s_26_1_1_U500                                           |hls_dummy_mul_16s_15s_26_1_1_1433                                                                                                                                           |     9|
|1203  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__395                                                        |     8|
|1204  |    mul_16s_15s_26_1_1_U501                                           |hls_dummy_mul_16s_15s_26_1_1_1434                                                                                                                                           |    52|
|1205  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__48                                                         |     8|
|1206  |    mul_16s_15s_26_1_1_U503                                           |hls_dummy_mul_16s_15s_26_1_1_1435                                                                                                                                           |    11|
|1207  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__343                                                        |     8|
|1208  |    mul_16s_15s_26_1_1_U504                                           |hls_dummy_mul_16s_15s_26_1_1_1436                                                                                                                                           |    52|
|1209  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__36                                                         |     8|
|1210  |    mul_16s_15s_26_1_1_U505                                           |hls_dummy_mul_16s_15s_26_1_1_1437                                                                                                                                           |    11|
|1211  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__22                                                         |     8|
|1212  |    mul_16s_15s_26_1_1_U506                                           |hls_dummy_mul_16s_15s_26_1_1_1438                                                                                                                                           |     9|
|1213  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__87                                                         |     8|
|1214  |    mul_16s_15s_26_1_1_U507                                           |hls_dummy_mul_16s_15s_26_1_1_1439                                                                                                                                           |    27|
|1215  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__170                                                        |     8|
|1216  |    mul_16s_15s_26_1_1_U508                                           |hls_dummy_mul_16s_15s_26_1_1_1440                                                                                                                                           |    23|
|1217  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__200                                                        |     8|
|1218  |    mul_16s_15s_26_1_1_U509                                           |hls_dummy_mul_16s_15s_26_1_1_1441                                                                                                                                           |    52|
|1219  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__309                                                        |     8|
|1220  |    mul_16s_15s_26_1_1_U510                                           |hls_dummy_mul_16s_15s_26_1_1_1442                                                                                                                                           |     8|
|1221  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__69                                                         |     8|
|1222  |    mul_16s_15s_26_1_1_U511                                           |hls_dummy_mul_16s_15s_26_1_1_1443                                                                                                                                           |    11|
|1223  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__98                                                         |     8|
|1224  |    mul_16s_15s_26_1_1_U512                                           |hls_dummy_mul_16s_15s_26_1_1_1444                                                                                                                                           |     9|
|1225  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__150                                                        |     8|
|1226  |    mul_16s_15s_26_1_1_U513                                           |hls_dummy_mul_16s_15s_26_1_1_1445                                                                                                                                           |    70|
|1227  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__119                                                        |     8|
|1228  |    mul_16s_15s_26_1_1_U514                                           |hls_dummy_mul_16s_15s_26_1_1_1446                                                                                                                                           |    52|
|1229  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__190                                                        |     8|
|1230  |    mul_16s_15s_26_1_1_U515                                           |hls_dummy_mul_16s_15s_26_1_1_1447                                                                                                                                           |    22|
|1231  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__142                                                        |     8|
|1232  |    mul_16s_15s_26_1_1_U516                                           |hls_dummy_mul_16s_15s_26_1_1_1448                                                                                                                                           |    11|
|1233  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__32                                                         |     8|
|1234  |    mul_16s_15s_26_1_1_U517                                           |hls_dummy_mul_16s_15s_26_1_1_1449                                                                                                                                           |     9|
|1235  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__36                                                         |     8|
|1236  |    mul_16s_15s_26_1_1_U518                                           |hls_dummy_mul_16s_15s_26_1_1_1450                                                                                                                                           |    39|
|1237  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__24                                                         |     8|
|1238  |    mul_16s_15s_26_1_1_U519                                           |hls_dummy_mul_16s_15s_26_1_1_1451                                                                                                                                           |    23|
|1239  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__214                                                        |     8|
|1240  |    mul_16s_15s_26_1_1_U52                                            |hls_dummy_mul_16s_15s_26_1_1_1452                                                                                                                                           |    11|
|1241  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__200                                                        |     8|
|1242  |    mul_16s_15s_26_1_1_U520                                           |hls_dummy_mul_16s_15s_26_1_1_1453                                                                                                                                           |     9|
|1243  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__198                                                        |     8|
|1244  |    mul_16s_15s_26_1_1_U521                                           |hls_dummy_mul_16s_15s_26_1_1_1454                                                                                                                                           |    52|
|1245  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__374                                                        |     8|
|1246  |    mul_16s_15s_26_1_1_U522                                           |hls_dummy_mul_16s_15s_26_1_1_1455                                                                                                                                           |    19|
|1247  |    mul_16s_15s_26_1_1_U523                                           |hls_dummy_mul_16s_15s_26_1_1_1456                                                                                                                                           |    11|
|1248  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__242                                                        |     8|
|1249  |    mul_16s_15s_26_1_1_U524                                           |hls_dummy_mul_16s_15s_26_1_1_1457                                                                                                                                           |    52|
|1250  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__229                                                        |     8|
|1251  |    mul_16s_15s_26_1_1_U525                                           |hls_dummy_mul_16s_15s_26_1_1_1458                                                                                                                                           |    11|
|1252  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__358                                                        |     8|
|1253  |    mul_16s_15s_26_1_1_U526                                           |hls_dummy_mul_16s_15s_26_1_1_1459                                                                                                                                           |     9|
|1254  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__273                                                        |     8|
|1255  |    mul_16s_15s_26_1_1_U527                                           |hls_dummy_mul_16s_15s_26_1_1_1460                                                                                                                                           |    26|
|1256  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__54                                                         |     8|
|1257  |    mul_16s_15s_26_1_1_U528                                           |hls_dummy_mul_16s_15s_26_1_1_1461                                                                                                                                           |    22|
|1258  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__82                                                         |     8|
|1259  |    mul_16s_15s_26_1_1_U529                                           |hls_dummy_mul_16s_15s_26_1_1_1462                                                                                                                                           |    52|
|1260  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__39                                                         |     8|
|1261  |    mul_16s_15s_26_1_1_U53                                            |hls_dummy_mul_16s_15s_26_1_1_1463                                                                                                                                           |     9|
|1262  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__30                                                         |     8|
|1263  |    mul_16s_15s_26_1_1_U530                                           |hls_dummy_mul_16s_15s_26_1_1_1464                                                                                                                                           |     8|
|1264  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__387                                                        |     8|
|1265  |    mul_16s_15s_26_1_1_U531                                           |hls_dummy_mul_16s_15s_26_1_1_1465                                                                                                                                           |    11|
|1266  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__279                                                        |     8|
|1267  |    mul_16s_15s_26_1_1_U532                                           |hls_dummy_mul_16s_15s_26_1_1_1466                                                                                                                                           |     9|
|1268  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__124                                                        |     8|
|1269  |    mul_16s_15s_26_1_1_U533                                           |hls_dummy_mul_16s_15s_26_1_1_1467                                                                                                                                           |    97|
|1270  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__31                                                         |     8|
|1271  |    mul_16s_15s_26_1_1_U534                                           |hls_dummy_mul_16s_15s_26_1_1_1468                                                                                                                                           |    52|
|1272  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__53                                                         |     8|
|1273  |    mul_16s_15s_26_1_1_U535                                           |hls_dummy_mul_16s_15s_26_1_1_1469                                                                                                                                           |    10|
|1274  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__81                                                         |     8|
|1275  |    mul_16s_15s_26_1_1_U536                                           |hls_dummy_mul_16s_15s_26_1_1_1470                                                                                                                                           |    11|
|1276  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__18                                                         |     8|
|1277  |    mul_16s_15s_26_1_1_U537                                           |hls_dummy_mul_16s_15s_26_1_1_1471                                                                                                                                           |     9|
|1278  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__364                                                        |     8|
|1279  |    mul_16s_15s_26_1_1_U538                                           |hls_dummy_mul_16s_15s_26_1_1_1472                                                                                                                                           |    41|
|1280  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__37                                                         |     8|
|1281  |    mul_16s_15s_26_1_1_U539                                           |hls_dummy_mul_16s_15s_26_1_1_1473                                                                                                                                           |    10|
|1282  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__93                                                         |     8|
|1283  |    mul_16s_15s_26_1_1_U54                                            |hls_dummy_mul_16s_15s_26_1_1_1474                                                                                                                                           |    82|
|1284  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__72                                                         |     8|
|1285  |    mul_16s_15s_26_1_1_U540                                           |hls_dummy_mul_16s_15s_26_1_1_1475                                                                                                                                           |     9|
|1286  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__122                                                        |     8|
|1287  |    mul_16s_15s_26_1_1_U541                                           |hls_dummy_mul_16s_15s_26_1_1_1476                                                                                                                                           |    52|
|1288  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__264                                                        |     8|
|1289  |    mul_16s_15s_26_1_1_U542                                           |hls_dummy_mul_16s_15s_26_1_1_1477                                                                                                                                           |    11|
|1290  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__70                                                         |     8|
|1291  |    mul_16s_15s_26_1_1_U544                                           |hls_dummy_mul_16s_15s_26_1_1_1478                                                                                                                                           |    52|
|1292  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__104                                                        |     8|
|1293  |    mul_16s_15s_26_1_1_U545                                           |hls_dummy_mul_16s_15s_26_1_1_1479                                                                                                                                           |    11|
|1294  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__98                                                         |     8|
|1295  |    mul_16s_15s_26_1_1_U546                                           |hls_dummy_mul_16s_15s_26_1_1_1480                                                                                                                                           |     9|
|1296  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__101                                                        |     8|
|1297  |    mul_16s_15s_26_1_1_U547                                           |hls_dummy_mul_16s_15s_26_1_1_1481                                                                                                                                           |    40|
|1298  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__8                                                          |     8|
|1299  |    mul_16s_15s_26_1_1_U548                                           |hls_dummy_mul_16s_15s_26_1_1_1482                                                                                                                                           |    10|
|1300  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__167                                                        |     8|
|1301  |    mul_16s_15s_26_1_1_U549                                           |hls_dummy_mul_16s_15s_26_1_1_1483                                                                                                                                           |    52|
|1302  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__346                                                        |     8|
|1303  |    mul_16s_15s_26_1_1_U55                                            |hls_dummy_mul_16s_15s_26_1_1_1484                                                                                                                                           |    52|
|1304  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__81                                                         |     8|
|1305  |    mul_16s_15s_26_1_1_U550                                           |hls_dummy_mul_16s_15s_26_1_1_1485                                                                                                                                           |     8|
|1306  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__306                                                        |     8|
|1307  |    mul_16s_15s_26_1_1_U551                                           |hls_dummy_mul_16s_15s_26_1_1_1486                                                                                                                                           |    11|
|1308  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__59                                                         |     8|
|1309  |    mul_16s_15s_26_1_1_U552                                           |hls_dummy_mul_16s_15s_26_1_1_1487                                                                                                                                           |     9|
|1310  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__2                                                          |     8|
|1311  |    mul_16s_15s_26_1_1_U553                                           |hls_dummy_mul_16s_15s_26_1_1_1488                                                                                                                                           |    95|
|1312  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__169                                                        |     8|
|1313  |    mul_16s_15s_26_1_1_U554                                           |hls_dummy_mul_16s_15s_26_1_1_1489                                                                                                                                           |    52|
|1314  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__163                                                        |     8|
|1315  |    mul_16s_15s_26_1_1_U555                                           |hls_dummy_mul_16s_15s_26_1_1_1490                                                                                                                                           |     9|
|1316  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__197                                                        |     8|
|1317  |    mul_16s_15s_26_1_1_U556                                           |hls_dummy_mul_16s_15s_26_1_1_1491                                                                                                                                           |    11|
|1318  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__180                                                        |     8|
|1319  |    mul_16s_15s_26_1_1_U557                                           |hls_dummy_mul_16s_15s_26_1_1_1492                                                                                                                                           |     9|
|1320  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__376                                                        |     8|
|1321  |    mul_16s_15s_26_1_1_U558                                           |hls_dummy_mul_16s_15s_26_1_1_1493                                                                                                                                           |    40|
|1322  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__98                                                         |     8|
|1323  |    mul_16s_15s_26_1_1_U559                                           |hls_dummy_mul_16s_15s_26_1_1_1494                                                                                                                                           |     9|
|1324  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__75                                                         |     8|
|1325  |    mul_16s_15s_26_1_1_U560                                           |hls_dummy_mul_16s_15s_26_1_1_1495                                                                                                                                           |     9|
|1326  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__114                                                        |     8|
|1327  |    mul_16s_15s_26_1_1_U561                                           |hls_dummy_mul_16s_15s_26_1_1_1496                                                                                                                                           |    52|
|1328  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__397                                                        |     8|
|1329  |    mul_16s_15s_26_1_1_U562                                           |hls_dummy_mul_16s_15s_26_1_1_1497                                                                                                                                           |    11|
|1330  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__161                                                        |     8|
|1331  |    mul_16s_15s_26_1_1_U563                                           |hls_dummy_mul_16s_15s_26_1_1_1498                                                                                                                                           |    19|
|1332  |    mul_16s_15s_26_1_1_U564                                           |hls_dummy_mul_16s_15s_26_1_1_1499                                                                                                                                           |    52|
|1333  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__32                                                         |     8|
|1334  |    mul_16s_15s_26_1_1_U565                                           |hls_dummy_mul_16s_15s_26_1_1_1500                                                                                                                                           |    11|
|1335  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__304                                                        |     8|
|1336  |    mul_16s_15s_26_1_1_U566                                           |hls_dummy_mul_16s_15s_26_1_1_1501                                                                                                                                           |     9|
|1337  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__245                                                        |     8|
|1338  |    mul_16s_15s_26_1_1_U567                                           |hls_dummy_mul_16s_15s_26_1_1_1502                                                                                                                                           |    39|
|1339  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__141                                                        |     8|
|1340  |    mul_16s_15s_26_1_1_U568                                           |hls_dummy_mul_16s_15s_26_1_1_1503                                                                                                                                           |     9|
|1341  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__166                                                        |     8|
|1342  |    mul_16s_15s_26_1_1_U569                                           |hls_dummy_mul_16s_15s_26_1_1_1504                                                                                                                                           |    52|
|1343  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__144                                                        |     8|
|1344  |    mul_16s_15s_26_1_1_U57                                            |hls_dummy_mul_16s_15s_26_1_1_1505                                                                                                                                           |    11|
|1345  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__62                                                         |     8|
|1346  |    mul_16s_15s_26_1_1_U570                                           |hls_dummy_mul_16s_15s_26_1_1_1506                                                                                                                                           |     8|
|1347  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__207                                                        |     8|
|1348  |    mul_16s_15s_26_1_1_U571                                           |hls_dummy_mul_16s_15s_26_1_1_1507                                                                                                                                           |    11|
|1349  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__109                                                        |     8|
|1350  |    mul_16s_15s_26_1_1_U572                                           |hls_dummy_mul_16s_15s_26_1_1_1508                                                                                                                                           |     9|
|1351  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__158                                                        |     8|
|1352  |    mul_16s_15s_26_1_1_U573                                           |hls_dummy_mul_16s_15s_26_1_1_1509                                                                                                                                           |    97|
|1353  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__127                                                        |     8|
|1354  |    mul_16s_15s_26_1_1_U574                                           |hls_dummy_mul_16s_15s_26_1_1_1510                                                                                                                                           |    52|
|1355  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__253                                                        |     8|
|1356  |    mul_16s_15s_26_1_1_U575                                           |hls_dummy_mul_16s_15s_26_1_1_1511                                                                                                                                           |    10|
|1357  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__121                                                        |     8|
|1358  |    mul_16s_15s_26_1_1_U576                                           |hls_dummy_mul_16s_15s_26_1_1_1512                                                                                                                                           |    11|
|1359  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__81                                                         |     8|
|1360  |    mul_16s_15s_26_1_1_U577                                           |hls_dummy_mul_16s_15s_26_1_1_1513                                                                                                                                           |     9|
|1361  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__85                                                         |     8|
|1362  |    mul_16s_15s_26_1_1_U578                                           |hls_dummy_mul_16s_15s_26_1_1_1514                                                                                                                                           |    41|
|1363  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__201                                                        |     8|
|1364  |    mul_16s_15s_26_1_1_U579                                           |hls_dummy_mul_16s_15s_26_1_1_1515                                                                                                                                           |    10|
|1365  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__122                                                        |     8|
|1366  |    mul_16s_15s_26_1_1_U58                                            |hls_dummy_mul_16s_15s_26_1_1_1516                                                                                                                                           |     9|
|1367  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__68                                                         |     8|
|1368  |    mul_16s_15s_26_1_1_U580                                           |hls_dummy_mul_16s_15s_26_1_1_1517                                                                                                                                           |     9|
|1369  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__66                                                         |     8|
|1370  |    mul_16s_15s_26_1_1_U581                                           |hls_dummy_mul_16s_15s_26_1_1_1518                                                                                                                                           |    52|
|1371  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__45                                                         |     8|
|1372  |    mul_16s_15s_26_1_1_U582                                           |hls_dummy_mul_16s_15s_26_1_1_1519                                                                                                                                           |    11|
|1373  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__8                                                          |     8|
|1374  |    mul_16s_15s_26_1_1_U583                                           |hls_dummy_mul_16s_15s_26_1_1_1520                                                                                                                                           |    52|
|1375  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__104                                                        |     8|
|1376  |    mul_16s_15s_26_1_1_U585                                           |hls_dummy_mul_16s_15s_26_1_1_1521                                                                                                                                           |    11|
|1377  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__353                                                        |     8|
|1378  |    mul_16s_15s_26_1_1_U586                                           |hls_dummy_mul_16s_15s_26_1_1_1522                                                                                                                                           |     9|
|1379  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__341                                                        |     8|
|1380  |    mul_16s_15s_26_1_1_U587                                           |hls_dummy_mul_16s_15s_26_1_1_1523                                                                                                                                           |    40|
|1381  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__69                                                         |     8|
|1382  |    mul_16s_15s_26_1_1_U588                                           |hls_dummy_mul_16s_15s_26_1_1_1524                                                                                                                                           |    10|
|1383  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__139                                                        |     8|
|1384  |    mul_16s_15s_26_1_1_U589                                           |hls_dummy_mul_16s_15s_26_1_1_1525                                                                                                                                           |    52|
|1385  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__89                                                         |     8|
|1386  |    mul_16s_15s_26_1_1_U59                                            |hls_dummy_mul_16s_15s_26_1_1_1526                                                                                                                                           |    39|
|1387  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__66                                                         |     8|
|1388  |    mul_16s_15s_26_1_1_U590                                           |hls_dummy_mul_16s_15s_26_1_1_1527                                                                                                                                           |     8|
|1389  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__339                                                        |     8|
|1390  |    mul_16s_15s_26_1_1_U591                                           |hls_dummy_mul_16s_15s_26_1_1_1528                                                                                                                                           |    11|
|1391  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__17                                                         |     8|
|1392  |    mul_16s_15s_26_1_1_U592                                           |hls_dummy_mul_16s_15s_26_1_1_1529                                                                                                                                           |     9|
|1393  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__268                                                        |     8|
|1394  |    mul_16s_15s_26_1_1_U593                                           |hls_dummy_mul_16s_15s_26_1_1_1530                                                                                                                                           |    95|
|1395  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__6                                                          |     8|
|1396  |    mul_16s_15s_26_1_1_U594                                           |hls_dummy_mul_16s_15s_26_1_1_1531                                                                                                                                           |    52|
|1397  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__350                                                        |     8|
|1398  |    mul_16s_15s_26_1_1_U595                                           |hls_dummy_mul_16s_15s_26_1_1_1532                                                                                                                                           |     9|
|1399  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__32                                                         |     8|
|1400  |    mul_16s_15s_26_1_1_U596                                           |hls_dummy_mul_16s_15s_26_1_1_1533                                                                                                                                           |    11|
|1401  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__43                                                         |     8|
|1402  |    mul_16s_15s_26_1_1_U597                                           |hls_dummy_mul_16s_15s_26_1_1_1534                                                                                                                                           |     9|
|1403  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__49                                                         |     8|
|1404  |    mul_16s_15s_26_1_1_U598                                           |hls_dummy_mul_16s_15s_26_1_1_1535                                                                                                                                           |    40|
|1405  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__158                                                        |     8|
|1406  |    mul_16s_15s_26_1_1_U599                                           |hls_dummy_mul_16s_15s_26_1_1_1536                                                                                                                                           |     9|
|1407  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__132                                                        |     8|
|1408  |    mul_16s_15s_26_1_1_U60                                            |hls_dummy_mul_16s_15s_26_1_1_1537                                                                                                                                           |    23|
|1409  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__34                                                         |     8|
|1410  |    mul_16s_15s_26_1_1_U600                                           |hls_dummy_mul_16s_15s_26_1_1_1538                                                                                                                                           |     9|
|1411  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__384                                                        |     8|
|1412  |    mul_16s_15s_26_1_1_U601                                           |hls_dummy_mul_16s_15s_26_1_1_1539                                                                                                                                           |    52|
|1413  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__141                                                        |     8|
|1414  |    mul_16s_15s_26_1_1_U602                                           |hls_dummy_mul_16s_15s_26_1_1_1540                                                                                                                                           |    11|
|1415  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__251                                                        |     8|
|1416  |    mul_16s_15s_26_1_1_U603                                           |hls_dummy_mul_16s_15s_26_1_1_1541                                                                                                                                           |    52|
|1417  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__218                                                        |     8|
|1418  |    mul_16s_15s_26_1_1_U604                                           |hls_dummy_mul_16s_15s_26_1_1_1542                                                                                                                                           |    19|
|1419  |    mul_16s_15s_26_1_1_U605                                           |hls_dummy_mul_16s_15s_26_1_1_1543                                                                                                                                           |    11|
|1420  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__222                                                        |     8|
|1421  |    mul_16s_15s_26_1_1_U606                                           |hls_dummy_mul_16s_15s_26_1_1_1544                                                                                                                                           |     9|
|1422  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__54                                                         |     8|
|1423  |    mul_16s_15s_26_1_1_U607                                           |hls_dummy_mul_16s_15s_26_1_1_1545                                                                                                                                           |    39|
|1424  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__202                                                        |     8|
|1425  |    mul_16s_15s_26_1_1_U608                                           |hls_dummy_mul_16s_15s_26_1_1_1546                                                                                                                                           |     9|
|1426  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__177                                                        |     8|
|1427  |    mul_16s_15s_26_1_1_U609                                           |hls_dummy_mul_16s_15s_26_1_1_1547                                                                                                                                           |    52|
|1428  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__55                                                         |     8|
|1429  |    mul_16s_15s_26_1_1_U61                                            |hls_dummy_mul_16s_15s_26_1_1_1548                                                                                                                                           |     9|
|1430  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__301                                                        |     8|
|1431  |    mul_16s_15s_26_1_1_U610                                           |hls_dummy_mul_16s_15s_26_1_1_1549                                                                                                                                           |     8|
|1432  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__276                                                        |     8|
|1433  |    mul_16s_15s_26_1_1_U611                                           |hls_dummy_mul_16s_15s_26_1_1_1550                                                                                                                                           |    11|
|1434  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__1                                                          |     8|
|1435  |    mul_16s_15s_26_1_1_U612                                           |hls_dummy_mul_16s_15s_26_1_1_1551                                                                                                                                           |     9|
|1436  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__396                                                        |     8|
|1437  |    mul_16s_15s_26_1_1_U613                                           |hls_dummy_mul_16s_15s_26_1_1_1552                                                                                                                                           |    97|
|1438  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__70                                                         |     8|
|1439  |    mul_16s_15s_26_1_1_U614                                           |hls_dummy_mul_16s_15s_26_1_1_1553                                                                                                                                           |    52|
|1440  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__97                                                         |     8|
|1441  |    mul_16s_15s_26_1_1_U615                                           |hls_dummy_mul_16s_15s_26_1_1_1554                                                                                                                                           |    10|
|1442  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__56                                                         |     8|
|1443  |    mul_16s_15s_26_1_1_U616                                           |hls_dummy_mul_16s_15s_26_1_1_1555                                                                                                                                           |    11|
|1444  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__23                                                         |     8|
|1445  |    mul_16s_15s_26_1_1_U617                                           |hls_dummy_mul_16s_15s_26_1_1_1556                                                                                                                                           |     9|
|1446  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__89                                                         |     8|
|1447  |    mul_16s_15s_26_1_1_U618                                           |hls_dummy_mul_16s_15s_26_1_1_1557                                                                                                                                           |    41|
|1448  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__208                                                        |     8|
|1449  |    mul_16s_15s_26_1_1_U619                                           |hls_dummy_mul_16s_15s_26_1_1_1558                                                                                                                                           |    10|
|1450  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__115                                                        |     8|
|1451  |    mul_16s_15s_26_1_1_U62                                            |hls_dummy_mul_16s_15s_26_1_1_1559                                                                                                                                           |    52|
|1452  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__342                                                        |     8|
|1453  |    mul_16s_15s_26_1_1_U620                                           |hls_dummy_mul_16s_15s_26_1_1_1560                                                                                                                                           |     9|
|1454  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__246                                                        |     8|
|1455  |    mul_16s_15s_26_1_1_U621                                           |hls_dummy_mul_16s_15s_26_1_1_1561                                                                                                                                           |    52|
|1456  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__287                                                        |     8|
|1457  |    mul_16s_15s_26_1_1_U622                                           |hls_dummy_mul_16s_15s_26_1_1_1562                                                                                                                                           |    11|
|1458  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__203                                                        |     8|
|1459  |    mul_16s_15s_26_1_1_U623                                           |hls_dummy_mul_16s_15s_26_1_1_1563                                                                                                                                           |    52|
|1460  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__113                                                        |     8|
|1461  |    mul_16s_15s_26_1_1_U624                                           |hls_dummy_mul_16s_15s_26_1_1_1564                                                                                                                                           |    11|
|1462  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__107                                                        |     8|
|1463  |    mul_16s_15s_26_1_1_U626                                           |hls_dummy_mul_16s_15s_26_1_1_1565                                                                                                                                           |     9|
|1464  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__110                                                        |     8|
|1465  |    mul_16s_15s_26_1_1_U627                                           |hls_dummy_mul_16s_15s_26_1_1_1566                                                                                                                                           |    40|
|1466  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__18                                                         |     8|
|1467  |    mul_16s_15s_26_1_1_U628                                           |hls_dummy_mul_16s_15s_26_1_1_1567                                                                                                                                           |    10|
|1468  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__51                                                         |     8|
|1469  |    mul_16s_15s_26_1_1_U629                                           |hls_dummy_mul_16s_15s_26_1_1_1568                                                                                                                                           |    52|
|1470  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__151                                                        |     8|
|1471  |    mul_16s_15s_26_1_1_U63                                            |hls_dummy_mul_16s_15s_26_1_1_1569                                                                                                                                           |    11|
|1472  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__262                                                        |     8|
|1473  |    mul_16s_15s_26_1_1_U630                                           |hls_dummy_mul_16s_15s_26_1_1_1570                                                                                                                                           |     8|
|1474  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__29                                                         |     8|
|1475  |    mul_16s_15s_26_1_1_U631                                           |hls_dummy_mul_16s_15s_26_1_1_1571                                                                                                                                           |    11|
|1476  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__392                                                        |     8|
|1477  |    mul_16s_15s_26_1_1_U632                                           |hls_dummy_mul_16s_15s_26_1_1_1572                                                                                                                                           |     9|
|1478  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__127                                                        |     8|
|1479  |    mul_16s_15s_26_1_1_U633                                           |hls_dummy_mul_16s_15s_26_1_1_1573                                                                                                                                           |    95|
|1480  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__152                                                        |     8|
|1481  |    mul_16s_15s_26_1_1_U634                                           |hls_dummy_mul_16s_15s_26_1_1_1574                                                                                                                                           |    52|
|1482  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__159                                                        |     8|
|1483  |    mul_16s_15s_26_1_1_U635                                           |hls_dummy_mul_16s_15s_26_1_1_1575                                                                                                                                           |     9|
|1484  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__16                                                         |     8|
|1485  |    mul_16s_15s_26_1_1_U636                                           |hls_dummy_mul_16s_15s_26_1_1_1576                                                                                                                                           |    11|
|1486  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__156                                                        |     8|
|1487  |    mul_16s_15s_26_1_1_U637                                           |hls_dummy_mul_16s_15s_26_1_1_1577                                                                                                                                           |     9|
|1488  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__71                                                         |     8|
|1489  |    mul_16s_15s_26_1_1_U638                                           |hls_dummy_mul_16s_15s_26_1_1_1578                                                                                                                                           |    40|
|1490  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__101                                                        |     8|
|1491  |    mul_16s_15s_26_1_1_U639                                           |hls_dummy_mul_16s_15s_26_1_1_1579                                                                                                                                           |     9|
|1492  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__80                                                         |     8|
|1493  |    mul_16s_15s_26_1_1_U64                                            |hls_dummy_mul_16s_15s_26_1_1_1580                                                                                                                                           |    52|
|1494  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__14                                                         |     8|
|1495  |    mul_16s_15s_26_1_1_U640                                           |hls_dummy_mul_16s_15s_26_1_1_1581                                                                                                                                           |     9|
|1496  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__16                                                         |     8|
|1497  |    mul_16s_15s_26_1_1_U641                                           |hls_dummy_mul_16s_15s_26_1_1_1582                                                                                                                                           |    52|
|1498  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__21                                                         |     8|
|1499  |    mul_16s_15s_26_1_1_U642                                           |hls_dummy_mul_16s_15s_26_1_1_1583                                                                                                                                           |    11|
|1500  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__13                                                         |     8|
|1501  |    mul_16s_15s_26_1_1_U643                                           |hls_dummy_mul_16s_15s_26_1_1_1584                                                                                                                                           |    52|
|1502  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__33                                                         |     8|
|1503  |    mul_16s_15s_26_1_1_U644                                           |hls_dummy_mul_16s_15s_26_1_1_1585                                                                                                                                           |    11|
|1504  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__25                                                         |     8|
|1505  |    mul_16s_15s_26_1_1_U645                                           |hls_dummy_mul_16s_15s_26_1_1_1586                                                                                                                                           |    19|
|1506  |    mul_16s_15s_26_1_1_U646                                           |hls_dummy_mul_16s_15s_26_1_1_1587                                                                                                                                           |     9|
|1507  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__30                                                         |     8|
|1508  |    mul_16s_15s_26_1_1_U647                                           |hls_dummy_mul_16s_15s_26_1_1_1588                                                                                                                                           |    39|
|1509  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__120                                                        |     8|
|1510  |    mul_16s_15s_26_1_1_U648                                           |hls_dummy_mul_16s_15s_26_1_1_1589                                                                                                                                           |     9|
|1511  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__143                                                        |     8|
|1512  |    mul_16s_15s_26_1_1_U649                                           |hls_dummy_mul_16s_15s_26_1_1_1590                                                                                                                                           |    52|
|1513  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__381                                                        |     8|
|1514  |    mul_16s_15s_26_1_1_U65                                            |hls_dummy_mul_16s_15s_26_1_1_1591                                                                                                                                           |    11|
|1515  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__234                                                        |     8|
|1516  |    mul_16s_15s_26_1_1_U650                                           |hls_dummy_mul_16s_15s_26_1_1_1592                                                                                                                                           |     8|
|1517  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__16                                                         |     8|
|1518  |    mul_16s_15s_26_1_1_U651                                           |hls_dummy_mul_16s_15s_26_1_1_1593                                                                                                                                           |    11|
|1519  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__49                                                         |     8|
|1520  |    mul_16s_15s_26_1_1_U652                                           |hls_dummy_mul_16s_15s_26_1_1_1594                                                                                                                                           |     9|
|1521  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__105                                                        |     8|
|1522  |    mul_16s_15s_26_1_1_U653                                           |hls_dummy_mul_16s_15s_26_1_1_1595                                                                                                                                           |    66|
|1523  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__171                                                        |     8|
|1524  |    mul_16s_15s_26_1_1_U654                                           |hls_dummy_mul_16s_15s_26_1_1_1596                                                                                                                                           |    52|
|1525  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__25                                                         |     8|
|1526  |    mul_16s_15s_26_1_1_U655                                           |hls_dummy_mul_16s_15s_26_1_1_1597                                                                                                                                           |    23|
|1527  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__211                                                        |     8|
|1528  |    mul_16s_15s_26_1_1_U656                                           |hls_dummy_mul_16s_15s_26_1_1_1598                                                                                                                                           |    11|
|1529  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__118                                                        |     8|
|1530  |    mul_16s_15s_26_1_1_U657                                           |hls_dummy_mul_16s_15s_26_1_1_1599                                                                                                                                           |     9|
|1531  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__19                                                         |     8|
|1532  |    mul_16s_15s_26_1_1_U658                                           |hls_dummy_mul_16s_15s_26_1_1_1600                                                                                                                                           |    41|
|1533  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__154                                                        |     8|
|1534  |    mul_16s_15s_26_1_1_U659                                           |hls_dummy_mul_16s_15s_26_1_1_1601                                                                                                                                           |    25|
|1535  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel                                                             |     8|
|1536  |    mul_16s_15s_26_1_1_U66                                            |hls_dummy_mul_16s_15s_26_1_1_1602                                                                                                                                           |     9|
|1537  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__221                                                        |     8|
|1538  |    mul_16s_15s_26_1_1_U660                                           |hls_dummy_mul_16s_15s_26_1_1_1603                                                                                                                                           |     9|
|1539  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__248                                                        |     8|
|1540  |    mul_16s_15s_26_1_1_U661                                           |hls_dummy_mul_16s_15s_26_1_1_1604                                                                                                                                           |    52|
|1541  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__94                                                         |     8|
|1542  |    mul_16s_15s_26_1_1_U662                                           |hls_dummy_mul_16s_15s_26_1_1_1605                                                                                                                                           |    11|
|1543  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__382                                                        |     8|
|1544  |    mul_16s_15s_26_1_1_U663                                           |hls_dummy_mul_16s_15s_26_1_1_1606                                                                                                                                           |    52|
|1545  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__199                                                        |     8|
|1546  |    mul_16s_15s_26_1_1_U664                                           |hls_dummy_mul_16s_15s_26_1_1_1607                                                                                                                                           |    11|
|1547  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__101                                                        |     8|
|1548  |    mul_16s_15s_26_1_1_U665                                           |hls_dummy_mul_16s_15s_26_1_1_1608                                                                                                                                           |     9|
|1549  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__228                                                        |     8|
|1550  |    mul_16s_15s_26_1_1_U667                                           |hls_dummy_mul_16s_15s_26_1_1_1609                                                                                                                                           |    25|
|1551  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__33                                                         |     8|
|1552  |    mul_16s_15s_26_1_1_U668                                           |hls_dummy_mul_16s_15s_26_1_1_1610                                                                                                                                           |    23|
|1553  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__179                                                        |     8|
|1554  |    mul_16s_15s_26_1_1_U669                                           |hls_dummy_mul_16s_15s_26_1_1_1611                                                                                                                                           |    52|
|1555  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__74                                                         |     8|
|1556  |    mul_16s_15s_26_1_1_U67                                            |hls_dummy_mul_16s_15s_26_1_1_1612                                                                                                                                           |    26|
|1557  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__91                                                         |     8|
|1558  |    mul_16s_15s_26_1_1_U670                                           |hls_dummy_mul_16s_15s_26_1_1_1613                                                                                                                                           |     8|
|1559  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__290                                                        |     8|
|1560  |    mul_16s_15s_26_1_1_U671                                           |hls_dummy_mul_16s_15s_26_1_1_1614                                                                                                                                           |    11|
|1561  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__241                                                        |     8|
|1562  |    mul_16s_15s_26_1_1_U672                                           |hls_dummy_mul_16s_15s_26_1_1_1615                                                                                                                                           |     9|
|1563  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__86                                                         |     8|
|1564  |    mul_16s_15s_26_1_1_U673                                           |hls_dummy_mul_16s_15s_26_1_1_1616                                                                                                                                           |    10|
|1565  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__42                                                         |     8|
|1566  |    mul_16s_15s_26_1_1_U674                                           |hls_dummy_mul_16s_15s_26_1_1_1617                                                                                                                                           |    52|
|1567  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__102                                                        |     8|
|1568  |    mul_16s_15s_26_1_1_U675                                           |hls_dummy_mul_16s_15s_26_1_1_1618                                                                                                                                           |    41|
|1569  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__21                                                         |     8|
|1570  |    mul_16s_15s_26_1_1_U676                                           |hls_dummy_mul_16s_15s_26_1_1_1619                                                                                                                                           |    11|
|1571  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__116                                                        |     8|
|1572  |    mul_16s_15s_26_1_1_U677                                           |hls_dummy_mul_16s_15s_26_1_1_1620                                                                                                                                           |     9|
|1573  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__208                                                        |     8|
|1574  |    mul_16s_15s_26_1_1_U678                                           |hls_dummy_mul_16s_15s_26_1_1_1621                                                                                                                                           |    39|
|1575  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__117                                                        |     8|
|1576  |    mul_16s_15s_26_1_1_U679                                           |hls_dummy_mul_16s_15s_26_1_1_1622                                                                                                                                           |     9|
|1577  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__198                                                        |     8|
|1578  |    mul_16s_15s_26_1_1_U68                                            |hls_dummy_mul_16s_15s_26_1_1_1623                                                                                                                                           |    22|
|1579  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__28                                                         |     8|
|1580  |    mul_16s_15s_26_1_1_U680                                           |hls_dummy_mul_16s_15s_26_1_1_1624                                                                                                                                           |     9|
|1581  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__122                                                        |     8|
|1582  |    mul_16s_15s_26_1_1_U681                                           |hls_dummy_mul_16s_15s_26_1_1_1625                                                                                                                                           |    52|
|1583  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__123                                                        |     8|
|1584  |    mul_16s_15s_26_1_1_U682                                           |hls_dummy_mul_16s_15s_26_1_1_1626                                                                                                                                           |    11|
|1585  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__120                                                        |     8|
|1586  |    mul_16s_15s_26_1_1_U683                                           |hls_dummy_mul_16s_15s_26_1_1_1627                                                                                                                                           |    52|
|1587  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__201                                                        |     8|
|1588  |    mul_16s_15s_26_1_1_U684                                           |hls_dummy_mul_16s_15s_26_1_1_1628                                                                                                                                           |    11|
|1589  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__224                                                        |     8|
|1590  |    mul_16s_15s_26_1_1_U685                                           |hls_dummy_mul_16s_15s_26_1_1_1629                                                                                                                                           |     9|
|1591  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__177                                                        |     8|
|1592  |    mul_16s_15s_26_1_1_U686                                           |hls_dummy_mul_16s_15s_26_1_1_1630                                                                                                                                           |    26|
|1593  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U23/tmp_product_funnel__54                                                          |     8|
|1594  |    mul_16s_15s_26_1_1_U687                                           |hls_dummy_mul_16s_15s_26_1_1_1631                                                                                                                                           |    10|
|1595  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__213                                                        |     8|
|1596  |    mul_16s_15s_26_1_1_U688                                           |hls_dummy_mul_16s_15s_26_1_1_1632                                                                                                                                           |    96|
|1597  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__22                                                         |     8|
|1598  |    mul_16s_15s_26_1_1_U689                                           |hls_dummy_mul_16s_15s_26_1_1_1633                                                                                                                                           |    52|
|1599  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__349                                                        |     8|
|1600  |    mul_16s_15s_26_1_1_U69                                            |hls_dummy_mul_16s_15s_26_1_1_1634                                                                                                                                           |    52|
|1601  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__74                                                         |     8|
|1602  |    mul_16s_15s_26_1_1_U690                                           |hls_dummy_mul_16s_15s_26_1_1_1635                                                                                                                                           |     8|
|1603  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__270                                                        |     8|
|1604  |    mul_16s_15s_26_1_1_U691                                           |hls_dummy_mul_16s_15s_26_1_1_1636                                                                                                                                           |    11|
|1605  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__92                                                         |     8|
|1606  |    mul_16s_15s_26_1_1_U692                                           |hls_dummy_mul_16s_15s_26_1_1_1637                                                                                                                                           |     9|
|1607  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__136                                                        |     8|
|1608  |    mul_16s_15s_26_1_1_U693                                           |hls_dummy_mul_16s_15s_26_1_1_1638                                                                                                                                           |    70|
|1609  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__92                                                         |     8|
|1610  |    mul_16s_15s_26_1_1_U694                                           |hls_dummy_mul_16s_15s_26_1_1_1639                                                                                                                                           |    52|
|1611  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__347                                                        |     8|
|1612  |    mul_16s_15s_26_1_1_U695                                           |hls_dummy_mul_16s_15s_26_1_1_1640                                                                                                                                           |    22|
|1613  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__161                                                        |     8|
|1614  |    mul_16s_15s_26_1_1_U696                                           |hls_dummy_mul_16s_15s_26_1_1_1641                                                                                                                                           |    11|
|1615  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__83                                                         |     8|
|1616  |    mul_16s_15s_26_1_1_U697                                           |hls_dummy_mul_16s_15s_26_1_1_1642                                                                                                                                           |     9|
|1617  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__133                                                        |     8|
|1618  |    mul_16s_15s_26_1_1_U698                                           |hls_dummy_mul_16s_15s_26_1_1_1643                                                                                                                                           |    39|
|1619  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__47                                                         |     8|
|1620  |    mul_16s_15s_26_1_1_U699                                           |hls_dummy_mul_16s_15s_26_1_1_1644                                                                                                                                           |    23|
|1621  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__13                                                         |     8|
|1622  |    mul_16s_15s_26_1_1_U70                                            |hls_dummy_mul_16s_15s_26_1_1_1645                                                                                                                                           |     8|
|1623  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__277                                                        |     8|
|1624  |    mul_16s_15s_26_1_1_U700                                           |hls_dummy_mul_16s_15s_26_1_1_1646                                                                                                                                           |     9|
|1625  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__93                                                         |     8|
|1626  |    mul_16s_15s_26_1_1_U701                                           |hls_dummy_mul_16s_15s_26_1_1_1647                                                                                                                                           |    52|
|1627  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__232                                                        |     8|
|1628  |    mul_16s_15s_26_1_1_U702                                           |hls_dummy_mul_16s_15s_26_1_1_1648                                                                                                                                           |    11|
|1629  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__26                                                         |     8|
|1630  |    mul_16s_15s_26_1_1_U703                                           |hls_dummy_mul_16s_15s_26_1_1_1649                                                                                                                                           |    52|
|1631  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__383                                                        |     8|
|1632  |    mul_16s_15s_26_1_1_U704                                           |hls_dummy_mul_16s_15s_26_1_1_1650                                                                                                                                           |    11|
|1633  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__293                                                        |     8|
|1634  |    mul_16s_15s_26_1_1_U705                                           |hls_dummy_mul_16s_15s_26_1_1_1651                                                                                                                                           |     9|
|1635  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__333                                                        |     8|
|1636  |    mul_16s_15s_26_1_1_U706                                           |hls_dummy_mul_16s_15s_26_1_1_1652                                                                                                                                           |    26|
|1637  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__77                                                         |     8|
|1638  |    mul_16s_15s_26_1_1_U708                                           |hls_dummy_mul_16s_15s_26_1_1_1653                                                                                                                                           |    23|
|1639  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__100                                                        |     8|
|1640  |    mul_16s_15s_26_1_1_U709                                           |hls_dummy_mul_16s_15s_26_1_1_1654                                                                                                                                           |    52|
|1641  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__179                                                        |     8|
|1642  |    mul_16s_15s_26_1_1_U71                                            |hls_dummy_mul_16s_15s_26_1_1_1655                                                                                                                                           |    19|
|1643  |    mul_16s_15s_26_1_1_U710                                           |hls_dummy_mul_16s_15s_26_1_1_1656                                                                                                                                           |     8|
|1644  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__73                                                         |     8|
|1645  |    mul_16s_15s_26_1_1_U711                                           |hls_dummy_mul_16s_15s_26_1_1_1657                                                                                                                                           |    11|
|1646  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__51                                                         |     8|
|1647  |    mul_16s_15s_26_1_1_U712                                           |hls_dummy_mul_16s_15s_26_1_1_1658                                                                                                                                           |     9|
|1648  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__108                                                        |     8|
|1649  |    mul_16s_15s_26_1_1_U713                                           |hls_dummy_mul_16s_15s_26_1_1_1659                                                                                                                                           |    70|
|1650  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__105                                                        |     8|
|1651  |    mul_16s_15s_26_1_1_U714                                           |hls_dummy_mul_16s_15s_26_1_1_1660                                                                                                                                           |    52|
|1652  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__157                                                        |     8|
|1653  |    mul_16s_15s_26_1_1_U715                                           |hls_dummy_mul_16s_15s_26_1_1_1661                                                                                                                                           |    23|
|1654  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__125                                                        |     8|
|1655  |    mul_16s_15s_26_1_1_U716                                           |hls_dummy_mul_16s_15s_26_1_1_1662                                                                                                                                           |    11|
|1656  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__58                                                         |     8|
|1657  |    mul_16s_15s_26_1_1_U717                                           |hls_dummy_mul_16s_15s_26_1_1_1663                                                                                                                                           |     9|
|1658  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__61                                                         |     8|
|1659  |    mul_16s_15s_26_1_1_U718                                           |hls_dummy_mul_16s_15s_26_1_1_1664                                                                                                                                           |    40|
|1660  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__60                                                         |     8|
|1661  |    mul_16s_15s_26_1_1_U719                                           |hls_dummy_mul_16s_15s_26_1_1_1665                                                                                                                                           |    24|
|1662  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__29                                                         |     8|
|1663  |    mul_16s_15s_26_1_1_U72                                            |hls_dummy_mul_16s_15s_26_1_1_1666                                                                                                                                           |    11|
|1664  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__237                                                        |     8|
|1665  |    mul_16s_15s_26_1_1_U720                                           |hls_dummy_mul_16s_15s_26_1_1_1667                                                                                                                                           |     9|
|1666  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__152                                                        |     8|
|1667  |    mul_16s_15s_26_1_1_U721                                           |hls_dummy_mul_16s_15s_26_1_1_1668                                                                                                                                           |    52|
|1668  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__386                                                        |     8|
|1669  |    mul_16s_15s_26_1_1_U722                                           |hls_dummy_mul_16s_15s_26_1_1_1669                                                                                                                                           |    11|
|1670  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__193                                                        |     8|
|1671  |    mul_16s_15s_26_1_1_U723                                           |hls_dummy_mul_16s_15s_26_1_1_1670                                                                                                                                           |    52|
|1672  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__348                                                        |     8|
|1673  |    mul_16s_15s_26_1_1_U724                                           |hls_dummy_mul_16s_15s_26_1_1_1671                                                                                                                                           |    11|
|1674  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__115                                                        |     8|
|1675  |    mul_16s_15s_26_1_1_U725                                           |hls_dummy_mul_16s_15s_26_1_1_1672                                                                                                                                           |     9|
|1676  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__305                                                        |     8|
|1677  |    mul_16s_15s_26_1_1_U726                                           |hls_dummy_mul_16s_15s_26_1_1_1673                                                                                                                                           |    27|
|1678  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__85                                                         |     8|
|1679  |    mul_16s_15s_26_1_1_U727                                           |hls_dummy_mul_16s_15s_26_1_1_1674                                                                                                                                           |    19|
|1680  |    mul_16s_15s_26_1_1_U728                                           |hls_dummy_mul_16s_15s_26_1_1_1675                                                                                                                                           |    22|
|1681  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__108                                                        |     8|
|1682  |    mul_16s_15s_26_1_1_U729                                           |hls_dummy_mul_16s_15s_26_1_1_1676                                                                                                                                           |    52|
|1683  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__67                                                         |     8|
|1684  |    mul_16s_15s_26_1_1_U73                                            |hls_dummy_mul_16s_15s_26_1_1_1677                                                                                                                                           |     9|
|1685  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__79                                                         |     8|
|1686  |    mul_16s_15s_26_1_1_U730                                           |hls_dummy_mul_16s_15s_26_1_1_1678                                                                                                                                           |     8|
|1687  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__356                                                        |     8|
|1688  |    mul_16s_15s_26_1_1_U731                                           |hls_dummy_mul_16s_15s_26_1_1_1679                                                                                                                                           |    11|
|1689  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__128                                                        |     8|
|1690  |    mul_16s_15s_26_1_1_U732                                           |hls_dummy_mul_16s_15s_26_1_1_1680                                                                                                                                           |     9|
|1691  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__289                                                        |     8|
|1692  |    mul_16s_15s_26_1_1_U733                                           |hls_dummy_mul_16s_15s_26_1_1_1681                                                                                                                                           |    68|
|1693  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__203                                                        |     8|
|1694  |    mul_16s_15s_26_1_1_U734                                           |hls_dummy_mul_16s_15s_26_1_1_1682                                                                                                                                           |    52|
|1695  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__330                                                        |     8|
|1696  |    mul_16s_15s_26_1_1_U735                                           |hls_dummy_mul_16s_15s_26_1_1_1683                                                                                                                                           |    22|
|1697  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__35                                                         |     8|
|1698  |    mul_16s_15s_26_1_1_U736                                           |hls_dummy_mul_16s_15s_26_1_1_1684                                                                                                                                           |    11|
|1699  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__205                                                        |     8|
|1700  |    mul_16s_15s_26_1_1_U737                                           |hls_dummy_mul_16s_15s_26_1_1_1685                                                                                                                                           |     9|
|1701  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__196                                                        |     8|
|1702  |    mul_16s_15s_26_1_1_U738                                           |hls_dummy_mul_16s_15s_26_1_1_1686                                                                                                                                           |    39|
|1703  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__4                                                          |     8|
|1704  |    mul_16s_15s_26_1_1_U739                                           |hls_dummy_mul_16s_15s_26_1_1_1687                                                                                                                                           |    25|
|1705  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__163                                                        |     8|
|1706  |    mul_16s_15s_26_1_1_U74                                            |hls_dummy_mul_16s_15s_26_1_1_1688                                                                                                                                           |    86|
|1707  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__168                                                        |     8|
|1708  |    mul_16s_15s_26_1_1_U740                                           |hls_dummy_mul_16s_15s_26_1_1_1689                                                                                                                                           |     9|
|1709  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__282                                                        |     8|
|1710  |    mul_16s_15s_26_1_1_U741                                           |hls_dummy_mul_16s_15s_26_1_1_1690                                                                                                                                           |    52|
|1711  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__239                                                        |     8|
|1712  |    mul_16s_15s_26_1_1_U742                                           |hls_dummy_mul_16s_15s_26_1_1_1691                                                                                                                                           |    11|
|1713  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__194                                                        |     8|
|1714  |    mul_16s_15s_26_1_1_U743                                           |hls_dummy_mul_16s_15s_26_1_1_1692                                                                                                                                           |    52|
|1715  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__59                                                         |     8|
|1716  |    mul_16s_15s_26_1_1_U744                                           |hls_dummy_mul_16s_15s_26_1_1_1693                                                                                                                                           |    11|
|1717  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__51                                                         |     8|
|1718  |    mul_16s_15s_26_1_1_U745                                           |hls_dummy_mul_16s_15s_26_1_1_1694                                                                                                                                           |     9|
|1719  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__56                                                         |     8|
|1720  |    mul_16s_15s_26_1_1_U746                                           |hls_dummy_mul_16s_15s_26_1_1_1695                                                                                                                                           |    26|
|1721  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__55                                                         |     8|
|1722  |    mul_16s_15s_26_1_1_U747                                           |hls_dummy_mul_16s_15s_26_1_1_1696                                                                                                                                           |    22|
|1723  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__44                                                         |     8|
|1724  |    mul_16s_15s_26_1_1_U749                                           |hls_dummy_mul_16s_15s_26_1_1_1697                                                                                                                                           |    52|
|1725  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__323                                                        |     8|
|1726  |    mul_16s_15s_26_1_1_U75                                            |hls_dummy_mul_16s_15s_26_1_1_1698                                                                                                                                           |    52|
|1727  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__100                                                        |     8|
|1728  |    mul_16s_15s_26_1_1_U750                                           |hls_dummy_mul_16s_15s_26_1_1_1699                                                                                                                                           |     8|
|1729  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__121                                                        |     8|
|1730  |    mul_16s_15s_26_1_1_U751                                           |hls_dummy_mul_16s_15s_26_1_1_1700                                                                                                                                           |    11|
|1731  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__142                                                        |     8|
|1732  |    mul_16s_15s_26_1_1_U752                                           |hls_dummy_mul_16s_15s_26_1_1_1701                                                                                                                                           |     9|
|1733  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__57                                                         |     8|
|1734  |    mul_16s_15s_26_1_1_U753                                           |hls_dummy_mul_16s_15s_26_1_1_1702                                                                                                                                           |    71|
|1735  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__79                                                         |     8|
|1736  |    mul_16s_15s_26_1_1_U754                                           |hls_dummy_mul_16s_15s_26_1_1_1703                                                                                                                                           |    52|
|1737  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__292                                                        |     8|
|1738  |    mul_16s_15s_26_1_1_U755                                           |hls_dummy_mul_16s_15s_26_1_1_1704                                                                                                                                           |    23|
|1739  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__113                                                        |     8|
|1740  |    mul_16s_15s_26_1_1_U756                                           |hls_dummy_mul_16s_15s_26_1_1_1705                                                                                                                                           |    11|
|1741  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__185                                                        |     8|
|1742  |    mul_16s_15s_26_1_1_U757                                           |hls_dummy_mul_16s_15s_26_1_1_1706                                                                                                                                           |     9|
|1743  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__112                                                        |     8|
|1744  |    mul_16s_15s_26_1_1_U758                                           |hls_dummy_mul_16s_15s_26_1_1_1707                                                                                                                                           |    40|
|1745  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__131                                                        |     8|
|1746  |    mul_16s_15s_26_1_1_U759                                           |hls_dummy_mul_16s_15s_26_1_1_1708                                                                                                                                           |    23|
|1747  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__181                                                        |     8|
|1748  |    mul_16s_15s_26_1_1_U760                                           |hls_dummy_mul_16s_15s_26_1_1_1709                                                                                                                                           |     9|
|1749  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__388                                                        |     8|
|1750  |    mul_16s_15s_26_1_1_U761                                           |hls_dummy_mul_16s_15s_26_1_1_1710                                                                                                                                           |    52|
|1751  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__186                                                        |     8|
|1752  |    mul_16s_15s_26_1_1_U762                                           |hls_dummy_mul_16s_15s_26_1_1_1711                                                                                                                                           |    11|
|1753  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__338                                                        |     8|
|1754  |    mul_16s_15s_26_1_1_U763                                           |hls_dummy_mul_16s_15s_26_1_1_1712                                                                                                                                           |    52|
|1755  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__50                                                         |     8|
|1756  |    mul_16s_15s_26_1_1_U764                                           |hls_dummy_mul_16s_15s_26_1_1_1713                                                                                                                                           |    11|
|1757  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__40                                                         |     8|
|1758  |    mul_16s_15s_26_1_1_U765                                           |hls_dummy_mul_16s_15s_26_1_1_1714                                                                                                                                           |     9|
|1759  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__45                                                         |     8|
|1760  |    mul_16s_15s_26_1_1_U766                                           |hls_dummy_mul_16s_15s_26_1_1_1715                                                                                                                                           |    27|
|1761  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__57                                                         |     8|
|1762  |    mul_16s_15s_26_1_1_U767                                           |hls_dummy_mul_16s_15s_26_1_1_1716                                                                                                                                           |    23|
|1763  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__96                                                         |     8|
|1764  |    mul_16s_15s_26_1_1_U768                                           |hls_dummy_mul_16s_15s_26_1_1_1717                                                                                                                                           |    26|
|1765  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U276/tmp_product_funnel__1                                                          |     8|
|1766  |    mul_16s_15s_26_1_1_U769                                           |hls_dummy_mul_16s_15s_26_1_1_1718                                                                                                                                           |    52|
|1767  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__195                                                        |     8|
|1768  |    mul_16s_15s_26_1_1_U77                                            |hls_dummy_mul_16s_15s_26_1_1_1719                                                                                                                                           |    11|
|1769  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__357                                                        |     8|
|1770  |    mul_16s_15s_26_1_1_U770                                           |hls_dummy_mul_16s_15s_26_1_1_1720                                                                                                                                           |     8|
|1771  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__29                                                         |     8|
|1772  |    mul_16s_15s_26_1_1_U771                                           |hls_dummy_mul_16s_15s_26_1_1_1721                                                                                                                                           |    11|
|1773  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__96                                                         |     8|
|1774  |    mul_16s_15s_26_1_1_U772                                           |hls_dummy_mul_16s_15s_26_1_1_1722                                                                                                                                           |     9|
|1775  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__182                                                        |     8|
|1776  |    mul_16s_15s_26_1_1_U773                                           |hls_dummy_mul_16s_15s_26_1_1_1723                                                                                                                                           |     9|
|1777  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__16                                                         |     8|
|1778  |    mul_16s_15s_26_1_1_U774                                           |hls_dummy_mul_16s_15s_26_1_1_1724                                                                                                                                           |    52|
|1779  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__126                                                        |     8|
|1780  |    mul_16s_15s_26_1_1_U775                                           |hls_dummy_mul_16s_15s_26_1_1_1725                                                                                                                                           |    40|
|1781  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__17                                                         |     8|
|1782  |    mul_16s_15s_26_1_1_U776                                           |hls_dummy_mul_16s_15s_26_1_1_1726                                                                                                                                           |    11|
|1783  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__65                                                         |     8|
|1784  |    mul_16s_15s_26_1_1_U777                                           |hls_dummy_mul_16s_15s_26_1_1_1727                                                                                                                                           |     9|
|1785  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__71                                                         |     8|
|1786  |    mul_16s_15s_26_1_1_U778                                           |hls_dummy_mul_16s_15s_26_1_1_1728                                                                                                                                           |    39|
|1787  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__10                                                         |     8|
|1788  |    mul_16s_15s_26_1_1_U779                                           |hls_dummy_mul_16s_15s_26_1_1_1729                                                                                                                                           |    10|
|1789  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__8                                                          |     8|
|1790  |    mul_16s_15s_26_1_1_U78                                            |hls_dummy_mul_16s_15s_26_1_1_1730                                                                                                                                           |     9|
|1791  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__10                                                         |     8|
|1792  |    mul_16s_15s_26_1_1_U780                                           |hls_dummy_mul_16s_15s_26_1_1_1731                                                                                                                                           |     9|
|1793  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__69                                                         |     8|
|1794  |    mul_16s_15s_26_1_1_U781                                           |hls_dummy_mul_16s_15s_26_1_1_1732                                                                                                                                           |    52|
|1795  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__75                                                         |     8|
|1796  |    mul_16s_15s_26_1_1_U782                                           |hls_dummy_mul_16s_15s_26_1_1_1733                                                                                                                                           |    11|
|1797  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__63                                                         |     8|
|1798  |    mul_16s_15s_26_1_1_U783                                           |hls_dummy_mul_16s_15s_26_1_1_1734                                                                                                                                           |    52|
|1799  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__27                                                         |     8|
|1800  |    mul_16s_15s_26_1_1_U784                                           |hls_dummy_mul_16s_15s_26_1_1_1735                                                                                                                                           |    11|
|1801  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__18                                                         |     8|
|1802  |    mul_16s_15s_26_1_1_U785                                           |hls_dummy_mul_16s_15s_26_1_1_1736                                                                                                                                           |     9|
|1803  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__23                                                         |     8|
|1804  |    mul_16s_15s_26_1_1_U786                                           |hls_dummy_mul_16s_15s_26_1_1_1737                                                                                                                                           |     9|
|1805  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__9                                                          |     8|
|1806  |    mul_16s_15s_26_1_1_U787                                           |hls_dummy_mul_16s_15s_26_1_1_1738                                                                                                                                           |    94|
|1807  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U287/tmp_product_funnel__11                                                         |     8|
|1808  |    mul_16s_15s_26_1_1_U788                                           |hls_dummy_mul_16s_15s_26_1_1_1739                                                                                                                                           |    52|
|1809  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__77                                                         |     8|
|1810  |    mul_16s_15s_26_1_1_U79                                            |hls_dummy_mul_16s_15s_26_1_1_1740                                                                                                                                           |    40|
|1811  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__185                                                        |     8|
|1812  |    mul_16s_15s_26_1_1_U790                                           |hls_dummy_mul_16s_15s_26_1_1_1741                                                                                                                                           |     8|
|1813  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__44                                                         |     8|
|1814  |    mul_16s_15s_26_1_1_U791                                           |hls_dummy_mul_16s_15s_26_1_1_1742                                                                                                                                           |    11|
|1815  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__354                                                        |     8|
|1816  |    mul_16s_15s_26_1_1_U792                                           |hls_dummy_mul_16s_15s_26_1_1_1743                                                                                                                                           |     9|
|1817  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__192                                                        |     8|
|1818  |    mul_16s_15s_26_1_1_U793                                           |hls_dummy_mul_16s_15s_26_1_1_1744                                                                                                                                           |    72|
|1819  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__186                                                        |     8|
|1820  |    mul_16s_15s_26_1_1_U794                                           |hls_dummy_mul_16s_15s_26_1_1_1745                                                                                                                                           |    52|
|1821  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__318                                                        |     8|
|1822  |    mul_16s_15s_26_1_1_U795                                           |hls_dummy_mul_16s_15s_26_1_1_1746                                                                                                                                           |    23|
|1823  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__14                                                         |     8|
|1824  |    mul_16s_15s_26_1_1_U796                                           |hls_dummy_mul_16s_15s_26_1_1_1747                                                                                                                                           |    11|
|1825  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__263                                                        |     8|
|1826  |    mul_16s_15s_26_1_1_U797                                           |hls_dummy_mul_16s_15s_26_1_1_1748                                                                                                                                           |     9|
|1827  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__312                                                        |     8|
|1828  |    mul_16s_15s_26_1_1_U798                                           |hls_dummy_mul_16s_15s_26_1_1_1749                                                                                                                                           |    55|
|1829  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__210                                                        |     8|
|1830  |    mul_16s_15s_26_1_1_U80                                            |hls_dummy_mul_16s_15s_26_1_1_1750                                                                                                                                           |    24|
|1831  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__58                                                         |     8|
|1832  |    mul_16s_15s_26_1_1_U800                                           |hls_dummy_mul_16s_15s_26_1_1_1751                                                                                                                                           |     9|
|1833  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__70                                                         |     8|
|1834  |    mul_16s_15s_26_1_1_U801                                           |hls_dummy_mul_16s_15s_26_1_1_1752                                                                                                                                           |    52|
|1835  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__76                                                         |     8|
|1836  |    mul_16s_15s_26_1_1_U802                                           |hls_dummy_mul_16s_15s_26_1_1_1753                                                                                                                                           |    11|
|1837  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__64                                                         |     8|
|1838  |    mul_16s_15s_26_1_1_U803                                           |hls_dummy_mul_16s_15s_26_1_1_1754                                                                                                                                           |    52|
|1839  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__106                                                        |     8|
|1840  |    mul_16s_15s_26_1_1_U804                                           |hls_dummy_mul_16s_15s_26_1_1_1755                                                                                                                                           |    11|
|1841  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__100                                                        |     8|
|1842  |    mul_16s_15s_26_1_1_U805                                           |hls_dummy_mul_16s_15s_26_1_1_1756                                                                                                                                           |     9|
|1843  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__103                                                        |     8|
|1844  |    mul_16s_15s_26_1_1_U806                                           |hls_dummy_mul_16s_15s_26_1_1_1757                                                                                                                                           |    27|
|1845  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__97                                                         |     8|
|1846  |    mul_16s_15s_26_1_1_U807                                           |hls_dummy_mul_16s_15s_26_1_1_1758                                                                                                                                           |    23|
|1847  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__106                                                        |     8|
|1848  |    mul_16s_15s_26_1_1_U808                                           |hls_dummy_mul_16s_15s_26_1_1_1759                                                                                                                                           |    52|
|1849  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__361                                                        |     8|
|1850  |    mul_16s_15s_26_1_1_U809                                           |hls_dummy_mul_16s_15s_26_1_1_1760                                                                                                                                           |    26|
|1851  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U276/tmp_product_funnel__4                                                          |     8|
|1852  |    mul_16s_15s_26_1_1_U81                                            |hls_dummy_mul_16s_15s_26_1_1_1761                                                                                                                                           |     9|
|1853  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__326                                                        |     8|
|1854  |    mul_16s_15s_26_1_1_U82                                            |hls_dummy_mul_16s_15s_26_1_1_1762                                                                                                                                           |    52|
|1855  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__204                                                        |     8|
|1856  |    mul_16s_15s_26_1_1_U83                                            |hls_dummy_mul_16s_15s_26_1_1_1763                                                                                                                                           |    11|
|1857  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__106                                                        |     8|
|1858  |    mul_16s_15s_26_1_1_U84                                            |hls_dummy_mul_16s_15s_26_1_1_1764                                                                                                                                           |    52|
|1859  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__88                                                         |     8|
|1860  |    mul_16s_15s_26_1_1_U85                                            |hls_dummy_mul_16s_15s_26_1_1_1765                                                                                                                                           |    11|
|1861  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__80                                                         |     8|
|1862  |    mul_16s_15s_26_1_1_U86                                            |hls_dummy_mul_16s_15s_26_1_1_1766                                                                                                                                           |     9|
|1863  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U369/tmp_product_funnel__84                                                         |     8|
|1864  |    mul_16s_15s_26_1_1_U87                                            |hls_dummy_mul_16s_15s_26_1_1_1767                                                                                                                                           |    27|
|1865  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__205                                                        |     8|
|1866  |    mul_16s_15s_26_1_1_U88                                            |hls_dummy_mul_16s_15s_26_1_1_1768                                                                                                                                           |    23|
|1867  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__23                                                         |     8|
|1868  |    mul_16s_15s_26_1_1_U89                                            |hls_dummy_mul_16s_15s_26_1_1_1769                                                                                                                                           |    52|
|1869  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__272                                                        |     8|
|1870  |    mul_16s_15s_26_1_1_U90                                            |hls_dummy_mul_16s_15s_26_1_1_1770                                                                                                                                           |     8|
|1871  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__175                                                        |     8|
|1872  |    mul_16s_15s_26_1_1_U91                                            |hls_dummy_mul_16s_15s_26_1_1_1771                                                                                                                                           |    11|
|1873  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__138                                                        |     8|
|1874  |    mul_16s_15s_26_1_1_U93                                            |hls_dummy_mul_16s_15s_26_1_1_1772                                                                                                                                           |     9|
|1875  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__52                                                         |     8|
|1876  |    mul_16s_15s_26_1_1_U95                                            |hls_dummy_mul_16s_15s_26_1_1_1773                                                                                                                                           |    52|
|1877  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__217                                                        |     8|
|1878  |    mul_16s_15s_26_1_1_U96                                            |hls_dummy_mul_16s_15s_26_1_1_1774                                                                                                                                           |    42|
|1879  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__73                                                         |     8|
|1880  |    mul_16s_15s_26_1_1_U97                                            |hls_dummy_mul_16s_15s_26_1_1_1775                                                                                                                                           |    11|
|1881  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__103                                                        |     8|
|1882  |    mul_16s_15s_26_1_1_U98                                            |hls_dummy_mul_16s_15s_26_1_1_1776                                                                                                                                           |     9|
|1883  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U252/tmp_product_funnel__95                                                         |     8|
|1884  |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_s                                                                                                | 33149|
|1885  |    tmp_103_reg_85554_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__10                                                                       |     8|
|1886  |    tmp_158_reg_86089_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__84                                                                       |     8|
|1887  |    tmp_173_reg_86234_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__27                                                                       |     8|
|1888  |    tmp_26_reg_84799_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__94                                                                       |     8|
|1889  |    tmp_175_reg_86254_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__151                                                                      |     8|
|1890  |    tmp_309_reg_87564_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__96                                                                       |     8|
|1891  |    tmp_311_reg_87584_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__144                                                                      |     8|
|1892  |    tmp_164_reg_86149_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__73                                                                       |     8|
|1893  |    tmp_190_reg_86399_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__29                                                                       |     8|
|1894  |    tmp_216_reg_86654_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__103                                                                      |     8|
|1895  |    tmp_22_reg_84759_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__52                                                                       |     8|
|1896  |    tmp_207_reg_86569_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__74                                                                       |     8|
|1897  |    tmp_128_reg_85794_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__172                                                                      |     8|
|1898  |    tmp_176_reg_86264_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__120                                                                      |     8|
|1899  |    tmp_129_reg_85804_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__142                                                                      |     8|
|1900  |    tmp_133_reg_85844_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__31                                                                       |     8|
|1901  |    tmp_57_reg_85104_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__86                                                                       |     8|
|1902  |    tmp_56_reg_85094_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__171                                                                      |     8|
|1903  |    tmp_48_reg_85014_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__51                                                                       |     8|
|1904  |    tmp_49_reg_85024_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__28                                                                       |     8|
|1905  |    tmp_45_reg_84984_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__26                                                                       |     8|
|1906  |    tmp_43_reg_84964_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__39                                                                       |     8|
|1907  |    tmp_44_reg_84974_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__17                                                                       |     8|
|1908  |    tmp_42_reg_84954_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__71                                                                       |     8|
|1909  |    tmp_40_reg_84939_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__118                                                                      |     8|
|1910  |    tmp_135_reg_85864_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__127                                                                      |     8|
|1911  |    tmp_208_reg_86579_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__137                                                                      |     8|
|1912  |    tmp_6_reg_84564_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__78                                                                       |     8|
|1913  |    tmp_8_reg_84574_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__30                                                                       |     8|
|1914  |    tmp_1_reg_84594_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__141                                                                      |     8|
|1915  |    tmp_7_reg_84624_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__69                                                                       |     8|
|1916  |    tmp_19_reg_84734_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__43                                                                       |     8|
|1917  |    tmp_23_reg_84769_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__14                                                                       |     8|
|1918  |    tmp_25_reg_84789_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__18                                                                       |     8|
|1919  |    tmp_213_reg_86624_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__64                                                                       |     8|
|1920  |    tmp_97_reg_85494_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__59                                                                       |     8|
|1921  |    tmp_96_reg_85484_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__134                                                                      |     8|
|1922  |    tmp_88_reg_85404_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__61                                                                       |     8|
|1923  |    tmp_89_reg_85414_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__50                                                                       |     8|
|1924  |    tmp_93_reg_85454_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__53                                                                       |     8|
|1925  |    tmp_95_reg_85474_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__153                                                                      |     8|
|1926  |    tmp_94_reg_85464_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__2                                                                        |     8|
|1927  |    tmp_85_reg_85374_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__13                                                                       |     8|
|1928  |    tmp_82_reg_85349_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__12                                                                       |     8|
|1929  |    tmp_84_reg_85364_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__82                                                                       |     8|
|1930  |    tmp_81_reg_85339_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__169                                                                      |     8|
|1931  |    tmp_80_reg_85329_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__48                                                                       |     8|
|1932  |    tmp_91_reg_85434_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__148                                                                      |     8|
|1933  |    tmp_90_reg_85424_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__88                                                                       |     8|
|1934  |    tmp_92_reg_85444_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__155                                                                      |     8|
|1935  |    tmp_38_reg_84919_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__79                                                                       |     8|
|1936  |    tmp_306_reg_87534_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__115                                                                      |     8|
|1937  |    tmp_102_reg_85544_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__101                                                                      |     8|
|1938  |    tmp_105_reg_85569_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__11                                                                       |     8|
|1939  |    tmp_199_reg_86489_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__54                                                                       |     8|
|1940  |    tmp_138_reg_85894_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__99                                                                       |     8|
|1941  |    tmp_141_reg_85924_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__6                                                                        |     8|
|1942  |    tmp_162_reg_86129_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__81                                                                       |     8|
|1943  |    tmp_177_reg_86274_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__97                                                                       |     8|
|1944  |    tmp_123_reg_85749_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__9                                                                        |     8|
|1945  |    tmp_386_reg_88314_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__107                                                                      |     8|
|1946  |    tmp_195_reg_86449_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__3                                                                        |     8|
|1947  |    tmp_77_reg_85299_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__65                                                                       |     8|
|1948  |    tmp_76_reg_85289_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__70                                                                       |     8|
|1949  |    tmp_68_reg_85209_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__93                                                                       |     8|
|1950  |    tmp_69_reg_85219_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__129                                                                      |     8|
|1951  |    tmp_73_reg_85259_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__80                                                                       |     8|
|1952  |    tmp_75_reg_85279_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__117                                                                      |     8|
|1953  |    tmp_74_reg_85269_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__170                                                                      |     8|
|1954  |    tmp_65_reg_85179_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__35                                                                       |     8|
|1955  |    tmp_63_reg_85159_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__160                                                                      |     8|
|1956  |    tmp_64_reg_85169_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__181                                                                      |     8|
|1957  |    tmp_61_reg_85144_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__68                                                                       |     8|
|1958  |    tmp_60_reg_85134_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__20                                                                       |     8|
|1959  |    tmp_71_reg_85239_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__41                                                                       |     8|
|1960  |    tmp_70_reg_85229_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__57                                                                       |     8|
|1961  |    tmp_72_reg_85249_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__130                                                                      |     8|
|1962  |    tmp_226_reg_86754_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__154                                                                      |     8|
|1963  |    tmp_229_reg_86784_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__105                                                                      |     8|
|1964  |    tmp_240_reg_86889_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__49                                                                       |     8|
|1965  |    tmp_255_reg_87034_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__66                                                                       |     8|
|1966  |    tmp_265_reg_87134_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__124                                                                      |     8|
|1967  |    tmp_267_reg_87154_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__25                                                                       |     8|
|1968  |    tmp_269_reg_87174_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__165                                                                      |     8|
|1969  |    tmp_210_reg_86594_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__16                                                                       |     8|
|1970  |    tmp_277_reg_87249_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__159                                                                      |     8|
|1971  |    tmp_165_reg_86159_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__90                                                                       |     8|
|1972  |    tmp_287_reg_87349_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__58                                                                       |     8|
|1973  |    tmp_288_reg_87359_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__67                                                                       |     8|
|1974  |    tmp_143_reg_85944_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__140                                                                      |     8|
|1975  |    tmp_296_reg_87434_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__4                                                                        |     8|
|1976  |    tmp_130_reg_85814_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__183                                                                      |     8|
|1977  |    tmp_347_reg_87934_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__55                                                                       |     8|
|1978  |    tmp_348_reg_87944_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__145                                                                      |     8|
|1979  |    tmp_350_reg_87964_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__89                                                                       |     8|
|1980  |    tmp_355_reg_88014_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__179                                                                      |     8|
|1981  |    tmp_357_reg_88029_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__168                                                                      |     8|
|1982  |    tmp_362_reg_88079_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__162                                                                      |     8|
|1983  |    tmp_378_reg_88234_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__138                                                                      |     8|
|1984  |    tmp_383_reg_88284_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__72                                                                       |     8|
|1985  |    tmp_387_reg_88324_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__146                                                                      |     8|
|1986  |    tmp_395_reg_88404_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__106                                                                      |     8|
|1987  |    tmp_396_reg_88414_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__98                                                                       |     8|
|1988  |    tmp_389_reg_88344_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__161                                                                      |     8|
|1989  |    tmp_317_reg_87639_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__174                                                                      |     8|
|1990  |    tmp_390_reg_88354_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__83                                                                       |     8|
|1991  |    tmp_285_reg_87329_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__15                                                                       |     8|
|1992  |    tmp_298_reg_87454_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__177                                                                      |     8|
|1993  |    tmp_290_reg_87379_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__46                                                                       |     8|
|1994  |    tmp_289_reg_87369_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__85                                                                       |     8|
|1995  |    tmp_291_reg_87389_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__23                                                                       |     8|
|1996  |    tmp_233_reg_86819_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__114                                                                      |     8|
|1997  |    tmp_235_reg_86839_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__157                                                                      |     8|
|1998  |    tmp_234_reg_86829_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__91                                                                       |     8|
|1999  |    tmp_282_reg_87299_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__40                                                                       |     8|
|2000  |    tmp_337_reg_87834_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__47                                                                       |     8|
|2001  |    tmp_336_reg_87824_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__7                                                                        |     8|
|2002  |    tmp_328_reg_87749_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__176                                                                      |     8|
|2003  |    tmp_332_reg_87789_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__131                                                                      |     8|
|2004  |    tmp_334_reg_87809_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__102                                                                      |     8|
|2005  |    tmp_333_reg_87799_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__44                                                                       |     8|
|2006  |    tmp_324_reg_87709_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__125                                                                      |     8|
|2007  |    tmp_322_reg_87689_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__21                                                                       |     8|
|2008  |    tmp_323_reg_87699_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__163                                                                      |     8|
|2009  |    tmp_321_reg_87679_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__178                                                                      |     8|
|2010  |    tmp_320_reg_87669_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__24                                                                       |     8|
|2011  |    tmp_329_reg_87759_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__119                                                                      |     8|
|2012  |    tmp_331_reg_87779_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__112                                                                      |     8|
|2013  |    tmp_338_reg_87844_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__42                                                                       |     8|
|2014  |    tmp_326_reg_87729_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__150                                                                      |     8|
|2015  |    tmp_325_reg_87719_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__123                                                                      |     8|
|2016  |    tmp_55_reg_85084_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__36                                                                       |     8|
|2017  |    tmp_352_reg_87984_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__76                                                                       |     8|
|2018  |    tmp_297_reg_87444_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__8                                                                        |     8|
|2019  |    tmp_353_reg_87994_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__56                                                                       |     8|
|2020  |    tmp_126_reg_85774_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__135                                                                      |     8|
|2021  |    tmp_238_reg_86869_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__22                                                                       |     8|
|2022  |    tmp_343_reg_87894_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__63                                                                       |     8|
|2023  |    tmp_341_reg_87874_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__104                                                                      |     8|
|2024  |    tmp_340_reg_87864_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__139                                                                      |     8|
|2025  |    tmp_263_reg_87114_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__121                                                                      |     8|
|2026  |    tmp_261_reg_87094_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__1                                                                        |     8|
|2027  |    tmp_260_reg_87084_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__5                                                                        |     8|
|2028  |    tmp_374_reg_88199_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__95                                                                       |     8|
|2029  |    tmp_373_reg_88189_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__32                                                                       |     8|
|2030  |    tmp_15_reg_84694_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__182                                                                      |     8|
|2031  |    tmp_258_reg_87064_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel                                                                           |     8|
|2032  |    tmp_246_reg_86949_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__164                                                                      |     8|
|2033  |    tmp_245_reg_86939_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__173                                                                      |     8|
|2034  |    tmp_363_reg_88089_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__38                                                                       |     8|
|2035  |    tmp_243_reg_86919_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__152                                                                      |     8|
|2036  |    tmp_2_reg_84544_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__118  |     8|
|2037  |    tmp_reg_84539_reg                                                 |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_39_reg_84929_reg_funnel__46                                                                        |     8|
|2038  |    tmp_39_reg_84929_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2    |     8|
|2039  |    tmp_41_reg_84949_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_39_reg_84929_reg_funnel__12                                                                        |     8|
|2040  |    tmp_153_reg_86039_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__106  |     8|
|2041  |    tmp_155_reg_86059_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__192  |     8|
|2042  |    tmp_154_reg_86049_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60   |     8|
|2043  |    tmp_273_reg_87209_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__81   |     8|
|2044  |    tmp_275_reg_87229_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__184  |     8|
|2045  |    tmp_274_reg_87219_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20   |     8|
|2046  |    tmp_79_reg_85319_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__205  |     8|
|2047  |    tmp_83_reg_85359_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_39_reg_84929_reg_funnel__38                                                                        |     8|
|2048  |    tmp_339_reg_87854_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__215  |     8|
|2049  |    tmp_356_reg_88024_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_39_reg_84929_reg_funnel__50                                                                        |     8|
|2050  |    tmp_231_reg_86799_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21   |     8|
|2051  |    tmp_292_reg_87399_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__160  |     8|
|2052  |    tmp_295_reg_87424_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57   |     8|
|2053  |    tmp_294_reg_87414_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__242  |     8|
|2054  |    tmp_223_reg_86724_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__181  |     8|
|2055  |    tmp_279_reg_87269_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10   |     8|
|2056  |    tmp_293_reg_87409_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_39_reg_84929_reg_funnel__21                                                                        |     8|
|2057  |    tmp_283_reg_87309_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__244  |     8|
|2058  |    tmp_281_reg_87289_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__266  |     8|
|2059  |    tmp_280_reg_87279_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42   |     8|
|2060  |    tmp_319_reg_87659_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__214  |     8|
|2061  |    tmp_335_reg_87819_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_39_reg_84929_reg_funnel__5                                                                         |     8|
|2062  |    tmp_384_reg_88294_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__120  |     8|
|2063  |    tmp_391_reg_88364_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__199  |     8|
|2064  |    tmp_397_reg_88424_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22   |     8|
|2065  |    tmp_385_reg_88304_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__76   |     8|
|2066  |    tmp_212_reg_86614_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__270  |     8|
|2067  |    tmp_393_reg_88384_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__177  |     8|
|2068  |    tmp_380_reg_88254_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__159  |     8|
|2069  |    tmp_183_reg_86334_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__243  |     8|
|2070  |    tmp_181_reg_86314_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__108  |     8|
|2071  |    tmp_180_reg_86304_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__100  |     8|
|2072  |    tmp_203_reg_86529_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__92   |     8|
|2073  |    tmp_201_reg_86509_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__216  |     8|
|2074  |    tmp_200_reg_86499_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__207  |     8|
|2075  |    tmp_305_reg_87524_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__130  |     8|
|2076  |    tmp_119_reg_85709_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__72   |     8|
|2077  |    tmp_125_reg_85769_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_39_reg_84929_reg_funnel__56                                                                        |     8|
|2078  |    tmp_108_reg_85599_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__133  |     8|
|2079  |    tmp_163_reg_86139_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29   |     8|
|2080  |    tmp_161_reg_86119_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__264  |     8|
|2081  |    tmp_160_reg_86109_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56   |     8|
|2082  |    tmp_17_reg_84714_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__128  |     8|
|2083  |    tmp_312_reg_87594_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34   |     8|
|2084  |    tmp_315_reg_87619_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__70   |     8|
|2085  |    tmp_313_reg_87604_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__96   |     8|
|2086  |    tmp_159_reg_86099_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__147  |     8|
|2087  |    tmp_59_reg_85124_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__239  |     8|
|2088  |    tmp_62_reg_85154_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_39_reg_84929_reg_funnel__19                                                                        |     8|
|2089  |    tmp_303_reg_87504_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__156  |     8|
|2090  |    tmp_301_reg_87484_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__145  |     8|
|2091  |    tmp_300_reg_87474_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__84   |     8|
|2092  |    tmp_302_reg_87494_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31   |     8|
|2093  |    tmp_37_reg_84909_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__165  |     8|
|2094  |    tmp_36_reg_84899_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25   |     8|
|2095  |    tmp_28_reg_84819_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__237  |     8|
|2096  |    tmp_29_reg_84829_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__174  |     8|
|2097  |    tmp_20_reg_84744_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_367_reg_88129_reg_funnel__17                                                                       |     8|
|2098  |    tmp_24_reg_84779_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62   |     8|
|2099  |    tmp_21_reg_84749_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__275  |     8|
|2100  |    tmp_27_reg_84809_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__259  |     8|
|2101  |    tmp_198_reg_86479_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24   |     8|
|2102  |    tmp_186_reg_86364_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__143  |     8|
|2103  |    tmp_185_reg_86354_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__173  |     8|
|2104  |    tmp_218_reg_86674_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__99   |     8|
|2105  |    tmp_206_reg_86559_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36   |     8|
|2106  |    tmp_205_reg_86549_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__252  |     8|
|2107  |    tmp_237_reg_86859_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__186  |     8|
|2108  |    tmp_236_reg_86849_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__116  |     8|
|2109  |    tmp_227_reg_86764_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49   |     8|
|2110  |    tmp_228_reg_86774_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__261  |     8|
|2111  |    tmp_219_reg_86684_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__201  |     8|
|2112  |    tmp_224_reg_86734_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__127  |     8|
|2113  |    tmp_222_reg_86714_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55   |     8|
|2114  |    tmp_221_reg_86704_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__263  |     8|
|2115  |    tmp_220_reg_86694_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__197  |     8|
|2116  |    tmp_232_reg_86809_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__87   |     8|
|2117  |    tmp_225_reg_86744_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14   |     8|
|2118  |    tmp_376_reg_88219_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__113  |     8|
|2119  |    tmp_367_reg_88129_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__79   |     8|
|2120  |    tmp_368_reg_88139_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45   |     8|
|2121  |    tmp_364_reg_88099_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__191  |     8|
|2122  |    tmp_366_reg_88119_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__158  |     8|
|2123  |    tmp_365_reg_88109_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__124  |     8|
|2124  |    tmp_157_reg_86079_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__246  |     8|
|2125  |    tmp_156_reg_86069_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__235  |     8|
|2126  |    tmp_148_reg_85989_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__203  |     8|
|2127  |    tmp_149_reg_85999_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__97   |     8|
|2128  |    tmp_139_reg_85904_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__69   |     8|
|2129  |    tmp_146_reg_85974_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_367_reg_88129_reg_funnel__21                                                                       |     8|
|2130  |    tmp_144_reg_85954_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59   |     8|
|2131  |    tmp_142_reg_85934_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__269  |     8|
|2132  |    tmp_140_reg_85914_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__155  |     8|
|2133  |    tmp_284_reg_87319_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__169  |     8|
|2134  |    tmp_392_reg_88374_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__126  |     8|
|2135  |    tmp_388_reg_88334_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__102  |     8|
|2136  |    tmp_351_reg_87974_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__74   |     8|
|2137  |    tmp_345_reg_87914_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37   |     8|
|2138  |    tmp_344_reg_87904_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__254  |     8|
|2139  |    tmp_168_reg_86184_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__157  |     8|
|2140  |    tmp_169_reg_86194_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__122  |     8|
|2141  |    tmp_217_reg_86664_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3    |     8|
|2142  |    tmp_58_reg_85114_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__82   |     8|
|2143  |    tmp_47_reg_85004_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12   |     8|
|2144  |    tmp_46_reg_84994_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__178  |     8|
|2145  |    tmp_117_reg_85689_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54   |     8|
|2146  |    tmp_116_reg_85679_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__196  |     8|
|2147  |    tmp_109_reg_85609_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__163  |     8|
|2148  |    tmp_99_reg_85514_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__131  |     8|
|2149  |    tmp_104_reg_85564_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_367_reg_88129_reg_funnel__77                                                                       |     8|
|2150  |    tmp_31_reg_84849_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__115  |     8|
|2151  |    tmp_30_reg_84839_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48   |     8|
|2152  |    tmp_32_reg_84859_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__260  |     8|
|2153  |    tmp_197_reg_86469_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__198  |     8|
|2154  |    tmp_196_reg_86459_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__136  |     8|
|2155  |    tmp_187_reg_86374_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__67   |     8|
|2156  |    tmp_189_reg_86389_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__279  |     8|
|2157  |    tmp_184_reg_86344_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__209  |     8|
|2158  |    tmp_182_reg_86324_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__149  |     8|
|2159  |    tmp_33_reg_84869_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__109  |     8|
|2160  |    tmp_35_reg_84889_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41   |     8|
|2161  |    tmp_34_reg_84879_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__257  |     8|
|2162  |    tmp_16_reg_84704_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__150  |     8|
|2163  |    tmp_9_reg_84634_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__187  |     8|
|2164  |    tmp_13_reg_84674_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__119  |     8|
|2165  |    tmp_14_reg_84684_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50   |     8|
|2166  |    tmp_s_reg_84584_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__202  |     8|
|2167  |    tmp_4_reg_84554_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__138  |     8|
|2168  |    tmp_11_reg_84654_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__256  |     8|
|2169  |    tmp_10_reg_84644_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__190  |     8|
|2170  |    tmp_12_reg_84664_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__125  |     8|
|2171  |    tmp_215_reg_86644_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__123  |     8|
|2172  |    tmp_214_reg_86634_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52   |     8|
|2173  |    tmp_204_reg_86539_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40   |     8|
|2174  |    tmp_202_reg_86519_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__255  |     8|
|2175  |    tmp_370_reg_88159_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__234  |     8|
|2176  |    tmp_369_reg_88149_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__168  |     8|
|2177  |    tmp_371_reg_88169_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__148  |     8|
|2178  |    tmp_361_reg_88069_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__103  |     8|
|2179  |    tmp_360_reg_88059_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39   |     8|
|2180  |    tmp_359_reg_88049_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__229  |     8|
|2181  |    tmp_377_reg_88229_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_257_reg_87054_reg_funnel__75                                                                       |     8|
|2182  |    tmp_257_reg_87054_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__93   |     8|
|2183  |    tmp_256_reg_87044_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33   |     8|
|2184  |    tmp_247_reg_86959_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__248  |     8|
|2185  |    tmp_248_reg_86969_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__185  |     8|
|2186  |    tmp_253_reg_87014_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__112  |     8|
|2187  |    tmp_254_reg_87024_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43   |     8|
|2188  |    tmp_239_reg_86879_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16   |     8|
|2189  |    tmp_251_reg_86999_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_257_reg_87054_reg_funnel__60                                                                       |     8|
|2190  |    tmp_244_reg_86929_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__172  |     8|
|2191  |    tmp_242_reg_86909_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__98   |     8|
|2192  |    tmp_241_reg_86899_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35   |     8|
|2193  |    tmp_250_reg_86989_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7    |     8|
|2194  |    tmp_249_reg_86979_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__223  |     8|
|2195  |    tmp_252_reg_87004_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44   |     8|
|2196  |    tmp_342_reg_87884_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__141  |     8|
|2197  |    tmp_372_reg_88179_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__249  |     8|
|2198  |    tmp_358_reg_88039_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__211  |     8|
|2199  |    tmp_346_reg_87924_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__152  |     8|
|2200  |    tmp_137_reg_85884_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__77   |     8|
|2201  |    tmp_136_reg_85874_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6    |     8|
|2202  |    tmp_134_reg_85854_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__221  |     8|
|2203  |    tmp_124_reg_85759_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26   |     8|
|2204  |    tmp_122_reg_85739_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__238  |     8|
|2205  |    tmp_121_reg_85729_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__176  |     8|
|2206  |    tmp_120_reg_85719_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__101  |     8|
|2207  |    tmp_276_reg_87239_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__111  |     8|
|2208  |    tmp_268_reg_87164_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__179  |     8|
|2209  |    tmp_259_reg_87074_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__117  |     8|
|2210  |    tmp_272_reg_87204_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_257_reg_87054_reg_funnel__30                                                                       |     8|
|2211  |    tmp_264_reg_87124_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__265  |     8|
|2212  |    tmp_262_reg_87104_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__250  |     8|
|2213  |    tmp_270_reg_87184_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5    |     8|
|2214  |    tmp_271_reg_87194_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__217  |     8|
|2215  |    tmp_278_reg_87259_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23   |     8|
|2216  |    tmp_266_reg_87144_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__236  |     8|
|2217  |    tmp_381_reg_88264_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__268  |     8|
|2218  |    tmp_349_reg_87954_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__200  |     8|
|2219  |    tmp_318_reg_87649_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__137  |     8|
|2220  |    tmp_211_reg_86604_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__68   |     8|
|2221  |    tmp_316_reg_87629_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__280  |     8|
|2222  |    tmp_307_reg_87544_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__210  |     8|
|2223  |    tmp_308_reg_87554_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__231  |     8|
|2224  |    tmp_299_reg_87464_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__151  |     8|
|2225  |    tmp_314_reg_87614_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_257_reg_87054_reg_funnel__15                                                                       |     8|
|2226  |    tmp_304_reg_87514_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66   |     8|
|2227  |    tmp_113_reg_85649_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__251  |     8|
|2228  |    tmp_115_reg_85669_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__114  |     8|
|2229  |    tmp_114_reg_85659_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47   |     8|
|2230  |    tmp_101_reg_85534_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__88   |     8|
|2231  |    tmp_100_reg_85524_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17   |     8|
|2232  |    tmp_127_reg_85784_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51   |     8|
|2233  |    tmp_78_reg_85309_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30   |     8|
|2234  |    tmp_67_reg_85199_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__247  |     8|
|2235  |    tmp_66_reg_85189_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__183  |     8|
|2236  |    tmp_174_reg_86244_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53   |     8|
|2237  |    tmp_178_reg_86284_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__227  |     8|
|2238  |    tmp_166_reg_86169_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__162  |     8|
|2239  |    tmp_193_reg_86429_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58   |     8|
|2240  |    tmp_194_reg_86439_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__267  |     8|
|2241  |    tmp_179_reg_86294_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__73   |     8|
|2242  |    tmp_188_reg_86384_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_394_reg_88394_reg_funnel__2                                                                        |     8|
|2243  |    tmp_53_reg_85064_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__134  |     8|
|2244  |    tmp_54_reg_85074_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63   |     8|
|2245  |    tmp_209_reg_86589_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_394_reg_88394_reg_funnel__17                                                                       |     8|
|2246  |    tmp_394_reg_88394_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__144  |     8|
|2247  |    tmp_379_reg_88244_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__188  |     8|
|2248  |    tmp_398_reg_88434_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_394_reg_88394_reg_funnel__12                                                                       |     8|
|2249  |    tmp_354_reg_88004_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__226  |     8|
|2250  |    mac_muladd_16s_12ns_26ns_26_1_1_U1313                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1                                                                                                                                   |    26|
|2251  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_986                                                                                                                       |    26|
|2252  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7    |     8|
|2253  |    mac_muladd_16s_12ns_26ns_26_1_1_U1334                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_158                                                                                                                               |    26|
|2254  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_985                                                                                                                       |    26|
|2255  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5    |     8|
|2256  |    mac_muladd_16s_12ns_26ns_26_1_1_U1355                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_159                                                                                                                               |    26|
|2257  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_984                                                                                                                       |    26|
|2258  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16   |     8|
|2259  |    mac_muladd_16s_12ns_26ns_26_1_1_U1376                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_160                                                                                                                               |    26|
|2260  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_983                                                                                                                       |    26|
|2261  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24   |     8|
|2262  |    mac_muladd_16s_12ns_26ns_26_1_1_U1397                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_161                                                                                                                               |    26|
|2263  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_982                                                                                                                       |    26|
|2264  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21   |     8|
|2265  |    mac_muladd_16s_12ns_26ns_26_1_1_U1418                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_162                                                                                                                               |    26|
|2266  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_981                                                                                                                       |    26|
|2267  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1    |     8|
|2268  |    mac_muladd_16s_12ns_26ns_26_1_1_U1439                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_163                                                                                                                               |    26|
|2269  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_980                                                                                                                       |    26|
|2270  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10   |     8|
|2271  |    mac_muladd_16s_12ns_26ns_26_1_1_U1460                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_164                                                                                                                               |    26|
|2272  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_979                                                                                                                       |    26|
|2273  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3    |     8|
|2274  |    mac_muladd_16s_12ns_26ns_26_1_1_U1481                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_165                                                                                                                               |    27|
|2275  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_978                                                                                                                       |    27|
|2276  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12   |     8|
|2277  |    mac_muladd_16s_12ns_26ns_26_1_1_U1502                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_166                                                                                                                               |    26|
|2278  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_977                                                                                                                       |    26|
|2279  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__1  |     8|
|2280  |    mac_muladd_16s_12ns_26ns_26_1_1_U1523                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_167                                                                                                                               |    10|
|2281  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_976                                                                                                                       |    10|
|2282  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel     |     8|
|2283  |    mac_muladd_16s_12ns_26ns_26_1_1_U1544                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_168                                                                                                                               |    27|
|2284  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_975                                                                                                                       |    27|
|2285  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21   |     8|
|2286  |    mac_muladd_16s_12ns_26ns_26_1_1_U1565                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_169                                                                                                                               |    26|
|2287  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_974                                                                                                                       |    26|
|2288  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel     |     8|
|2289  |    mac_muladd_16s_12ns_26ns_26_1_1_U1586                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_170                                                                                                                               |    26|
|2290  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_973                                                                                                                       |    26|
|2291  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__3  |     8|
|2292  |    mac_muladd_16s_12ns_26ns_26_1_1_U1607                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_171                                                                                                                               |    26|
|2293  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_972                                                                                                                       |    26|
|2294  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9    |     8|
|2295  |    mac_muladd_16s_12ns_26ns_26_1_1_U1628                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_172                                                                                                                               |    26|
|2296  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_971                                                                                                                       |    26|
|2297  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__2  |     8|
|2298  |    mac_muladd_16s_12ns_26ns_26_1_1_U1649                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_173                                                                                                                               |    26|
|2299  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_970                                                                                                                       |    26|
|2300  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14   |     8|
|2301  |    mac_muladd_16s_12ns_26ns_26_1_1_U1670                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_174                                                                                                                               |    26|
|2302  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_969                                                                                                                       |    26|
|2303  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8    |     8|
|2304  |    mac_muladd_16s_12ns_26ns_26_1_1_U1691                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_175                                                                                                                               |    26|
|2305  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_968                                                                                                                       |    26|
|2306  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__1  |     8|
|2307  |    mac_muladd_16s_12ns_26ns_26_1_1_U1712                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_176                                                                                                                               |    26|
|2308  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                                                                                                           |    26|
|2309  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__2  |     8|
|2310  |    mac_muladd_16s_15s_26ns_26_1_1_U1314                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1                                                                                                                                    |    19|
|2311  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_967                                                                                                                        |    19|
|2312  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__121  |     8|
|2313  |    mac_muladd_16s_15s_26ns_26_1_1_U1315                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_177                                                                                                                                |    26|
|2314  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_966                                                                                                                        |    26|
|2315  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__134  |     8|
|2316  |    mac_muladd_16s_15s_26ns_26_1_1_U1316                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_178                                                                                                                                |    37|
|2317  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_965                                                                                                                        |    37|
|2318  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__74   |     8|
|2319  |    mac_muladd_16s_15s_26ns_26_1_1_U1317                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_179                                                                                                                                |    68|
|2320  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_964                                                                                                                        |    68|
|2321  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__140  |     8|
|2322  |    mac_muladd_16s_15s_26ns_26_1_1_U1318                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_180                                                                                                                                |    52|
|2323  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_963                                                                                                                        |    52|
|2324  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38   |     8|
|2325  |    mac_muladd_16s_15s_26ns_26_1_1_U1319                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_181                                                                                                                                |    58|
|2326  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_962                                                                                                                        |    58|
|2327  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__278  |     8|
|2328  |    mac_muladd_16s_15s_26ns_26_1_1_U1320                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_182                                                                                                                                |    28|
|2329  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_961                                                                                                                        |    28|
|2330  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29   |     8|
|2331  |    mac_muladd_16s_15s_26ns_26_1_1_U1321                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_183                                                                                                                                |    11|
|2332  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_960                                                                                                                        |    11|
|2333  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2    |     8|
|2334  |    mac_muladd_16s_15s_26ns_26_1_1_U1322                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_184                                                                                                                                |    63|
|2335  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_959                                                                                                                        |    63|
|2336  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__220  |     8|
|2337  |    mac_muladd_16s_15s_26ns_26_1_1_U1323                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_185                                                                                                                                |    38|
|2338  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_958                                                                                                                        |    38|
|2339  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11   |     8|
|2340  |    mac_muladd_16s_15s_26ns_26_1_1_U1324                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_186                                                                                                                                |    24|
|2341  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_957                                                                                                                        |    24|
|2342  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__106  |     8|
|2343  |    mac_muladd_16s_15s_26ns_26_1_1_U1325                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_187                                                                                                                                |    68|
|2344  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_956                                                                                                                        |    68|
|2345  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4    |     8|
|2346  |    mac_muladd_16s_15s_26ns_26_1_1_U1326                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_188                                                                                                                                |    27|
|2347  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_955                                                                                                                        |    27|
|2348  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__77   |     8|
|2349  |    mac_muladd_16s_15s_26ns_26_1_1_U1327                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_189                                                                                                                                |    51|
|2350  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_954                                                                                                                        |    51|
|2351  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__113  |     8|
|2352  |    mac_muladd_16s_15s_26ns_26_1_1_U1328                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_190                                                                                                                                |    24|
|2353  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_953                                                                                                                        |    24|
|2354  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__80   |     8|
|2355  |    mac_muladd_16s_15s_26ns_26_1_1_U1329                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_191                                                                                                                                |    43|
|2356  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_952                                                                                                                        |    43|
|2357  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34   |     8|
|2358  |    mac_muladd_16s_15s_26ns_26_1_1_U1330                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_192                                                                                                                                |    52|
|2359  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_951                                                                                                                        |    52|
|2360  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__107  |     8|
|2361  |    mac_muladd_16s_15s_26ns_26_1_1_U1331                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_193                                                                                                                                |    25|
|2362  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_950                                                                                                                        |    25|
|2363  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__86   |     8|
|2364  |    mac_muladd_16s_15s_26ns_26_1_1_U1332                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_194                                                                                                                                |    71|
|2365  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_949                                                                                                                        |    71|
|2366  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26   |     8|
|2367  |    mac_muladd_16s_15s_26ns_26_1_1_U1333                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_195                                                                                                                                |    24|
|2368  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_948                                                                                                                        |    24|
|2369  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56   |     8|
|2370  |    mac_muladd_16s_15s_26ns_26_1_1_U1335                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_196                                                                                                                                |    23|
|2371  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_947                                                                                                                        |    23|
|2372  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29   |     8|
|2373  |    mac_muladd_16s_15s_26ns_26_1_1_U1336                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_197                                                                                                                                |    41|
|2374  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_946                                                                                                                        |    41|
|2375  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27   |     8|
|2376  |    mac_muladd_16s_15s_26ns_26_1_1_U1337                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_198                                                                                                                                |    42|
|2377  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_945                                                                                                                        |    42|
|2378  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__194  |     8|
|2379  |    mac_muladd_16s_15s_26ns_26_1_1_U1338                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_199                                                                                                                                |    51|
|2380  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_944                                                                                                                        |    51|
|2381  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20   |     8|
|2382  |    mac_muladd_16s_15s_26ns_26_1_1_U1339                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_200                                                                                                                                |    76|
|2383  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_943                                                                                                                        |    76|
|2384  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__161  |     8|
|2385  |    mac_muladd_16s_15s_26ns_26_1_1_U1340                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_201                                                                                                                                |    43|
|2386  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_942                                                                                                                        |    43|
|2387  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16   |     8|
|2388  |    mac_muladd_16s_15s_26ns_26_1_1_U1341                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_202                                                                                                                                |    26|
|2389  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_941                                                                                                                        |    26|
|2390  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__110  |     8|
|2391  |    mac_muladd_16s_15s_26ns_26_1_1_U1342                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_203                                                                                                                                |    59|
|2392  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_940                                                                                                                        |    59|
|2393  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__274  |     8|
|2394  |    mac_muladd_16s_15s_26ns_26_1_1_U1343                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_204                                                                                                                                |    26|
|2395  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_939                                                                                                                        |    26|
|2396  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__204  |     8|
|2397  |    mac_muladd_16s_15s_26ns_26_1_1_U1344                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_205                                                                                                                                |    23|
|2398  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_938                                                                                                                        |    23|
|2399  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8    |     8|
|2400  |    mac_muladd_16s_15s_26ns_26_1_1_U1345                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_206                                                                                                                                |    68|
|2401  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_937                                                                                                                        |    68|
|2402  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43   |     8|
|2403  |    mac_muladd_16s_15s_26ns_26_1_1_U1346                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_207                                                                                                                                |    27|
|2404  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_936                                                                                                                        |    27|
|2405  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__111  |     8|
|2406  |    mac_muladd_16s_15s_26ns_26_1_1_U1347                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_208                                                                                                                                |    66|
|2407  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_935                                                                                                                        |    66|
|2408  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5    |     8|
|2409  |    mac_muladd_16s_15s_26ns_26_1_1_U1348                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_209                                                                                                                                |    25|
|2410  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_934                                                                                                                        |    25|
|2411  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__78   |     8|
|2412  |    mac_muladd_16s_15s_26ns_26_1_1_U1349                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_210                                                                                                                                |    23|
|2413  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_933                                                                                                                        |    23|
|2414  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__107  |     8|
|2415  |    mac_muladd_16s_15s_26ns_26_1_1_U1350                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_211                                                                                                                                |    29|
|2416  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_932                                                                                                                        |    29|
|2417  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61   |     8|
|2418  |    mac_muladd_16s_15s_26ns_26_1_1_U1351                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_212                                                                                                                                |    95|
|2419  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_931                                                                                                                        |    95|
|2420  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__132  |     8|
|2421  |    mac_muladd_16s_15s_26ns_26_1_1_U1352                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_213                                                                                                                                |    53|
|2422  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_930                                                                                                                        |    53|
|2423  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53   |     8|
|2424  |    mac_muladd_16s_15s_26ns_26_1_1_U1353                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_214                                                                                                                                |    23|
|2425  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_929                                                                                                                        |    23|
|2426  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__118  |     8|
|2427  |    mac_muladd_16s_15s_26ns_26_1_1_U1354                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_215                                                                                                                                |    26|
|2428  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_928                                                                                                                        |    26|
|2429  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__72   |     8|
|2430  |    mac_muladd_16s_15s_26ns_26_1_1_U1356                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_216                                                                                                                                |    24|
|2431  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_927                                                                                                                        |    24|
|2432  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__76   |     8|
|2433  |    mac_muladd_16s_15s_26ns_26_1_1_U1357                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_217                                                                                                                                |    37|
|2434  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_926                                                                                                                        |    37|
|2435  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__92                                                                       |     8|
|2436  |    mac_muladd_16s_15s_26ns_26_1_1_U1358                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_218                                                                                                                                |    69|
|2437  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_925                                                                                                                        |    69|
|2438  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52   |     8|
|2439  |    mac_muladd_16s_15s_26ns_26_1_1_U1359                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_219                                                                                                                                |    41|
|2440  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_924                                                                                                                        |    41|
|2441  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__167                                                                      |     8|
|2442  |    mac_muladd_16s_15s_26ns_26_1_1_U1360                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_220                                                                                                                                |    25|
|2443  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_923                                                                                                                        |    25|
|2444  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14   |     8|
|2445  |    mac_muladd_16s_15s_26ns_26_1_1_U1361                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_221                                                                                                                                |    23|
|2446  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_922                                                                                                                        |    23|
|2447  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30   |     8|
|2448  |    mac_muladd_16s_15s_26ns_26_1_1_U1362                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_222                                                                                                                                |    59|
|2449  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_921                                                                                                                        |    59|
|2450  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__126                                                                      |     8|
|2451  |    mac_muladd_16s_15s_26ns_26_1_1_U1363                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_223                                                                                                                                |    10|
|2452  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_920                                                                                                                        |    10|
|2453  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__62                                                                       |     8|
|2454  |    mac_muladd_16s_15s_26ns_26_1_1_U1364                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_224                                                                                                                                |    10|
|2455  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_919                                                                                                                        |    10|
|2456  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel       |     8|
|2457  |    mac_muladd_16s_15s_26ns_26_1_1_U1365                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_225                                                                                                                                |    68|
|2458  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_918                                                                                                                        |    68|
|2459  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12   |     8|
|2460  |    mac_muladd_16s_15s_26ns_26_1_1_U1366                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_226                                                                                                                                |    28|
|2461  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_917                                                                                                                        |    28|
|2462  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7    |     8|
|2463  |    mac_muladd_16s_15s_26ns_26_1_1_U1367                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_227                                                                                                                                |    53|
|2464  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_916                                                                                                                        |    53|
|2465  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__120  |     8|
|2466  |    mac_muladd_16s_15s_26ns_26_1_1_U1368                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_228                                                                                                                                |    24|
|2467  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_915                                                                                                                        |    24|
|2468  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__90   |     8|
|2469  |    mac_muladd_16s_15s_26ns_26_1_1_U1369                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_229                                                                                                                                |    44|
|2470  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_914                                                                                                                        |    44|
|2471  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24   |     8|
|2472  |    mac_muladd_16s_15s_26ns_26_1_1_U1370                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_230                                                                                                                                |    29|
|2473  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_913                                                                                                                        |    29|
|2474  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__109                                                                      |     8|
|2475  |    mac_muladd_16s_15s_26ns_26_1_1_U1371                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_231                                                                                                                                |    96|
|2476  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_912                                                                                                                        |    96|
|2477  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__111                                                                      |     8|
|2478  |    mac_muladd_16s_15s_26ns_26_1_1_U1372                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_232                                                                                                                                |    68|
|2479  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_911                                                                                                                        |    68|
|2480  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55   |     8|
|2481  |    mac_muladd_16s_15s_26ns_26_1_1_U1373                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_233                                                                                                                                |    21|
|2482  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_910                                                                                                                        |    21|
|2483  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__89   |     8|
|2484  |    mac_muladd_16s_15s_26ns_26_1_1_U1374                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_234                                                                                                                                |    28|
|2485  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_909                                                                                                                        |    28|
|2486  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28   |     8|
|2487  |    mac_muladd_16s_15s_26ns_26_1_1_U1375                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_235                                                                                                                                |    26|
|2488  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_908                                                                                                                        |    26|
|2489  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23   |     8|
|2490  |    mac_muladd_16s_15s_26ns_26_1_1_U1377                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_236                                                                                                                                |    38|
|2491  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_907                                                                                                                        |    38|
|2492  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__77                                                                       |     8|
|2493  |    mac_muladd_16s_15s_26ns_26_1_1_U1378                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_237                                                                                                                                |    67|
|2494  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_906                                                                                                                        |    67|
|2495  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50   |     8|
|2496  |    mac_muladd_16s_15s_26ns_26_1_1_U1379                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_238                                                                                                                                |    41|
|2497  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_905                                                                                                                        |    41|
|2498  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__45                                                                       |     8|
|2499  |    mac_muladd_16s_15s_26ns_26_1_1_U1380                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_239                                                                                                                                |    30|
|2500  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_904                                                                                                                        |    30|
|2501  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__70   |     8|
|2502  |    mac_muladd_16s_15s_26ns_26_1_1_U1381                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_240                                                                                                                                |    25|
|2503  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_903                                                                                                                        |    25|
|2504  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__98   |     8|
|2505  |    mac_muladd_16s_15s_26ns_26_1_1_U1382                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_241                                                                                                                                |    73|
|2506  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_902                                                                                                                        |    73|
|2507  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__110                                                                      |     8|
|2508  |    mac_muladd_16s_15s_26ns_26_1_1_U1383                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_242                                                                                                                                |    38|
|2509  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_901                                                                                                                        |    38|
|2510  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__60                                                                       |     8|
|2511  |    mac_muladd_16s_15s_26ns_26_1_1_U1384                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_243                                                                                                                                |    26|
|2512  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_900                                                                                                                        |    26|
|2513  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19   |     8|
|2514  |    mac_muladd_16s_15s_26ns_26_1_1_U1385                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_244                                                                                                                                |    69|
|2515  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_899                                                                                                                        |    69|
|2516  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__73   |     8|
|2517  |    mac_muladd_16s_15s_26ns_26_1_1_U1386                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_245                                                                                                                                |    28|
|2518  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_898                                                                                                                        |    28|
|2519  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48   |     8|
|2520  |    mac_muladd_16s_15s_26ns_26_1_1_U1387                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_246                                                                                                                                |    68|
|2521  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_897                                                                                                                        |    68|
|2522  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26   |     8|
|2523  |    mac_muladd_16s_15s_26ns_26_1_1_U1388                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_247                                                                                                                                |    27|
|2524  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_896                                                                                                                        |    27|
|2525  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31   |     8|
|2526  |    mac_muladd_16s_15s_26ns_26_1_1_U1389                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_248                                                                                                                                |    25|
|2527  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_895                                                                                                                        |    25|
|2528  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__68   |     8|
|2529  |    mac_muladd_16s_15s_26ns_26_1_1_U1390                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_249                                                                                                                                |    29|
|2530  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_894                                                                                                                        |    29|
|2531  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__122                                                                      |     8|
|2532  |    mac_muladd_16s_15s_26ns_26_1_1_U1391                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_250                                                                                                                                |    96|
|2533  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_893                                                                                                                        |    96|
|2534  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__143                                                                      |     8|
|2535  |    mac_muladd_16s_15s_26ns_26_1_1_U1392                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_251                                                                                                                                |    65|
|2536  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_892                                                                                                                        |    65|
|2537  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__133  |     8|
|2538  |    mac_muladd_16s_15s_26ns_26_1_1_U1393                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_252                                                                                                                                |    27|
|2539  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_891                                                                                                                        |    27|
|2540  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24   |     8|
|2541  |    mac_muladd_16s_15s_26ns_26_1_1_U1394                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_253                                                                                                                                |    29|
|2542  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_890                                                                                                                        |    29|
|2543  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20   |     8|
|2544  |    mac_muladd_16s_15s_26ns_26_1_1_U1395                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_254                                                                                                                                |    25|
|2545  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_889                                                                                                                        |    25|
|2546  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9    |     8|
|2547  |    mac_muladd_16s_15s_26ns_26_1_1_U1396                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_255                                                                                                                                |    29|
|2548  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_888                                                                                                                        |    29|
|2549  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__113                                                                      |     8|
|2550  |    mac_muladd_16s_15s_26ns_26_1_1_U1398                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_256                                                                                                                                |    67|
|2551  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_887                                                                                                                        |    67|
|2552  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1    |     8|
|2553  |    mac_muladd_16s_15s_26ns_26_1_1_U1399                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_257                                                                                                                                |    41|
|2554  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_886                                                                                                                        |    41|
|2555  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__132                                                                      |     8|
|2556  |    mac_muladd_16s_15s_26ns_26_1_1_U1400                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_258                                                                                                                                |    26|
|2557  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_885                                                                                                                        |    26|
|2558  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22   |     8|
|2559  |    mac_muladd_16s_15s_26ns_26_1_1_U1401                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_259                                                                                                                                |    23|
|2560  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_884                                                                                                                        |    23|
|2561  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5    |     8|
|2562  |    mac_muladd_16s_15s_26ns_26_1_1_U1402                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_260                                                                                                                                |    59|
|2563  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_883                                                                                                                        |    59|
|2564  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__108                                                                      |     8|
|2565  |    mac_muladd_16s_15s_26ns_26_1_1_U1403                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_261                                                                                                                                |    10|
|2566  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_882                                                                                                                        |    10|
|2567  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__149                                                                      |     8|
|2568  |    mac_muladd_16s_15s_26ns_26_1_1_U1404                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_262                                                                                                                                |    28|
|2569  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_881                                                                                                                        |    28|
|2570  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__67   |     8|
|2571  |    mac_muladd_16s_15s_26ns_26_1_1_U1405                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_263                                                                                                                                |    68|
|2572  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_880                                                                                                                        |    68|
|2573  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__94   |     8|
|2574  |    mac_muladd_16s_15s_26ns_26_1_1_U1406                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_264                                                                                                                                |    27|
|2575  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_879                                                                                                                        |    27|
|2576  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__90   |     8|
|2577  |    mac_muladd_16s_15s_26ns_26_1_1_U1407                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_265                                                                                                                                |    71|
|2578  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_878                                                                                                                        |    71|
|2579  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37   |     8|
|2580  |    mac_muladd_16s_15s_26ns_26_1_1_U1408                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_266                                                                                                                                |    25|
|2581  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_877                                                                                                                        |    25|
|2582  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30   |     8|
|2583  |    mac_muladd_16s_15s_26ns_26_1_1_U1409                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_267                                                                                                                                |    24|
|2584  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_876                                                                                                                        |    24|
|2585  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35   |     8|
|2586  |    mac_muladd_16s_15s_26ns_26_1_1_U1410                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_268                                                                                                                                |    29|
|2587  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_875                                                                                                                        |    29|
|2588  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__175                                                                      |     8|
|2589  |    mac_muladd_16s_15s_26ns_26_1_1_U1411                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_269                                                                                                                                |    96|
|2590  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_874                                                                                                                        |    96|
|2591  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__116                                                                      |     8|
|2592  |    mac_muladd_16s_15s_26ns_26_1_1_U1412                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_270                                                                                                                                |    68|
|2593  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_873                                                                                                                        |    68|
|2594  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8    |     8|
|2595  |    mac_muladd_16s_15s_26ns_26_1_1_U1413                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_271                                                                                                                                |    24|
|2596  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_872                                                                                                                        |    24|
|2597  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40   |     8|
|2598  |    mac_muladd_16s_15s_26ns_26_1_1_U1414                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_272                                                                                                                                |    23|
|2599  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_871                                                                                                                        |    23|
|2600  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__94   |     8|
|2601  |    mac_muladd_16s_15s_26ns_26_1_1_U1415                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_273                                                                                                                                |    21|
|2602  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_870                                                                                                                        |    21|
|2603  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__126  |     8|
|2604  |    mac_muladd_16s_15s_26ns_26_1_1_U1416                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_274                                                                                                                                |   102|
|2605  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_869                                                                                                                        |   102|
|2606  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32   |     8|
|2607  |    mac_muladd_16s_15s_26ns_26_1_1_U1417                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_275                                                                                                                                |    70|
|2608  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_868                                                                                                                        |    70|
|2609  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22   |     8|
|2610  |    mac_muladd_16s_15s_26ns_26_1_1_U1419                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_276                                                                                                                                |    44|
|2611  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_867                                                                                                                        |    44|
|2612  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__273  |     8|
|2613  |    mac_muladd_16s_15s_26ns_26_1_1_U1420                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_277                                                                                                                                |    28|
|2614  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_866                                                                                                                        |    28|
|2615  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20   |     8|
|2616  |    mac_muladd_16s_15s_26ns_26_1_1_U1421                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_278                                                                                                                                |    25|
|2617  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_865                                                                                                                        |    25|
|2618  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9    |     8|
|2619  |    mac_muladd_16s_15s_26ns_26_1_1_U1422                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_279                                                                                                                                |    42|
|2620  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_864                                                                                                                        |    42|
|2621  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__271  |     8|
|2622  |    mac_muladd_16s_15s_26ns_26_1_1_U1423                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_280                                                                                                                                |    58|
|2623  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_863                                                                                                                        |    58|
|2624  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__90   |     8|
|2625  |    mac_muladd_16s_15s_26ns_26_1_1_U1424                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_281                                                                                                                                |    25|
|2626  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_862                                                                                                                        |    25|
|2627  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15   |     8|
|2628  |    mac_muladd_16s_15s_26ns_26_1_1_U1425                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_282                                                                                                                                |    71|
|2629  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_861                                                                                                                        |    71|
|2630  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4    |     8|
|2631  |    mac_muladd_16s_15s_26ns_26_1_1_U1426                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_283                                                                                                                                |    32|
|2632  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_860                                                                                                                        |    32|
|2633  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19   |     8|
|2634  |    mac_muladd_16s_15s_26ns_26_1_1_U1427                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_284                                                                                                                                |    67|
|2635  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_859                                                                                                                        |    67|
|2636  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel       |     8|
|2637  |    mac_muladd_16s_15s_26ns_26_1_1_U1428                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_285                                                                                                                                |    27|
|2638  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_858                                                                                                                        |    27|
|2639  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__72   |     8|
|2640  |    mac_muladd_16s_15s_26ns_26_1_1_U1429                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_286                                                                                                                                |    25|
|2641  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_857                                                                                                                        |    25|
|2642  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__101  |     8|
|2643  |    mac_muladd_16s_15s_26ns_26_1_1_U1430                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_287                                                                                                                                |    45|
|2644  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_856                                                                                                                        |    45|
|2645  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__230  |     8|
|2646  |    mac_muladd_16s_15s_26ns_26_1_1_U1431                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_288                                                                                                                                |    24|
|2647  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_855                                                                                                                        |    24|
|2648  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__262  |     8|
|2649  |    mac_muladd_16s_15s_26ns_26_1_1_U1432                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_289                                                                                                                                |    69|
|2650  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_854                                                                                                                        |    69|
|2651  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24   |     8|
|2652  |    mac_muladd_16s_15s_26ns_26_1_1_U1433                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_290                                                                                                                                |    25|
|2653  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_853                                                                                                                        |    25|
|2654  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54   |     8|
|2655  |    mac_muladd_16s_15s_26ns_26_1_1_U1434                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_291                                                                                                                                |    24|
|2656  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_852                                                                                                                        |    24|
|2657  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__97   |     8|
|2658  |    mac_muladd_16s_15s_26ns_26_1_1_U1435                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_292                                                                                                                                |    27|
|2659  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_851                                                                                                                        |    27|
|2660  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__131  |     8|
|2661  |    mac_muladd_16s_15s_26ns_26_1_1_U1436                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_293                                                                                                                                |    30|
|2662  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_850                                                                                                                        |    30|
|2663  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64   |     8|
|2664  |    mac_muladd_16s_15s_26ns_26_1_1_U1437                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_294                                                                                                                                |    71|
|2665  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_849                                                                                                                        |    71|
|2666  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61   |     8|
|2667  |    mac_muladd_16s_15s_26ns_26_1_1_U1438                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_295                                                                                                                                |    41|
|2668  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_848                                                                                                                        |    41|
|2669  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__135  |     8|
|2670  |    mac_muladd_16s_15s_26ns_26_1_1_U1440                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_296                                                                                                                                |    40|
|2671  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_847                                                                                                                        |    40|
|2672  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60   |     8|
|2673  |    mac_muladd_16s_15s_26ns_26_1_1_U1441                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_297                                                                                                                                |    24|
|2674  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_846                                                                                                                        |    24|
|2675  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9    |     8|
|2676  |    mac_muladd_16s_15s_26ns_26_1_1_U1442                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_298                                                                                                                                |    74|
|2677  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_845                                                                                                                        |    74|
|2678  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__147                                                                      |     8|
|2679  |    mac_muladd_16s_15s_26ns_26_1_1_U1443                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_299                                                                                                                                |    44|
|2680  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_844                                                                                                                        |    44|
|2681  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__37                                                                       |     8|
|2682  |    mac_muladd_16s_15s_26ns_26_1_1_U1444                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_300                                                                                                                                |    43|
|2683  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_843                                                                                                                        |    43|
|2684  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__85   |     8|
|2685  |    mac_muladd_16s_15s_26ns_26_1_1_U1445                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_301                                                                                                                                |    52|
|2686  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_842                                                                                                                        |    52|
|2687  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10   |     8|
|2688  |    mac_muladd_16s_15s_26ns_26_1_1_U1446                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_302                                                                                                                                |    25|
|2689  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_841                                                                                                                        |    25|
|2690  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14   |     8|
|2691  |    mac_muladd_16s_15s_26ns_26_1_1_U1447                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_303                                                                                                                                |    51|
|2692  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_840                                                                                                                        |    51|
|2693  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47   |     8|
|2694  |    mac_muladd_16s_15s_26ns_26_1_1_U1448                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_304                                                                                                                                |    23|
|2695  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_839                                                                                                                        |    23|
|2696  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32   |     8|
|2697  |    mac_muladd_16s_15s_26ns_26_1_1_U1449                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_305                                                                                                                                |    40|
|2698  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_838                                                                                                                        |    40|
|2699  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__89   |     8|
|2700  |    mac_muladd_16s_15s_26ns_26_1_1_U1450                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_306                                                                                                                                |    33|
|2701  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_837                                                                                                                        |    33|
|2702  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__129  |     8|
|2703  |    mac_muladd_16s_15s_26ns_26_1_1_U1451                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_307                                                                                                                                |    96|
|2704  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_836                                                                                                                        |    96|
|2705  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__193  |     8|
|2706  |    mac_muladd_16s_15s_26ns_26_1_1_U1452                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_308                                                                                                                                |    54|
|2707  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_835                                                                                                                        |    54|
|2708  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__69   |     8|
|2709  |    mac_muladd_16s_15s_26ns_26_1_1_U1453                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_309                                                                                                                                |    26|
|2710  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_834                                                                                                                        |    26|
|2711  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__81   |     8|
|2712  |    mac_muladd_16s_15s_26ns_26_1_1_U1454                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_310                                                                                                                                |    25|
|2713  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_833                                                                                                                        |    25|
|2714  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__130  |     8|
|2715  |    mac_muladd_16s_15s_26ns_26_1_1_U1455                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_311                                                                                                                                |    22|
|2716  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_832                                                                                                                        |    22|
|2717  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44   |     8|
|2718  |    mac_muladd_16s_15s_26ns_26_1_1_U1456                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_312                                                                                                                                |    31|
|2719  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_831                                                                                                                        |    31|
|2720  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19   |     8|
|2721  |    mac_muladd_16s_15s_26ns_26_1_1_U1457                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_313                                                                                                                                |    72|
|2722  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_830                                                                                                                        |    72|
|2723  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__75   |     8|
|2724  |    mac_muladd_16s_15s_26ns_26_1_1_U1458                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_314                                                                                                                                |    56|
|2725  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_829                                                                                                                        |    56|
|2726  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__89   |     8|
|2727  |    mac_muladd_16s_15s_26ns_26_1_1_U1459                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_315                                                                                                                                |    24|
|2728  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_828                                                                                                                        |    24|
|2729  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25   |     8|
|2730  |    mac_muladd_16s_15s_26ns_26_1_1_U1461                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_316                                                                                                                                |    24|
|2731  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_827                                                                                                                        |    24|
|2732  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17   |     8|
|2733  |    mac_muladd_16s_15s_26ns_26_1_1_U1462                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_317                                                                                                                                |    61|
|2734  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_826                                                                                                                        |    61|
|2735  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__170  |     8|
|2736  |    mac_muladd_16s_15s_26ns_26_1_1_U1463                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_318                                                                                                                                |    10|
|2737  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_825                                                                                                                        |    10|
|2738  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__142  |     8|
|2739  |    mac_muladd_16s_15s_26ns_26_1_1_U1464                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_319                                                                                                                                |    25|
|2740  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_824                                                                                                                        |    25|
|2741  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23   |     8|
|2742  |    mac_muladd_16s_15s_26ns_26_1_1_U1465                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_320                                                                                                                                |    53|
|2743  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_823                                                                                                                        |    53|
|2744  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13   |     8|
|2745  |    mac_muladd_16s_15s_26ns_26_1_1_U1466                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_321                                                                                                                                |    28|
|2746  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_822                                                                                                                        |    28|
|2747  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21   |     8|
|2748  |    mac_muladd_16s_15s_26ns_26_1_1_U1467                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_322                                                                                                                                |    69|
|2749  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_821                                                                                                                        |    69|
|2750  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__108  |     8|
|2751  |    mac_muladd_16s_15s_26ns_26_1_1_U1468                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_323                                                                                                                                |    27|
|2752  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_820                                                                                                                        |    27|
|2753  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39   |     8|
|2754  |    mac_muladd_16s_15s_26ns_26_1_1_U1469                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_324                                                                                                                                |    24|
|2755  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_819                                                                                                                        |    24|
|2756  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52   |     8|
|2757  |    mac_muladd_16s_15s_26ns_26_1_1_U1470                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_325                                                                                                                                |    35|
|2758  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_818                                                                                                                        |    35|
|2759  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__272  |     8|
|2760  |    mac_muladd_16s_15s_26ns_26_1_1_U1471                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_326                                                                                                                                |   109|
|2761  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_817                                                                                                                        |   109|
|2762  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__281  |     8|
|2763  |    mac_muladd_16s_15s_26ns_26_1_1_U1472                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_327                                                                                                                                |    71|
|2764  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_816                                                                                                                        |    71|
|2765  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63   |     8|
|2766  |    mac_muladd_16s_15s_26ns_26_1_1_U1473                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_328                                                                                                                                |    23|
|2767  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_815                                                                                                                        |    23|
|2768  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__100  |     8|
|2769  |    mac_muladd_16s_15s_26ns_26_1_1_U1474                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_329                                                                                                                                |    24|
|2770  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_814                                                                                                                        |    24|
|2771  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15   |     8|
|2772  |    mac_muladd_16s_15s_26ns_26_1_1_U1475                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_330                                                                                                                                |    25|
|2773  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_813                                                                                                                        |    25|
|2774  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36   |     8|
|2775  |    mac_muladd_16s_15s_26ns_26_1_1_U1476                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_331                                                                                                                                |    30|
|2776  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_812                                                                                                                        |    30|
|2777  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__222  |     8|
|2778  |    mac_muladd_16s_15s_26ns_26_1_1_U1477                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_332                                                                                                                                |    67|
|2779  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_811                                                                                                                        |    67|
|2780  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66   |     8|
|2781  |    mac_muladd_16s_15s_26ns_26_1_1_U1478                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_333                                                                                                                                |    41|
|2782  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_810                                                                                                                        |    41|
|2783  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__156                                                                      |     8|
|2784  |    mac_muladd_16s_15s_26ns_26_1_1_U1479                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_334                                                                                                                                |    43|
|2785  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_809                                                                                                                        |    43|
|2786  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__77   |     8|
|2787  |    mac_muladd_16s_15s_26ns_26_1_1_U1480                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_335                                                                                                                                |    24|
|2788  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_808                                                                                                                        |    24|
|2789  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__129  |     8|
|2790  |    mac_muladd_16s_15s_26ns_26_1_1_U1482                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_336                                                                                                                                |    60|
|2791  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_807                                                                                                                        |    60|
|2792  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__83   |     8|
|2793  |    mac_muladd_16s_15s_26ns_26_1_1_U1483                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_337                                                                                                                                |    11|
|2794  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_806                                                                                                                        |    11|
|2795  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13   |     8|
|2796  |    mac_muladd_16s_15s_26ns_26_1_1_U1484                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_338                                                                                                                                |    25|
|2797  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_805                                                                                                                        |    25|
|2798  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28   |     8|
|2799  |    mac_muladd_16s_15s_26ns_26_1_1_U1485                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_339                                                                                                                                |    68|
|2800  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_804                                                                                                                        |    68|
|2801  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16   |     8|
|2802  |    mac_muladd_16s_15s_26ns_26_1_1_U1486                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_340                                                                                                                                |    27|
|2803  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_803                                                                                                                        |    27|
|2804  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6    |     8|
|2805  |    mac_muladd_16s_15s_26ns_26_1_1_U1487                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_341                                                                                                                                |    40|
|2806  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_802                                                                                                                        |    40|
|2807  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5    |     8|
|2808  |    mac_muladd_16s_15s_26ns_26_1_1_U1488                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_342                                                                                                                                |    58|
|2809  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_801                                                                                                                        |    58|
|2810  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12   |     8|
|2811  |    mac_muladd_16s_15s_26ns_26_1_1_U1489                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_343                                                                                                                                |    41|
|2812  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_800                                                                                                                        |    41|
|2813  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33   |     8|
|2814  |    mac_muladd_16s_15s_26ns_26_1_1_U1490                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_344                                                                                                                                |    44|
|2815  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_799                                                                                                                        |    44|
|2816  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__34                                                                       |     8|
|2817  |    mac_muladd_16s_15s_26ns_26_1_1_U1491                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_345                                                                                                                                |   126|
|2818  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_798                                                                                                                        |   126|
|2819  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__136                                                                      |     8|
|2820  |    mac_muladd_16s_15s_26ns_26_1_1_U1492                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_346                                                                                                                                |    55|
|2821  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_797                                                                                                                        |    55|
|2822  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34   |     8|
|2823  |    mac_muladd_16s_15s_26ns_26_1_1_U1493                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_347                                                                                                                                |    26|
|2824  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_796                                                                                                                        |    26|
|2825  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53   |     8|
|2826  |    mac_muladd_16s_15s_26ns_26_1_1_U1494                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_348                                                                                                                                |    31|
|2827  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_795                                                                                                                        |    31|
|2828  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64   |     8|
|2829  |    mac_muladd_16s_15s_26ns_26_1_1_U1495                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_349                                                                                                                                |    27|
|2830  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_794                                                                                                                        |    27|
|2831  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21   |     8|
|2832  |    mac_muladd_16s_15s_26ns_26_1_1_U1496                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_350                                                                                                                                |    39|
|2833  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_793                                                                                                                        |    39|
|2834  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__105  |     8|
|2835  |    mac_muladd_16s_15s_26ns_26_1_1_U1497                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_351                                                                                                                                |    68|
|2836  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_792                                                                                                                        |    68|
|2837  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__69   |     8|
|2838  |    mac_muladd_16s_15s_26ns_26_1_1_U1498                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_352                                                                                                                                |    41|
|2839  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_791                                                                                                                        |    41|
|2840  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__180  |     8|
|2841  |    mac_muladd_16s_15s_26ns_26_1_1_U1499                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_353                                                                                                                                |    27|
|2842  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_790                                                                                                                        |    27|
|2843  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42   |     8|
|2844  |    mac_muladd_16s_15s_26ns_26_1_1_U1500                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_354                                                                                                                                |    28|
|2845  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_789                                                                                                                        |    28|
|2846  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__67   |     8|
|2847  |    mac_muladd_16s_15s_26ns_26_1_1_U1501                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_355                                                                                                                                |    58|
|2848  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_788                                                                                                                        |    58|
|2849  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28   |     8|
|2850  |    mac_muladd_16s_15s_26ns_26_1_1_U1503                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_356                                                                                                                                |    10|
|2851  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_787                                                                                                                        |    10|
|2852  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__241  |     8|
|2853  |    mac_muladd_16s_15s_26ns_26_1_1_U1504                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_357                                                                                                                                |    43|
|2854  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_786                                                                                                                        |    43|
|2855  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64   |     8|
|2856  |    mac_muladd_16s_15s_26ns_26_1_1_U1505                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_358                                                                                                                                |    52|
|2857  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_785                                                                                                                        |    52|
|2858  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18   |     8|
|2859  |    mac_muladd_16s_15s_26ns_26_1_1_U1506                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_359                                                                                                                                |    27|
|2860  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_784                                                                                                                        |    27|
|2861  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3    |     8|
|2862  |    mac_muladd_16s_15s_26ns_26_1_1_U1507                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_360                                                                                                                                |    55|
|2863  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_783                                                                                                                        |    55|
|2864  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__116  |     8|
|2865  |    mac_muladd_16s_15s_26ns_26_1_1_U1508                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_361                                                                                                                                |    27|
|2866  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_782                                                                                                                        |    27|
|2867  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__85   |     8|
|2868  |    mac_muladd_16s_15s_26ns_26_1_1_U1509                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_362                                                                                                                                |    40|
|2869  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_781                                                                                                                        |    40|
|2870  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14   |     8|
|2871  |    mac_muladd_16s_15s_26ns_26_1_1_U1510                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_363                                                                                                                                |    39|
|2872  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_780                                                                                                                        |    39|
|2873  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__91   |     8|
|2874  |    mac_muladd_16s_15s_26ns_26_1_1_U1511                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_364                                                                                                                                |    96|
|2875  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_779                                                                                                                        |    96|
|2876  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__167  |     8|
|2877  |    mac_muladd_16s_15s_26ns_26_1_1_U1512                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_365                                                                                                                                |    68|
|2878  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_778                                                                                                                        |    68|
|2879  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__96   |     8|
|2880  |    mac_muladd_16s_15s_26ns_26_1_1_U1513                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_366                                                                                                                                |    42|
|2881  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_777                                                                                                                        |    42|
|2882  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8    |     8|
|2883  |    mac_muladd_16s_15s_26ns_26_1_1_U1514                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_367                                                                                                                                |    28|
|2884  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_776                                                                                                                        |    28|
|2885  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__82   |     8|
|2886  |    mac_muladd_16s_15s_26ns_26_1_1_U1515                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_368                                                                                                                                |    29|
|2887  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_775                                                                                                                        |    29|
|2888  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25   |     8|
|2889  |    mac_muladd_16s_15s_26ns_26_1_1_U1516                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_369                                                                                                                                |    39|
|2890  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_774                                                                                                                        |    39|
|2891  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4    |     8|
|2892  |    mac_muladd_16s_15s_26ns_26_1_1_U1517                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_370                                                                                                                                |    68|
|2893  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_773                                                                                                                        |    68|
|2894  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__115  |     8|
|2895  |    mac_muladd_16s_15s_26ns_26_1_1_U1518                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_371                                                                                                                                |    41|
|2896  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_772                                                                                                                        |    41|
|2897  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__75   |     8|
|2898  |    mac_muladd_16s_15s_26ns_26_1_1_U1519                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_372                                                                                                                                |    28|
|2899  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_771                                                                                                                        |    28|
|2900  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__73   |     8|
|2901  |    mac_muladd_16s_15s_26ns_26_1_1_U1520                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_373                                                                                                                                |    28|
|2902  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_770                                                                                                                        |    28|
|2903  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__103  |     8|
|2904  |    mac_muladd_16s_15s_26ns_26_1_1_U1521                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_374                                                                                                                                |    74|
|2905  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_769                                                                                                                        |    74|
|2906  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__166                                                                      |     8|
|2907  |    mac_muladd_16s_15s_26ns_26_1_1_U1522                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_375                                                                                                                                |    32|
|2908  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_768                                                                                                                        |    32|
|2909  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__184                                                                      |     8|
|2910  |    mac_muladd_16s_15s_26ns_26_1_1_U1524                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_376                                                                                                                                |    41|
|2911  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_767                                                                                                                        |    41|
|2912  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66   |     8|
|2913  |    mac_muladd_16s_15s_26ns_26_1_1_U1525                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_377                                                                                                                                |    48|
|2914  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_766                                                                                                                        |    48|
|2915  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22   |     8|
|2916  |    mac_muladd_16s_15s_26ns_26_1_1_U1526                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_378                                                                                                                                |    26|
|2917  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_765                                                                                                                        |    26|
|2918  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28   |     8|
|2919  |    mac_muladd_16s_15s_26ns_26_1_1_U1527                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_379                                                                                                                                |    70|
|2920  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_764                                                                                                                        |    70|
|2921  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65   |     8|
|2922  |    mac_muladd_16s_15s_26ns_26_1_1_U1528                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_380                                                                                                                                |    22|
|2923  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_763                                                                                                                        |    22|
|2924  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46   |     8|
|2925  |    mac_muladd_16s_15s_26ns_26_1_1_U1529                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_381                                                                                                                                |    25|
|2926  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_762                                                                                                                        |    25|
|2927  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__76   |     8|
|2928  |    mac_muladd_16s_15s_26ns_26_1_1_U1530                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_382                                                                                                                                |    10|
|2929  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_761                                                                                                                        |    10|
|2930  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__19                                                                       |     8|
|2931  |    mac_muladd_16s_15s_26ns_26_1_1_U1531                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_383                                                                                                                                |   131|
|2932  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_760                                                                                                                        |   131|
|2933  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__253  |     8|
|2934  |    mac_muladd_16s_15s_26ns_26_1_1_U1532                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_384                                                                                                                                |    66|
|2935  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_759                                                                                                                        |    66|
|2936  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1    |     8|
|2937  |    mac_muladd_16s_15s_26ns_26_1_1_U1533                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_385                                                                                                                                |    24|
|2938  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_758                                                                                                                        |    24|
|2939  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50   |     8|
|2940  |    mac_muladd_16s_15s_26ns_26_1_1_U1534                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_386                                                                                                                                |    23|
|2941  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_757                                                                                                                        |    23|
|2942  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__83   |     8|
|2943  |    mac_muladd_16s_15s_26ns_26_1_1_U1535                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_387                                                                                                                                |    22|
|2944  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_756                                                                                                                        |    22|
|2945  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__114  |     8|
|2946  |    mac_muladd_16s_15s_26ns_26_1_1_U1536                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_388                                                                                                                                |    32|
|2947  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_755                                                                                                                        |    32|
|2948  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38   |     8|
|2949  |    mac_muladd_16s_15s_26ns_26_1_1_U1537                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_389                                                                                                                                |    66|
|2950  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_754                                                                                                                        |    66|
|2951  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__99   |     8|
|2952  |    mac_muladd_16s_15s_26ns_26_1_1_U1538                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_390                                                                                                                                |    41|
|2953  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_753                                                                                                                        |    41|
|2954  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15   |     8|
|2955  |    mac_muladd_16s_15s_26ns_26_1_1_U1539                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_391                                                                                                                                |    25|
|2956  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_752                                                                                                                        |    25|
|2957  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__125  |     8|
|2958  |    mac_muladd_16s_15s_26ns_26_1_1_U1540                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_392                                                                                                                                |    24|
|2959  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_751                                                                                                                        |    24|
|2960  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40   |     8|
|2961  |    mac_muladd_16s_15s_26ns_26_1_1_U1541                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_393                                                                                                                                |    59|
|2962  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_750                                                                                                                        |    59|
|2963  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__225  |     8|
|2964  |    mac_muladd_16s_15s_26ns_26_1_1_U1542                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_394                                                                                                                                |    10|
|2965  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_749                                                                                                                        |    10|
|2966  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__164  |     8|
|2967  |    mac_muladd_16s_15s_26ns_26_1_1_U1543                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_395                                                                                                                                |    22|
|2968  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_748                                                                                                                        |    22|
|2969  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10   |     8|
|2970  |    mac_muladd_16s_15s_26ns_26_1_1_U1545                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_396                                                                                                                                |    70|
|2971  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_747                                                                                                                        |    70|
|2972  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__86   |     8|
|2973  |    mac_muladd_16s_15s_26ns_26_1_1_U1546                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_397                                                                                                                                |    21|
|2974  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_746                                                                                                                        |    21|
|2975  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16   |     8|
|2976  |    mac_muladd_16s_15s_26ns_26_1_1_U1547                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_398                                                                                                                                |    69|
|2977  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_745                                                                                                                        |    69|
|2978  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36   |     8|
|2979  |    mac_muladd_16s_15s_26ns_26_1_1_U1548                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_399                                                                                                                                |    28|
|2980  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_744                                                                                                                        |    28|
|2981  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11   |     8|
|2982  |    mac_muladd_16s_15s_26ns_26_1_1_U1549                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_400                                                                                                                                |    23|
|2983  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_743                                                                                                                        |    23|
|2984  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__83   |     8|
|2985  |    mac_muladd_16s_15s_26ns_26_1_1_U1550                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_401                                                                                                                                |    43|
|2986  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_742                                                                                                                        |    43|
|2987  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9    |     8|
|2988  |    mac_muladd_16s_15s_26ns_26_1_1_U1551                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_402                                                                                                                                |   132|
|2989  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_741                                                                                                                        |   132|
|2990  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__80   |     8|
|2991  |    mac_muladd_16s_15s_26ns_26_1_1_U1552                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_403                                                                                                                                |    71|
|2992  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_740                                                                                                                        |    71|
|2993  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__78   |     8|
|2994  |    mac_muladd_16s_15s_26ns_26_1_1_U1553                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_404                                                                                                                                |    24|
|2995  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_739                                                                                                                        |    24|
|2996  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__93   |     8|
|2997  |    mac_muladd_16s_15s_26ns_26_1_1_U1554                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_405                                                                                                                                |    21|
|2998  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_738                                                                                                                        |    21|
|2999  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49   |     8|
|3000  |    mac_muladd_16s_15s_26ns_26_1_1_U1555                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_406                                                                                                                                |    24|
|3001  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_737                                                                                                                        |    24|
|3002  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__102  |     8|
|3003  |    mac_muladd_16s_15s_26ns_26_1_1_U1556                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_407                                                                                                                                |    87|
|3004  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_736                                                                                                                        |    87|
|3005  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1    |     8|
|3006  |    mac_muladd_16s_15s_26ns_26_1_1_U1557                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_408                                                                                                                                |    69|
|3007  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_735                                                                                                                        |    69|
|3008  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__87   |     8|
|3009  |    mac_muladd_16s_15s_26ns_26_1_1_U1558                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_409                                                                                                                                |    24|
|3010  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_734                                                                                                                        |    24|
|3011  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__71   |     8|
|3012  |    mac_muladd_16s_15s_26ns_26_1_1_U1559                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_410                                                                                                                                |    26|
|3013  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_733                                                                                                                        |    26|
|3014  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__80   |     8|
|3015  |    mac_muladd_16s_15s_26ns_26_1_1_U1560                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_411                                                                                                                                |    26|
|3016  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_732                                                                                                                        |    26|
|3017  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4    |     8|
|3018  |    mac_muladd_16s_15s_26ns_26_1_1_U1561                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_412                                                                                                                                |    67|
|3019  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_731                                                                                                                        |    67|
|3020  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__154  |     8|
|3021  |    mac_muladd_16s_15s_26ns_26_1_1_U1562                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_413                                                                                                                                |    24|
|3022  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_730                                                                                                                        |    24|
|3023  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__78   |     8|
|3024  |    mac_muladd_16s_15s_26ns_26_1_1_U1563                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_414                                                                                                                                |    26|
|3025  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_729                                                                                                                        |    26|
|3026  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7    |     8|
|3027  |    mac_muladd_16s_15s_26ns_26_1_1_U1564                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_415                                                                                                                                |    67|
|3028  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_728                                                                                                                        |    67|
|3029  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__92   |     8|
|3030  |    mac_muladd_16s_15s_26ns_26_1_1_U1566                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_416                                                                                                                                |    25|
|3031  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_727                                                                                                                        |    25|
|3032  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17   |     8|
|3033  |    mac_muladd_16s_15s_26ns_26_1_1_U1567                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_417                                                                                                                                |    53|
|3034  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_726                                                                                                                        |    53|
|3035  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6    |     8|
|3036  |    mac_muladd_16s_15s_26ns_26_1_1_U1568                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_418                                                                                                                                |    25|
|3037  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_725                                                                                                                        |    25|
|3038  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__109  |     8|
|3039  |    mac_muladd_16s_15s_26ns_26_1_1_U1569                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_419                                                                                                                                |    38|
|3040  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_724                                                                                                                        |    38|
|3041  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45   |     8|
|3042  |    mac_muladd_16s_15s_26ns_26_1_1_U1570                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_420                                                                                                                                |    45|
|3043  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_723                                                                                                                        |    45|
|3044  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__213  |     8|
|3045  |    mac_muladd_16s_15s_26ns_26_1_1_U1571                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_421                                                                                                                                |    25|
|3046  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_722                                                                                                                        |    25|
|3047  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel       |     8|
|3048  |    mac_muladd_16s_15s_26ns_26_1_1_U1572                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_422                                                                                                                                |    69|
|3049  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_721                                                                                                                        |    69|
|3050  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59   |     8|
|3051  |    mac_muladd_16s_15s_26ns_26_1_1_U1573                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_423                                                                                                                                |    21|
|3052  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_720                                                                                                                        |    21|
|3053  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__74   |     8|
|3054  |    mac_muladd_16s_15s_26ns_26_1_1_U1574                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_424                                                                                                                                |    24|
|3055  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_719                                                                                                                        |    24|
|3056  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__79   |     8|
|3057  |    mac_muladd_16s_15s_26ns_26_1_1_U1575                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_425                                                                                                                                |    23|
|3058  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_718                                                                                                                        |    23|
|3059  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43   |     8|
|3060  |    mac_muladd_16s_15s_26ns_26_1_1_U1576                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_426                                                                                                                                |    29|
|3061  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_717                                                                                                                        |    29|
|3062  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__232  |     8|
|3063  |    mac_muladd_16s_15s_26ns_26_1_1_U1577                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_427                                                                                                                                |    67|
|3064  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_716                                                                                                                        |    67|
|3065  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39   |     8|
|3066  |    mac_muladd_16s_15s_26ns_26_1_1_U1578                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_428                                                                                                                                |    41|
|3067  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_715                                                                                                                        |    41|
|3068  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18   |     8|
|3069  |    mac_muladd_16s_15s_26ns_26_1_1_U1579                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_429                                                                                                                                |    39|
|3070  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_714                                                                                                                        |    39|
|3071  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58   |     8|
|3072  |    mac_muladd_16s_15s_26ns_26_1_1_U1580                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_430                                                                                                                                |    24|
|3073  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_713                                                                                                                        |    24|
|3074  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35   |     8|
|3075  |    mac_muladd_16s_15s_26ns_26_1_1_U1581                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_431                                                                                                                                |    59|
|3076  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_712                                                                                                                        |    59|
|3077  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__258  |     8|
|3078  |    mac_muladd_16s_15s_26ns_26_1_1_U1582                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_432                                                                                                                                |    27|
|3079  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_711                                                                                                                        |    27|
|3080  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__208  |     8|
|3081  |    mac_muladd_16s_15s_26ns_26_1_1_U1583                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_433                                                                                                                                |    34|
|3082  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_710                                                                                                                        |    34|
|3083  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel       |     8|
|3084  |    mac_muladd_16s_15s_26ns_26_1_1_U1584                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_434                                                                                                                                |    53|
|3085  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_709                                                                                                                        |    53|
|3086  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56   |     8|
|3087  |    mac_muladd_16s_15s_26ns_26_1_1_U1585                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_435                                                                                                                                |    25|
|3088  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_708                                                                                                                        |    25|
|3089  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31   |     8|
|3090  |    mac_muladd_16s_15s_26ns_26_1_1_U1587                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_436                                                                                                                                |    67|
|3091  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_707                                                                                                                        |    67|
|3092  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__71   |     8|
|3093  |    mac_muladd_16s_15s_26ns_26_1_1_U1588                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_437                                                                                                                                |    26|
|3094  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_706                                                                                                                        |    26|
|3095  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__112  |     8|
|3096  |    mac_muladd_16s_15s_26ns_26_1_1_U1589                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_438                                                                                                                                |    24|
|3097  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_705                                                                                                                        |    24|
|3098  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__79   |     8|
|3099  |    mac_muladd_16s_15s_26ns_26_1_1_U1590                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_439                                                                                                                                |    29|
|3100  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_704                                                                                                                        |    29|
|3101  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__153  |     8|
|3102  |    mac_muladd_16s_15s_26ns_26_1_1_U1591                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_440                                                                                                                                |    97|
|3103  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_703                                                                                                                        |    97|
|3104  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__139  |     8|
|3105  |    mac_muladd_16s_15s_26ns_26_1_1_U1592                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_441                                                                                                                                |    54|
|3106  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_702                                                                                                                        |    54|
|3107  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60   |     8|
|3108  |    mac_muladd_16s_15s_26ns_26_1_1_U1593                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_442                                                                                                                                |    23|
|3109  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_701                                                                                                                        |    23|
|3110  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63   |     8|
|3111  |    mac_muladd_16s_15s_26ns_26_1_1_U1594                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_443                                                                                                                                |    25|
|3112  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_700                                                                                                                        |    25|
|3113  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58   |     8|
|3114  |    mac_muladd_16s_15s_26ns_26_1_1_U1595                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_444                                                                                                                                |    24|
|3115  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_699                                                                                                                        |    24|
|3116  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48   |     8|
|3117  |    mac_muladd_16s_15s_26ns_26_1_1_U1596                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_445                                                                                                                                |    41|
|3118  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_698                                                                                                                        |    41|
|3119  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__75                                                                       |     8|
|3120  |    mac_muladd_16s_15s_26ns_26_1_1_U1597                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_446                                                                                                                                |    63|
|3121  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_697                                                                                                                        |    63|
|3122  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__122  |     8|
|3123  |    mac_muladd_16s_15s_26ns_26_1_1_U1598                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_447                                                                                                                                |    73|
|3124  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_696                                                                                                                        |    73|
|3125  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__94   |     8|
|3126  |    mac_muladd_16s_15s_26ns_26_1_1_U1599                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_448                                                                                                                                |    50|
|3127  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_695                                                                                                                        |    50|
|3128  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41   |     8|
|3129  |    mac_muladd_16s_15s_26ns_26_1_1_U1600                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_449                                                                                                                                |    24|
|3130  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_694                                                                                                                        |    24|
|3131  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27   |     8|
|3132  |    mac_muladd_16s_15s_26ns_26_1_1_U1601                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_450                                                                                                                                |    59|
|3133  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_693                                                                                                                        |    59|
|3134  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__277  |     8|
|3135  |    mac_muladd_16s_15s_26ns_26_1_1_U1602                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_451                                                                                                                                |    10|
|3136  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_692                                                                                                                        |    10|
|3137  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__228  |     8|
|3138  |    mac_muladd_16s_15s_26ns_26_1_1_U1603                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_452                                                                                                                                |    24|
|3139  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_691                                                                                                                        |    24|
|3140  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13   |     8|
|3141  |    mac_muladd_16s_15s_26ns_26_1_1_U1604                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_453                                                                                                                                |    65|
|3142  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_690                                                                                                                        |    65|
|3143  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38   |     8|
|3144  |    mac_muladd_16s_15s_26ns_26_1_1_U1605                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_454                                                                                                                                |    27|
|3145  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_689                                                                                                                        |    27|
|3146  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__71   |     8|
|3147  |    mac_muladd_16s_15s_26ns_26_1_1_U1606                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_455                                                                                                                                |    66|
|3148  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_688                                                                                                                        |    66|
|3149  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__84   |     8|
|3150  |    mac_muladd_16s_15s_26ns_26_1_1_U1608                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_456                                                                                                                                |    25|
|3151  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_687                                                                                                                        |    25|
|3152  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__87   |     8|
|3153  |    mac_muladd_16s_15s_26ns_26_1_1_U1609                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_457                                                                                                                                |    23|
|3154  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_686                                                                                                                        |    23|
|3155  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51   |     8|
|3156  |    mac_muladd_16s_15s_26ns_26_1_1_U1610                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_458                                                                                                                                |    30|
|3157  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_685                                                                                                                        |    30|
|3158  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__233  |     8|
|3159  |    mac_muladd_16s_15s_26ns_26_1_1_U1611                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_459                                                                                                                                |    95|
|3160  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_684                                                                                                                        |    95|
|3161  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__180                                                                      |     8|
|3162  |    mac_muladd_16s_15s_26ns_26_1_1_U1612                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_460                                                                                                                                |    43|
|3163  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_683                                                                                                                        |    43|
|3164  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18   |     8|
|3165  |    mac_muladd_16s_15s_26ns_26_1_1_U1613                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_461                                                                                                                                |    23|
|3166  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_682                                                                                                                        |    23|
|3167  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26   |     8|
|3168  |    mac_muladd_16s_15s_26ns_26_1_1_U1614                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_462                                                                                                                                |    26|
|3169  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_681                                                                                                                        |    26|
|3170  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__132  |     8|
|3171  |    mac_muladd_16s_15s_26ns_26_1_1_U1615                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_463                                                                                                                                |    24|
|3172  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_680                                                                                                                        |    24|
|3173  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__91   |     8|
|3174  |    mac_muladd_16s_15s_26ns_26_1_1_U1616                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_464                                                                                                                                |    29|
|3175  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_679                                                                                                                        |    29|
|3176  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65   |     8|
|3177  |    mac_muladd_16s_15s_26ns_26_1_1_U1617                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_465                                                                                                                                |    68|
|3178  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_678                                                                                                                        |    68|
|3179  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57   |     8|
|3180  |    mac_muladd_16s_15s_26ns_26_1_1_U1618                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_466                                                                                                                                |    57|
|3181  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_677                                                                                                                        |    57|
|3182  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__240  |     8|
|3183  |    mac_muladd_16s_15s_26ns_26_1_1_U1619                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_467                                                                                                                                |    25|
|3184  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_676                                                                                                                        |    25|
|3185  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11   |     8|
|3186  |    mac_muladd_16s_15s_26ns_26_1_1_U1620                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_468                                                                                                                                |    43|
|3187  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_675                                                                                                                        |    43|
|3188  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57   |     8|
|3189  |    mac_muladd_16s_15s_26ns_26_1_1_U1621                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_469                                                                                                                                |    60|
|3190  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_674                                                                                                                        |    60|
|3191  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__182  |     8|
|3192  |    mac_muladd_16s_15s_26ns_26_1_1_U1622                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_470                                                                                                                                |    10|
|3193  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_673                                                                                                                        |    10|
|3194  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__110  |     8|
|3195  |    mac_muladd_16s_15s_26ns_26_1_1_U1623                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_471                                                                                                                                |    50|
|3196  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_672                                                                                                                        |    50|
|3197  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42   |     8|
|3198  |    mac_muladd_16s_15s_26ns_26_1_1_U1624                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_472                                                                                                                                |    23|
|3199  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_671                                                                                                                        |    23|
|3200  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1    |     8|
|3201  |    mac_muladd_16s_15s_26ns_26_1_1_U1625                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_473                                                                                                                                |    44|
|3202  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_670                                                                                                                        |    44|
|3203  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54   |     8|
|3204  |    mac_muladd_16s_15s_26ns_26_1_1_U1626                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_474                                                                                                                                |    65|
|3205  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_669                                                                                                                        |    65|
|3206  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__127  |     8|
|3207  |    mac_muladd_16s_15s_26ns_26_1_1_U1627                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_475                                                                                                                                |    26|
|3208  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_668                                                                                                                        |    26|
|3209  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33   |     8|
|3210  |    mac_muladd_16s_15s_26ns_26_1_1_U1629                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_476                                                                                                                                |    23|
|3211  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_667                                                                                                                        |    23|
|3212  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19   |     8|
|3213  |    mac_muladd_16s_15s_26ns_26_1_1_U1630                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_477                                                                                                                                |    42|
|3214  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_666                                                                                                                        |    42|
|3215  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__245  |     8|
|3216  |    mac_muladd_16s_15s_26ns_26_1_1_U1631                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_478                                                                                                                                |   118|
|3217  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_665                                                                                                                        |   118|
|3218  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__33                                                                       |     8|
|3219  |    mac_muladd_16s_15s_26ns_26_1_1_U1632                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_479                                                                                                                                |    54|
|3220  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_664                                                                                                                        |    54|
|3221  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49   |     8|
|3222  |    mac_muladd_16s_15s_26ns_26_1_1_U1633                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_480                                                                                                                                |    21|
|3223  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_663                                                                                                                        |    21|
|3224  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65   |     8|
|3225  |    mac_muladd_16s_15s_26ns_26_1_1_U1634                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_481                                                                                                                                |    25|
|3226  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_662                                                                                                                        |    25|
|3227  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__91   |     8|
|3228  |    mac_muladd_16s_15s_26ns_26_1_1_U1635                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_482                                                                                                                                |    26|
|3229  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_661                                                                                                                        |    26|
|3230  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51   |     8|
|3231  |    mac_muladd_16s_15s_26ns_26_1_1_U1636                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_483                                                                                                                                |    23|
|3232  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_660                                                                                                                        |    23|
|3233  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__158                                                                      |     8|
|3234  |    mac_muladd_16s_15s_26ns_26_1_1_U1637                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_484                                                                                                                                |    71|
|3235  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_659                                                                                                                        |    71|
|3236  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62   |     8|
|3237  |    mac_muladd_16s_15s_26ns_26_1_1_U1638                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_485                                                                                                                                |    73|
|3238  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_658                                                                                                                        |    73|
|3239  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__100                                                                      |     8|
|3240  |    mac_muladd_16s_15s_26ns_26_1_1_U1639                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_486                                                                                                                                |    11|
|3241  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_657                                                                                                                        |    11|
|3242  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__92   |     8|
|3243  |    mac_muladd_16s_15s_26ns_26_1_1_U1640                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_487                                                                                                                                |    18|
|3244  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_656                                                                                                                        |    18|
|3245  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61   |     8|
|3246  |    mac_muladd_16s_15s_26ns_26_1_1_U1641                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_488                                                                                                                                |    63|
|3247  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_655                                                                                                                        |    63|
|3248  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__193                                                        |     8|
|3249  |    mac_muladd_16s_15s_26ns_26_1_1_U1642                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_489                                                                                                                                |    10|
|3250  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_654                                                                                                                        |    10|
|3251  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__87                                                                       |     8|
|3252  |    mac_muladd_16s_15s_26ns_26_1_1_U1643                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_490                                                                                                                                |     8|
|3253  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_653                                                                                                                        |     8|
|3254  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__82   |     8|
|3255  |    mac_muladd_16s_15s_26ns_26_1_1_U1644                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_491                                                                                                                                |    71|
|3256  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_652                                                                                                                        |    71|
|3257  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11   |     8|
|3258  |    mac_muladd_16s_15s_26ns_26_1_1_U1645                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_492                                                                                                                                |    17|
|3259  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_651                                                                                                                        |    17|
|3260  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__93   |     8|
|3261  |    mac_muladd_16s_15s_26ns_26_1_1_U1646                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_493                                                                                                                                |    69|
|3262  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_650                                                                                                                        |    69|
|3263  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25   |     8|
|3264  |    mac_muladd_16s_15s_26ns_26_1_1_U1647                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_494                                                                                                                                |    27|
|3265  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_649                                                                                                                        |    27|
|3266  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__86   |     8|
|3267  |    mac_muladd_16s_15s_26ns_26_1_1_U1648                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_495                                                                                                                                |    18|
|3268  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_648                                                                                                                        |    18|
|3269  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32   |     8|
|3270  |    mac_muladd_16s_15s_26ns_26_1_1_U1650                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_496                                                                                                                                |    33|
|3271  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_647                                                                                                                        |    33|
|3272  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__133                                                                      |     8|
|3273  |    mac_muladd_16s_15s_26ns_26_1_1_U1651                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_497                                                                                                                                |    96|
|3274  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_646                                                                                                                        |    96|
|3275  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/tmp_258_reg_87064_reg_funnel__128                                                                      |     8|
|3276  |    mac_muladd_16s_15s_26ns_26_1_1_U1652                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_498                                                                                                                                |    69|
|3277  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_645                                                                                                                        |    69|
|3278  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12   |     8|
|3279  |    mac_muladd_16s_15s_26ns_26_1_1_U1653                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_499                                                                                                                                |    25|
|3280  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_644                                                                                                                        |    25|
|3281  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__119  |     8|
|3282  |    mac_muladd_16s_15s_26ns_26_1_1_U1654                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_500                                                                                                                                |    28|
|3283  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_643                                                                                                                        |    28|
|3284  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__70   |     8|
|3285  |    mac_muladd_16s_15s_26ns_26_1_1_U1655                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_501                                                                                                                                |    27|
|3286  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_642                                                                                                                        |    27|
|3287  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6    |     8|
|3288  |    mac_muladd_16s_15s_26ns_26_1_1_U1656                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_502                                                                                                                                |    74|
|3289  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_641                                                                                                                        |    74|
|3290  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__166  |     8|
|3291  |    mac_muladd_16s_15s_26ns_26_1_1_U1657                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_503                                                                                                                                |    68|
|3292  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_640                                                                                                                        |    68|
|3293  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__88   |     8|
|3294  |    mac_muladd_16s_15s_26ns_26_1_1_U1658                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_504                                                                                                                                |    46|
|3295  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_639                                                                                                                        |    46|
|3296  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__189  |     8|
|3297  |    mac_muladd_16s_15s_26ns_26_1_1_U1659                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_505                                                                                                                                |    42|
|3298  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_638                                                                                                                        |    42|
|3299  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__104  |     8|
|3300  |    mac_muladd_16s_15s_26ns_26_1_1_U1660                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_506                                                                                                                                |    30|
|3301  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_637                                                                                                                        |    30|
|3302  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__123  |     8|
|3303  |    mac_muladd_16s_15s_26ns_26_1_1_U1661                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_507                                                                                                                                |    61|
|3304  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_636                                                                                                                        |    61|
|3305  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__212  |     8|
|3306  |    mac_muladd_16s_15s_26ns_26_1_1_U1662                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_508                                                                                                                                |     9|
|3307  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_635                                                                                                                        |     9|
|3308  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__276  |     8|
|3309  |    mac_muladd_16s_15s_26ns_26_1_1_U1663                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_509                                                                                                                                |    35|
|3310  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_634                                                                                                                        |    35|
|3311  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__117  |     8|
|3312  |    mac_muladd_16s_15s_26ns_26_1_1_U1664                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_510                                                                                                                                |    38|
|3313  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_633                                                                                                                        |    38|
|3314  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29   |     8|
|3315  |    mac_muladd_16s_15s_26ns_26_1_1_U1665                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_511                                                                                                                                |    26|
|3316  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_632                                                                                                                        |    26|
|3317  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2    |     8|
|3318  |    mac_muladd_16s_15s_26ns_26_1_1_U1666                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_512                                                                                                                                |    55|
|3319  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_631                                                                                                                        |    55|
|3320  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21   |     8|
|3321  |    mac_muladd_16s_15s_26ns_26_1_1_U1667                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_513                                                                                                                                |    41|
|3322  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_630                                                                                                                        |    41|
|3323  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17   |     8|
|3324  |    mac_muladd_16s_15s_26ns_26_1_1_U1668                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_514                                                                                                                                |    22|
|3325  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_629                                                                                                                        |    22|
|3326  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59   |     8|
|3327  |    mac_muladd_16s_15s_26ns_26_1_1_U1669                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_515                                                                                                                                |   113|
|3328  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_628                                                                                                                        |   113|
|3329  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__175  |     8|
|3330  |    mac_muladd_16s_15s_26ns_26_1_1_U1671                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_516                                                                                                                                |     9|
|3331  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_627                                                                                                                        |     9|
|3332  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27   |     8|
|3333  |    mac_muladd_16s_15s_26ns_26_1_1_U1672                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_517                                                                                                                                |    42|
|3334  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_626                                                                                                                        |    42|
|3335  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27   |     8|
|3336  |    mac_muladd_16s_15s_26ns_26_1_1_U1673                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_518                                                                                                                                |    25|
|3337  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_625                                                                                                                        |    25|
|3338  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62   |     8|
|3339  |    mac_muladd_16s_15s_26ns_26_1_1_U1674                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_519                                                                                                                                |    15|
|3340  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_624                                                                                                                        |    15|
|3341  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__105  |     8|
|3342  |    mac_muladd_16s_15s_26ns_26_1_1_U1675                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_520                                                                                                                                |    17|
|3343  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_623                                                                                                                        |    17|
|3344  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3    |     8|
|3345  |    mac_muladd_16s_15s_26ns_26_1_1_U1676                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_521                                                                                                                                |    89|
|3346  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_622                                                                                                                        |    89|
|3347  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__104  |     8|
|3348  |    mac_muladd_16s_15s_26ns_26_1_1_U1677                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_522                                                                                                                                |    70|
|3349  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_621                                                                                                                        |    70|
|3350  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55   |     8|
|3351  |    mac_muladd_16s_15s_26ns_26_1_1_U1678                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_523                                                                                                                                |    24|
|3352  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_620                                                                                                                        |    24|
|3353  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__219  |     8|
|3354  |    mac_muladd_16s_15s_26ns_26_1_1_U1679                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_524                                                                                                                                |    26|
|3355  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_619                                                                                                                        |    26|
|3356  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10   |     8|
|3357  |    mac_muladd_16s_15s_26ns_26_1_1_U1680                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_525                                                                                                                                |    26|
|3358  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_618                                                                                                                        |    26|
|3359  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47   |     8|
|3360  |    mac_muladd_16s_15s_26ns_26_1_1_U1681                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_526                                                                                                                                |    73|
|3361  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_617                                                                                                                        |    73|
|3362  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8    |     8|
|3363  |    mac_muladd_16s_15s_26ns_26_1_1_U1682                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_527                                                                                                                                |    25|
|3364  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_616                                                                                                                        |    25|
|3365  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__224  |     8|
|3366  |    mac_muladd_16s_15s_26ns_26_1_1_U1683                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_528                                                                                                                                |    27|
|3367  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_615                                                                                                                        |    27|
|3368  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__95   |     8|
|3369  |    mac_muladd_16s_15s_26ns_26_1_1_U1684                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_529                                                                                                                                |    62|
|3370  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_614                                                                                                                        |    62|
|3371  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__128  |     8|
|3372  |    mac_muladd_16s_15s_26ns_26_1_1_U1685                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_530                                                                                                                                |    29|
|3373  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_613                                                                                                                        |    29|
|3374  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37   |     8|
|3375  |    mac_muladd_16s_15s_26ns_26_1_1_U1686                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_531                                                                                                                                |    72|
|3376  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_612                                                                                                                        |    72|
|3377  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41   |     8|
|3378  |    mac_muladd_16s_15s_26ns_26_1_1_U1687                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_532                                                                                                                                |     8|
|3379  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_611                                                                                                                        |     8|
|3380  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__88   |     8|
|3381  |    mac_muladd_16s_15s_26ns_26_1_1_U1688                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_533                                                                                                                                |    26|
|3382  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_610                                                                                                                        |    26|
|3383  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2    |     8|
|3384  |    mac_muladd_16s_15s_26ns_26_1_1_U1689                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_534                                                                                                                                |    51|
|3385  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_609                                                                                                                        |    51|
|3386  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__5                                                          |     8|
|3387  |    mac_muladd_16s_15s_26ns_26_1_1_U1690                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_535                                                                                                                                |    37|
|3388  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_608                                                                                                                        |    37|
|3389  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46   |     8|
|3390  |    mac_muladd_16s_15s_26ns_26_1_1_U1692                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_536                                                                                                                                |    69|
|3391  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_607                                                                                                                        |    69|
|3392  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__84   |     8|
|3393  |    mac_muladd_16s_15s_26ns_26_1_1_U1693                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_537                                                                                                                                |    21|
|3394  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_606                                                                                                                        |    21|
|3395  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45   |     8|
|3396  |    mac_muladd_16s_15s_26ns_26_1_1_U1694                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_538                                                                                                                                |    11|
|3397  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_605                                                                                                                        |    11|
|3398  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15   |     8|
|3399  |    mac_muladd_16s_15s_26ns_26_1_1_U1695                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_539                                                                                                                                |    23|
|3400  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_604                                                                                                                        |    23|
|3401  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18   |     8|
|3402  |    mac_muladd_16s_15s_26ns_26_1_1_U1696                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_540                                                                                                                                |    70|
|3403  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_603                                                                                                                        |    70|
|3404  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U659/tmp_product_funnel__49                                                         |     8|
|3405  |    mac_muladd_16s_15s_26ns_26_1_1_U1697                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_541                                                                                                                                |    52|
|3406  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_602                                                                                                                        |    52|
|3407  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46   |     8|
|3408  |    mac_muladd_16s_15s_26ns_26_1_1_U1698                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_542                                                                                                                                |     9|
|3409  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_601                                                                                                                        |     9|
|3410  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__85   |     8|
|3411  |    mac_muladd_16s_15s_26ns_26_1_1_U1699                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_543                                                                                                                                |    28|
|3412  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_600                                                                                                                        |    28|
|3413  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44   |     8|
|3414  |    mac_muladd_16s_15s_26ns_26_1_1_U1700                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_544                                                                                                                                |    23|
|3415  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_599                                                                                                                        |    23|
|3416  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__68   |     8|
|3417  |    mac_muladd_16s_15s_26ns_26_1_1_U1701                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_545                                                                                                                                |    76|
|3418  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_598                                                                                                                        |    76|
|3419  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__95   |     8|
|3420  |    mac_muladd_16s_15s_26ns_26_1_1_U1702                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_546                                                                                                                                |    43|
|3421  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_597                                                                                                                        |    43|
|3422  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__146  |     8|
|3423  |    mac_muladd_16s_15s_26ns_26_1_1_U1703                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_547                                                                                                                                |    57|
|3424  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_596                                                                                                                        |    57|
|3425  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7    |     8|
|3426  |    mac_muladd_16s_15s_26ns_26_1_1_U1704                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_548                                                                                                                                |    40|
|3427  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_595                                                                                                                        |    40|
|3428  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3    |     8|
|3429  |    mac_muladd_16s_15s_26ns_26_1_1_U1705                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_549                                                                                                                                |    25|
|3430  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_594                                                                                                                        |    25|
|3431  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__75   |     8|
|3432  |    mac_muladd_16s_15s_26ns_26_1_1_U1706                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_550                                                                                                                                |    41|
|3433  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_593                                                                                                                        |    41|
|3434  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__124  |     8|
|3435  |    mac_muladd_16s_15s_26ns_26_1_1_U1707                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_551                                                                                                                                |    27|
|3436  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_592                                                                                                                        |    27|
|3437  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__81   |     8|
|3438  |    mac_muladd_16s_15s_26ns_26_1_1_U1708                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_552                                                                                                                                |    21|
|3439  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_591                                                                                                                        |    21|
|3440  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23   |     8|
|3441  |    mac_muladd_16s_15s_26ns_26_1_1_U1709                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_553                                                                                                                                |   116|
|3442  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_590                                                                                                                        |   116|
|3443  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__121  |     8|
|3444  |    mac_muladd_16s_15s_26ns_26_1_1_U1710                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_554                                                                                                                                |     9|
|3445  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_589                                                                                                                        |     9|
|3446  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__195  |     8|
|3447  |    mac_muladd_16s_15s_26ns_26_1_1_U1711                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_555                                                                                                                                |    66|
|3448  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                                                                                                            |    66|
|3449  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13   |     8|
|3450  |    mul_16s_13s_26_1_1_U1081                                          |hls_dummy_mul_16s_13s_26_1_1                                                                                                                                                |     8|
|3451  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_13s_26_1_1_U1081/tmp_product_funnel                                                            |     8|
|3452  |    mul_16s_13s_26_1_1_U1144                                          |hls_dummy_mul_16s_13s_26_1_1_556                                                                                                                                            |     8|
|3453  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_13s_26_1_1_U1081/tmp_product_funnel__1                                                         |     8|
|3454  |    mul_16s_15s_26_1_1_U1000                                          |hls_dummy_mul_16s_15s_26_1_1                                                                                                                                                |     8|
|3455  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__30                                                        |     8|
|3456  |    mul_16s_15s_26_1_1_U1001                                          |hls_dummy_mul_16s_15s_26_1_1_557                                                                                                                                            |     8|
|3457  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__10                                                        |     8|
|3458  |    mul_16s_15s_26_1_1_U1012                                          |hls_dummy_mul_16s_15s_26_1_1_558                                                                                                                                            |     8|
|3459  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__4                                                         |     8|
|3460  |    mul_16s_15s_26_1_1_U1020                                          |hls_dummy_mul_16s_15s_26_1_1_559                                                                                                                                            |     8|
|3461  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__1                                                         |     8|
|3462  |    mul_16s_15s_26_1_1_U1021                                          |hls_dummy_mul_16s_15s_26_1_1_560                                                                                                                                            |     8|
|3463  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__29                                                        |     8|
|3464  |    mul_16s_15s_26_1_1_U1024                                          |hls_dummy_mul_16s_15s_26_1_1_561                                                                                                                                            |     8|
|3465  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__2                                                         |     8|
|3466  |    mul_16s_15s_26_1_1_U1025                                          |hls_dummy_mul_16s_15s_26_1_1_562                                                                                                                                            |     8|
|3467  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__27                                                        |     8|
|3468  |    mul_16s_15s_26_1_1_U1026                                          |hls_dummy_mul_16s_15s_26_1_1_563                                                                                                                                            |     8|
|3469  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__19                                                        |     8|
|3470  |    mul_16s_15s_26_1_1_U1032                                          |hls_dummy_mul_16s_15s_26_1_1_564                                                                                                                                            |     8|
|3471  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__15                                                        |     8|
|3472  |    mul_16s_15s_26_1_1_U1045                                          |hls_dummy_mul_16s_15s_26_1_1_565                                                                                                                                            |     8|
|3473  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__28                                                        |     8|
|3474  |    mul_16s_15s_26_1_1_U1046                                          |hls_dummy_mul_16s_15s_26_1_1_566                                                                                                                                            |     8|
|3475  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__11                                                        |     8|
|3476  |    mul_16s_15s_26_1_1_U1059                                          |hls_dummy_mul_16s_15s_26_1_1_567                                                                                                                                            |     8|
|3477  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__5                                                         |     8|
|3478  |    mul_16s_15s_26_1_1_U1061                                          |hls_dummy_mul_16s_15s_26_1_1_568                                                                                                                                            |     8|
|3479  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__21                                                        |     8|
|3480  |    mul_16s_15s_26_1_1_U1064                                          |hls_dummy_mul_16s_15s_26_1_1_569                                                                                                                                            |     8|
|3481  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__16                                                        |     8|
|3482  |    mul_16s_15s_26_1_1_U1065                                          |hls_dummy_mul_16s_15s_26_1_1_570                                                                                                                                            |    19|
|3483  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__14                                                        |     8|
|3484  |    mul_16s_15s_26_1_1_U1066                                          |hls_dummy_mul_16s_15s_26_1_1_571                                                                                                                                            |     8|
|3485  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__17                                                        |     8|
|3486  |    mul_16s_15s_26_1_1_U1084                                          |hls_dummy_mul_16s_15s_26_1_1_572                                                                                                                                            |     8|
|3487  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__18                                                        |     8|
|3488  |    mul_16s_15s_26_1_1_U1085                                          |hls_dummy_mul_16s_15s_26_1_1_573                                                                                                                                            |     8|
|3489  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__12                                                        |     8|
|3490  |    mul_16s_15s_26_1_1_U1086                                          |hls_dummy_mul_16s_15s_26_1_1_574                                                                                                                                            |     8|
|3491  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__6                                                         |     8|
|3492  |    mul_16s_15s_26_1_1_U1105                                          |hls_dummy_mul_16s_15s_26_1_1_575                                                                                                                                            |     8|
|3493  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__8                                                         |     8|
|3494  |    mul_16s_15s_26_1_1_U1106                                          |hls_dummy_mul_16s_15s_26_1_1_576                                                                                                                                            |     8|
|3495  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__24                                                        |     8|
|3496  |    mul_16s_15s_26_1_1_U1200                                          |hls_dummy_mul_16s_15s_26_1_1_577                                                                                                                                            |     8|
|3497  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__25                                                        |     8|
|3498  |    mul_16s_15s_26_1_1_U1224                                          |hls_dummy_mul_16s_15s_26_1_1_578                                                                                                                                            |     8|
|3499  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__9                                                         |     8|
|3500  |    mul_16s_15s_26_1_1_U1241                                          |hls_dummy_mul_16s_15s_26_1_1_579                                                                                                                                            |     8|
|3501  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__7                                                         |     8|
|3502  |    mul_16s_15s_26_1_1_U1244                                          |hls_dummy_mul_16s_15s_26_1_1_580                                                                                                                                            |     9|
|3503  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__22                                                        |     8|
|3504  |    mul_16s_15s_26_1_1_U1289                                          |hls_dummy_mul_16s_15s_26_1_1_581                                                                                                                                            |     8|
|3505  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__13                                                        |     8|
|3506  |    mul_16s_15s_26_1_1_U1296                                          |hls_dummy_mul_16s_15s_26_1_1_582                                                                                                                                            |     9|
|3507  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel                                                            |     8|
|3508  |    mul_16s_15s_26_1_1_U920                                           |hls_dummy_mul_16s_15s_26_1_1_583                                                                                                                                            |     1|
|3509  |    mul_16s_15s_26_1_1_U921                                           |hls_dummy_mul_16s_15s_26_1_1_584                                                                                                                                            |    17|
|3510  |    mul_16s_15s_26_1_1_U932                                           |hls_dummy_mul_16s_15s_26_1_1_585                                                                                                                                            |     8|
|3511  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__26                                                        |     8|
|3512  |    mul_16s_15s_26_1_1_U964                                           |hls_dummy_mul_16s_15s_26_1_1_586                                                                                                                                            |    23|
|3513  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__23                                                        |     8|
|3514  |    mul_16s_15s_26_1_1_U965                                           |hls_dummy_mul_16s_15s_26_1_1_587                                                                                                                                            |     8|
|3515  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__20                                                        |     8|
|3516  |    mul_16s_15s_26_1_1_U966                                           |hls_dummy_mul_16s_15s_26_1_1_588                                                                                                                                            |     8|
|3517  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_1_3_U0/mul_16s_15s_26_1_1_U1296/tmp_product_funnel__3                                                         |     8|
|3518  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4_U0  |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4                                                                                                   |  9182|
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:02:28 . Memory (MB): peak = 4636.297 ; gain = 2203.543 ; free physical = 670071 ; free virtual = 943633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 404 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:02:30 . Memory (MB): peak = 4640.207 ; gain = 2207.453 ; free physical = 685183 ; free virtual = 958745
Synthesis Optimization Complete : Time (s): cpu = 00:02:18 ; elapsed = 00:02:30 . Memory (MB): peak = 4640.207 ; gain = 2207.453 ; free physical = 685191 ; free virtual = 958734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4692.875 ; gain = 0.000 ; free physical = 685134 ; free virtual = 958676
INFO: [Netlist 29-17] Analyzing 4581 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 9 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5336.336 ; gain = 0.000 ; free physical = 684726 ; free virtual = 958269
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3205 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1600 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1604 instances

Synth Design complete | Checksum: c04bbb06
INFO: [Common 17-83] Releasing license: Synthesis
365 Infos, 180 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:03:03 . Memory (MB): peak = 5336.336 ; gain = 2927.523 ; free physical = 684706 ; free virtual = 958249
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 19150.325; main = 4626.335; forked = 15392.897
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 24171.453; main = 5336.340; forked = 19535.152
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5400.367 ; gain = 64.031 ; free physical = 684782 ; free virtual = 958325

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1643ad303

Time (s): cpu = 00:02:05 ; elapsed = 00:00:22 . Memory (MB): peak = 6077.289 ; gain = 676.922 ; free physical = 683813 ; free virtual = 957356

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 29 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d8fc96e7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 6080.258 ; gain = 0.000 ; free physical = 683830 ; free virtual = 957374
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d013d286

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 6080.258 ; gain = 0.000 ; free physical = 683863 ; free virtual = 957406
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ea383e67

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 6080.258 ; gain = 0.000 ; free physical = 684253 ; free virtual = 957796
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 239a4be8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 6080.258 ; gain = 0.000 ; free physical = 684350 ; free virtual = 957893
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 239a4be8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 6080.258 ; gain = 0.000 ; free physical = 684282 ; free virtual = 957825
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 239a4be8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 6080.258 ; gain = 0.000 ; free physical = 684282 ; free virtual = 957825

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 239a4be8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6080.258 ; gain = 0.000 ; free physical = 684300 ; free virtual = 957843

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 239a4be8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6080.258 ; gain = 0.000 ; free physical = 684300 ; free virtual = 957843

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6080.258 ; gain = 0.000 ; free physical = 684298 ; free virtual = 957841
Ending Netlist Obfuscation Task | Checksum: 239a4be8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6080.258 ; gain = 0.000 ; free physical = 684297 ; free virtual = 957841
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:40 ; elapsed = 00:00:42 . Memory (MB): peak = 6080.258 ; gain = 743.922 ; free physical = 684297 ; free virtual = 957841
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Sep  8 22:00:30 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h3m58s *****
INFO: [HLS 200-112] Total CPU user time: 694.73 seconds. Total CPU system time: 36 seconds. Total elapsed time: 622.07 seconds; peak allocated memory: 2.763 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Sep  8 22:00:32 2025...
