// Seed: 1374937434
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output wire id_4,
    input wor id_5,
    input wire id_6,
    input tri1 id_7,
    output tri id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wand id_11,
    input wire id_12,
    input uwire id_13,
    output wor id_14,
    input uwire id_15
);
  wire id_17;
  wire id_18;
  assign id_8 = id_13;
  always disable id_19;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2,
    output wand id_3,
    output supply1 id_4,
    input tri1 id_5,
    output uwire id_6,
    output wand id_7,
    output wor id_8,
    output tri id_9
);
  always #1;
  module_0(
      id_7, id_6, id_5, id_1, id_9, id_0, id_1, id_1, id_8, id_9, id_1, id_0, id_2, id_1, id_9, id_2
  );
endmodule
