INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Ripple_Carry_Adder/Lab2_111060013_Ripple_Carry_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-311] analyzing module Not
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-311] analyzing module Xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Ripple_Carry_Adder/Lab2_111060013_Ripple_Carry_Adder.srcs/sources_1/new/Lab2_111060013_Ripple_Carry_Adder_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab2_111060013_Ripple_Carry_Adder_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Ripple_Carry_Adder/Lab2_111060013_Ripple_Carry_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
