# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:58 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Error: (vlog-13069) ./control.sv(12): near "11": syntax error, unexpected INTEGER NUMBER.
# ** Error: ./cpu.sv(7): Illegal declaration after the statement near line '1'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./cpu.sv(11): near "2": syntax error, unexpected INTEGER NUMBER, expecting ';' or ','.
# ** Error: ./cpu.sv(12): Illegal declaration after the statement near line '7'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(16): Illegal declaration after the statement near line '12'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(21): Illegal declaration after the statement near line '16'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(24): Checker 'mux64x2_1' not found.  Instantiation 'branch1' must be of a visible checker.
# ** Error: ./cpu.sv(26): Checker 'mux64x2_1' not found.  Instantiation 'branch2' must be of a visible checker.
# ** Error: ./cpu.sv(34): Illegal declaration after the statement near line '26'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(42): Illegal declaration after the statement near line '34'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./datamem.sv(35): near "end": syntax error, unexpected end.
# ** Error: ./datamem.sv(43): (vlog-2730) Undefined variable: 'xfer_size'.
# ** Error: ./datamem.sv(44): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./datamem.sv(55): (vlog-2730) Undefined variable: 'read_data'.
# ** Error: ./datamem.sv(56): (vlog-2730) Undefined variable: 'read_enable'.
# ** Error: ./datamem.sv(57): (vlog-2730) Undefined variable: 'xfer_size'.
# ** Error: ./datamem.sv(58): (vlog-2730) Undefined variable: 'mem'.
# ** Error: ./datamem.sv(63): (vlog-2730) Undefined variable: 'clk'.
# ** Error: ./datamem.sv(64): (vlog-2730) Undefined variable: 'write_enable'.
# ** Error: ./datamem.sv(65): (vlog-2730) Undefined variable: 'xfer_size'.
# ** Error: ./datamem.sv(66): (vlog-2730) Undefined variable: 'mem'.
# ** Error: ./datamem.sv(66): (vlog-2730) Undefined variable: 'write_data'.
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# End time: 15:54:00 on May 08,2025, Elapsed time: 0:00:02
# Errors: 22, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:15 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Error: (vlog-13069) ./control.sv(12): near "11": syntax error, unexpected INTEGER NUMBER.
# ** Error: ./cpu.sv(7): Illegal declaration after the statement near line '1'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./cpu.sv(11): near "2": syntax error, unexpected INTEGER NUMBER, expecting ';' or ','.
# ** Error: ./cpu.sv(12): Illegal declaration after the statement near line '7'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(16): Illegal declaration after the statement near line '12'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(21): Illegal declaration after the statement near line '16'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(24): Checker 'mux64x2_1' not found.  Instantiation 'branch1' must be of a visible checker.
# ** Error: ./cpu.sv(26): Checker 'mux64x2_1' not found.  Instantiation 'branch2' must be of a visible checker.
# ** Error: ./cpu.sv(34): Illegal declaration after the statement near line '26'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(42): Illegal declaration after the statement near line '34'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./datamem.sv(35): near "end": syntax error, unexpected end.
# ** Error: ./datamem.sv(43): (vlog-2730) Undefined variable: 'xfer_size'.
# ** Error: ./datamem.sv(44): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./datamem.sv(55): (vlog-2730) Undefined variable: 'read_data'.
# ** Error: ./datamem.sv(56): (vlog-2730) Undefined variable: 'read_enable'.
# ** Error: ./datamem.sv(57): (vlog-2730) Undefined variable: 'xfer_size'.
# ** Error: ./datamem.sv(58): (vlog-2730) Undefined variable: 'mem'.
# ** Error: ./datamem.sv(63): (vlog-2730) Undefined variable: 'clk'.
# ** Error: ./datamem.sv(64): (vlog-2730) Undefined variable: 'write_enable'.
# ** Error: ./datamem.sv(65): (vlog-2730) Undefined variable: 'xfer_size'.
# ** Error: ./datamem.sv(66): (vlog-2730) Undefined variable: 'mem'.
# ** Error: ./datamem.sv(66): (vlog-2730) Undefined variable: 'write_data'.
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# End time: 16:04:15 on May 08,2025, Elapsed time: 0:00:00
# Errors: 22, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:08 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: (vlog-13069) ./control.sv(14): near "reg30": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: ./cpu.sv(7): Illegal declaration after the statement near line '1'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./cpu.sv(11): near "2": syntax error, unexpected INTEGER NUMBER, expecting ';' or ','.
# ** Error: ./cpu.sv(12): Illegal declaration after the statement near line '7'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(16): Illegal declaration after the statement near line '12'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(21): Illegal declaration after the statement near line '16'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(24): Checker 'mux64x2_1' not found.  Instantiation 'branch1' must be of a visible checker.
# ** Error: ./cpu.sv(26): Checker 'mux64x2_1' not found.  Instantiation 'branch2' must be of a visible checker.
# ** Error: ./cpu.sv(34): Illegal declaration after the statement near line '26'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(42): Illegal declaration after the statement near line '34'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./datamem.sv(35): near "end": syntax error, unexpected end.
# ** Error: ./datamem.sv(43): (vlog-2730) Undefined variable: 'xfer_size'.
# ** Error: ./datamem.sv(44): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./datamem.sv(55): (vlog-2730) Undefined variable: 'read_data'.
# ** Error: ./datamem.sv(56): (vlog-2730) Undefined variable: 'read_enable'.
# ** Error: ./datamem.sv(57): (vlog-2730) Undefined variable: 'xfer_size'.
# ** Error: ./datamem.sv(58): (vlog-2730) Undefined variable: 'mem'.
# ** Error: ./datamem.sv(63): (vlog-2730) Undefined variable: 'clk'.
# ** Error: ./datamem.sv(64): (vlog-2730) Undefined variable: 'write_enable'.
# ** Error: ./datamem.sv(65): (vlog-2730) Undefined variable: 'xfer_size'.
# ** Error: ./datamem.sv(66): (vlog-2730) Undefined variable: 'mem'.
# ** Error: ./datamem.sv(66): (vlog-2730) Undefined variable: 'write_data'.
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# End time: 16:21:09 on May 08,2025, Elapsed time: 0:00:01
# Errors: 22, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:42 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: ./control.sv(15): (vlog-2730) Undefined variable: 'regWrire'.
# ** Warning: ./control.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: (vlog-13069) ./control.sv(32): near "reg30": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: ./cpu.sv(7): Illegal declaration after the statement near line '1'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./cpu.sv(11): near "2": syntax error, unexpected INTEGER NUMBER, expecting ';' or ','.
# ** Error: ./cpu.sv(12): Illegal declaration after the statement near line '7'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(16): Illegal declaration after the statement near line '12'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(21): Illegal declaration after the statement near line '16'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(24): Checker 'mux64x2_1' not found.  Instantiation 'branch1' must be of a visible checker.
# ** Error: ./cpu.sv(26): Checker 'mux64x2_1' not found.  Instantiation 'branch2' must be of a visible checker.
# ** Error: ./cpu.sv(34): Illegal declaration after the statement near line '26'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./cpu.sv(42): Illegal declaration after the statement near line '34'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./datamem.sv(35): near "end": syntax error, unexpected end.
# ** Error: ./datamem.sv(43): (vlog-2730) Undefined variable: 'xfer_size'.
# ** Error: ./datamem.sv(44): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./datamem.sv(55): (vlog-2730) Undefined variable: 'read_data'.
# ** Error: ./datamem.sv(56): (vlog-2730) Undefined variable: 'read_enable'.
# ** Error: ./datamem.sv(57): (vlog-2730) Undefined variable: 'xfer_size'.
# ** Error: ./datamem.sv(58): (vlog-2730) Undefined variable: 'mem'.
# ** Error: ./datamem.sv(63): (vlog-2730) Undefined variable: 'clk'.
# ** Error: ./datamem.sv(64): (vlog-2730) Undefined variable: 'write_enable'.
# ** Error: ./datamem.sv(65): (vlog-2730) Undefined variable: 'xfer_size'.
# ** Error: ./datamem.sv(66): (vlog-2730) Undefined variable: 'mem'.
# ** Error: ./datamem.sv(66): (vlog-2730) Undefined variable: 'write_data'.
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# End time: 16:21:42 on May 08,2025, Elapsed time: 0:00:00
# Errors: 23, Warnings: 2
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:17 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Error: ./control.sv(15): (vlog-2730) Undefined variable: 'regWrire'.
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(11): near "2": syntax error, unexpected INTEGER NUMBER, expecting ';' or ','.
# ** Error: (vlog-13069) ./cpu.sv(51): near "endmodule": syntax error, unexpected endmodule, expecting ';' or ','.
# ** Error: ./datamem.sv(66): (vlog-2730) Undefined variable: 'write_data'.
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# End time: 16:26:18 on May 08,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do r
# Cannot open macro file: r
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:27 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Error: ./control.sv(15): (vlog-2730) Undefined variable: 'regWrire'.
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(11): near "2": syntax error, unexpected INTEGER NUMBER, expecting ';' or ','.
# ** Error: (vlog-13069) ./cpu.sv(51): near "endmodule": syntax error, unexpected endmodule, expecting ';' or ','.
# ** Error: ./datamem.sv(66): (vlog-2730) Undefined variable: 'write_data'.
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# End time: 16:29:27 on May 08,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:55 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: ./control.sv(13): (vlog-2110) Illegal reference to net "reg2Loc".
# ** Error: ./control.sv(14): (vlog-2110) Illegal reference to net "reg30".
# ** Error: ./control.sv(15): (vlog-2110) Illegal reference to net "regWrite".
# ** Error: ./control.sv(16): (vlog-2110) Illegal reference to net "ALUSrc".
# ** Error: ./control.sv(17): (vlog-2110) Illegal reference to net "ALUOp".
# ** Error: ./control.sv(18): (vlog-2110) Illegal reference to net "setFlags".
# ** Error: ./control.sv(19): (vlog-2110) Illegal reference to net "memRead".
# ** Error: ./control.sv(20): (vlog-2110) Illegal reference to net "memWrite".
# ** Error: ./control.sv(21): (vlog-2110) Illegal reference to net "mem2Reg".
# ** Error: ./control.sv(22): (vlog-2110) Illegal reference to net "PC2Reg".
# ** Error: ./control.sv(23): (vlog-2110) Illegal reference to net "branch".
# ** Error: ./control.sv(24): (vlog-2110) Illegal reference to net "whichCMP".
# ** Error: ./control.sv(25): (vlog-2110) Illegal reference to net "uncondBranch".
# ** Error: ./control.sv(26): (vlog-2110) Illegal reference to net "reg2PC".
# ** Error: ./control.sv(27): (vlog-2110) Illegal reference to net "extend".
# ** Error: ./control.sv(31): (vlog-2110) Illegal reference to net "reg2Loc".
# ** Error: ./control.sv(32): (vlog-2110) Illegal reference to net "reg30".
# ** Error: ./control.sv(33): (vlog-2110) Illegal reference to net "regWrite".
# ** Error: ./control.sv(34): (vlog-2110) Illegal reference to net "ALUSrc".
# ** Error: ./control.sv(35): (vlog-2110) Illegal reference to net "ALUOp".
# ** Error: ./control.sv(36): (vlog-2110) Illegal reference to net "setFlags".
# ** Error: ./control.sv(37): (vlog-2110) Illegal reference to net "memRead".
# ** Error: ./control.sv(38): (vlog-2110) Illegal reference to net "memWrite".
# ** Error: ./control.sv(39): (vlog-2110) Illegal reference to net "mem2Reg".
# ** Error: ./control.sv(40): (vlog-2110) Illegal reference to net "PC2Reg".
# ** Error: ./control.sv(41): (vlog-2110) Illegal reference to net "branch".
# ** Error: ./control.sv(42): (vlog-2110) Illegal reference to net "whichCMP".
# ** Error: ./control.sv(43): (vlog-2110) Illegal reference to net "uncondBranch".
# ** Error: ./control.sv(44): (vlog-2110) Illegal reference to net "reg2PC".
# ** Error: ./control.sv(45): (vlog-2110) Illegal reference to net "extend".
# ** Error: ./control.sv(49): (vlog-2110) Illegal reference to net "reg2Loc".
# ** Error: ./control.sv(50): (vlog-2110) Illegal reference to net "reg30".
# ** Error: ./control.sv(51): (vlog-2110) Illegal reference to net "regWrite".
# ** Error: ./control.sv(52): (vlog-2110) Illegal reference to net "ALUSrc".
# ** Error: ./control.sv(53): (vlog-2110) Illegal reference to net "ALUOp".
# ** Error: ./control.sv(54): (vlog-2110) Illegal reference to net "setFlags".
# ** Error: ./control.sv(55): (vlog-2110) Illegal reference to net "memRead".
# ** Error: ./control.sv(56): (vlog-2110) Illegal reference to net "memWrite".
# ** Error: ./control.sv(57): (vlog-2110) Illegal reference to net "mem2Reg".
# ** Error: ./control.sv(58): (vlog-2110) Illegal reference to net "PC2Reg".
# ** Error: ./control.sv(59): (vlog-2110) Illegal reference to net "branch".
# ** Error: ./control.sv(60): (vlog-2110) Illegal reference to net "whichCMP".
# ** Error: ./control.sv(61): (vlog-2110) Illegal reference to net "uncondBranch".
# ** Error: ./control.sv(62): (vlog-2110) Illegal reference to net "reg2PC".
# ** Error: ./control.sv(63): (vlog-2110) Illegal reference to net "extend".
# ** Error: ./control.sv(67): (vlog-2110) Illegal reference to net "reg2Loc".
# ** Error: ./control.sv(68): (vlog-2110) Illegal reference to net "reg30".
# ** Error: ./control.sv(69): (vlog-2110) Illegal reference to net "regWrite".
# ** Error: ./control.sv(70): (vlog-2110) Illegal reference to net "ALUSrc".
# ** Error: ./control.sv(71): (vlog-2110) Illegal reference to net "ALUOp".
# ** Error: ./control.sv(72): (vlog-2110) Illegal reference to net "setFlags".
# ** Error: ./control.sv(73): (vlog-2110) Illegal reference to net "memRead".
# ** Error: ./control.sv(74): (vlog-2110) Illegal reference to net "memWrite".
# ** Error: ./control.sv(75): (vlog-2110) Illegal reference to net "mem2Reg".
# ** Error: ./control.sv(76): (vlog-2110) Illegal reference to net "PC2Reg".
# ** Error: ./control.sv(77): (vlog-2110) Illegal reference to net "branch".
# ** Error: ./control.sv(78): (vlog-2110) Illegal reference to net "whichCMP".
# ** Error: ./control.sv(79): (vlog-2110) Illegal reference to net "uncondBranch".
# ** Error: ./control.sv(80): (vlog-2110) Illegal reference to net "reg2PC".
# ** Error: ./control.sv(81): (vlog-2110) Illegal reference to net "extend".
# ** Error: ./control.sv(85): (vlog-2110) Illegal reference to net "reg2Loc".
# ** Error: ./control.sv(86): (vlog-2110) Illegal reference to net "reg30".
# ** Error: ./control.sv(87): (vlog-2110) Illegal reference to net "regWrite".
# ** Error: ./control.sv(88): (vlog-2110) Illegal reference to net "ALUSrc".
# ** Error: ./control.sv(89): (vlog-2110) Illegal reference to net "ALUOp".
# ** Error: ./control.sv(90): (vlog-2110) Illegal reference to net "setFlags".
# ** Error: ./control.sv(91): (vlog-2110) Illegal reference to net "memRead".
# ** Error: ./control.sv(92): (vlog-2110) Illegal reference to net "memWrite".
# ** Error: ./control.sv(93): (vlog-2110) Illegal reference to net "mem2Reg".
# ** Error: ./control.sv(94): (vlog-2110) Illegal reference to net "PC2Reg".
# ** Error: ./control.sv(95): (vlog-2110) Illegal reference to net "branch".
# ** Error: ./control.sv(96): (vlog-2110) Illegal reference to net "whichCMP".
# ** Error: ./control.sv(97): (vlog-2110) Illegal reference to net "uncondBranch".
# ** Error: ./control.sv(98): (vlog-2110) Illegal reference to net "reg2PC".
# ** Error: ./control.sv(99): (vlog-2110) Illegal reference to net "extend".
# ** Error: ./control.sv(103): (vlog-2110) Illegal reference to net "reg2Loc".
# ** Error: ./control.sv(104): (vlog-2110) Illegal reference to net "reg30".
# ** Error: ./control.sv(105): (vlog-2110) Illegal reference to net "regWrite".
# ** Error: ./control.sv(106): (vlog-2110) Illegal reference to net "ALUSrc".
# ** Error: ./control.sv(107): (vlog-2110) Illegal reference to net "ALUOp".
# ** Error: ./control.sv(108): (vlog-2110) Illegal reference to net "setFlags".
# ** Error: ./control.sv(109): (vlog-2110) Illegal reference to net "memRead".
# ** Error: ./control.sv(110): (vlog-2110) Illegal reference to net "memWrite".
# ** Error: ./control.sv(111): (vlog-2110) Illegal reference to net "mem2Reg".
# ** Error: ./control.sv(112): (vlog-2110) Illegal reference to net "PC2Reg".
# ** Error: ./control.sv(113): (vlog-2110) Illegal reference to net "branch".
# ** Error: ./control.sv(114): (vlog-2110) Illegal reference to net "whichCMP".
# ** Error: ./control.sv(115): (vlog-2110) Illegal reference to net "uncondBranch".
# ** Error: ./control.sv(116): (vlog-2110) Illegal reference to net "reg2PC".
# ** Error: ./control.sv(117): (vlog-2110) Illegal reference to net "extend".
# ** Error: ./control.sv(121): (vlog-2110) Illegal reference to net "reg2Loc".
# ** Error: ./control.sv(122): (vlog-2110) Illegal reference to net "reg30".
# ** Error: ./control.sv(123): (vlog-2110) Illegal reference to net "regWrite".
# ** Error: ./control.sv(124): (vlog-2110) Illegal reference to net "ALUSrc".
# ** Error: ./control.sv(125): (vlog-2110) Illegal reference to net "ALUOp".
# ** Error: ./control.sv(126): (vlog-2110) Illegal reference to net "setFlags".
# ** Error: ./control.sv(127): (vlog-2110) Illegal reference to net "memRead".
# ** Error: ./control.sv(128): (vlog-2110) Illegal reference to net "memWrite".
# ** Error: ./control.sv(129): (vlog-2110) Illegal reference to net "mem2Reg".
# ** Error: ./control.sv(130): (vlog-2110) Illegal reference to net "PC2Reg".
# ** Error: ./control.sv(131): (vlog-2110) Illegal reference to net "branch".
# ** Error: ./control.sv(132): (vlog-2110) Illegal reference to net "whichCMP".
# ** Error: ./control.sv(133): (vlog-2110) Illegal reference to net "uncondBranch".
# ** Error: ./control.sv(134): (vlog-2110) Illegal reference to net "reg2PC".
# ** Error: ./control.sv(135): (vlog-2110) Illegal reference to net "extend".
# ** Error: ./control.sv(139): (vlog-2110) Illegal reference to net "reg2Loc".
# ** Error: ./control.sv(140): (vlog-2110) Illegal reference to net "reg30".
# ** Error: ./control.sv(141): (vlog-2110) Illegal reference to net "regWrite".
# ** Error: ./control.sv(142): (vlog-2110) Illegal reference to net "ALUSrc".
# ** Error: ./control.sv(143): (vlog-2110) Illegal reference to net "ALUOp".
# ** Error: ./control.sv(144): (vlog-2110) Illegal reference to net "setFlags".
# ** Error: ./control.sv(145): (vlog-2110) Illegal reference to net "memRead".
# ** Error: ./control.sv(146): (vlog-2110) Illegal reference to net "memWrite".
# ** Error: ./control.sv(147): (vlog-2110) Illegal reference to net "mem2Reg".
# ** Error: ./control.sv(148): (vlog-2110) Illegal reference to net "PC2Reg".
# ** Error: ./control.sv(149): (vlog-2110) Illegal reference to net "branch".
# ** Error: ./control.sv(150): (vlog-2110) Illegal reference to net "whichCMP".
# ** Error: ./control.sv(151): (vlog-2110) Illegal reference to net "uncondBranch".
# ** Error: ./control.sv(152): (vlog-2110) Illegal reference to net "reg2PC".
# ** Error: ./control.sv(153): (vlog-2110) Illegal reference to net "extend".
# ** Error: ./control.sv(157): (vlog-2110) Illegal reference to net "reg2Loc".
# ** Error: ./control.sv(158): (vlog-2110) Illegal reference to net "reg30".
# ** Error: ./control.sv(159): (vlog-2110) Illegal reference to net "regWrite".
# ** Error: ./control.sv(160): (vlog-2110) Illegal reference to net "ALUSrc".
# ** Error: ./control.sv(161): (vlog-2110) Illegal reference to net "ALUOp".
# ** Error: ./control.sv(162): (vlog-2110) Illegal reference to net "setFlags".
# ** Error: ./control.sv(163): (vlog-2110) Illegal reference to net "memRead".
# ** Error: ./control.sv(164): (vlog-2110) Illegal reference to net "memWrite".
# ** Error: ./control.sv(165): (vlog-2110) Illegal reference to net "mem2Reg".
# ** Error: ./control.sv(166): (vlog-2110) Illegal reference to net "PC2Reg".
# ** Error: ./control.sv(167): (vlog-2110) Illegal reference to net "branch".
# ** Error: ./control.sv(168): (vlog-2110) Illegal reference to net "whichCMP".
# ** Error: ./control.sv(169): (vlog-2110) Illegal reference to net "uncondBranch".
# ** Error: ./control.sv(170): (vlog-2110) Illegal reference to net "reg2PC".
# ** Error: ./control.sv(171): (vlog-2110) Illegal reference to net "extend".
# ** Error: ./control.sv(176): (vlog-2110) Illegal reference to net "reg2Loc".
# ** Error: ./control.sv(177): (vlog-2110) Illegal reference to net "reg30".
# ** Error: ./control.sv(178): (vlog-2110) Illegal reference to net "regWrite".
# ** Error: ./control.sv(179): (vlog-2110) Illegal reference to net "ALUSrc".
# ** Error: ./control.sv(180): (vlog-2110) Illegal reference to net "ALUOp".
# ** Error: ./control.sv(181): (vlog-2110) Illegal reference to net "setFlags".
# ** Error: ./control.sv(182): (vlog-2110) Illegal reference to net "memRead".
# ** Error: ./control.sv(183): (vlog-2110) Illegal reference to net "memWrite".
# ** Error: ./control.sv(184): (vlog-2110) Illegal reference to net "mem2Reg".
# ** Error: ./control.sv(185): (vlog-2110) Illegal reference to net "PC2Reg".
# ** Error: ./control.sv(186): (vlog-2110) Illegal reference to net "branch".
# ** Error: ./control.sv(187): (vlog-2110) Illegal reference to net "whichCMP".
# ** Error: ./control.sv(188): (vlog-2110) Illegal reference to net "uncondBranch".
# ** Error: ./control.sv(189): (vlog-2110) Illegal reference to net "reg2PC".
# ** Error: ./control.sv(190): (vlog-2110) Illegal reference to net "extend".
# ** Error: ./control.sv(194): (vlog-2110) Illegal reference to net "reg2Loc".
# ** Error: ./control.sv(195): (vlog-2110) Illegal reference to net "reg30".
# ** Error: ./control.sv(196): (vlog-2110) Illegal reference to net "regWrite".
# ** Error: ./control.sv(197): (vlog-2110) Illegal reference to net "ALUSrc".
# ** Error: ./control.sv(198): (vlog-2110) Illegal reference to net "ALUOp".
# ** Error: ./control.sv(199): (vlog-2110) Illegal reference to net "setFlags".
# ** Error: ./control.sv(200): (vlog-2110) Illegal reference to net "memRead".
# ** Error: ./control.sv(201): (vlog-2110) Illegal reference to net "memWrite".
# ** Error: ./control.sv(202): (vlog-2110) Illegal reference to net "mem2Reg".
# ** Error: ./control.sv(203): (vlog-2110) Illegal reference to net "PC2Reg".
# ** Error: ./control.sv(204): (vlog-2110) Illegal reference to net "branch".
# ** Error: ./control.sv(205): (vlog-2110) Illegal reference to net "whichCMP".
# ** Error: ./control.sv(206): (vlog-2110) Illegal reference to net "uncondBranch".
# ** Error: ./control.sv(207): (vlog-2110) Illegal reference to net "reg2PC".
# ** Error: ./control.sv(208): (vlog-2110) Illegal reference to net "extend".
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(11): near "2": syntax error, unexpected INTEGER NUMBER, expecting ';' or ','.
# ** Error: (vlog-13069) ./cpu.sv(51): near "endmodule": syntax error, unexpected endmodule, expecting ';' or ','.
# ** Error: ./datamem.sv(66): (vlog-2730) Undefined variable: 'write_data'.
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# End time: 16:29:56 on May 08,2025, Elapsed time: 0:00:01
# Errors: 168, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:35 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(11): near "2": syntax error, unexpected INTEGER NUMBER, expecting ';' or ','.
# ** Error: (vlog-13069) ./cpu.sv(51): near "endmodule": syntax error, unexpected endmodule, expecting ';' or ','.
# ** Error: ./datamem.sv(66): (vlog-2730) Undefined variable: 'write_data'.
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# End time: 16:35:36 on May 08,2025, Elapsed time: 0:00:01
# Errors: 3, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:52 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	control
# 	cpu
# 	datamem_testbench
# 	decoder5_32_testbench
# 	flag_reg
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# End time: 17:12:52 on May 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x4_1_testbench 
# Start time: 17:12:54 on May 08,2025
# Loading sv_std.std
# Loading work.mux64x4_1_testbench
# Loading work.mux64x4_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: emmax  Hostname: LENNY  ProcessID: 64508
#           Attempting to use alternate WLF file "./wlfthekcav".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthekcav
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# sel: 00 | out: 0000000000000000
# sel: 01 | out: 1111111111111111
# sel: 10 | out: aaaaaaaaaaaaaaaa
# sel: 11 | out: ffffffffffffffff
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:17 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error: (vlog-13069) ./cpu.sv(66): near "branchType": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# ** Error: ./cpu.sv(88): (vlog-2730) Undefined variable: 'ALUout'.
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# ** Error: (vlog-13069) ./cpu.sv(107): near "=": syntax error, unexpected '='.
# ** Error: ./cpu.sv(107): (vlog-13205) Syntax error found in the scope following 'Imm12'. Is there a missing '::'?
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# End time: 18:30:17 on May 08,2025, Elapsed time: 0:00:00
# Errors: 8, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:37 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error: ./cpu.sv(88): (vlog-2730) Undefined variable: 'ALUout'.
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# ** Error: (vlog-13069) ./cpu.sv(107): near "=": syntax error, unexpected '='.
# ** Error: ./cpu.sv(107): (vlog-13205) Syntax error found in the scope following 'Imm12'. Is there a missing '::'?
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# End time: 18:30:37 on May 08,2025, Elapsed time: 0:00:00
# Errors: 7, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:59 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# ** Error: (vlog-13069) ./cpu.sv(107): near "=": syntax error, unexpected '='.
# ** Error: ./cpu.sv(107): (vlog-13205) Syntax error found in the scope following 'Imm12'. Is there a missing '::'?
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# End time: 18:30:59 on May 08,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:52 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# ** Error: (vlog-13069) ./cpu.sv(109): near ",": syntax error, unexpected ',', expecting '}'.
# ** Error: (vlog-13069) ./cpu.sv(110): near ",": syntax error, unexpected ',', expecting '}'.
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# ** Error: (vlog-13069) ./register_file.sv(36): near "EOF": syntax error, unexpected end of source code.
# End time: 18:36:53 on May 08,2025, Elapsed time: 0:00:01
# Errors: 7, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:56 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# ** Error: (vlog-13069) ./register_file.sv(36): near "EOF": syntax error, unexpected end of source code.
# End time: 18:37:56 on May 08,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:06 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# ** Error: (vlog-13069) ./register_file.sv(36): near "EOF": syntax error, unexpected end of source code.
# End time: 18:49:07 on May 08,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:38 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# ** Error: (vlog-13069) ./register_file.sv(36): near "EOF": syntax error, unexpected end of source code.
# End time: 18:49:39 on May 08,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:51 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# ** Error: (vlog-13069) ./register_bit.sv(45): near "EOF": syntax error, unexpected end of source code.
# End time: 18:49:51 on May 08,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:30 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# ** Error: (vlog-13069) ./register_bit.sv(45): near "EOF": syntax error, unexpected end of source code.
# End time: 18:50:30 on May 08,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:36 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# ** Error: (vlog-13069) ./register_bit.sv(45): near "EOF": syntax error, unexpected end of source code.
# End time: 18:51:37 on May 08,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:22 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# ** Error: (vlog-13069) ./register_bit.sv(14): near "EOF": syntax error, unexpected end of source code.
# End time: 18:52:23 on May 08,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:31 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# ** Error: (vlog-13069) ./register_bit.sv(12): near "EOF": syntax error, unexpected end of source code.
# End time: 18:52:32 on May 08,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do r
# Cannot open macro file: r
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:43 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# ** Error: (vlog-13069) ./register_bit.sv(46): near "EOF": syntax error, unexpected end of source code.
# End time: 18:52:43 on May 08,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:49 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# ** Error: (vlog-13069) ./register_bit.sv(46): near "EOF": syntax error, unexpected end of source code.
# End time: 18:55:49 on May 08,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:56 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module alu
# ** Error (suppressible): ./cpu.sv(96): (vlog-2388) 'setFlags' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'branch' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'whichCMP' already declared in this scope (verilog).
# ** Error (suppressible): ./cpu.sv(97): (vlog-2388) 'reg2PC' already declared in this scope (verilog).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# ** Error: (vlog-13069) ./register_bit.sv(46): near "EOF": syntax error, unexpected end of source code.
# End time: 20:49:56 on May 08,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do r
# Cannot open macro file: r
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:24 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# ** Error (suppressible): ./cpu.sv(26): (vlog-2388) 'ReadRegister2' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(26): (vlog-2388) 'WriteRegister' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(89): (vlog-2388) 'reg2Loc' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(89): (vlog-2388) 'reg30' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(89): (vlog-2388) 'regWrite' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(89): (vlog-2388) 'setFlags' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(90): (vlog-2388) 'branch' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(90): (vlog-2388) 'whichCMP' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(90): (vlog-2388) 'reg2PC' already declared in this scope (cpu).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# End time: 20:55:24 on May 08,2025, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do r
# Cannot open macro file: r
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:04 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# ** Error (suppressible): ./cpu.sv(26): (vlog-2388) 'ReadRegister2' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(26): (vlog-2388) 'WriteRegister' already declared in this scope (cpu).
# ** Error: ./cpu.sv(33): (vlog-2730) Undefined variable: 'pc2RegIn'.
# ** Error: ./cpu.sv(33): (vlog-2730) Undefined variable: 'add4'.
# ** Error: ./cpu.sv(34): (vlog-2730) Undefined variable: 'mem2RegOut'.
# ** Error: (vlog-13069) ./cpu.sv(36): near "mux64x2_1": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# ** Error (suppressible): ./cpu.sv(49): (vlog-2388) 'add4' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'reg2Loc' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'reg30' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'regWrite' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'setFlags' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'branch' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'whichCMP' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'reg2PC' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(114): (vlog-2388) 'mem2RegOut' already declared in this scope (cpu).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# End time: 21:24:05 on May 08,2025, Elapsed time: 0:00:01
# Errors: 15, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:39 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# ** Error (suppressible): ./cpu.sv(26): (vlog-2388) 'ReadRegister2' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(26): (vlog-2388) 'WriteRegister' already declared in this scope (cpu).
# ** Error: ./cpu.sv(33): (vlog-2730) Undefined variable: 'pc2RegIn'.
# ** Error: ./cpu.sv(33): (vlog-2730) Undefined variable: 'add4'.
# ** Error: ./cpu.sv(34): (vlog-2730) Undefined variable: 'mem2RegOut'.
# ** Error (suppressible): ./cpu.sv(49): (vlog-2388) 'add4' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'reg2Loc' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'reg30' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'regWrite' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'setFlags' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'PC2Reg' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'branch' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'whichCMP' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'reg2PC' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(114): (vlog-2388) 'mem2RegOut' already declared in this scope (cpu).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# End time: 21:24:39 on May 08,2025, Elapsed time: 0:00:00
# Errors: 15, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:12 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# ** Error (suppressible): ./cpu.sv(26): (vlog-2388) 'ReadRegister2' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(26): (vlog-2388) 'WriteRegister' already declared in this scope (cpu).
# ** Error: ./cpu.sv(33): (vlog-2730) Undefined variable: 'add4'.
# ** Error: ./cpu.sv(34): (vlog-2730) Undefined variable: 'mem2RegOut'.
# ** Error (suppressible): ./cpu.sv(49): (vlog-2388) 'add4' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'reg2Loc' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'reg30' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'regWrite' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'setFlags' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'PC2Reg' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'branch' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'whichCMP' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'reg2PC' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(114): (vlog-2388) 'mem2RegOut' already declared in this scope (cpu).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# End time: 21:25:12 on May 08,2025, Elapsed time: 0:00:00
# Errors: 14, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:18 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# ** Error (suppressible): ./cpu.sv(26): (vlog-2388) 'ReadRegister2' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(26): (vlog-2388) 'WriteRegister' already declared in this scope (cpu).
# ** Error: ./cpu.sv(33): (vlog-2730) Undefined variable: 'add4'.
# ** Error: ./cpu.sv(34): (vlog-2730) Undefined variable: 'mem2RegOut'.
# ** Error (suppressible): ./cpu.sv(49): (vlog-2388) 'add4' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'reg2Loc' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'reg30' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'regWrite' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'setFlags' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'PC2Reg' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'branch' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'whichCMP' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'reg2PC' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(114): (vlog-2388) 'mem2RegOut' already declared in this scope (cpu).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# End time: 21:27:18 on May 08,2025, Elapsed time: 0:00:00
# Errors: 14, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:46 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# ** Error (suppressible): ./cpu.sv(26): (vlog-2388) 'ReadRegister2' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(26): (vlog-2388) 'WriteRegister' already declared in this scope (cpu).
# ** Error: ./cpu.sv(33): (vlog-2730) Undefined variable: 'add4'.
# ** Error: ./cpu.sv(34): (vlog-2730) Undefined variable: 'mem2RegOut'.
# ** Error (suppressible): ./cpu.sv(49): (vlog-2388) 'add4' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'reg2Loc' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'reg30' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'regWrite' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(94): (vlog-2388) 'setFlags' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'PC2Reg' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'branch' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'whichCMP' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(95): (vlog-2388) 'reg2PC' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(114): (vlog-2388) 'mem2RegOut' already declared in this scope (cpu).
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# End time: 21:27:47 on May 08,2025, Elapsed time: 0:00:01
# Errors: 14, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:06 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# End time: 21:30:07 on May 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 21:30:11 on May 08,2025, Elapsed time: 4:17:17
# Errors: 102, Warnings: 24
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x4_1_testbench 
# Start time: 21:30:11 on May 08,2025
# Loading sv_std.std
# Loading work.mux64x4_1_testbench
# Loading work.mux64x4_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: emmax  Hostname: LENNY  ProcessID: 64508
#           Attempting to use alternate WLF file "./wlft9a3tzq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9a3tzq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# sel: 00 | out: 0000000000000000
# sel: 01 | out: 1111111111111111
# sel: 10 | out: aaaaaaaaaaaaaaaa
# sel: 11 | out: ffffffffffffffff
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:19 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(31): near "memory_aluIn": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'new'".
# ** Error: ./cpu.sv(120): (vlog-2730) Undefined variable: 'memory_aluIn'.
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# End time: 22:12:19 on May 08,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:41 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# End time: 22:12:42 on May 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 22:12:44 on May 08,2025, Elapsed time: 0:42:33
# Errors: 5, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x4_1_testbench 
# Start time: 22:12:44 on May 08,2025
# Loading sv_std.std
# Loading work.mux64x4_1_testbench
# Loading work.mux64x4_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: emmax  Hostname: LENNY  ProcessID: 64508
#           Attempting to use alternate WLF file "./wlft53jjyz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft53jjyz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# sel: 00 | out: 0000000000000000
# sel: 01 | out: 1111111111111111
# sel: 10 | out: aaaaaaaaaaaaaaaa
# sel: 11 | out: ffffffffffffffff

do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:52 on May 08,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# End time: 22:13:53 on May 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 22:13:57 on May 08,2025, Elapsed time: 0:01:13
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 22:13:57 on May 08,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# ** Error: Cannot open macro file: cpu_wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: cpu_wave.do
#     while executing
# "do cpu_wave.do"
