This project involves the design and implementation of a 4-bit Synchronous Gray-Code Counter using SR Flip-Flops,
developed with VHDL and Verilog and tested on a CPLD (Complex Programmable Logic Device) board.

