module adder(input [7:0] num1, input [7:0] num2, output [8:0] sum); //declaration of a module named "adder" with 8-bit inputs and 9-bit output
    assign sum = num1 + num2; //assigns the sum of num1 and num2 to sum
    always @ (posedge clk) begin //creates an always block that activates on the positive edge of clk
        if (reset == 1'b1) begin //checks if reset signal is high
            sum <= 9'b0; //if reset is high, reset sum to 0
        end else begin //if reset is low, continue with normal operation
            sum <= num1 + num2; //calculates sum and assigns it to sum
        end
    end
endmodule //ends the module declaration