INFO: [VRFC 10-163] Analyzing VHDL file "U:/ECE524L/Lab1/project_1/project_1.srcs/sources_1/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "U:/ECE524L/Lab1/project_1/project_1.srcs/sources_1/new/lab1_toplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab1_toplevel
