################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: ICer
#     Report Created on: Sun Aug 24 19:55:39 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     Report Location  : ./spyglass-1/cdc/cdc_verify_struct/spyglass_reports/clock-reset/clock_sig.csv
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : clock-reset(SpyGlass_vL-2016.06)
#     Comment          : Summary of Clock Sources in the design
#
################################################################################

Clock,Type,Drivers
SYSTEM_TOP.REF_CLK,PRIMARY
SYSTEM_TOP.UART_CLK,PRIMARY
SYSTEM_TOP.TX_CLK,GATED,"SYSTEM_TOP.UART_CLK"
SYSTEM_TOP.RX_CLK,GATED,"SYSTEM_TOP.UART_CLK"
SYSTEM_TOP.RX_CLK_DIV.div_clk,DERIVED,"SYSTEM_TOP.UART_CLK"
SYSTEM_TOP.U0_SYS_CTRL.cs[0],DERIVED,"SYSTEM_TOP.REF_CLK"
SYSTEM_TOP.U0_SYS_CTRL.cs[1],DERIVED,"SYSTEM_TOP.REF_CLK"
SYSTEM_TOP.U0_SYS_CTRL.cs[2],DERIVED,"SYSTEM_TOP.REF_CLK"
SYSTEM_TOP.U0_SYS_CTRL.cs[3],DERIVED,"SYSTEM_TOP.REF_CLK"
SYSTEM_TOP.ALU_CLK,GATED,"SYSTEM_TOP.REF_CLK"
SYSTEM_TOP.TX_CLK_DIV.div_clk,DERIVED,"SYSTEM_TOP.UART_CLK"
SYSTEM_TOP.U0_SYS_CTRL.rtlc_G224,GATED,"SYSTEM_TOP.REF_CLK"
