$WAVE
$EVENTS
;ENDWAVE
I 0 "e#9#std_logicc9 UX01ZWLH-"
S 0 0
0 U
S 1 0
1 U
S 2 0
2 U
S 3 0
3 U
S 4 0
4 U
S 5 0
5 U
S 6 0
6 U
S 7 0
7 U
S 8 0
8 U
S 9 0
9 U
S 10 0
10 U
S 11 0
11 U
S 12 0
12 U
S 13 0
13 U
S 14 0
14 U
S 15 0
15 U
S 16 0
16 U
S 17 0
17 U
S 18 0
18 U
S 19 0
19 U
S 20 0
20 U
S 21 0
21 U
S 22 0
22 U
S 23 0
23 U
S 24 0
24 U
S 25 0
25 U
S 26 0
26 U
S 27 0
27 U
S 28 0
28 U
S 29 0
29 U
S 30 0
30 U
S 31 0
31 U
;ENDWAVE
S 32 0
32 U
S 33 0
33 U
S 34 0
34 U
S 35 0
35 U
S 36 0
36 U
S 37 0
37 U
S 38 0
38 U
S 39 0
39 U
S 40 0
40 U
S 41 0
41 U
S 42 0
42 U
S 43 0
43 U
S 44 0
44 U
S 45 0
45 U
S 46 0
46 U
S 47 0
47 U
S 48 0
48 U
S 49 0
49 U
S 50 0
50 U
S 51 0
51 U
S 52 0
52 U
S 53 0
53 U
S 54 0
54 U
S 55 0
55 U
S 56 0
56 U
S 57 0
57 U
S 58 0
58 U
S 59 0
59 U
S 60 0
60 U
S 61 0
61 U
S 62 0
62 U
S 63 0
63 U
;ENDWAVE
I 1 "e#11#ALU_commands11 disable pass1 log_and log_or log_xor log_mask incr1 add subtract multiply divide "
S 64 1
64 disable
;ENDWAVE
;ENDWAVE
;ENDWAVE
S 65 0
65 U
S 66 0
66 U
S 67 0
67 U
S 68 0
68 U
S 69 0
69 U
S 70 0
70 U
S 71 0
71 U
S 72 0
72 U
S 73 0
73 U
S 74 0
74 U
S 75 0
75 U
S 76 0
76 U
S 77 0
77 U
S 78 0
78 U
S 79 0
79 U
S 80 0
80 U
S 81 0
81 U
S 82 0
82 U
S 83 0
83 U
S 84 0
84 U
S 85 0
85 U
S 86 0
86 U
S 87 0
87 U
S 88 0
88 U
S 89 0
89 U
S 90 0
90 U
S 91 0
91 U
S 92 0
92 U
S 93 0
93 U
S 94 0
94 U
S 95 0
95 U
S 96 0
96 U
;ENDWAVE
S 97 0
97 U
S 98 0
98 U
S 99 0
99 U
;ENDWAVE
;ENDWAVE
;ENDWAVE
;ENDWAVE
;ENDWAVE
;ENDWAVE
;ENDWAVE
D 1
0 0
2 0
6 0
14 0
30 1
62 1
63 0
31 1
15 0
32 0
33 0
7 0
16 0
34 0
35 0
17 0
36 0
37 0
3 0
8 0
18 0
38 0
39 0
19 0
40 0
41 0
9 0
20 0
42 0
43 0
21 0
44 0
45 0
1 0
4 0
10 0
22 0
46 0
47 0
23 0
48 0
49 0
11 0
24 0
50 0
51 0
25 0
52 0
53 0
5 0
12 0
26 0
54 0
55 0
27 0
56 0
57 0
13 0
28 0
58 0
59 0
29 1
60 0
61 1
T 1100
98 0
99 1
T 98900
64 incr1
T 1100
96 0
95 0
94 0
93 1
92 0
91 0
68 0
90 0
89 0
88 0
72 0
87 0
86 0
85 0
76 0
84 0
83 0
82 0
81 0
80 0
79 0
78 0
77 0
75 0
74 0
73 0
71 0
70 0
69 0
97 0
67 0
66 0
99 0
65 0
T 98900
64 add
T 1100
96 1
94 1
T 98900
64 subtract
T 1100
94 0
93 0
T 98900
64 multiply
T 1100
96 0
95 1
93 1
91 1
T 98900
64 divide
T 1100
96 1
95 0
93 0
91 0
T 98900
64 pass1
T 1100
95 1
94 1
T 98900
64 log_and
T 1100
96 0
T 98900
64 log_or
T 1100
96 1
T 98900
64 log_xor
T 1100
95 0
94 0
T 98900
64 log_mask
$ENDWAVE
