parent_name	,	V_38
outputs	,	V_40
parent	,	V_25
ENOMEM	,	V_30
"%s could not get IO base\n"	,	L_4
of_clk_add_provider	,	F_33
clk_register	,	F_19
"%s could not get clk_ref\n"	,	L_2
ti_fapll_setup	,	F_21
__iomem	,	T_4
unmap	,	V_46
writel_relaxed	,	F_5
clk_init_data	,	V_27
clk_num	,	V_47
"%s could not get clk_bypass\n"	,	L_3
hw	,	V_8
ti_fapll_is_enabled	,	F_7
ti_fapll_synth_disable	,	F_13
clk_ref	,	V_44
u32	,	T_1
clk_register_clkdev	,	F_32
FAPLL_PWD_OFFSET	,	V_16
clk_put	,	F_35
fapll_p	,	V_12
"clock-indices"	,	L_6
fapll_n	,	V_11
ti_fapll_synth_setup	,	F_16
ti_fapll_synth_is_enabled	,	F_14
ti_fapll_clock_is_bypass	,	F_1
init	,	V_28
clk	,	V_23
bypass_bit_inverted	,	V_5
ti_fapll_recalc_rate	,	F_8
index	,	V_17
do_div	,	F_9
synth	,	V_15
node	,	V_37
of_clk_get_parent_name	,	F_24
readl_relaxed	,	F_2
ops	,	V_31
of_property_read_string_index	,	F_29
clk_pll	,	V_35
name	,	V_24
ti_fapll_ops	,	V_43
pr_err	,	F_23
of_clk_get_parent_count	,	F_22
GFP_KERNEL	,	V_29
"clock-output-names"	,	L_5
fd	,	V_2
clks	,	V_41
ti_fapll_enable	,	F_3
of_clk_get	,	F_25
of_property_read_u32_index	,	F_30
iounmap	,	F_34
ti_fapll_get_parent	,	F_10
kfree	,	F_20
synth_div_m	,	V_18
synth_frac_div	,	V_21
freq	,	V_19
ti_fapll_disable	,	F_6
ti_fapll_synth_recalc_rate	,	F_15
device_node	,	V_36
clk_bypass	,	V_45
synth_int_div	,	V_20
output_name	,	V_48
to_fapll	,	F_4
parent_rate	,	V_10
rate	,	V_13
kzalloc	,	F_17
ti_fapll_synt_ops	,	V_32
fapll_data	,	V_1
FAPLL_MAIN_PLLEN	,	V_9
clk_hw	,	V_7
MAX_FAPLL_OUTPUTS	,	V_42
synth_div_freq	,	V_22
FAPLL_MAIN_BP	,	V_6
u8	,	T_2
i	,	V_39
ti_fapll_synth_enable	,	F_11
fapll_is_ddr_pll	,	F_28
num_parents	,	V_34
synth_clk	,	V_49
is_audio_pll_clk1	,	F_31
pll_clk	,	V_26
parent_names	,	V_33
output_instance	,	V_50
v	,	V_3
__init	,	T_3
of_iomap	,	F_27
"%s must have two parents\n"	,	L_1
of_clk_src_onecell_get	,	V_51
to_synth	,	F_12
base	,	V_4
fapll_synth	,	V_14
ERR_PTR	,	F_18
IS_ERR	,	F_26
