#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55705289bd80 .scope module, "tb_mux8_to_1" "tb_mux8_to_1" 2 3;
 .timescale -9 -9;
v0x5570528b5210_0 .var "din", 7 0;
v0x5570528b5300_0 .var "sel", 2 0;
v0x5570528b53d0_0 .net "z", 0 0, L_0x5570528b5950;  1 drivers
S_0x55705289bf10 .scope module, "DUT" "mux8_to_1" 2 12, 3 3 0, S_0x55705289bd80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 8 "din";
    .port_info 2 /INPUT 3 "sel";
v0x5570528b4cd0_0 .net *"_ivl_9", 0 0, L_0x5570528b5880;  1 drivers
v0x5570528b4db0_0 .net "din", 7 0, v0x5570528b5210_0;  1 drivers
v0x5570528b4e90_0 .net "sel", 2 0, v0x5570528b5300_0;  1 drivers
v0x5570528b4f50_0 .net "temp1", 0 0, v0x5570528b4640_0;  1 drivers
v0x5570528b5020_0 .net "temp2", 0 0, v0x5570528b4bb0_0;  1 drivers
v0x5570528b5110_0 .net "z", 0 0, L_0x5570528b5950;  alias, 1 drivers
L_0x5570528b54d0 .part v0x5570528b5210_0, 0, 4;
L_0x5570528b55f0 .part v0x5570528b5300_0, 0, 2;
L_0x5570528b56e0 .part v0x5570528b5210_0, 4, 4;
L_0x5570528b5780 .part v0x5570528b5300_0, 0, 2;
L_0x5570528b5880 .part v0x5570528b5300_0, 2, 1;
L_0x5570528b5950 .functor MUXZ 1, v0x5570528b4640_0, v0x5570528b4bb0_0, L_0x5570528b5880, C4<>;
S_0x55705285fcf0 .scope module, "m1" "mux4_to_1" 3 19, 4 3 0, S_0x55705289bf10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 4 "din";
    .port_info 2 /INPUT 2 "sel";
v0x55705285ff20_0 .net "din", 3 0, L_0x5570528b54d0;  1 drivers
v0x5570528b4560_0 .net "sel", 1 0, L_0x5570528b55f0;  1 drivers
v0x5570528b4640_0 .var "z", 0 0;
E_0x55705289eb00 .event edge, v0x5570528b4560_0, v0x55705285ff20_0;
S_0x5570528b4760 .scope module, "m2" "mux4_to_1" 3 25, 4 3 0, S_0x55705289bf10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 4 "din";
    .port_info 2 /INPUT 2 "sel";
v0x5570528b49d0_0 .net "din", 3 0, L_0x5570528b56e0;  1 drivers
v0x5570528b4ad0_0 .net "sel", 1 0, L_0x5570528b5780;  1 drivers
v0x5570528b4bb0_0 .var "z", 0 0;
E_0x55705289ed90 .event edge, v0x5570528b4ad0_0, v0x5570528b49d0_0;
    .scope S_0x55705285fcf0;
T_0 ;
    %wait E_0x55705289eb00;
    %load/vec4 v0x5570528b4560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5570528b4640_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x55705285ff20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5570528b4640_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x55705285ff20_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5570528b4640_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x55705285ff20_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x5570528b4640_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x55705285ff20_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x5570528b4640_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5570528b4760;
T_1 ;
    %wait E_0x55705289ed90;
    %load/vec4 v0x5570528b4ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5570528b4bb0_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x5570528b49d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5570528b4bb0_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x5570528b49d0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5570528b4bb0_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5570528b49d0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x5570528b4bb0_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x5570528b49d0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x5570528b4bb0_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55705289bd80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5570528b5300_0, 4, 1;
    %end;
    .thread T_2;
    .scope S_0x55705289bd80;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x5570528b5300_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5570528b5300_0, 4, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55705289bd80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5570528b5300_0, 4, 1;
    %end;
    .thread T_4;
    .scope S_0x55705289bd80;
T_5 ;
    %delay 10, 0;
    %load/vec4 v0x5570528b5300_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5570528b5300_0, 4, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55705289bd80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5570528b5300_0, 4, 1;
    %end;
    .thread T_6;
    .scope S_0x55705289bd80;
T_7 ;
    %delay 15, 0;
    %load/vec4 v0x5570528b5300_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5570528b5300_0, 4, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55705289bd80;
T_8 ;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5570528b5210_0, 0, 8;
    %delay 15, 0;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v0x5570528b5210_0, 0, 8;
    %delay 15, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5570528b5210_0, 0, 8;
    %delay 15, 0;
    %pushi/vec4 245, 0, 8;
    %store/vec4 v0x5570528b5210_0, 0, 8;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55705289bd80;
T_9 ;
    %vpi_call 2 40 "$dumpfile", "tb_mux8_to_1.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55705289bd80 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_mux8_to_1.v";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/mux8_to_1/mux8_to_1.v";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/mux4_to_1/mux4_to_1.v";
