// Seed: 37185576
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output wand id_2,
    output wire id_3,
    output wor id_4
    , id_15,
    output wire id_5,
    input tri0 id_6,
    input wire id_7,
    input wand id_8
    , id_16,
    input supply1 id_9,
    output tri0 id_10,
    output uwire id_11,
    input wand id_12,
    input wand id_13
);
  tri id_17 = id_9;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1
);
  wor id_3;
  assign id_3 = id_1;
  for (id_4 = 1'b0; 1; id_4 = ~1) wire id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_0,
      id_0
  );
  always @(*) id_3 = id_1;
endmodule
