;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* S1 */
S1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
S1__0__MASK EQU 0x01
S1__0__PC EQU CYREG_PRT0_PC0
S1__0__PORT EQU 0
S1__0__SHIFT EQU 0
S1__AG EQU CYREG_PRT0_AG
S1__AMUX EQU CYREG_PRT0_AMUX
S1__BIE EQU CYREG_PRT0_BIE
S1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S1__BYP EQU CYREG_PRT0_BYP
S1__CTL EQU CYREG_PRT0_CTL
S1__DM0 EQU CYREG_PRT0_DM0
S1__DM1 EQU CYREG_PRT0_DM1
S1__DM2 EQU CYREG_PRT0_DM2
S1__DR EQU CYREG_PRT0_DR
S1__INP_DIS EQU CYREG_PRT0_INP_DIS
S1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S1__LCD_EN EQU CYREG_PRT0_LCD_EN
S1__MASK EQU 0x01
S1__PORT EQU 0
S1__PRT EQU CYREG_PRT0_PRT
S1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S1__PS EQU CYREG_PRT0_PS
S1__SHIFT EQU 0
S1__SLW EQU CYREG_PRT0_SLW

/* S2 */
S2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
S2__0__MASK EQU 0x04
S2__0__PC EQU CYREG_PRT0_PC2
S2__0__PORT EQU 0
S2__0__SHIFT EQU 2
S2__AG EQU CYREG_PRT0_AG
S2__AMUX EQU CYREG_PRT0_AMUX
S2__BIE EQU CYREG_PRT0_BIE
S2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S2__BYP EQU CYREG_PRT0_BYP
S2__CTL EQU CYREG_PRT0_CTL
S2__DM0 EQU CYREG_PRT0_DM0
S2__DM1 EQU CYREG_PRT0_DM1
S2__DM2 EQU CYREG_PRT0_DM2
S2__DR EQU CYREG_PRT0_DR
S2__INP_DIS EQU CYREG_PRT0_INP_DIS
S2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S2__LCD_EN EQU CYREG_PRT0_LCD_EN
S2__MASK EQU 0x04
S2__PORT EQU 0
S2__PRT EQU CYREG_PRT0_PRT
S2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S2__PS EQU CYREG_PRT0_PS
S2__SHIFT EQU 2
S2__SLW EQU CYREG_PRT0_SLW

/* S3 */
S3__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
S3__0__MASK EQU 0x02
S3__0__PC EQU CYREG_PRT0_PC1
S3__0__PORT EQU 0
S3__0__SHIFT EQU 1
S3__AG EQU CYREG_PRT0_AG
S3__AMUX EQU CYREG_PRT0_AMUX
S3__BIE EQU CYREG_PRT0_BIE
S3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S3__BYP EQU CYREG_PRT0_BYP
S3__CTL EQU CYREG_PRT0_CTL
S3__DM0 EQU CYREG_PRT0_DM0
S3__DM1 EQU CYREG_PRT0_DM1
S3__DM2 EQU CYREG_PRT0_DM2
S3__DR EQU CYREG_PRT0_DR
S3__INP_DIS EQU CYREG_PRT0_INP_DIS
S3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S3__LCD_EN EQU CYREG_PRT0_LCD_EN
S3__MASK EQU 0x02
S3__PORT EQU 0
S3__PRT EQU CYREG_PRT0_PRT
S3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S3__PS EQU CYREG_PRT0_PS
S3__SHIFT EQU 1
S3__SLW EQU CYREG_PRT0_SLW

/* S4 */
S4__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
S4__0__MASK EQU 0x08
S4__0__PC EQU CYREG_PRT0_PC3
S4__0__PORT EQU 0
S4__0__SHIFT EQU 3
S4__AG EQU CYREG_PRT0_AG
S4__AMUX EQU CYREG_PRT0_AMUX
S4__BIE EQU CYREG_PRT0_BIE
S4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S4__BYP EQU CYREG_PRT0_BYP
S4__CTL EQU CYREG_PRT0_CTL
S4__DM0 EQU CYREG_PRT0_DM0
S4__DM1 EQU CYREG_PRT0_DM1
S4__DM2 EQU CYREG_PRT0_DM2
S4__DR EQU CYREG_PRT0_DR
S4__INP_DIS EQU CYREG_PRT0_INP_DIS
S4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S4__LCD_EN EQU CYREG_PRT0_LCD_EN
S4__MASK EQU 0x08
S4__PORT EQU 0
S4__PRT EQU CYREG_PRT0_PRT
S4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S4__PS EQU CYREG_PRT0_PS
S4__SHIFT EQU 3
S4__SLW EQU CYREG_PRT0_SLW

/* S5 */
S5__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
S5__0__MASK EQU 0x10
S5__0__PC EQU CYREG_PRT0_PC4
S5__0__PORT EQU 0
S5__0__SHIFT EQU 4
S5__AG EQU CYREG_PRT0_AG
S5__AMUX EQU CYREG_PRT0_AMUX
S5__BIE EQU CYREG_PRT0_BIE
S5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S5__BYP EQU CYREG_PRT0_BYP
S5__CTL EQU CYREG_PRT0_CTL
S5__DM0 EQU CYREG_PRT0_DM0
S5__DM1 EQU CYREG_PRT0_DM1
S5__DM2 EQU CYREG_PRT0_DM2
S5__DR EQU CYREG_PRT0_DR
S5__INP_DIS EQU CYREG_PRT0_INP_DIS
S5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S5__LCD_EN EQU CYREG_PRT0_LCD_EN
S5__MASK EQU 0x10
S5__PORT EQU 0
S5__PRT EQU CYREG_PRT0_PRT
S5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S5__PS EQU CYREG_PRT0_PS
S5__SHIFT EQU 4
S5__SLW EQU CYREG_PRT0_SLW

/* S6 */
S6__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
S6__0__MASK EQU 0x20
S6__0__PC EQU CYREG_PRT0_PC5
S6__0__PORT EQU 0
S6__0__SHIFT EQU 5
S6__AG EQU CYREG_PRT0_AG
S6__AMUX EQU CYREG_PRT0_AMUX
S6__BIE EQU CYREG_PRT0_BIE
S6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S6__BYP EQU CYREG_PRT0_BYP
S6__CTL EQU CYREG_PRT0_CTL
S6__DM0 EQU CYREG_PRT0_DM0
S6__DM1 EQU CYREG_PRT0_DM1
S6__DM2 EQU CYREG_PRT0_DM2
S6__DR EQU CYREG_PRT0_DR
S6__INP_DIS EQU CYREG_PRT0_INP_DIS
S6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S6__LCD_EN EQU CYREG_PRT0_LCD_EN
S6__MASK EQU 0x20
S6__PORT EQU 0
S6__PRT EQU CYREG_PRT0_PRT
S6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S6__PS EQU CYREG_PRT0_PS
S6__SHIFT EQU 5
S6__SLW EQU CYREG_PRT0_SLW

/* S7 */
S7__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
S7__0__MASK EQU 0x40
S7__0__PC EQU CYREG_PRT0_PC6
S7__0__PORT EQU 0
S7__0__SHIFT EQU 6
S7__AG EQU CYREG_PRT0_AG
S7__AMUX EQU CYREG_PRT0_AMUX
S7__BIE EQU CYREG_PRT0_BIE
S7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S7__BYP EQU CYREG_PRT0_BYP
S7__CTL EQU CYREG_PRT0_CTL
S7__DM0 EQU CYREG_PRT0_DM0
S7__DM1 EQU CYREG_PRT0_DM1
S7__DM2 EQU CYREG_PRT0_DM2
S7__DR EQU CYREG_PRT0_DR
S7__INP_DIS EQU CYREG_PRT0_INP_DIS
S7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S7__LCD_EN EQU CYREG_PRT0_LCD_EN
S7__MASK EQU 0x40
S7__PORT EQU 0
S7__PRT EQU CYREG_PRT0_PRT
S7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S7__PS EQU CYREG_PRT0_PS
S7__SHIFT EQU 6
S7__SLW EQU CYREG_PRT0_SLW

/* S8 */
S8__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
S8__0__MASK EQU 0x80
S8__0__PC EQU CYREG_PRT0_PC7
S8__0__PORT EQU 0
S8__0__SHIFT EQU 7
S8__AG EQU CYREG_PRT0_AG
S8__AMUX EQU CYREG_PRT0_AMUX
S8__BIE EQU CYREG_PRT0_BIE
S8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S8__BYP EQU CYREG_PRT0_BYP
S8__CTL EQU CYREG_PRT0_CTL
S8__DM0 EQU CYREG_PRT0_DM0
S8__DM1 EQU CYREG_PRT0_DM1
S8__DM2 EQU CYREG_PRT0_DM2
S8__DR EQU CYREG_PRT0_DR
S8__INP_DIS EQU CYREG_PRT0_INP_DIS
S8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S8__LCD_EN EQU CYREG_PRT0_LCD_EN
S8__MASK EQU 0x80
S8__PORT EQU 0
S8__PRT EQU CYREG_PRT0_PRT
S8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S8__PS EQU CYREG_PRT0_PS
S8__SHIFT EQU 7
S8__SLW EQU CYREG_PRT0_SLW

/* S9 */
S9__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
S9__0__MASK EQU 0x04
S9__0__PC EQU CYREG_PRT1_PC2
S9__0__PORT EQU 1
S9__0__SHIFT EQU 2
S9__AG EQU CYREG_PRT1_AG
S9__AMUX EQU CYREG_PRT1_AMUX
S9__BIE EQU CYREG_PRT1_BIE
S9__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S9__BYP EQU CYREG_PRT1_BYP
S9__CTL EQU CYREG_PRT1_CTL
S9__DM0 EQU CYREG_PRT1_DM0
S9__DM1 EQU CYREG_PRT1_DM1
S9__DM2 EQU CYREG_PRT1_DM2
S9__DR EQU CYREG_PRT1_DR
S9__INP_DIS EQU CYREG_PRT1_INP_DIS
S9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S9__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S9__LCD_EN EQU CYREG_PRT1_LCD_EN
S9__MASK EQU 0x04
S9__PORT EQU 1
S9__PRT EQU CYREG_PRT1_PRT
S9__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S9__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S9__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S9__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S9__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S9__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S9__PS EQU CYREG_PRT1_PS
S9__SHIFT EQU 2
S9__SLW EQU CYREG_PRT1_SLW

/* Lip */
Lip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Lip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Lip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Lip_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Lip_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Lip_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Lip_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Lip_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Lip_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Lip_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Lip_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Lip_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Lip_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Lip_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Lip_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Lip_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Lip_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Lip_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Lip_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Lip_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Lip_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Lip_PWMUDB_genblk8_stsreg__0__POS EQU 0
Lip_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Lip_PWMUDB_genblk8_stsreg__1__POS EQU 1
Lip_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Lip_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Lip_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Lip_PWMUDB_genblk8_stsreg__2__POS EQU 2
Lip_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Lip_PWMUDB_genblk8_stsreg__3__POS EQU 3
Lip_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Lip_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Lip_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Lip_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Lip_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Lip_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Lip_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Lip_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Lip_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Lip_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Lip_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Lip_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Lip_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Lip_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Lip_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Lip_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Lip_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Lip_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Lip_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Lip_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Lip_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Lip_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Lip_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Lip_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Lip_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Lip_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Lip_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Lip_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Lip_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Lip_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Lip_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Lip_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

/* S10 */
S10__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
S10__0__MASK EQU 0x10
S10__0__PC EQU CYREG_PRT1_PC4
S10__0__PORT EQU 1
S10__0__SHIFT EQU 4
S10__AG EQU CYREG_PRT1_AG
S10__AMUX EQU CYREG_PRT1_AMUX
S10__BIE EQU CYREG_PRT1_BIE
S10__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S10__BYP EQU CYREG_PRT1_BYP
S10__CTL EQU CYREG_PRT1_CTL
S10__DM0 EQU CYREG_PRT1_DM0
S10__DM1 EQU CYREG_PRT1_DM1
S10__DM2 EQU CYREG_PRT1_DM2
S10__DR EQU CYREG_PRT1_DR
S10__INP_DIS EQU CYREG_PRT1_INP_DIS
S10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S10__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S10__LCD_EN EQU CYREG_PRT1_LCD_EN
S10__MASK EQU 0x10
S10__PORT EQU 1
S10__PRT EQU CYREG_PRT1_PRT
S10__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S10__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S10__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S10__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S10__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S10__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S10__PS EQU CYREG_PRT1_PS
S10__SHIFT EQU 4
S10__SLW EQU CYREG_PRT1_SLW

/* S11 */
S11__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
S11__0__MASK EQU 0x20
S11__0__PC EQU CYREG_PRT1_PC5
S11__0__PORT EQU 1
S11__0__SHIFT EQU 5
S11__AG EQU CYREG_PRT1_AG
S11__AMUX EQU CYREG_PRT1_AMUX
S11__BIE EQU CYREG_PRT1_BIE
S11__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S11__BYP EQU CYREG_PRT1_BYP
S11__CTL EQU CYREG_PRT1_CTL
S11__DM0 EQU CYREG_PRT1_DM0
S11__DM1 EQU CYREG_PRT1_DM1
S11__DM2 EQU CYREG_PRT1_DM2
S11__DR EQU CYREG_PRT1_DR
S11__INP_DIS EQU CYREG_PRT1_INP_DIS
S11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S11__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S11__LCD_EN EQU CYREG_PRT1_LCD_EN
S11__MASK EQU 0x20
S11__PORT EQU 1
S11__PRT EQU CYREG_PRT1_PRT
S11__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S11__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S11__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S11__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S11__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S11__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S11__PS EQU CYREG_PRT1_PS
S11__SHIFT EQU 5
S11__SLW EQU CYREG_PRT1_SLW

/* S13 */
S13__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
S13__0__MASK EQU 0x40
S13__0__PC EQU CYREG_PRT1_PC6
S13__0__PORT EQU 1
S13__0__SHIFT EQU 6
S13__AG EQU CYREG_PRT1_AG
S13__AMUX EQU CYREG_PRT1_AMUX
S13__BIE EQU CYREG_PRT1_BIE
S13__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S13__BYP EQU CYREG_PRT1_BYP
S13__CTL EQU CYREG_PRT1_CTL
S13__DM0 EQU CYREG_PRT1_DM0
S13__DM1 EQU CYREG_PRT1_DM1
S13__DM2 EQU CYREG_PRT1_DM2
S13__DR EQU CYREG_PRT1_DR
S13__INP_DIS EQU CYREG_PRT1_INP_DIS
S13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S13__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S13__LCD_EN EQU CYREG_PRT1_LCD_EN
S13__MASK EQU 0x40
S13__PORT EQU 1
S13__PRT EQU CYREG_PRT1_PRT
S13__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S13__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S13__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S13__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S13__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S13__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S13__PS EQU CYREG_PRT1_PS
S13__SHIFT EQU 6
S13__SLW EQU CYREG_PRT1_SLW

/* S14 */
S14__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
S14__0__MASK EQU 0x80
S14__0__PC EQU CYREG_PRT1_PC7
S14__0__PORT EQU 1
S14__0__SHIFT EQU 7
S14__AG EQU CYREG_PRT1_AG
S14__AMUX EQU CYREG_PRT1_AMUX
S14__BIE EQU CYREG_PRT1_BIE
S14__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S14__BYP EQU CYREG_PRT1_BYP
S14__CTL EQU CYREG_PRT1_CTL
S14__DM0 EQU CYREG_PRT1_DM0
S14__DM1 EQU CYREG_PRT1_DM1
S14__DM2 EQU CYREG_PRT1_DM2
S14__DR EQU CYREG_PRT1_DR
S14__INP_DIS EQU CYREG_PRT1_INP_DIS
S14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S14__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S14__LCD_EN EQU CYREG_PRT1_LCD_EN
S14__MASK EQU 0x80
S14__PORT EQU 1
S14__PRT EQU CYREG_PRT1_PRT
S14__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S14__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S14__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S14__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S14__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S14__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S14__PS EQU CYREG_PRT1_PS
S14__SHIFT EQU 7
S14__SLW EQU CYREG_PRT1_SLW

/* S15 */
S15__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
S15__0__MASK EQU 0x01
S15__0__PC EQU CYREG_PRT2_PC0
S15__0__PORT EQU 2
S15__0__SHIFT EQU 0
S15__AG EQU CYREG_PRT2_AG
S15__AMUX EQU CYREG_PRT2_AMUX
S15__BIE EQU CYREG_PRT2_BIE
S15__BIT_MASK EQU CYREG_PRT2_BIT_MASK
S15__BYP EQU CYREG_PRT2_BYP
S15__CTL EQU CYREG_PRT2_CTL
S15__DM0 EQU CYREG_PRT2_DM0
S15__DM1 EQU CYREG_PRT2_DM1
S15__DM2 EQU CYREG_PRT2_DM2
S15__DR EQU CYREG_PRT2_DR
S15__INP_DIS EQU CYREG_PRT2_INP_DIS
S15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
S15__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
S15__LCD_EN EQU CYREG_PRT2_LCD_EN
S15__MASK EQU 0x01
S15__PORT EQU 2
S15__PRT EQU CYREG_PRT2_PRT
S15__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
S15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
S15__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
S15__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
S15__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
S15__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
S15__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
S15__PS EQU CYREG_PRT2_PS
S15__SHIFT EQU 0
S15__SLW EQU CYREG_PRT2_SLW

/* S16 */
S16__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
S16__0__MASK EQU 0x02
S16__0__PC EQU CYREG_PRT2_PC1
S16__0__PORT EQU 2
S16__0__SHIFT EQU 1
S16__AG EQU CYREG_PRT2_AG
S16__AMUX EQU CYREG_PRT2_AMUX
S16__BIE EQU CYREG_PRT2_BIE
S16__BIT_MASK EQU CYREG_PRT2_BIT_MASK
S16__BYP EQU CYREG_PRT2_BYP
S16__CTL EQU CYREG_PRT2_CTL
S16__DM0 EQU CYREG_PRT2_DM0
S16__DM1 EQU CYREG_PRT2_DM1
S16__DM2 EQU CYREG_PRT2_DM2
S16__DR EQU CYREG_PRT2_DR
S16__INP_DIS EQU CYREG_PRT2_INP_DIS
S16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
S16__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
S16__LCD_EN EQU CYREG_PRT2_LCD_EN
S16__MASK EQU 0x02
S16__PORT EQU 2
S16__PRT EQU CYREG_PRT2_PRT
S16__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
S16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
S16__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
S16__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
S16__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
S16__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
S16__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
S16__PS EQU CYREG_PRT2_PS
S16__SHIFT EQU 1
S16__SLW EQU CYREG_PRT2_SLW

/* S17 */
S17__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
S17__0__MASK EQU 0x04
S17__0__PC EQU CYREG_PRT2_PC2
S17__0__PORT EQU 2
S17__0__SHIFT EQU 2
S17__AG EQU CYREG_PRT2_AG
S17__AMUX EQU CYREG_PRT2_AMUX
S17__BIE EQU CYREG_PRT2_BIE
S17__BIT_MASK EQU CYREG_PRT2_BIT_MASK
S17__BYP EQU CYREG_PRT2_BYP
S17__CTL EQU CYREG_PRT2_CTL
S17__DM0 EQU CYREG_PRT2_DM0
S17__DM1 EQU CYREG_PRT2_DM1
S17__DM2 EQU CYREG_PRT2_DM2
S17__DR EQU CYREG_PRT2_DR
S17__INP_DIS EQU CYREG_PRT2_INP_DIS
S17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
S17__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
S17__LCD_EN EQU CYREG_PRT2_LCD_EN
S17__MASK EQU 0x04
S17__PORT EQU 2
S17__PRT EQU CYREG_PRT2_PRT
S17__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
S17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
S17__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
S17__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
S17__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
S17__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
S17__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
S17__PS EQU CYREG_PRT2_PS
S17__SHIFT EQU 2
S17__SLW EQU CYREG_PRT2_SLW

/* Neck */
Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Neck_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Neck_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Neck_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Neck_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Neck_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Neck_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Neck_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Neck_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Neck_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Neck_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Neck_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Neck_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Neck_PWMUDB_genblk8_stsreg__0__POS EQU 0
Neck_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Neck_PWMUDB_genblk8_stsreg__1__POS EQU 1
Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Neck_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Neck_PWMUDB_genblk8_stsreg__2__POS EQU 2
Neck_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Neck_PWMUDB_genblk8_stsreg__3__POS EQU 3
Neck_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Neck_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Neck_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Neck_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Neck_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Neck_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
Neck_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
Neck_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Neck_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Neck_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Neck_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Neck_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Neck_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Neck_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Neck_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Neck_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Neck_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Neck_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Neck_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Neck_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Neck_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Neck_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Neck_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Neck_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Neck_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Neck_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Neck_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Neck_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Neck_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Neck_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

/* BaseJaw */
BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
BaseJaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
BaseJaw_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
BaseJaw_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
BaseJaw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
BaseJaw_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
BaseJaw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
BaseJaw_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
BaseJaw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
BaseJaw_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
BaseJaw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
BaseJaw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
BaseJaw_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
BaseJaw_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
BaseJaw_PWMUDB_genblk8_stsreg__0__POS EQU 0
BaseJaw_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
BaseJaw_PWMUDB_genblk8_stsreg__1__POS EQU 1
BaseJaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
BaseJaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
BaseJaw_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
BaseJaw_PWMUDB_genblk8_stsreg__2__POS EQU 2
BaseJaw_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
BaseJaw_PWMUDB_genblk8_stsreg__3__POS EQU 3
BaseJaw_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
BaseJaw_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
BaseJaw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
BaseJaw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
BaseJaw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
BaseJaw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
BaseJaw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
BaseJaw_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
BaseJaw_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
BaseJaw_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
BaseJaw_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
BaseJaw_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
BaseJaw_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
BaseJaw_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
BaseJaw_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
BaseJaw_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
BaseJaw_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
BaseJaw_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
BaseJaw_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
BaseJaw_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
BaseJaw_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
BaseJaw_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
BaseJaw_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
BaseJaw_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
BaseJaw_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
BaseJaw_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
BaseJaw_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
BaseJaw_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
BaseJaw_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
BaseJaw_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
BaseJaw_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
BaseJaw_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x04
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x10
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x10

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x06
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x40
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x40

/* Clock_4 */
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x01
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x02
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x02

/* Clock_5 */
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x05
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x20
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x20

/* Clock_6 */
Clock_6__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_6__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_6__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_6__CFG2_SRC_SEL_MASK EQU 0x07
Clock_6__INDEX EQU 0x00
Clock_6__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_6__PM_ACT_MSK EQU 0x01
Clock_6__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_6__PM_STBY_MSK EQU 0x01

/* Clock_7 */
Clock_7__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_7__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_7__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_7__CFG2_SRC_SEL_MASK EQU 0x07
Clock_7__INDEX EQU 0x03
Clock_7__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_7__PM_ACT_MSK EQU 0x08
Clock_7__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_7__PM_STBY_MSK EQU 0x08

/* Clock_8 */
Clock_8__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_8__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_8__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_8__CFG2_SRC_SEL_MASK EQU 0x07
Clock_8__INDEX EQU 0x07
Clock_8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_8__PM_ACT_MSK EQU 0x80
Clock_8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_8__PM_STBY_MSK EQU 0x80

/* EyelidGroup */
EyelidGroup_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
EyelidGroup_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
EyelidGroup_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
EyelidGroup_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
EyelidGroup_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
EyelidGroup_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
EyelidGroup_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
EyelidGroup_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
EyelidGroup_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
EyelidGroup_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
EyelidGroup_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
EyelidGroup_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
EyelidGroup_PWMUDB_genblk8_stsreg__0__POS EQU 0
EyelidGroup_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
EyelidGroup_PWMUDB_genblk8_stsreg__1__POS EQU 1
EyelidGroup_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
EyelidGroup_PWMUDB_genblk8_stsreg__2__POS EQU 2
EyelidGroup_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
EyelidGroup_PWMUDB_genblk8_stsreg__3__POS EQU 3
EyelidGroup_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
EyelidGroup_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
EyelidGroup_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
EyelidGroup_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
EyelidGroup_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
EyelidGroup_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
EyelidGroup_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
EyelidGroup_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
EyelidGroup_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
EyelidGroup_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
EyelidGroup_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
EyelidGroup_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
EyelidGroup_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
EyelidGroup_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
EyelidGroup_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
EyelidGroup_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
EyelidGroup_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
EyelidGroup_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
EyelidGroup_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
EyelidGroup_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
EyelidGroup_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
EyelidGroup_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
EyelidGroup_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
EyelidGroup_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
EyelidGroup_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
EyelidGroup_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
EyelidGroup_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
EyelidGroup_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
EyelidGroup_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
EyelidGroup_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
EyelidGroup_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

/* LeftEyebrow */
LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
LeftEyebrow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
LeftEyebrow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
LeftEyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
LeftEyebrow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
LeftEyebrow_PWMUDB_genblk8_stsreg__0__POS EQU 0
LeftEyebrow_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
LeftEyebrow_PWMUDB_genblk8_stsreg__1__POS EQU 1
LeftEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LeftEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
LeftEyebrow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
LeftEyebrow_PWMUDB_genblk8_stsreg__2__POS EQU 2
LeftEyebrow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
LeftEyebrow_PWMUDB_genblk8_stsreg__3__POS EQU 3
LeftEyebrow_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
LeftEyebrow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
LeftEyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
LeftEyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

/* RightEyebrow */
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
RightEyebrow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RightEyebrow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RightEyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
RightEyebrow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RightEyebrow_PWMUDB_genblk8_stsreg__0__POS EQU 0
RightEyebrow_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
RightEyebrow_PWMUDB_genblk8_stsreg__1__POS EQU 1
RightEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
RightEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
RightEyebrow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RightEyebrow_PWMUDB_genblk8_stsreg__2__POS EQU 2
RightEyebrow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RightEyebrow_PWMUDB_genblk8_stsreg__3__POS EQU 3
RightEyebrow_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
RightEyebrow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
RightEyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
RightEyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
RightEyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
RightEyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
RightEyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
RightEyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
RightEyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
RightEyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
RightEyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
RightEyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
RightEyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* EyeBallVertical */
EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
EyeBallVertical_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
EyeBallVertical_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
EyeBallVertical_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
EyeBallVertical_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
EyeBallVertical_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
EyeBallVertical_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
EyeBallVertical_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
EyeBallVertical_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
EyeBallVertical_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
EyeBallVertical_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
EyeBallVertical_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
EyeBallVertical_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
EyeBallVertical_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
EyeBallVertical_PWMUDB_genblk8_stsreg__0__POS EQU 0
EyeBallVertical_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
EyeBallVertical_PWMUDB_genblk8_stsreg__1__POS EQU 1
EyeBallVertical_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
EyeBallVertical_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
EyeBallVertical_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
EyeBallVertical_PWMUDB_genblk8_stsreg__2__POS EQU 2
EyeBallVertical_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
EyeBallVertical_PWMUDB_genblk8_stsreg__3__POS EQU 3
EyeBallVertical_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
EyeBallVertical_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
EyeBallVertical_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
EyeBallVertical_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
EyeBallVertical_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
EyeBallVertical_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
EyeBallVertical_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
EyeBallVertical_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
EyeBallVertical_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
EyeBallVertical_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

/* EyeBallHorizontal */
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
EyeBallHorizontal_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
EyeBallHorizontal_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
EyeBallHorizontal_PWMUDB_genblk8_stsreg__0__POS EQU 0
EyeBallHorizontal_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
EyeBallHorizontal_PWMUDB_genblk8_stsreg__1__POS EQU 1
EyeBallHorizontal_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
EyeBallHorizontal_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
EyeBallHorizontal_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
EyeBallHorizontal_PWMUDB_genblk8_stsreg__2__POS EQU 2
EyeBallHorizontal_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
EyeBallHorizontal_PWMUDB_genblk8_stsreg__3__POS EQU 3
EyeBallHorizontal_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
EyeBallHorizontal_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
EyeBallHorizontal_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
EyeBallHorizontal_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
EyeBallHorizontal_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
EyeBallHorizontal_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
EyeBallHorizontal_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
EyeBallHorizontal_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
EyeBallHorizontal_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
