{"vcs1":{"timestamp_begin":1745910658.079470963, "rt":1.05, "ut":0.27, "st":0.09}}
{"vcselab":{"timestamp_begin":1745910659.177895665, "rt":0.68, "ut":0.22, "st":0.04}}
{"link":{"timestamp_begin":1745910659.977907900, "rt":0.72, "ut":0.16, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745910657.822121788}
{"VCS_COMP_START_TIME": 1745910657.822121788}
{"VCS_COMP_END_TIME": 1745910660.854961922}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 261800}}
{"vcselab": {"peak_mem": 140048}}
