// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "02/20/2022 15:40:10"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	CLK_10M,
	GSCLK,
	LAT,
	SCLK,
	SDO,
	testPin);
input 	CLK_10M;
output 	GSCLK;
output 	LAT;
output 	SCLK;
output 	[7:0] SDO;
output 	testPin;

// Design Ports Information
// GSCLK	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LAT	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SCLK	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[0]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[1]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[2]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[3]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[4]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[5]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[6]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[7]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// testPin	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLK_10M	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \A[0]~padout ;
wire \A[10]~padout ;
wire \A[11]~padout ;
wire \A[12]~padout ;
wire \A[1]~padout ;
wire \A[2]~padout ;
wire \A[3]~padout ;
wire \A[4]~padout ;
wire \A[5]~padout ;
wire \A[6]~padout ;
wire \A[7]~padout ;
wire \A[8]~padout ;
wire \A[9]~padout ;
wire \BA[0]~padout ;
wire \BA[1]~padout ;
wire \CKE~padout ;
wire \DE~ibuf_o ;
wire \DE~padout ;
wire \DQM[0]~padout ;
wire \DQM[1]~padout ;
wire \DQ[0]~ibuf_o ;
wire \DQ[10]~ibuf_o ;
wire \DQ[11]~ibuf_o ;
wire \DQ[12]~ibuf_o ;
wire \DQ[13]~ibuf_o ;
wire \DQ[14]~ibuf_o ;
wire \DQ[15]~ibuf_o ;
wire \DQ[1]~ibuf_o ;
wire \DQ[2]~ibuf_o ;
wire \DQ[3]~ibuf_o ;
wire \DQ[4]~ibuf_o ;
wire \DQ[5]~ibuf_o ;
wire \DQ[6]~ibuf_o ;
wire \DQ[7]~ibuf_o ;
wire \DQ[8]~ibuf_o ;
wire \DQ[9]~ibuf_o ;
wire \HSYNC~ibuf_o ;
wire \HSYNC~padout ;
wire \MAG1~ibuf_o ;
wire \MAG1~padout ;
wire \PIXCLK~ibuf_o ;
wire \PIXCLK~padout ;
wire \QE[0]~ibuf_o ;
wire \QE[0]~padout ;
wire \QE[10]~ibuf_o ;
wire \QE[10]~padout ;
wire \QE[11]~ibuf_o ;
wire \QE[11]~padout ;
wire \QE[12]~ibuf_o ;
wire \QE[12]~padout ;
wire \QE[13]~ibuf_o ;
wire \QE[13]~padout ;
wire \QE[14]~ibuf_o ;
wire \QE[14]~padout ;
wire \QE[15]~ibuf_o ;
wire \QE[15]~padout ;
wire \QE[16]~ibuf_o ;
wire \QE[16]~padout ;
wire \QE[17]~ibuf_o ;
wire \QE[17]~padout ;
wire \QE[18]~ibuf_o ;
wire \QE[18]~padout ;
wire \QE[19]~ibuf_o ;
wire \QE[19]~padout ;
wire \QE[1]~ibuf_o ;
wire \QE[1]~padout ;
wire \QE[20]~ibuf_o ;
wire \QE[20]~padout ;
wire \QE[21]~ibuf_o ;
wire \QE[21]~padout ;
wire \QE[22]~ibuf_o ;
wire \QE[22]~padout ;
wire \QE[23]~ibuf_o ;
wire \QE[23]~padout ;
wire \QE[2]~ibuf_o ;
wire \QE[2]~padout ;
wire \QE[3]~ibuf_o ;
wire \QE[3]~padout ;
wire \QE[4]~ibuf_o ;
wire \QE[4]~padout ;
wire \QE[5]~ibuf_o ;
wire \QE[5]~padout ;
wire \QE[6]~ibuf_o ;
wire \QE[6]~padout ;
wire \QE[7]~ibuf_o ;
wire \QE[7]~padout ;
wire \QE[8]~ibuf_o ;
wire \QE[8]~padout ;
wire \QE[9]~ibuf_o ;
wire \QE[9]~padout ;
wire \SDRAM_CLK~padout ;
wire \VSYNC~ibuf_o ;
wire \VSYNC~padout ;
wire \nCAS~padout ;
wire \nCS~padout ;
wire \nRAS~padout ;
wire \nWE~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \A[0]~obuf_o ;
wire \A[10]~obuf_o ;
wire \A[11]~obuf_o ;
wire \A[12]~obuf_o ;
wire \A[1]~obuf_o ;
wire \A[2]~obuf_o ;
wire \A[3]~obuf_o ;
wire \A[4]~obuf_o ;
wire \A[5]~obuf_o ;
wire \A[6]~obuf_o ;
wire \A[7]~obuf_o ;
wire \A[8]~obuf_o ;
wire \A[9]~obuf_o ;
wire \BA[0]~obuf_o ;
wire \BA[1]~obuf_o ;
wire \CKE~obuf_o ;
wire \DQM[0]~obuf_o ;
wire \DQM[1]~obuf_o ;
wire \DQ[0]~padout ;
wire \DQ[0]~obuf_o ;
wire \DQ[10]~padout ;
wire \DQ[10]~obuf_o ;
wire \DQ[11]~padout ;
wire \DQ[11]~obuf_o ;
wire \DQ[12]~padout ;
wire \DQ[12]~obuf_o ;
wire \DQ[13]~padout ;
wire \DQ[13]~obuf_o ;
wire \DQ[14]~padout ;
wire \DQ[14]~obuf_o ;
wire \DQ[15]~padout ;
wire \DQ[15]~obuf_o ;
wire \DQ[1]~padout ;
wire \DQ[1]~obuf_o ;
wire \DQ[2]~padout ;
wire \DQ[2]~obuf_o ;
wire \DQ[3]~padout ;
wire \DQ[3]~obuf_o ;
wire \DQ[4]~padout ;
wire \DQ[4]~obuf_o ;
wire \DQ[5]~padout ;
wire \DQ[5]~obuf_o ;
wire \DQ[6]~padout ;
wire \DQ[6]~obuf_o ;
wire \DQ[7]~padout ;
wire \DQ[7]~obuf_o ;
wire \DQ[8]~padout ;
wire \DQ[8]~obuf_o ;
wire \DQ[9]~padout ;
wire \DQ[9]~obuf_o ;
wire \SDRAM_CLK~obuf_o ;
wire \nCAS~obuf_o ;
wire \nCS~obuf_o ;
wire \nRAS~obuf_o ;
wire \nWE~obuf_o ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \CLK_10M~input_o ;
wire \pll|altpll_0|sd1|wire_pll7_fbout ;
wire \pll|altpll_0|sd1|wire_pll7_clk[2]~clkctrl_outclk ;
wire \CLK_10M~inputclkctrl_outclk ;
wire \reset|cnt[0]~0_combout ;
wire \reset|cnt[2]~2_combout ;
wire \reset|cnt[1]~1_combout ;
wire \reset|LessThan0~0_combout ;
wire \reset|nReset~q ;
wire \testPin~0_combout ;
wire \testPin~reg0_q ;
wire [4:0] \pll|altpll_0|sd1|wire_pll7_clk ;
wire [3:0] \reset|cnt ;

wire [4:0] \pll|altpll_0|sd1|pll7_CLK_bus ;

assign \pll|altpll_0|sd1|wire_pll7_clk [0] = \pll|altpll_0|sd1|pll7_CLK_bus [0];
assign \pll|altpll_0|sd1|wire_pll7_clk [1] = \pll|altpll_0|sd1|pll7_CLK_bus [1];
assign \pll|altpll_0|sd1|wire_pll7_clk [2] = \pll|altpll_0|sd1|pll7_CLK_bus [2];
assign \pll|altpll_0|sd1|wire_pll7_clk [3] = \pll|altpll_0|sd1|pll7_CLK_bus [3];
assign \pll|altpll_0|sd1|wire_pll7_clk [4] = \pll|altpll_0|sd1|pll7_CLK_bus [4];

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \GSCLK~output (
	.i(\pll|altpll_0|sd1|wire_pll7_clk[2]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSCLK),
	.obar());
// synopsys translate_off
defparam \GSCLK~output .bus_hold = "false";
defparam \GSCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \LAT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LAT),
	.obar());
// synopsys translate_off
defparam \LAT~output .bus_hold = "false";
defparam \LAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SCLK),
	.obar());
// synopsys translate_off
defparam \SCLK~output .bus_hold = "false";
defparam \SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \SDO[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[0]),
	.obar());
// synopsys translate_off
defparam \SDO[0]~output .bus_hold = "false";
defparam \SDO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \SDO[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[1]),
	.obar());
// synopsys translate_off
defparam \SDO[1]~output .bus_hold = "false";
defparam \SDO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \SDO[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[2]),
	.obar());
// synopsys translate_off
defparam \SDO[2]~output .bus_hold = "false";
defparam \SDO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \SDO[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[3]),
	.obar());
// synopsys translate_off
defparam \SDO[3]~output .bus_hold = "false";
defparam \SDO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \SDO[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[4]),
	.obar());
// synopsys translate_off
defparam \SDO[4]~output .bus_hold = "false";
defparam \SDO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SDO[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[5]),
	.obar());
// synopsys translate_off
defparam \SDO[5]~output .bus_hold = "false";
defparam \SDO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \SDO[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[6]),
	.obar());
// synopsys translate_off
defparam \SDO[6]~output .bus_hold = "false";
defparam \SDO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \SDO[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[7]),
	.obar());
// synopsys translate_off
defparam \SDO[7]~output .bus_hold = "false";
defparam \SDO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \testPin~output (
	.i(\testPin~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(testPin),
	.obar());
// synopsys translate_off
defparam \testPin~output .bus_hold = "false";
defparam \testPin~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLK_10M~input (
	.i(CLK_10M),
	.ibar(gnd),
	.o(\CLK_10M~input_o ));
// synopsys translate_off
defparam \CLK_10M~input .bus_hold = "false";
defparam \CLK_10M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \pll|altpll_0|sd1|pll7 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_0|sd1|wire_pll7_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK_10M~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_0|sd1|wire_pll7_fbout ),
	.clk(\pll|altpll_0|sd1|pll7_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_0|sd1|pll7 .auto_settings = "false";
defparam \pll|altpll_0|sd1|pll7 .bandwidth_type = "medium";
defparam \pll|altpll_0|sd1|pll7 .c0_high = 9;
defparam \pll|altpll_0|sd1|pll7 .c0_initial = 1;
defparam \pll|altpll_0|sd1|pll7 .c0_low = 8;
defparam \pll|altpll_0|sd1|pll7 .c0_mode = "odd";
defparam \pll|altpll_0|sd1|pll7 .c0_ph = 0;
defparam \pll|altpll_0|sd1|pll7 .c1_high = 0;
defparam \pll|altpll_0|sd1|pll7 .c1_initial = 0;
defparam \pll|altpll_0|sd1|pll7 .c1_low = 0;
defparam \pll|altpll_0|sd1|pll7 .c1_mode = "bypass";
defparam \pll|altpll_0|sd1|pll7 .c1_ph = 0;
defparam \pll|altpll_0|sd1|pll7 .c1_use_casc_in = "off";
defparam \pll|altpll_0|sd1|pll7 .c2_high = 0;
defparam \pll|altpll_0|sd1|pll7 .c2_initial = 0;
defparam \pll|altpll_0|sd1|pll7 .c2_low = 0;
defparam \pll|altpll_0|sd1|pll7 .c2_mode = "bypass";
defparam \pll|altpll_0|sd1|pll7 .c2_ph = 0;
defparam \pll|altpll_0|sd1|pll7 .c2_use_casc_in = "off";
defparam \pll|altpll_0|sd1|pll7 .c3_high = 0;
defparam \pll|altpll_0|sd1|pll7 .c3_initial = 0;
defparam \pll|altpll_0|sd1|pll7 .c3_low = 0;
defparam \pll|altpll_0|sd1|pll7 .c3_mode = "bypass";
defparam \pll|altpll_0|sd1|pll7 .c3_ph = 0;
defparam \pll|altpll_0|sd1|pll7 .c3_use_casc_in = "off";
defparam \pll|altpll_0|sd1|pll7 .c4_high = 0;
defparam \pll|altpll_0|sd1|pll7 .c4_initial = 0;
defparam \pll|altpll_0|sd1|pll7 .c4_low = 0;
defparam \pll|altpll_0|sd1|pll7 .c4_mode = "bypass";
defparam \pll|altpll_0|sd1|pll7 .c4_ph = 0;
defparam \pll|altpll_0|sd1|pll7 .c4_use_casc_in = "off";
defparam \pll|altpll_0|sd1|pll7 .charge_pump_current_bits = 1;
defparam \pll|altpll_0|sd1|pll7 .clk0_counter = "unused";
defparam \pll|altpll_0|sd1|pll7 .clk0_divide_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk0_duty_cycle = 50;
defparam \pll|altpll_0|sd1|pll7 .clk0_multiply_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk0_phase_shift = "0";
defparam \pll|altpll_0|sd1|pll7 .clk1_counter = "unused";
defparam \pll|altpll_0|sd1|pll7 .clk1_divide_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk1_duty_cycle = 50;
defparam \pll|altpll_0|sd1|pll7 .clk1_multiply_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk1_phase_shift = "0";
defparam \pll|altpll_0|sd1|pll7 .clk2_counter = "c0";
defparam \pll|altpll_0|sd1|pll7 .clk2_divide_by = 17;
defparam \pll|altpll_0|sd1|pll7 .clk2_duty_cycle = 50;
defparam \pll|altpll_0|sd1|pll7 .clk2_multiply_by = 54;
defparam \pll|altpll_0|sd1|pll7 .clk2_phase_shift = "0";
defparam \pll|altpll_0|sd1|pll7 .clk3_counter = "unused";
defparam \pll|altpll_0|sd1|pll7 .clk3_divide_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk3_duty_cycle = 50;
defparam \pll|altpll_0|sd1|pll7 .clk3_multiply_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk3_phase_shift = "0";
defparam \pll|altpll_0|sd1|pll7 .clk4_counter = "unused";
defparam \pll|altpll_0|sd1|pll7 .clk4_divide_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk4_duty_cycle = 50;
defparam \pll|altpll_0|sd1|pll7 .clk4_multiply_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk4_phase_shift = "0";
defparam \pll|altpll_0|sd1|pll7 .compensate_clock = "clock2";
defparam \pll|altpll_0|sd1|pll7 .inclk0_input_frequency = 100000;
defparam \pll|altpll_0|sd1|pll7 .inclk1_input_frequency = 0;
defparam \pll|altpll_0|sd1|pll7 .loop_filter_c_bits = 0;
defparam \pll|altpll_0|sd1|pll7 .loop_filter_r_bits = 19;
defparam \pll|altpll_0|sd1|pll7 .m = 54;
defparam \pll|altpll_0|sd1|pll7 .m_initial = 1;
defparam \pll|altpll_0|sd1|pll7 .m_ph = 0;
defparam \pll|altpll_0|sd1|pll7 .n = 1;
defparam \pll|altpll_0|sd1|pll7 .operation_mode = "normal";
defparam \pll|altpll_0|sd1|pll7 .pfd_max = 200000;
defparam \pll|altpll_0|sd1|pll7 .pfd_min = 3076;
defparam \pll|altpll_0|sd1|pll7 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_0|sd1|pll7 .simulation_type = "functional";
defparam \pll|altpll_0|sd1|pll7 .switch_over_type = "auto";
defparam \pll|altpll_0|sd1|pll7 .vco_center = 1538;
defparam \pll|altpll_0|sd1|pll7 .vco_divide_by = 0;
defparam \pll|altpll_0|sd1|pll7 .vco_frequency_control = "auto";
defparam \pll|altpll_0|sd1|pll7 .vco_max = 3333;
defparam \pll|altpll_0|sd1|pll7 .vco_min = 1538;
defparam \pll|altpll_0|sd1|pll7 .vco_multiply_by = 0;
defparam \pll|altpll_0|sd1|pll7 .vco_phase_shift_step = 231;
defparam \pll|altpll_0|sd1|pll7 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \pll|altpll_0|sd1|wire_pll7_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_0|sd1|wire_pll7_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_0|sd1|wire_pll7_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_0|sd1|wire_pll7_clk[2]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_0|sd1|wire_pll7_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \CLK_10M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK_10M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_10M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK_10M~inputclkctrl .clock_type = "global clock";
defparam \CLK_10M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N12
cycloneive_lcell_comb \reset|cnt[0]~0 (
// Equation(s):
// \reset|cnt[0]~0_combout  = ((\reset|cnt [1] & \reset|cnt [2])) # (!\reset|cnt [0])

	.dataa(\reset|cnt [1]),
	.datab(gnd),
	.datac(\reset|cnt [0]),
	.datad(\reset|cnt [2]),
	.cin(gnd),
	.combout(\reset|cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reset|cnt[0]~0 .lut_mask = 16'hAF0F;
defparam \reset|cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N13
dffeas \reset|cnt[0] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\reset|cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reset|cnt[0] .is_wysiwyg = "true";
defparam \reset|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N24
cycloneive_lcell_comb \reset|cnt[2]~2 (
// Equation(s):
// \reset|cnt[2]~2_combout  = (\reset|cnt [2]) # ((\reset|cnt [1] & \reset|cnt [0]))

	.dataa(\reset|cnt [1]),
	.datab(gnd),
	.datac(\reset|cnt [2]),
	.datad(\reset|cnt [0]),
	.cin(gnd),
	.combout(\reset|cnt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reset|cnt[2]~2 .lut_mask = 16'hFAF0;
defparam \reset|cnt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N25
dffeas \reset|cnt[2] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\reset|cnt[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reset|cnt[2] .is_wysiwyg = "true";
defparam \reset|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N6
cycloneive_lcell_comb \reset|cnt[1]~1 (
// Equation(s):
// \reset|cnt[1]~1_combout  = (\reset|cnt [1] & ((\reset|cnt [2]) # (!\reset|cnt [0]))) # (!\reset|cnt [1] & ((\reset|cnt [0])))

	.dataa(gnd),
	.datab(\reset|cnt [2]),
	.datac(\reset|cnt [1]),
	.datad(\reset|cnt [0]),
	.cin(gnd),
	.combout(\reset|cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reset|cnt[1]~1 .lut_mask = 16'hCFF0;
defparam \reset|cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N7
dffeas \reset|cnt[1] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\reset|cnt[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reset|cnt[1] .is_wysiwyg = "true";
defparam \reset|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N10
cycloneive_lcell_comb \reset|LessThan0~0 (
// Equation(s):
// \reset|LessThan0~0_combout  = (\reset|cnt [1] & (\reset|cnt [2] & \reset|cnt [0]))

	.dataa(\reset|cnt [1]),
	.datab(\reset|cnt [2]),
	.datac(gnd),
	.datad(\reset|cnt [0]),
	.cin(gnd),
	.combout(\reset|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reset|LessThan0~0 .lut_mask = 16'h8800;
defparam \reset|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N11
dffeas \reset|nReset (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\reset|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|nReset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reset|nReset .is_wysiwyg = "true";
defparam \reset|nReset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N8
cycloneive_lcell_comb \testPin~0 (
// Equation(s):
// \testPin~0_combout  = (!\testPin~reg0_q  & \reset|nReset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\testPin~reg0_q ),
	.datad(\reset|nReset~q ),
	.cin(gnd),
	.combout(\testPin~0_combout ),
	.cout());
// synopsys translate_off
defparam \testPin~0 .lut_mask = 16'h0F00;
defparam \testPin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N9
dffeas \testPin~reg0 (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\testPin~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\testPin~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \testPin~reg0 .is_wysiwyg = "true";
defparam \testPin~reg0 .power_up = "low";
// synopsys translate_on

endmodule
