#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Feb  5 17:16:39 2018
# Process ID: 9163
# Log file: /media/subhamkr/R_SAXENA/lab2.3/five_adder/planAhead_run_1/planAhead.log
# Journal file: /media/subhamkr/R_SAXENA/lab2.3/five_adder/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /media/subhamkr/R_SAXENA/lab2.3/five_adder/pa.fromHdl.tcl
# create_project -name five_adder -dir "/media/subhamkr/R_SAXENA/lab2.3/five_adder/planAhead_run_1" -part xc3s500efg320-4
create_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2642.320 ; gain = 24.164
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "six_bit_adder.ucf" [current_fileset -constrset]
Adding file '/media/subhamkr/R_SAXENA/lab2.3/five_adder/six_bit_adder.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {full_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {four_bit_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {five_bit_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {six_bit_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top six_bit_adder $srcset
# add_files [list {six_bit_adder.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/media/subhamkr/R_SAXENA/lab2.3/five_adder/full_adder.v" into library work
Analyzing Verilog file "/media/subhamkr/R_SAXENA/lab2.3/five_adder/four_bit_adder.v" into library work
Analyzing Verilog file "/media/subhamkr/R_SAXENA/lab2.3/five_adder/five_bit_adder.v" into library work
Analyzing Verilog file "/media/subhamkr/R_SAXENA/lab2.3/five_adder/six_bit_adder.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/media/subhamkr/R_SAXENA/lab2.3/five_adder/six_bit_adder.ucf]
Finished Parsing UCF File [/media/subhamkr/R_SAXENA/lab2.3/five_adder/six_bit_adder.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 24c1f981
open_rtl_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 2777.699 ; gain = 132.375
update_compile_order -fileset sim_1
ERROR: [#UNDEF] *** Exception: java.lang.IllegalArgumentException: Row index out of range (See /media/subhamkr/R_SAXENA/lab2.3/five_adder/planAhead_pid9163.debug)
startgroup
set_property package_pin N17 [get_ports {X[4]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {X[3]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {X[2]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {X[1]}]
endgroup
set_property iostandard LVTTL [get_ports [list {X[4]} {X[3]} {X[2]} {X[1]} {X[0]}]]
set_property pulltype PULLUP [get_ports [list {X[4]} {X[3]} {X[2]} {X[1]} {X[0]}]]
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /media/subhamkr/R_SAXENA/lab2.3/five_adder/planAhead_pid9163.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Feb  5 17:20:28 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
