{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646383221080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646383221081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  4 17:40:21 2022 " "Processing started: Fri Mar  4 17:40:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646383221081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383221081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383221081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646383221193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646383221193 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "bus_test.qsys " "Elaborating Platform Designer system entity \"bus_test.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646383225025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.17:40:26 Progress: Loading bus_test/bus_test.qsys " "2022.03.04.17:40:26 Progress: Loading bus_test/bus_test.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383226389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.17:40:26 Progress: Reading input file " "2022.03.04.17:40:26 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383226481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.17:40:26 Progress: Adding clk_0 \[clock_source 21.1\] " "2022.03.04.17:40:26 Progress: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383226520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.17:40:26 Progress: Parameterizing module clk_0 " "2022.03.04.17:40:26 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383226723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.17:40:26 Progress: Adding simple_soma_0 \[simple_soma 1.0.1\] " "2022.03.04.17:40:26 Progress: Adding simple_soma_0 \[simple_soma 1.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383226724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.17:40:26 Progress: Parameterizing module simple_soma_0 " "2022.03.04.17:40:26 Progress: Parameterizing module simple_soma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383226770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.17:40:26 Progress: Adding simple_synapse_0 \[simple_synapse 1.0.1\] " "2022.03.04.17:40:26 Progress: Adding simple_synapse_0 \[simple_synapse 1.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383226771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.17:40:26 Progress: Parameterizing module simple_synapse_0 " "2022.03.04.17:40:26 Progress: Parameterizing module simple_synapse_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383226862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.17:40:26 Progress: Building connections " "2022.03.04.17:40:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383226862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.17:40:26 Progress: Parameterizing connections " "2022.03.04.17:40:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383226870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.17:40:26 Progress: Validating " "2022.03.04.17:40:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383226871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.17:40:26 Progress: Done reading input file " "2022.03.04.17:40:26 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383226900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bus_test: Generating bus_test \"bus_test\" for QUARTUS_SYNTH " "Bus_test: Generating bus_test \"bus_test\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_spike and slave simple_synapse_0.s_spike because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master simple_soma_0.m_spike and slave simple_synapse_0.s_spike because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_synapse and slave simple_synapse_0.s_synapse because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master simple_soma_0.m_synapse and slave simple_synapse_0.s_synapse because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has address signal 1 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has address signal 1 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_soma_0: \"bus_test\" instantiated simple_soma \"simple_soma_0\" " "Simple_soma_0: \"bus_test\" instantiated simple_soma \"simple_soma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_synapse_0: \"bus_test\" instantiated simple_synapse \"simple_synapse_0\" " "Simple_synapse_0: \"bus_test\" instantiated simple_synapse \"simple_synapse_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"bus_test\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"bus_test\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_soma_0_m_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"simple_soma_0_m_spike_translator\" " "Simple_soma_0_m_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"simple_soma_0_m_spike_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_synapse_0_s_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"simple_synapse_0_s_spike_translator\" " "Simple_synapse_0_s_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"simple_synapse_0_s_spike_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bus_test: Done \"bus_test\" with 9 modules, 11 files " "Bus_test: Done \"bus_test\" with 9 modules, 11 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383227997 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "bus_test.qsys " "Finished elaborating Platform Designer system entity \"bus_test.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646383228676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_soma_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_soma_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_soma_sm-behavioral " "Found design unit 1: simple_soma_sm-behavioral" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228854 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_soma_sm " "Found entity 1: simple_soma_sm" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/bus_test.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/bus_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test " "Found entity 1: bus_test" {  } { { "db/ip/bus_test/bus_test.v" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/bus_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/bus_test/submodules/altera_merlin_master_translator.sv" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/bus_test/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/bus_test/submodules/altera_reset_controller.v" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/bus_test/submodules/altera_reset_synchronizer.v" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test_mm_interconnect_0 " "Found entity 1: bus_test_mm_interconnect_0" {  } { { "db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test_mm_interconnect_1 " "Found entity 1: bus_test_mm_interconnect_1" {  } { { "db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test_mm_interconnect_2 " "Found entity 1: bus_test_mm_interconnect_2" {  } { { "db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/simple_soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/bus_test/submodules/simple_soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_soma-behavioral " "Found design unit 1: simple_soma-behavioral" {  } { { "db/ip/bus_test/submodules/simple_soma.vhd" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/simple_soma.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228858 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_soma " "Found entity 1: simple_soma" {  } { { "db/ip/bus_test/submodules/simple_soma.vhd" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/simple_soma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/simple_synapse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/bus_test/submodules/simple_synapse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_synapse-behavioral " "Found design unit 1: simple_synapse-behavioral" {  } { { "db/ip/bus_test/submodules/simple_synapse.vhd" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/simple_synapse.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228859 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_synapse " "Found entity 1: simple_synapse" {  } { { "db/ip/bus_test/submodules/simple_synapse.vhd" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/simple_synapse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646383228859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_soma_sm " "Elaborating entity \"simple_soma_sm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646383228879 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "temp_TIME simple_soma_sm.vhd(81) " "VHDL Variable Declaration warning at simple_soma_sm.vhd(81): used initial value expression for variable \"temp_TIME\" because variable was never assigned a value" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 81 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646383228879 "|simple_soma_sm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state simple_soma_sm.vhd(100) " "VHDL Process Statement warning at simple_soma_sm.vhd(100): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646383228879 "|simple_soma_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_m0_address simple_soma_sm.vhd(75) " "VHDL Process Statement warning at simple_soma_sm.vhd(75): inferring latch(es) for signal or variable \"avs_m0_address\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646383228879 "|simple_soma_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_m0_write_spike simple_soma_sm.vhd(75) " "VHDL Process Statement warning at simple_soma_sm.vhd(75): inferring latch(es) for signal or variable \"avs_m0_write_spike\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646383228879 "|simple_soma_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_m0_writedata_spike_time simple_soma_sm.vhd(75) " "VHDL Process Statement warning at simple_soma_sm.vhd(75): inferring latch(es) for signal or variable \"avs_m0_writedata_spike_time\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646383228879 "|simple_soma_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_s0_response_synapse simple_soma_sm.vhd(75) " "VHDL Process Statement warning at simple_soma_sm.vhd(75): inferring latch(es) for signal or variable \"avs_s0_response_synapse\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646383228879 "|simple_soma_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_reg simple_soma_sm.vhd(75) " "VHDL Process Statement warning at simple_soma_sm.vhd(75): inferring latch(es) for signal or variable \"internal_reg\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646383228879 "|simple_soma_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wait_TIME simple_soma_sm.vhd(75) " "VHDL Process Statement warning at simple_soma_sm.vhd(75): inferring latch(es) for signal or variable \"wait_TIME\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646383228879 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_response_synapse\[0\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_s0_response_synapse\[0\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228879 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_response_synapse\[1\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_s0_response_synapse\[1\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228879 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[0\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[0\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[1\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[1\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[2\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[2\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[3\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[3\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[4\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[4\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[5\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[5\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[6\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[6\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[7\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[7\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_write_spike simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_write_spike\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[0\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[0\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[1\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[1\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[2\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[2\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[3\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[3\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[4\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[4\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[5\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[5\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[6\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[6\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[7\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[7\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[0\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[0\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[1\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[1\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[2\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[2\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[3\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[3\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[4\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[4\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[5\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[5\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[6\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[6\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[7\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[7\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[8\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[8\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[9\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[9\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[10\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[10\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[11\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[11\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[12\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[12\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[13\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[13\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[14\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[14\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[15\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[15\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[16\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[16\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[17\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[17\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[18\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[18\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[19\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[19\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[20\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[20\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[21\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[21\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[22\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[22\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[23\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[23\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[24\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[24\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[25\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[25\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[26\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[26\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[27\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[27\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[28\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[28\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[29\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[29\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[30\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[30\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[31\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[31\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[0\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[0\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[1\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[1\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228880 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[2\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[2\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[3\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[3\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[4\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[4\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[5\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[5\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[6\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[6\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[7\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[7\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[8\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[8\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[9\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[9\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[10\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[10\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[11\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[11\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[12\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[12\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[13\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[13\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[14\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[14\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[15\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[15\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[16\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[16\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[17\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[17\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[18\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[18\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[19\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[19\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[20\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[20\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[21\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[21\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[22\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[22\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[23\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[23\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[24\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[24\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[25\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[25\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[26\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[26\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[27\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[27\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[28\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[28\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[29\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[29\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[30\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[30\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[31\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[31\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383228881 "|simple_soma_sm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[0\] VCC " "Pin \"avs_m0_address\[0\]\" is stuck at VCC" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[1\] GND " "Pin \"avs_m0_address\[1\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[2\] GND " "Pin \"avs_m0_address\[2\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[3\] GND " "Pin \"avs_m0_address\[3\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[4\] GND " "Pin \"avs_m0_address\[4\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[5\] GND " "Pin \"avs_m0_address\[5\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[6\] GND " "Pin \"avs_m0_address\[6\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[7\] GND " "Pin \"avs_m0_address\[7\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_write_spike VCC " "Pin \"avs_m0_write_spike\" is stuck at VCC" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_write_spike"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[0\] VCC " "Pin \"avs_m0_writedata_spike_time\[0\]\" is stuck at VCC" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_writedata_spike_time[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[1\] GND " "Pin \"avs_m0_writedata_spike_time\[1\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_writedata_spike_time[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[2\] GND " "Pin \"avs_m0_writedata_spike_time\[2\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_writedata_spike_time[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[3\] VCC " "Pin \"avs_m0_writedata_spike_time\[3\]\" is stuck at VCC" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_writedata_spike_time[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[4\] GND " "Pin \"avs_m0_writedata_spike_time\[4\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_writedata_spike_time[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[5\] GND " "Pin \"avs_m0_writedata_spike_time\[5\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_writedata_spike_time[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[6\] GND " "Pin \"avs_m0_writedata_spike_time\[6\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_writedata_spike_time[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[7\] GND " "Pin \"avs_m0_writedata_spike_time\[7\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_m0_writedata_spike_time[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_response_synapse\[0\] GND " "Pin \"avs_s0_response_synapse\[0\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_s0_response_synapse[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_response_synapse\[1\] GND " "Pin \"avs_s0_response_synapse\[1\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646383229057 "|simple_soma_sm|avs_s0_response_synapse[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646383229057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646383229059 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646383229060 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646383229060 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646383229060 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test 19 " "Ignored 19 assignments for entity \"bus_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646383229061 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"bus_test_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646383229061 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test_mm_interconnect_1 12 " "Ignored 12 assignments for entity \"bus_test_mm_interconnect_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646383229061 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test_mm_interconnect_2 12 " "Ignored 12 assignments for entity \"bus_test_mm_interconnect_2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646383229061 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646383229093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646383229093 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[0\] " "No output dependent on input pin \"avs_s0_address\[0\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[1\] " "No output dependent on input pin \"avs_s0_address\[1\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[2\] " "No output dependent on input pin \"avs_s0_address\[2\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[3\] " "No output dependent on input pin \"avs_s0_address\[3\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[4\] " "No output dependent on input pin \"avs_s0_address\[4\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[5\] " "No output dependent on input pin \"avs_s0_address\[5\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[6\] " "No output dependent on input pin \"avs_s0_address\[6\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[7\] " "No output dependent on input pin \"avs_s0_address\[7\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[7\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[7\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_writedata_synapse[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[6\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[6\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_writedata_synapse[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[5\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[5\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_writedata_synapse[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[4\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[4\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_writedata_synapse[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[3\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[3\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_writedata_synapse[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[2\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[2\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_writedata_synapse[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[1\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[1\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_writedata_synapse[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[0\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[0\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_writedata_synapse[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_write_synapse " "No output dependent on input pin \"avs_s0_write_synapse\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_s0_write_synapse"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_m0_response_spike\[0\] " "No output dependent on input pin \"avs_m0_response_spike\[0\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_m0_response_spike[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_m0_response_spike\[1\] " "No output dependent on input pin \"avs_m0_response_spike\[1\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_m0_response_spike[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_m0_waitrequest " "No output dependent on input pin \"avs_m0_waitrequest\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646383229106 "|simple_soma_sm|avs_m0_waitrequest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646383229106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646383229107 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646383229107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646383229107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646383229111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  4 17:40:29 2022 " "Processing ended: Fri Mar  4 17:40:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646383229111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646383229111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646383229111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646383229111 ""}
