<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: ARM Cortex-Mx</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>ARM Cortex-Mx<br/>
<small>
[<a class="el" href="group__ports.html">Ports</a>]</small>
</h1>
<p><div class="dynheader">
Collaboration diagram for ARM Cortex-Mx:</div>
<div class="dynsection">
<center><table><tr><td><img src="group___a_r_m_c_mx.png" border="0" alt="" usemap="#group______a__r__m__c__mx_map"/>
<map name="group______a__r__m__c__mx_map" id="group______a__r__m__c__mx">
<area shape="rect" href="group__ports.html" title="Ports" alt="" coords="7,221,52,245"/><area shape="rect" href="group___a_r_m_c_mx___s_t_m32_f10x.html" title="STM32F10x Specific Parameters" alt="" coords="248,5,427,29"/><area shape="rect" href="group___l_p_c13xx.html" title="LPC13xx specific support." alt="" coords="285,53,389,77"/><area shape="rect" href="group___a_r_m_c_mx___c_o_n_f.html" title="ARM Cortex&#45;Mx Configuration Options." alt="" coords="275,101,400,125"/><area shape="rect" href="group___a_r_m_c_mx___n_v_i_c.html" title="ARM Cortex&#45;Mx NVIC support." alt="" coords="295,149,380,173"/><area shape="rect" href="group___s_t_m32.html" title="STM32 specific support." alt="" coords="289,197,385,221"/><area shape="rect" href="group___a_r_m_c_mx___l_p_c11xx.html" title="LPC11xx Specific Parameters" alt="" coords="256,245,419,269"/><area shape="rect" href="group___l_p_c11xx.html" title="LPC11xx specific support." alt="" coords="285,293,389,317"/><area shape="rect" href="group___a_r_m_c_mx___c_o_r_e.html" title="ARM Cortex&#45;Mx specific port code, structures and macros." alt="" coords="268,341,407,365"/><area shape="rect" href="group___a_r_m_c_mx___s_t_a_r_t_u_p.html" title="ARM Cortex&#45;Mx startup code support." alt="" coords="289,389,385,413"/><area shape="rect" href="group___a_r_m_c_mx___l_p_c13xx.html" title="LPC13xx Specific Parameters" alt="" coords="256,437,419,461"/></map></td></tr></table></center>
</div>
</p>
<hr/><a name="_details"></a><h2>Description</h2>
<p>This port supports the ARMv6-M and ARMv7-M architectures (all the Cortex-Mx cores).</p>
<h2><a class="anchor" id="ARMCMx_STATES_A">
System logical states in ARMv6-M</a></h2>
<ul>
<li><b>Init</b>. This state is represented by the startup code and the initialization code before <code><a class="el" href="group__system.html#gafe2c7de6567e98e487e009e81e3be10b" title="ChibiOS/RT initialization.">chSysInit()</a></code> is executed. It has not a special hardware state associated.</li>
<li><b>Normal</b>. This is the state the system has after executing <code><a class="el" href="group__system.html#gafe2c7de6567e98e487e009e81e3be10b" title="ChibiOS/RT initialization.">chSysInit()</a></code>. In this state interrupts are enabled. The processor is running in thread-privileged mode.</li>
<li><b>Suspended</b>. In this state the interrupt sources are globally disabled. The processor is running in thread-privileged mode. In this mode this state is not different from the <b>Disabled</b> state.</li>
<li><b>Disabled</b>. In this state the interrupt sources are globally disabled. The processor is running in thread-privileged mode. In this mode this state is not different from the <b>Suspended</b> state.</li>
<li><b>Sleep</b>. This state is entered with the execution of the specific instruction <code><b>wfi</b></code>.</li>
<li><b>S-Locked</b>. In this state the interrupt sources are globally disabled. The processor is running in thread-privileged mode.</li>
<li><b>I-Locked</b>. In this state the interrupt sources are globally disabled. The processor is running in exception-privileged mode.</li>
<li><b>Serving Regular Interrupt</b>. In this state the interrupt sources are not globally masked but only interrupts with higher priority can preempt the current handler. The processor is running in exception-privileged mode.</li>
<li><b>Serving Fast Interrupt</b>. This state is not implemented in the ARMv6-M implementation.</li>
<li><b>Serving Non-Maskable Interrupt</b>. The Cortex-M3 has a specific asynchronous NMI vector and several synchronous fault vectors that can be considered belonging to this category.</li>
<li><b>Halted</b>. Implemented as an infinite loop after globally masking all the maskable interrupt sources. The ARM state is whatever the processor was running when <code><a class="el" href="group__system.html#gad43b78f160a2c983792af3041cc4a536" title="Halts the system.">chSysHalt()</a></code> was invoked.</li>
</ul>
<h2><a class="anchor" id="ARMCMx_STATES_B">
System logical states in ARMv7-M</a></h2>
<p>The ChibiOS/RT logical <a class="el" href="concepts.html#system_states">System States</a> are mapped as follow in the ARM Cortex-M3 port:</p>
<ul>
<li><b>Init</b>. This state is represented by the startup code and the initialization code before <code><a class="el" href="group__system.html#gafe2c7de6567e98e487e009e81e3be10b" title="ChibiOS/RT initialization.">chSysInit()</a></code> is executed. It has not a special hardware state associated.</li>
<li><b>Normal</b>. This is the state the system has after executing <code><a class="el" href="group__system.html#gafe2c7de6567e98e487e009e81e3be10b" title="ChibiOS/RT initialization.">chSysInit()</a></code>. In this state the ARM Cortex-M3 has the BASEPRI register set at <code>CORTEX_BASEPRI_USER</code> level, interrupts are not masked. The processor is running in thread-privileged mode.</li>
<li><b>Suspended</b>. In this state the interrupt sources are not globally masked but the BASEPRI register is set to <code>CORTEX_BASEPRI_KERNEL</code> thus masking any interrupt source with lower or equal priority. The processor is running in thread-privileged mode.</li>
<li><b>Disabled</b>. Interrupt sources are globally masked. The processor is running in thread-privileged mode.</li>
<li><b>Sleep</b>. This state is entered with the execution of the specific instruction <code><b>wfi</b></code>.</li>
<li><b>S-Locked</b>. In this state the interrupt sources are not globally masked but the BASEPRI register is set to <code>CORTEX_BASEPRI_KERNEL</code> thus masking any interrupt source with lower or equal priority. The processor is running in thread-privileged mode.</li>
<li><b>I-Locked</b>. In this state the interrupt sources are not globally masked but the BASEPRI register is set to <code>CORTEX_BASEPRI_KERNEL</code> thus masking any interrupt source with lower or equal priority. The processor is running in exception-privileged mode.</li>
<li><b>Serving Regular Interrupt</b>. In this state the interrupt sources are not globally masked but only interrupts with higher priority can preempt the current handler. The processor is running in exception-privileged mode.</li>
<li><b>Serving Fast Interrupt</b>. It is basically the same of the SRI state but it is not possible to switch to the I-Locked state because fast interrupts can preempt the kernel critical zone.</li>
<li><b>Serving Non-Maskable Interrupt</b>. The Cortex-M3 has a specific asynchronous NMI vector and several synchronous fault vectors that can be considered belonging to this category.</li>
<li><b>Halted</b>. Implemented as an infinite loop after globally masking all the maskable interrupt sources. The ARM state is whatever the processor was running when <code><a class="el" href="group__system.html#gad43b78f160a2c983792af3041cc4a536" title="Halts the system.">chSysHalt()</a></code> was invoked.</li>
</ul>
<h2><a class="anchor" id="ARMCMx_NOTES">
The ARM Cortex-Mx port notes</a></h2>
<p>The ARM Cortex-Mx port is organized as follow:</p>
<ul>
<li>The <code>main()</code> function is invoked in thread-privileged mode.</li>
<li>Each thread has a private process stack, the system has a single main stack where all the interrupts and exceptions are processed.</li>
<li>The threads are started in thread-privileged mode.</li>
<li>Interrupt nesting and the other advanced core/NVIC features are supported.</li>
</ul>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Modules</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_n_f.html">Configuration Options</a></td></tr>

<p><tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>ARM Cortex-Mx Configuration Options. </p>
<br/></td></tr>
</p>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html">Core Port Implementation</a></td></tr>

<p><tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>ARM Cortex-Mx specific port code, structures and macros. </p>
<br/></td></tr>
</p>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___s_t_a_r_t_u_p.html">Startup Support</a></td></tr>

<p><tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>ARM Cortex-Mx startup code support. </p>
<br/></td></tr>
</p>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___n_v_i_c.html">NVIC Support</a></td></tr>

<p><tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>ARM Cortex-Mx NVIC support. </p>
<br/></td></tr>
</p>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___s_t_m32_f10x.html">STM32F10x Specific Parameters</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___l_p_c11xx.html">LPC11xx Specific Parameters</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___l_p_c13xx.html">LPC13xx Specific Parameters</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx.html">LPC11xx Support</a></td></tr>

<p><tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>LPC11xx specific support. </p>
<br/></td></tr>
</p>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx.html">LPC13xx Support</a></td></tr>

<p><tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>LPC13xx specific support. </p>
<br/></td></tr>
</p>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32.html">STM32 Support</a></td></tr>

<p><tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>STM32 specific support. </p>
<br/></td></tr>
</p>
</table>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Jul 11 13:13:18 2010 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.6.3</small></address>
</body>
</html>
