Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Thu Jan 26 10:00:04 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          1.70
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          2.08
  Critical Path Slack:           0.35
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.70
  Critical Path Slack:           0.01
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.69
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                367
  Buf/Inv Cell Count:              46
  Buf Cell Count:                   1
  Inv Cell Count:                  45
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       263
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180525.823942
  Noncombinational Area:
                        120834.608915
  Buf/Inv Area:             60.740417
  Total Buffer Area:             2.03
  Total Inverter Area:          58.71
  Macro/Black Box Area: 209907.328125
  Net Area:               1078.214922
  -----------------------------------
  Cell Area:            511267.760982
  Design Area:          512345.975904


  Design Rules
  -----------------------------------
  Total Number of Nets:           499
  Nets With Violations:            74
  Max Trans Violations:            10
  Max Cap Violations:              64
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.05
  Logic Optimization:                  3.43
  Mapping Optimization:               53.39
  -----------------------------------------
  Overall Compile Time:               65.21
  Overall Compile Wall Clock Time:    66.24

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
