<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v</a>
defines: 
time_elapsed: 1.412s
ram usage: 41076 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpp3zij0k7/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v:38</a>: Compile module &#34;work@ucb_bus_out&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v:40</a>: Implicit port type (wire) for &#34;vld&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v:38</a>: Top level module &#34;work@ucb_bus_out&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html#l-88" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v:88</a>: Cannot find a module definition for &#34;work@ucb_bus_out::dffrl_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html#l-108" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v:108</a>: Cannot find a module definition for &#34;work@ucb_bus_out::dffrl_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v:117</a>: Cannot find a module definition for &#34;work@ucb_bus_out::dff_ns&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpp3zij0k7/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ucb_bus_out
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpp3zij0k7/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpp3zij0k7/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ucb_bus_out)
 |vpiName:work@ucb_bus_out
 |uhdmallPackages:
 \_package: builtin, parent:work@ucb_bus_out
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@ucb_bus_out, file:<a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v</a>, line:38, parent:work@ucb_bus_out
   |vpiDefName:work@ucb_bus_out
   |vpiFullName:work@ucb_bus_out
   |vpiPort:
   \_port: (vld), line:40
     |vpiName:vld
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vld), line:40
         |vpiName:vld
         |vpiFullName:work@ucb_bus_out.vld
   |vpiPort:
   \_port: (data), line:40
     |vpiName:data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:40
         |vpiName:data
         |vpiFullName:work@ucb_bus_out.data
   |vpiPort:
   \_port: (outdata_buf_busy), line:40
     |vpiName:outdata_buf_busy
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (outdata_buf_busy), line:40
         |vpiName:outdata_buf_busy
         |vpiFullName:work@ucb_bus_out.outdata_buf_busy
   |vpiPort:
   \_port: (clk), line:42
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:42
         |vpiName:clk
         |vpiFullName:work@ucb_bus_out.clk
   |vpiPort:
   \_port: (rst_l), line:42
     |vpiName:rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_l), line:42
         |vpiName:rst_l
         |vpiFullName:work@ucb_bus_out.rst_l
   |vpiPort:
   \_port: (stall), line:42
     |vpiName:stall
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (stall), line:42
         |vpiName:stall
         |vpiFullName:work@ucb_bus_out.stall
   |vpiPort:
   \_port: (outdata_buf_in), line:42
     |vpiName:outdata_buf_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (outdata_buf_in), line:42
         |vpiName:outdata_buf_in
         |vpiFullName:work@ucb_bus_out.outdata_buf_in
   |vpiPort:
   \_port: (outdata_vec_in), line:42
     |vpiName:outdata_vec_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (outdata_vec_in), line:42
         |vpiName:outdata_vec_in
         |vpiFullName:work@ucb_bus_out.outdata_vec_in
   |vpiPort:
   \_port: (outdata_buf_wr), line:42
     |vpiName:outdata_buf_wr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (outdata_buf_wr), line:42
         |vpiName:outdata_buf_wr
         |vpiFullName:work@ucb_bus_out.outdata_buf_wr
   |vpiContAssign:
   \_cont_assign: , line:85
     |vpiRhs:
     \_bit_select: (outdata_vec), line:85
       |vpiName:outdata_vec
       |vpiFullName:work@ucb_bus_out.outdata_vec
       |vpiIndex:
       \_constant: , line:85
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_ref_obj: (vld), line:85
       |vpiName:vld
       |vpiFullName:work@ucb_bus_out.vld
   |vpiContAssign:
   \_cont_assign: , line:86
     |vpiRhs:
     \_part_select: , line:86, parent:outdata_buf
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (outdata_buf)
       |vpiLeftRange:
       \_operation: , line:86
         |vpiOpType:11
         |vpiOperand:
         \_ref_obj: (UCB_BUS_WIDTH), line:86
           |vpiName:UCB_BUS_WIDTH
         |vpiOperand:
         \_constant: , line:86
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiRightRange:
       \_constant: , line:86
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_ref_obj: (data), line:86
       |vpiName:data
       |vpiFullName:work@ucb_bus_out.data
   |vpiContAssign:
   \_cont_assign: , line:98
     |vpiRhs:
     \_operation: , line:98
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (outdata_buf_wr), line:98
         |vpiName:outdata_buf_wr
         |vpiFullName:work@ucb_bus_out.outdata_buf_wr
       |vpiOperand:
       \_operation: , line:98
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (outdata_buf_busy), line:98
           |vpiName:outdata_buf_busy
           |vpiFullName:work@ucb_bus_out.outdata_buf_busy
     |vpiLhs:
     \_ref_obj: (load_outdata), line:98
       |vpiName:load_outdata
       |vpiFullName:work@ucb_bus_out.load_outdata
   |vpiContAssign:
   \_cont_assign: , line:100
     |vpiRhs:
     \_operation: , line:100
       |vpiOpType:29
       |vpiOperand:
       \_bit_select: (outdata_vec), line:100
         |vpiName:outdata_vec
         |vpiFullName:work@ucb_bus_out.outdata_vec
         |vpiIndex:
         \_constant: , line:100
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_ref_obj: (stall_d1), line:100
         |vpiName:stall_d1
         |vpiFullName:work@ucb_bus_out.stall_d1
     |vpiLhs:
     \_ref_obj: (outdata_buf_busy), line:100
       |vpiName:outdata_buf_busy
       |vpiFullName:work@ucb_bus_out.outdata_buf_busy
   |vpiContAssign:
   \_cont_assign: , line:102
     |vpiRhs:
     \_operation: , line:102
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (outdata_vec), line:102
         |vpiName:outdata_vec
         |vpiFullName:work@ucb_bus_out.outdata_vec
         |vpiIndex:
         \_constant: , line:102
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_operation: , line:102
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (stall_d1), line:102
           |vpiName:stall_d1
           |vpiFullName:work@ucb_bus_out.stall_d1
     |vpiLhs:
     \_ref_obj: (shift_outdata), line:102
       |vpiName:shift_outdata
       |vpiFullName:work@ucb_bus_out.shift_outdata
   |vpiContAssign:
   \_cont_assign: , line:104
     |vpiRhs:
     \_operation: , line:105
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:105
         |vpiOpType:32
         |vpiOperand:
         \_ref_obj: (load_outdata), line:105
           |vpiName:load_outdata
           |vpiFullName:work@ucb_bus_out.load_outdata
         |vpiOperand:
         \_ref_obj: (outdata_vec_in), line:105
           |vpiName:outdata_vec_in
           |vpiFullName:work@ucb_bus_out.outdata_vec_in
         |vpiOperand:
         \_ref_obj: (shift_outdata), line:106
           |vpiName:shift_outdata
           |vpiFullName:work@ucb_bus_out.shift_outdata
       |vpiOperand:
       \_operation: , line:106
         |vpiOpType:23
         |vpiOperand:
         \_ref_obj: (outdata_vec), line:106
           |vpiName:outdata_vec
           |vpiFullName:work@ucb_bus_out.outdata_vec
         |vpiOperand:
         \_constant: , line:106
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_ref_obj: (outdata_vec), line:107
         |vpiName:outdata_vec
         |vpiFullName:work@ucb_bus_out.outdata_vec
     |vpiLhs:
     \_ref_obj: (outdata_vec_next), line:104
       |vpiName:outdata_vec_next
       |vpiFullName:work@ucb_bus_out.outdata_vec_next
   |vpiContAssign:
   \_cont_assign: , line:113
     |vpiRhs:
     \_operation: , line:114
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:114
         |vpiOpType:32
         |vpiOperand:
         \_ref_obj: (load_outdata), line:114
           |vpiName:load_outdata
           |vpiFullName:work@ucb_bus_out.load_outdata
         |vpiOperand:
         \_ref_obj: (outdata_buf_in), line:114
           |vpiName:outdata_buf_in
           |vpiFullName:work@ucb_bus_out.outdata_buf_in
         |vpiOperand:
         \_ref_obj: (shift_outdata), line:115
           |vpiName:shift_outdata
           |vpiFullName:work@ucb_bus_out.shift_outdata
       |vpiOperand:
       \_operation: , line:115
         |vpiOpType:23
         |vpiOperand:
         \_ref_obj: (outdata_buf), line:115
           |vpiName:outdata_buf
           |vpiFullName:work@ucb_bus_out.outdata_buf
         |vpiOperand:
         \_ref_obj: (UCB_BUS_WIDTH), line:115
           |vpiName:UCB_BUS_WIDTH
           |vpiFullName:work@ucb_bus_out.UCB_BUS_WIDTH
       |vpiOperand:
       \_ref_obj: (outdata_buf), line:116
         |vpiName:outdata_buf
         |vpiFullName:work@ucb_bus_out.outdata_buf
     |vpiLhs:
     \_ref_obj: (outdata_buf_next), line:113
       |vpiName:outdata_buf_next
       |vpiFullName:work@ucb_bus_out.outdata_buf_next
   |vpiNet:
   \_logic_net: (stall_d1), line:70
     |vpiName:stall_d1
     |vpiFullName:work@ucb_bus_out.stall_d1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (outdata_vec), line:71
     |vpiName:outdata_vec
     |vpiFullName:work@ucb_bus_out.outdata_vec
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (outdata_vec_next), line:72
     |vpiName:outdata_vec_next
     |vpiFullName:work@ucb_bus_out.outdata_vec_next
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (outdata_buf), line:73
     |vpiName:outdata_buf
     |vpiFullName:work@ucb_bus_out.outdata_buf
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (outdata_buf_next), line:74
     |vpiName:outdata_buf_next
     |vpiFullName:work@ucb_bus_out.outdata_buf_next
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (load_outdata), line:75
     |vpiName:load_outdata
     |vpiFullName:work@ucb_bus_out.load_outdata
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (shift_outdata), line:76
     |vpiName:shift_outdata
     |vpiFullName:work@ucb_bus_out.shift_outdata
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vld), line:40
   |vpiNet:
   \_logic_net: (data), line:40
   |vpiNet:
   \_logic_net: (outdata_buf_busy), line:40
   |vpiNet:
   \_logic_net: (clk), line:42
   |vpiNet:
   \_logic_net: (rst_l), line:42
   |vpiNet:
   \_logic_net: (stall), line:42
   |vpiNet:
   \_logic_net: (outdata_buf_in), line:42
   |vpiNet:
   \_logic_net: (outdata_vec_in), line:42
   |vpiNet:
   \_logic_net: (outdata_buf_wr), line:42
   |vpiParamAssign:
   \_param_assign: , line:47
     |vpiRhs:
     \_constant: , line:47
       |vpiConstType:7
       |vpiDecompile:32
       |vpiSize:32
       |INT:32
     |vpiLhs:
     \_parameter: (UCB_BUS_WIDTH), line:47
       |vpiName:UCB_BUS_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:48
     |vpiRhs:
     \_constant: , line:48
       |vpiConstType:7
       |vpiDecompile:64
       |vpiSize:32
       |INT:64
     |vpiLhs:
     \_parameter: (REG_WIDTH), line:48
       |vpiName:REG_WIDTH
   |vpiParameter:
   \_parameter: (UCB_BUS_WIDTH), line:47
   |vpiParameter:
   \_parameter: (REG_WIDTH), line:48
 |uhdmtopModules:
 \_module: work@ucb_bus_out (work@ucb_bus_out), file:<a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v</a>, line:38
   |vpiDefName:work@ucb_bus_out
   |vpiName:work@ucb_bus_out
   |vpiPort:
   \_port: (vld), line:40, parent:work@ucb_bus_out
     |vpiName:vld
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vld), line:40, parent:work@ucb_bus_out
         |vpiName:vld
         |vpiFullName:work@ucb_bus_out.vld
   |vpiPort:
   \_port: (data), line:40, parent:work@ucb_bus_out
     |vpiName:data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:40, parent:work@ucb_bus_out
         |vpiName:data
         |vpiFullName:work@ucb_bus_out.data
         |vpiRange:
         \_range: , line:58
           |vpiLeftRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (outdata_buf_busy), line:40, parent:work@ucb_bus_out
     |vpiName:outdata_buf_busy
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (outdata_buf_busy), line:40, parent:work@ucb_bus_out
         |vpiName:outdata_buf_busy
         |vpiFullName:work@ucb_bus_out.outdata_buf_busy
   |vpiPort:
   \_port: (clk), line:42, parent:work@ucb_bus_out
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:42, parent:work@ucb_bus_out
         |vpiName:clk
         |vpiFullName:work@ucb_bus_out.clk
   |vpiPort:
   \_port: (rst_l), line:42, parent:work@ucb_bus_out
     |vpiName:rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_l), line:42, parent:work@ucb_bus_out
         |vpiName:rst_l
         |vpiFullName:work@ucb_bus_out.rst_l
   |vpiPort:
   \_port: (stall), line:42, parent:work@ucb_bus_out
     |vpiName:stall
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (stall), line:42, parent:work@ucb_bus_out
         |vpiName:stall
         |vpiFullName:work@ucb_bus_out.stall
   |vpiPort:
   \_port: (outdata_buf_in), line:42, parent:work@ucb_bus_out
     |vpiName:outdata_buf_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (outdata_buf_in), line:42, parent:work@ucb_bus_out
         |vpiName:outdata_buf_in
         |vpiFullName:work@ucb_bus_out.outdata_buf_in
         |vpiRange:
         \_range: , line:64
           |vpiLeftRange:
           \_constant: , line:64
             |vpiConstType:7
             |vpiDecompile:127
             |vpiSize:32
             |INT:127
           |vpiRightRange:
           \_constant: , line:64
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (outdata_vec_in), line:42, parent:work@ucb_bus_out
     |vpiName:outdata_vec_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (outdata_vec_in), line:42, parent:work@ucb_bus_out
         |vpiName:outdata_vec_in
         |vpiFullName:work@ucb_bus_out.outdata_vec_in
         |vpiRange:
         \_range: , line:65
           |vpiLeftRange:
           \_constant: , line:65
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:65
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (outdata_buf_wr), line:42, parent:work@ucb_bus_out
     |vpiName:outdata_buf_wr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (outdata_buf_wr), line:42, parent:work@ucb_bus_out
         |vpiName:outdata_buf_wr
         |vpiFullName:work@ucb_bus_out.outdata_buf_wr
   |vpiModule:
   \_module: work@ucb_bus_out::dffrl_ns (stall_d1_ff), file:<a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v</a>, line:88, parent:work@ucb_bus_out
     |vpiDefName:work@ucb_bus_out::dffrl_ns
     |vpiName:stall_d1_ff
     |vpiFullName:work@ucb_bus_out.stall_d1_ff
     |vpiPort:
     \_port: (din), parent:stall_d1_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (stall), line:88
         |vpiName:stall
         |vpiActual:
         \_logic_net: (stall), line:42, parent:work@ucb_bus_out
     |vpiPort:
     \_port: (clk), parent:stall_d1_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:89
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:42, parent:work@ucb_bus_out
     |vpiPort:
     \_port: (rst_l), parent:stall_d1_ff
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (rst_l), line:90
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:42, parent:work@ucb_bus_out
     |vpiPort:
     \_port: (q), parent:stall_d1_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (stall_d1), line:91
         |vpiName:stall_d1
         |vpiActual:
         \_logic_net: (stall_d1), line:70, parent:work@ucb_bus_out
           |vpiName:stall_d1
           |vpiFullName:work@ucb_bus_out.stall_d1
           |vpiNetType:1
     |vpiInstance:
     \_module: work@ucb_bus_out (work@ucb_bus_out), file:<a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v</a>, line:38
   |vpiModule:
   \_module: work@ucb_bus_out::dffrl_ns (outdata_vec_ff), file:<a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v</a>, line:108, parent:work@ucb_bus_out
     |vpiDefName:work@ucb_bus_out::dffrl_ns
     |vpiName:outdata_vec_ff
     |vpiFullName:work@ucb_bus_out.outdata_vec_ff
     |vpiPort:
     \_port: (din), parent:outdata_vec_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (outdata_vec_next), line:108
         |vpiName:outdata_vec_next
         |vpiActual:
         \_logic_net: (outdata_vec_next), line:72, parent:work@ucb_bus_out
           |vpiName:outdata_vec_next
           |vpiFullName:work@ucb_bus_out.outdata_vec_next
           |vpiNetType:1
           |vpiRange:
           \_range: , line:72
             |vpiLeftRange:
             \_constant: , line:72
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:72
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:outdata_vec_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:109
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:42, parent:work@ucb_bus_out
     |vpiPort:
     \_port: (rst_l), parent:outdata_vec_ff
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (rst_l), line:110
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:42, parent:work@ucb_bus_out
     |vpiPort:
     \_port: (q), parent:outdata_vec_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (outdata_vec), line:111
         |vpiName:outdata_vec
         |vpiActual:
         \_logic_net: (outdata_vec), line:71, parent:work@ucb_bus_out
           |vpiName:outdata_vec
           |vpiFullName:work@ucb_bus_out.outdata_vec
           |vpiNetType:1
           |vpiRange:
           \_range: , line:71
             |vpiLeftRange:
             \_constant: , line:71
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:71
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@ucb_bus_out (work@ucb_bus_out), file:<a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v</a>, line:38
   |vpiModule:
   \_module: work@ucb_bus_out::dff_ns (outdata_buf_ff), file:<a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v</a>, line:117, parent:work@ucb_bus_out
     |vpiDefName:work@ucb_bus_out::dff_ns
     |vpiName:outdata_buf_ff
     |vpiFullName:work@ucb_bus_out.outdata_buf_ff
     |vpiPort:
     \_port: (din), parent:outdata_buf_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (outdata_buf_next), line:117
         |vpiName:outdata_buf_next
         |vpiActual:
         \_logic_net: (outdata_buf_next), line:74, parent:work@ucb_bus_out
           |vpiName:outdata_buf_next
           |vpiFullName:work@ucb_bus_out.outdata_buf_next
           |vpiNetType:1
           |vpiRange:
           \_range: , line:74
             |vpiLeftRange:
             \_constant: , line:74
               |vpiConstType:7
               |vpiDecompile:127
               |vpiSize:32
               |INT:127
             |vpiRightRange:
             \_constant: , line:74
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:outdata_buf_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:118
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:42, parent:work@ucb_bus_out
     |vpiPort:
     \_port: (q), parent:outdata_buf_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (outdata_buf), line:119
         |vpiName:outdata_buf
         |vpiActual:
         \_logic_net: (outdata_buf), line:73, parent:work@ucb_bus_out
           |vpiName:outdata_buf
           |vpiFullName:work@ucb_bus_out.outdata_buf
           |vpiNetType:1
           |vpiRange:
           \_range: , line:73
             |vpiLeftRange:
             \_constant: , line:73
               |vpiConstType:7
               |vpiDecompile:127
               |vpiSize:32
               |INT:127
             |vpiRightRange:
             \_constant: , line:73
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@ucb_bus_out (work@ucb_bus_out), file:<a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v</a>, line:38
   |vpiNet:
   \_logic_net: (stall_d1), line:70, parent:work@ucb_bus_out
   |vpiNet:
   \_logic_net: (outdata_vec), line:71, parent:work@ucb_bus_out
   |vpiNet:
   \_logic_net: (outdata_vec_next), line:72, parent:work@ucb_bus_out
   |vpiNet:
   \_logic_net: (outdata_buf), line:73, parent:work@ucb_bus_out
   |vpiNet:
   \_logic_net: (outdata_buf_next), line:74, parent:work@ucb_bus_out
   |vpiNet:
   \_logic_net: (load_outdata), line:75, parent:work@ucb_bus_out
     |vpiName:load_outdata
     |vpiFullName:work@ucb_bus_out.load_outdata
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (shift_outdata), line:76, parent:work@ucb_bus_out
     |vpiName:shift_outdata
     |vpiFullName:work@ucb_bus_out.shift_outdata
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vld), line:40, parent:work@ucb_bus_out
   |vpiNet:
   \_logic_net: (data), line:40, parent:work@ucb_bus_out
   |vpiNet:
   \_logic_net: (outdata_buf_busy), line:40, parent:work@ucb_bus_out
   |vpiNet:
   \_logic_net: (clk), line:42, parent:work@ucb_bus_out
   |vpiNet:
   \_logic_net: (rst_l), line:42, parent:work@ucb_bus_out
   |vpiNet:
   \_logic_net: (stall), line:42, parent:work@ucb_bus_out
   |vpiNet:
   \_logic_net: (outdata_buf_in), line:42, parent:work@ucb_bus_out
   |vpiNet:
   \_logic_net: (outdata_vec_in), line:42, parent:work@ucb_bus_out
   |vpiNet:
   \_logic_net: (outdata_buf_wr), line:42, parent:work@ucb_bus_out
   |vpiParameter:
   \_parameter: (REG_WIDTH), line:48
     |vpiName:REG_WIDTH
     |INT:64
   |vpiParameter:
   \_parameter: (UCB_BUS_WIDTH), line:47
     |vpiName:UCB_BUS_WIDTH
     |INT:32
Object: \work_ucb_bus_out of type 3000
Object: \work_ucb_bus_out of type 32
Object: \vld of type 44
Object: \data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \outdata_buf_busy of type 44
Object: \clk of type 44
Object: \rst_l of type 44
Object: \stall of type 44
Object: \outdata_buf_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \outdata_vec_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \outdata_buf_wr of type 44
Object: \stall_d1_ff of type 32
Object: \din of type 44
Object: \clk of type 44
Object: \rst_l of type 44
Object: \q of type 44
Object: \outdata_vec_ff of type 32
Object: \din of type 44
Object: \clk of type 44
Object: \rst_l of type 44
Object: \q of type 44
Object: \outdata_buf_ff of type 32
Object: \din of type 44
Object: \clk of type 44
Object: \q of type 44
Object: \REG_WIDTH of type 41
Object: \UCB_BUS_WIDTH of type 41
Object: \stall_d1 of type 36
Object: \outdata_vec of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \outdata_vec_next of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \outdata_buf of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \outdata_buf_next of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \load_outdata of type 36
Object: \shift_outdata of type 36
Object: \vld of type 36
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \outdata_buf_busy of type 36
Object: \clk of type 36
Object: \rst_l of type 36
Object: \stall of type 36
Object: \outdata_buf_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \outdata_vec_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \outdata_buf_wr of type 36
Object: \work_ucb_bus_out of type 32
Object: \vld of type 44
Object: \data of type 44
Object: \outdata_buf_busy of type 44
Object: \clk of type 44
Object: \rst_l of type 44
Object: \stall of type 44
Object: \outdata_buf_in of type 44
Object: \outdata_vec_in of type 44
Object: \outdata_buf_wr of type 44
Object:  of type 8
Object: \vld of type 608
Object: \outdata_vec of type 106
Object:  of type 7
Object:  of type 8
Object: \data of type 608
Object:  of type 42
Object: \outdata_buf of type 608
Object:  of type 39
Object: \UCB_BUS_WIDTH of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \load_outdata of type 608
Object:  of type 39
Object: \outdata_buf_wr of type 608
Object:  of type 39
Object: \outdata_buf_busy of type 608
Object:  of type 8
Object: \outdata_buf_busy of type 608
Object:  of type 39
Object: \outdata_vec of type 106
Object:  of type 7
Object: \stall_d1 of type 608
Object:  of type 8
Object: \shift_outdata of type 608
Object:  of type 39
Object: \outdata_vec of type 106
Object:  of type 7
Object:  of type 39
Object: \stall_d1 of type 608
Object:  of type 8
Object: \outdata_vec_next of type 608
Object:  of type 39
Object:  of type 39
Object: \load_outdata of type 608
Object: \outdata_vec_in of type 608
Object: \shift_outdata of type 608
Object:  of type 39
Object: \outdata_vec of type 608
Object:  of type 7
ERROR: Encountered unhandled operation: 23

</pre>
</body>