<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML Basic 1.1//EN" "http://www.w3.org/TR/xhtml-basic/xhtml-basic11.dtd">
<html>
<head>
<meta charset="utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1.0" />
<link rel="stylesheet" type="text/css" href="../assets/style.css" />
<title>Sun: x86 Instruction Set Reference</title>
<link rel="icon" type="image/ico" href="favicon.ico" />
<meta name="keywords"
content="assembly,asm,programming,optimization,optimisation,c,c++,x86,pastebin,opcode,opcodes,dictionary,intel,amd,download,downloads,tutorial" />
<meta name="description"
content="x86 assembly tutorials, x86 opcode reference, programming, pastebin with syntax highlighting" />
<meta name="robots" content="index, follow" />
<script async src="https://cdn.rawgit.com/google/code-prettify/master/loader/run_prettify.js"></script>
<script type="text/javascript" async src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-MML-AM_CHTML"></script>
</head>
<body>
<div class="container"><h1 class="x86-instruction-set-reference">x86 Instruction Set Reference</h1>
<h2>FSINCOS - Sine and Cosine</h2>
<object>
<table>
<tr>
<th>Opcode</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
<tr>
<td><code>D9 FB</code></td>
<td><code>FSINCOS</code></td>
<td>Compute the sine and cosine of ST(0); replace ST(0) with the sine, and push the cosine onto the register stack.</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Description</th>
</tr>
<tr>
<td>
<p>Computes both the sine and the cosine of the source operand in register ST(0), stores the sine in ST(0), and pushes the cosine onto the top of the FPU register stack. (This instruction is faster than executing the FSIN and FCOS instructions in succession.) The source operand must be given in radians and must be within the range -2^63 to +2^63. The following table shows the results obtained when taking the sine and cosine of various classes of numbers, assuming that underflow does not occur.</p>
<div>
<table>
<caption>FSINCOS results</caption>
<tr><th>Source: ST(0)</th><th>Destination: ST(1) Cosine</th><th>Destination: ST(0) Sine</th></tr>
<tr><td>-inf</td><td>*</td><td>*</td></tr>
<tr><td>-F</td><td>-1 to +1</td><td>-1 to +1</td></tr>
<tr><td>-0</td><td>+1</td><td>-0</td></tr>
<tr><td>+0</td><td>+1</td><td>+0</td></tr>
<tr><td>+F</td><td>-1 to +1</td><td>-1 to +1</td></tr>
<tr><td>+inf</td><td>*</td><td>*</td></tr>
<tr><td>NaN</td><td>NaN</td><td>NaN</td></tr>
<tfoot>
<tr><td colspan="3">F Means finite floating-point value.</td></tr>
<tr><td colspan="3">* Indicates floating-point invalid-arithmetic-operand (#IA) exception.</td></tr>
</tfoot>
</table>
</div>
<p>FSINCOS: Sine and Cosine (x86 Instruction Set Reference)</p>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Operation</th>
</tr>
<tr>
<td>
<pre class="prettyprint">if(ST(0) &lt; (1 &lt;&lt; 63)) {
	C2 = 0;
	Temporary = Cosine(ST(0));
	ST(0) = Sine(ST(0));
	Top = Top - 1;
	ST(0) = Temporary;
}
else C2 = 1; //source operand out of range
</pre>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>FPU flags affected</th>
</tr>
<tr>
<td>
<p>C1 Set to 0 if stack underflow occurred; set to 1 of stack overflow occurs.
Set if result was rounded up; cleared otherwise.
C2 Set to 1 if outside range (-2^63 &lt; source operand &lt; +2^63); otherwise, set to 0.
C0, C3 Undefined.
</p>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Floating-Point Exceptions</th>
</tr>
<tr>
<td>
<div>
<table>
<tr><td><code>#IS</code></td><td>Stack underflow or overflow occurred.</td></tr>
<tr><td><code>#IS</code></td><td>Stack underflow or overflow occurred.</td></tr>
<tr><td><code>#IA</code></td><td>Source operand is an SNaN value, infinite, or unsupported format.</td></tr>
<tr><td><code>#D</code></td><td>Source operand is a denormal value.</td></tr>
<tr><td><code>#U</code></td><td>Result is too small for destination format.</td></tr>
</table>
</div>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Protected Mode Exceptions</th>
</tr>
<tr>
<td>
<div>
<table>
<tr><td><code>#NM</code></td><td>EM or TS in CR0 is set.</td></tr>
</table>
</div>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Real-Address Mode Exceptions</th>
</tr>
<tr>
<td>
<div>
<table>
<tr><td><code>#NM</code></td><td>EM or TS in CR0 is set.</td></tr>
</table>
</div>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Virtual-8086 Mode Exceptions</th>
</tr>
<tr>
<td>
<div>
<table>
<tr><td><code>#NM</code></td><td>EM or TS in CR0 is set.</td></tr>
</table>
</div>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Instruction</th>
<th>Latency</th>
<th>Throughput</th>
<th>Execution Unit</th>
</tr>
<tr><td><code>CPUID</code></td><td>0F3n/0F2n</td><td>0F3n/0F2n</td><td>0F2n</td></tr>
<tr><td><code>FSINCOS</code></td><td>170-250/160-220</td><td>140</td><td>-</td></tr>
</table>
</object>
</div>
</body>
</html>
