NDFramePage.OnPageTitleLoaded("SystemVerilogModule:up_uart","up_uart");NDSummary.OnSummaryLoaded("SystemVerilogModule:up_uart",[["SystemVerilog","SystemVerilog"]],[["Groups","Group"],["Modules","Module"],["Register Addresses","RegisterAddress"],["Register Bits","RegisterBit"],["Variables","Variable"]],[[12,0,1,"up_uart"],[16,0,4,"DIVISOR","DIVISOR"],[57,0,4,"FIFO_DEPTH","FIFO_DEPTH"],[58,0,0,"Register Information","Register_Information"],[156,0,2,"RX_FIFO_REG","RX_FIFO_REG"],[157,0,2,"TX_FIFO_REG","TX_FIFO_REG"],[158,0,2,"STATUS_REG","STATUS_REG"],[80,0,3,"Status Register Bits","Status_Register_Bits"],[81,0,3,,"PE"],[82,0,3,,"FE"],[83,0,3,,"OE"],[84,0,3,,"irq_en"],[85,0,3,,"tx_full"],[86,0,3,,"tx_empty"],[87,0,3,,"rx_full"],[88,0,3,,"rx_valid"],[159,0,2,"CONTROL_REG","CONTROL_REG"],[90,0,3,"Control Register Bits","Control_Register_Bits"],[91,0,3,,"ENABLE_INTR_BIT"],[92,0,3,,"RESET_RX_BIT"],[93,0,3,,"RESET_TX_BIT"]]);