#DMA freq PLL3 0x[XX][0x84][0x83][0x82]=12*(0x84*256*256+0x83*256+0x82)/131072
0x001F1555
#Dram Configuration register(0xB0000000)
0x00005463
#Dram Timming0 Register(0xB0000008)
0x935253a5
#Dram Timming1 Register(0xB000000C)
0x0B5D003B
#Dram Timming2 Register(0xB0000014)
0x00000013
#Dram Driving Register0(0x[0x27][0x26][0x25][0x24])
0x13131313
#Dram Driving Register1(0x[0x2B][0x2A][0x29][0x28])
0x16161C1C
#Dram Driving Register2((0x[0x2F][0x2E][0x2D][0x2C]))
0x1D1D1616
#Dram DQ/DQS ODT Register(reserved for future use)
0x00000000
#Dram Clk/Cmd ODT Register(reserved for future use)
0x00000000
#rPEA/POA [rsv][0x23][0x21][0x1C] (not inverse:0x00584102)(inverse: 0x00584402) edge(auto/manual)
0x0058C502
#Dram Phase Register0 [0x4D][0x4C][0x4B][0x4A] (not inverse:0x461DA653)(inverse: 0x4A02BA53)
0x4F06E05A
#Dram Phase Register10x[0x56][0x55][0x4F][0x4E]:0x4F:r_DQS dly
0x84842268
#Dram Command Duty Register reserved for future usage
0x00000000
#Dram DQS Duty Register reserved for future usage
0x00000000
#Dram voltage threshold Register reserved for future usage
0x00000000
#Dram engineering Register(0xB0000050)
0x001E0005
#Clock inverse register 0x[0x08][0x07][0x06][0x00] (not inverse:0x40402040 )(inverse:0x60402040)
0x60402040
#R_DQS0(0x6B)/1(0x6C)0x6D(no use)clk delay(0x6E)register&0x[0x6E][0x6D][0x6C][0x6B]
0x1C004343
#LV phase    0x[0x73]:no use   //   [0x71]:wDQS   //   [0x70]:wDQ   //   [0x6F]:CMD
0x000A0315