Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 08 16:29:45 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1183 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.034     -397.545                    422                 8346        0.046        0.000                      0                 8346        3.000        0.000                       0                  1880  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 5.000}        10.000          100.000         
clock                   {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_25M_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0_1  {0.000 20.833}       41.667          24.000          
  clk_out4_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
fpga_clk                {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_25M_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0    {0.000 20.833}       41.667          24.000          
  clk_out4_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                    4.366        0.000                      0                 1423        0.046        0.000                      0                 1423        4.020        0.000                       0                   690  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0_1       -7.033     -393.728                    417                 4923        0.146        0.000                      0                 4923        3.750        0.000                       0                   972  
  clk_25M_clk_wiz_0_1        18.751        0.000                      0                 1147        0.212        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_out3_clk_wiz_0_1       39.313        0.000                      0                   10        0.258        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_out4_clk_wiz_0_1      176.139        0.000                      0                  800        0.217        0.000                      0                  800       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
fpga_clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0         -7.034     -394.171                    418                 4923        0.146        0.000                      0                 4923        3.750        0.000                       0                   972  
  clk_25M_clk_wiz_0          18.748        0.000                      0                 1147        0.212        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_out3_clk_wiz_0         39.311        0.000                      0                   10        0.258        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_out4_clk_wiz_0        176.135        0.000                      0                  800        0.217        0.000                      0                  800       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100M_clk_wiz_0_1  clk_fpga_0                  6.912        0.000                      0                    1        0.260        0.000                      0                    1  
clk_100M_clk_wiz_0    clk_fpga_0                  6.911        0.000                      0                    1        0.259        0.000                      0                    1  
clk_fpga_0            clk_100M_clk_wiz_0_1       -0.859       -3.372                      4                   61        1.845        0.000                      0                   61  
clk_out4_clk_wiz_0_1  clk_100M_clk_wiz_0_1        3.014        0.000                      0                   33        0.252        0.000                      0                   33  
clk_100M_clk_wiz_0    clk_100M_clk_wiz_0_1       -7.034     -394.171                    418                 4923        0.062        0.000                      0                 4923  
clk_out4_clk_wiz_0    clk_100M_clk_wiz_0_1        3.009        0.000                      0                   33        0.248        0.000                      0                   33  
clk_25M_clk_wiz_0     clk_25M_clk_wiz_0_1        18.748        0.000                      0                 1147        0.106        0.000                      0                 1147  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       39.311        0.000                      0                   10        0.151        0.000                      0                   10  
clk_100M_clk_wiz_0_1  clk_out4_clk_wiz_0_1        6.479        0.000                      0                    3        0.248        0.000                      0                    3  
clk_100M_clk_wiz_0    clk_out4_clk_wiz_0_1        6.479        0.000                      0                    3        0.248        0.000                      0                    3  
clk_out4_clk_wiz_0    clk_out4_clk_wiz_0_1      176.135        0.000                      0                  800        0.074        0.000                      0                  800  
clk_fpga_0            clk_100M_clk_wiz_0         -0.860       -3.374                      4                   61        1.844        0.000                      0                   61  
clk_100M_clk_wiz_0_1  clk_100M_clk_wiz_0         -7.034     -394.171                    418                 4923        0.062        0.000                      0                 4923  
clk_out4_clk_wiz_0_1  clk_100M_clk_wiz_0          3.014        0.000                      0                   33        0.252        0.000                      0                   33  
clk_out4_clk_wiz_0    clk_100M_clk_wiz_0          3.009        0.000                      0                   33        0.248        0.000                      0                   33  
clk_25M_clk_wiz_0_1   clk_25M_clk_wiz_0          18.748        0.000                      0                 1147        0.106        0.000                      0                 1147  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         39.311        0.000                      0                   10        0.151        0.000                      0                   10  
clk_100M_clk_wiz_0_1  clk_out4_clk_wiz_0          6.474        0.000                      0                    3        0.243        0.000                      0                    3  
clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0        176.135        0.000                      0                  800        0.074        0.000                      0                  800  
clk_100M_clk_wiz_0    clk_out4_clk_wiz_0          6.474        0.000                      0                    3        0.243        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.202ns (22.248%)  route 4.201ns (77.752%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.714     5.164    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X32Y102        LUT3 (Prop_lut3_I1_O)        0.150     5.314 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=23, routed)          0.813     6.127    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/state_reg[1]_rep
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.348     6.475 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[1]_i_2/O
                         net (fo=7, routed)           0.998     7.473    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[1]
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.597 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[3]_i_1/O
                         net (fo=2, routed)           0.676     8.273    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[3][3]
    SLICE_X37Y99         LUT4 (Prop_lut4_I0_O)        0.124     8.397 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.397    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[3]
    SLICE_X37Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.480    12.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y99         FDRE (Setup_fdre_C_D)        0.029    12.763    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.140ns (23.189%)  route 3.776ns (76.811%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X32Y99         LUT2 (Prop_lut2_I1_O)        0.150     4.797 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           1.041     5.838    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y98         LUT4 (Prop_lut4_I0_O)        0.348     6.186 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.825     7.011    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.135 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.920     8.055    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.480    12.659    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.429    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.140ns (23.189%)  route 3.776ns (76.811%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X32Y99         LUT2 (Prop_lut2_I1_O)        0.150     4.797 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           1.041     5.838    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y98         LUT4 (Prop_lut4_I0_O)        0.348     6.186 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.825     7.011    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.135 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.920     8.055    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.480    12.659    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.429    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.140ns (23.189%)  route 3.776ns (76.811%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X32Y99         LUT2 (Prop_lut2_I1_O)        0.150     4.797 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           1.041     5.838    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y98         LUT4 (Prop_lut4_I0_O)        0.348     6.186 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.825     7.011    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.135 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.920     8.055    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.480    12.659    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.429    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.140ns (23.189%)  route 3.776ns (76.811%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X32Y99         LUT2 (Prop_lut2_I1_O)        0.150     4.797 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           1.041     5.838    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y98         LUT4 (Prop_lut4_I0_O)        0.348     6.186 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.825     7.011    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.135 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.920     8.055    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.480    12.659    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.429    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[13]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.992ns (21.369%)  route 3.650ns (78.631%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.891     3.185    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.419     3.604 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.684     4.288    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.299     4.587 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.565     5.151    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I5_O)        0.124     5.275 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.892     6.167    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     6.317 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.510     7.827    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X29Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y94         FDRE (Setup_fdre_C_CE)      -0.409    12.270    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.992ns (21.369%)  route 3.650ns (78.631%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.891     3.185    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.419     3.604 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.684     4.288    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.299     4.587 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.565     5.151    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I5_O)        0.124     5.275 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.892     6.167    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     6.317 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.510     7.827    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X29Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[1]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y94         FDRE (Setup_fdre_C_CE)      -0.409    12.270    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.992ns (21.369%)  route 3.650ns (78.631%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.891     3.185    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.419     3.604 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.684     4.288    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.299     4.587 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.565     5.151    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I5_O)        0.124     5.275 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.892     6.167    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     6.317 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.510     7.827    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X29Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y94         FDRE (Setup_fdre_C_CE)      -0.409    12.270    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.992ns (21.369%)  route 3.650ns (78.631%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.891     3.185    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.419     3.604 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.684     4.288    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.299     4.587 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.565     5.151    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I5_O)        0.124     5.275 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.892     6.167    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     6.317 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.510     7.827    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X29Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y94         FDRE (Setup_fdre_C_CE)      -0.409    12.270    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.992ns (21.369%)  route 3.650ns (78.631%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.891     3.185    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.419     3.604 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.684     4.288    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.299     4.587 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.565     5.151    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I5_O)        0.124     5.275 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.892     6.167    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     6.317 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.510     7.827    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X29Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y94         FDRE (Setup_fdre_C_CE)      -0.409    12.270    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  4.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.966%)  route 0.330ns (72.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=6, routed)           0.330     1.369    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[18]
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.930     1.296    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X29Y103        FDRE (Hold_fdre_C_D)         0.013     1.274    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.298%)  route 0.157ns (52.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.157     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.289%)  route 0.270ns (65.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.577     0.913    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=57, routed)          0.270     1.324    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.931     1.297    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[58]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.289%)  route 0.270ns (65.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.577     0.913    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=57, routed)          0.270     1.324    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.931     1.297    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[60]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.289%)  route 0.270ns (65.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.577     0.913    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=57, routed)          0.270     1.324    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]_0
    SLICE_X28Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.931     1.297    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.140%)  route 0.178ns (55.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.572     0.908    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.178     1.227    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.841     1.207    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.768%)  route 0.189ns (57.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.574     0.910    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[52]/Q
                         net (fo=1, routed)           0.054     1.105    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[52]
    SLICE_X26Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.150 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[52]_i_1/O
                         net (fo=1, routed)           0.000     1.150    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[52]
    SLICE_X26Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y97         FDRE (Hold_fdre_C_D)         0.121     1.044    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.639%)  route 0.190ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.190     1.323    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y94    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :          417  Failing Endpoints,  Worst Slack       -7.033ns,  Total Violation     -393.728ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.033ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.594ns  (logic 9.474ns (57.092%)  route 7.120ns (42.908%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.667    15.699    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIA
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.082     8.993    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.666    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                 -7.033    

Slack (VIOLATED) :        -6.931ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.494ns  (logic 9.474ns (57.440%)  route 7.020ns (42.560%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.566    15.598    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIA
    SLICE_X62Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X62Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.611     9.076    
                         clock uncertainty           -0.082     8.994    
    SLICE_X62Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.667    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                         -15.598    
  -------------------------------------------------------------------
                         slack                                 -6.931    

Slack (VIOLATED) :        -6.912ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.437ns  (logic 9.474ns (57.639%)  route 6.963ns (42.361%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.510    15.541    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIA
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.536     8.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.576     9.038    
                         clock uncertainty           -0.082     8.956    
    SLICE_X58Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.629    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                 -6.912    

Slack (VIOLATED) :        -6.892ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.453ns  (logic 9.474ns (57.581%)  route 6.979ns (42.419%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.526    15.558    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIA
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.082     8.993    
    SLICE_X62Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.666    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -15.558    
  -------------------------------------------------------------------
                         slack                                 -6.892    

Slack (VIOLATED) :        -6.881ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.446ns  (logic 9.474ns (57.608%)  route 6.972ns (42.392%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.518    15.550    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIA
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.541     8.467    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.611     9.078    
                         clock uncertainty           -0.082     8.996    
    SLICE_X62Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.669    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                         -15.550    
  -------------------------------------------------------------------
                         slack                                 -6.881    

Slack (VIOLATED) :        -6.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.305ns  (logic 9.474ns (58.106%)  route 6.831ns (41.894%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.377    15.409    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIA
    SLICE_X62Y61         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.540     8.466    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X62Y61         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.611     9.077    
                         clock uncertainty           -0.082     8.995    
    SLICE_X62Y61         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.668    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                 -6.741    

Slack (VIOLATED) :        -4.752ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.306ns  (logic 8.184ns (57.207%)  route 6.122ns (42.793%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.583    13.410    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIB
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.082     8.993    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.658    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                 -4.752    

Slack (VIOLATED) :        -4.733ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.250ns  (logic 8.184ns (57.433%)  route 6.066ns (42.567%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.527    13.354    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIB
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.536     8.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.576     9.038    
                         clock uncertainty           -0.082     8.956    
    SLICE_X58Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.621    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                 -4.733    

Slack (VIOLATED) :        -4.720ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.273ns  (logic 8.184ns (57.338%)  route 6.089ns (42.662%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.551    13.378    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIB
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.082     8.993    
    SLICE_X62Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.658    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                 -4.720    

Slack (VIOLATED) :        -4.684ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.241ns  (logic 8.184ns (57.470%)  route 6.057ns (42.530%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.518    13.345    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIB
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.541     8.467    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.611     9.078    
                         clock uncertainty           -0.082     8.996    
    SLICE_X62Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.661    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                 -4.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.754%)  route 0.093ns (33.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[2]/Q
                         net (fo=37, routed)          0.093    -0.372    design_1_i/custom_logic/inst/mqp_top/disp/scnt[2]
    SLICE_X54Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.327 r  design_1_i/custom_logic/inst/mqp_top/disp/scnt[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.327    design_1_i/custom_logic/inst/mqp_top/disp/scnt[5]_i_3_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.840    -0.845    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X54Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.120    -0.473    design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.253    -0.598    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.288    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP/CLK
                         clock pessimism              0.253    -0.598    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.288    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP/CLK
                         clock pessimism              0.253    -0.598    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.288    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP/CLK
                         clock pessimism              0.253    -0.598    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.288    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.272    -0.568    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.259    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.272    -0.568    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.259    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC/CLK
                         clock pessimism              0.272    -0.568    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.259    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD/CLK
                         clock pessimism              0.272    -0.568    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.259    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X39Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/Q
                         net (fo=1, routed)           0.116    -0.365    design_1_i/custom_logic/inst/mqp_top/rangefinder/write
    SLICE_X42Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X42Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
                         clock pessimism              0.272    -0.589    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.059    -0.530    design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y17     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y27     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y27     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y27     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y7      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y62     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y62     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y62     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y62     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y81     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y81     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.751ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.429ns  (logic 7.281ns (35.641%)  route 13.148ns (64.359%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.742    18.882    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/p_1_out
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124    19.006 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48/O
                         net (fo=1, routed)           0.688    19.693    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/enb_array[70]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.603    38.529    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.991    
                         clock uncertainty           -0.104    38.887    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.444    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                         -19.693    
  -------------------------------------------------------------------
                         slack                                 18.751    

Slack (MET) :             18.830ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.494ns  (logic 7.281ns (35.528%)  route 13.213ns (64.472%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          6.765    13.065    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.189 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.312    18.501    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y56         LUT6 (Prop_lut6_I2_O)        0.124    18.625 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           1.134    19.759    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/enb_array[34]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.633    38.559    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clkb
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.136    
                         clock uncertainty           -0.104    39.032    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.589    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                         -19.759    
  -------------------------------------------------------------------
                         slack                                 18.830    

Slack (MET) :             18.940ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.232ns  (logic 7.281ns (35.988%)  route 12.951ns (64.012%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.892    19.031    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/p_1_out
    SLICE_X23Y27         LUT6 (Prop_lut6_I0_O)        0.124    19.155 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.341    19.497    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/enb_array[64]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.595    38.521    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.983    
                         clock uncertainty           -0.104    38.879    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.436    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.436    
                         arrival time                         -19.497    
  -------------------------------------------------------------------
                         slack                                 18.940    

Slack (MET) :             19.092ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.247ns  (logic 7.281ns (35.961%)  route 12.966ns (64.039%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          6.765    13.065    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.189 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.461    18.650    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/p_1_out
    SLICE_X98Y56         LUT6 (Prop_lut6_I2_O)        0.124    18.774 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.738    19.512    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/enb_array[42]
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.648    38.574    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.151    
                         clock uncertainty           -0.104    39.047    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.604    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.604    
                         arrival time                         -19.512    
  -------------------------------------------------------------------
                         slack                                 19.092    

Slack (MET) :             19.139ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.949ns  (logic 7.281ns (36.497%)  route 12.668ns (63.503%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.460    18.600    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/p_1_out
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.724 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.490    19.214    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/enb_array[69]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.512    38.438    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.900    
                         clock uncertainty           -0.104    38.796    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.353    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                 19.139    

Slack (MET) :             19.214ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.960ns  (logic 7.281ns (36.479%)  route 12.679ns (63.521%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.599    18.739    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.863 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.362    19.225    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/enb_array[65]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.597    38.523    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.985    
                         clock uncertainty           -0.104    38.881    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.438    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                         -19.225    
  -------------------------------------------------------------------
                         slack                                 19.214    

Slack (MET) :             19.239ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.949ns  (logic 7.281ns (36.498%)  route 12.668ns (63.502%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.588    18.728    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/p_1_out
    SLICE_X10Y42         LUT6 (Prop_lut6_I0_O)        0.124    18.852 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.362    19.214    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/enb_array[66]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.612    38.538    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.000    
                         clock uncertainty           -0.104    38.896    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.453    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.453    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                 19.239    

Slack (MET) :             19.268ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.835ns  (logic 7.281ns (36.707%)  route 12.554ns (63.293%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     6.300 r  design_1_i/custom_logic/p_1_out/P[12]
                         net (fo=64, routed)          7.021    13.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[12]
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.124    13.445 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          4.648    18.093    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/p_1_out
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.217 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41/O
                         net (fo=1, routed)           0.884    19.100    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/enb_array[59]
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.527    38.453    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.915    
                         clock uncertainty           -0.104    38.811    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.368    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -19.100    
  -------------------------------------------------------------------
                         slack                                 19.268    

Slack (MET) :             19.290ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.043ns  (logic 7.281ns (36.327%)  route 12.762ns (63.673%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          6.765    13.065    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.189 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.122    18.311    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y56         LUT6 (Prop_lut6_I2_O)        0.124    18.435 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58/O
                         net (fo=1, routed)           0.873    19.308    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/enb_array[33]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.642    38.568    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.145    
                         clock uncertainty           -0.104    39.041    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                         -19.308    
  -------------------------------------------------------------------
                         slack                                 19.290    

Slack (MET) :             19.294ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.891ns  (logic 7.281ns (36.605%)  route 12.610ns (63.395%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.530    18.670    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/p_1_out
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.794 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.362    19.156    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/enb_array[68]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.609    38.535    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.997    
                         clock uncertainty           -0.104    38.893    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.450    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                         -19.156    
  -------------------------------------------------------------------
                         slack                                 19.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.257%)  route 0.163ns (46.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y53         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.163    -0.293    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X66Y52         LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1_n_0
    SLICE_X66Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y52         FDRE (Hold_fdre_C_D)         0.120    -0.461    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.557    -0.622    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.346    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.824    -0.861    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.052    -0.570    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.247%)  route 0.352ns (62.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.584    -0.595    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/Q
                         net (fo=8, routed)           0.232    -0.199    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[3]
    SLICE_X66Y51         LUT6 (Prop_lut6_I5_O)        0.045    -0.154 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_8/O
                         net (fo=2, routed)           0.120    -0.034    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[5]
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.507    -0.327    
    SLICE_X66Y51         FDRE (Hold_fdre_C_D)         0.063    -0.264    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.924%)  route 0.446ns (68.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.584    -0.595    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/Q
                         net (fo=9, routed)           0.446     0.015    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[2]
    SLICE_X66Y51         LUT5 (Prop_lut5_I3_O)        0.045     0.060 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_9/O
                         net (fo=2, routed)           0.000     0.060    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[4]
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.507    -0.327    
    SLICE_X66Y51         FDRE (Hold_fdre_C_D)         0.121    -0.206    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=14, routed)          0.179    -0.276    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X67Y52         LUT3 (Prop_lut3_I0_O)        0.045    -0.231 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_2/O
                         net (fo=2, routed)           0.000    -0.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[10]
    SLICE_X67Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X67Y52         FDRE (Hold_fdre_C_D)         0.091    -0.506    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.625%)  route 0.173ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.557    -0.622    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.284    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.824    -0.861    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.059    -0.563    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.586    -0.593    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X80Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.185    -0.267    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X80Y52         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_12/O
                         net (fo=2, routed)           0.000    -0.222    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[0]
    SLICE_X80Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.855    -0.830    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X80Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                         clock pessimism              0.237    -0.593    
    SLICE_X80Y52         FDRE (Hold_fdre_C_D)         0.091    -0.502    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.258    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X54Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.848    -0.837    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X54Y46         FDRE (Hold_fdre_C_D)         0.059    -0.540    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.220%)  route 0.228ns (61.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.549    -0.630    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y31         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.228    -0.261    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X53Y31         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.814    -0.871    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y31         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X53Y31         FDRE (Hold_fdre_C_D)         0.066    -0.551    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.186%)  route 0.217ns (53.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y50         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=8, routed)           0.217    -0.239    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[7]
    SLICE_X67Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_5/O
                         net (fo=2, routed)           0.000    -0.194    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[8]
    SLICE_X67Y50         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y50         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.092    -0.505    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y7      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y2      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y12     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y14     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y9      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y50     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y51     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y50     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y50     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y51     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y51     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.313ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.606ns (30.637%)  route 1.372ns (69.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.029     0.738    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.150     0.888 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.343     1.231    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.271    40.545    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.545    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                 39.313    

Slack (MET) :             39.422ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.774ns (40.465%)  route 1.139ns (59.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.418     1.166    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.104    40.794    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.589    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.589    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                 39.422    

Slack (MET) :             39.519ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.519    

Slack (MET) :             39.519ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.519    

Slack (MET) :             39.519ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.519    

Slack (MET) :             39.519ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.519    

Slack (MET) :             40.154ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.807ns (52.868%)  route 0.719ns (47.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.719     0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.329     0.780 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.780    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.934    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.934    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 40.154    

Slack (MET) :             40.175ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.803ns (53.364%)  route 0.702ns (46.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.702     0.433    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.758 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.758    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.934    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.934    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 40.175    

Slack (MET) :             40.322ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.642ns (48.669%)  route 0.677ns (51.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/Q
                         net (fo=4, routed)           0.677     0.449    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.124     0.573 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.573    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.895    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                 40.322    

Slack (MET) :             40.326ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.642ns (48.743%)  route 0.675ns (51.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.675     0.447    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.571 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.571    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.081    40.897    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.897    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                 40.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.256    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.103    -0.153 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.256    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT4 (Prop_lut4_I0_O)        0.099    -0.157 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.243    -0.135    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.044    -0.091 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.243    -0.135    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.090 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.247ns (47.187%)  route 0.276ns (52.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.147    -0.019    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.569    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.208ns (36.520%)  route 0.362ns (63.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.245    -0.133    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.044    -0.089 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.116     0.027    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.004    -0.526    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.553    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      176.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             176.139ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.473ns  (logic 7.719ns (32.884%)  route 15.754ns (67.116%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         12.806    21.735    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[14]
    SLICE_X106Y137       LUT6 (Prop_lut6_I5_O)        0.326    22.061 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    22.503    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.138   199.085    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.642    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.642    
                         arrival time                         -22.503    
  -------------------------------------------------------------------
                         slack                                176.139    

Slack (MET) :             176.239ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.375ns  (logic 7.719ns (33.022%)  route 15.656ns (66.978%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         12.424    21.353    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y138       LUT6 (Prop_lut6_I0_O)        0.326    21.679 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.726    22.405    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.138   199.087    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.644    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.644    
                         arrival time                         -22.405    
  -------------------------------------------------------------------
                         slack                                176.239    

Slack (MET) :             176.961ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.643ns  (logic 7.719ns (34.090%)  route 14.924ns (65.910%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.976    20.905    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y127       LUT6 (Prop_lut6_I1_O)        0.326    21.231 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    21.672    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.138   199.076    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.633    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.633    
                         arrival time                         -21.672    
  -------------------------------------------------------------------
                         slack                                176.961    

Slack (MET) :             177.090ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.519ns  (logic 7.719ns (34.278%)  route 14.800ns (65.722%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.851    20.781    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y132       LUT6 (Prop_lut6_I5_O)        0.326    21.107 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    21.548    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.138   199.081    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -21.548    
  -------------------------------------------------------------------
                         slack                                177.090    

Slack (MET) :             177.232ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.366ns  (logic 7.719ns (34.513%)  route 14.647ns (65.487%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.698    20.628    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y122       LUT6 (Prop_lut6_I5_O)        0.326    20.954 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.441    21.395    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.138   199.070    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.627    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.627    
                         arrival time                         -21.395    
  -------------------------------------------------------------------
                         slack                                177.232    

Slack (MET) :             177.800ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.809ns  (logic 7.719ns (35.393%)  route 14.090ns (64.607%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.142    20.071    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.326    20.397 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    20.839    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.138   199.082    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.639    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.639    
                         arrival time                         -20.839    
  -------------------------------------------------------------------
                         slack                                177.800    

Slack (MET) :             177.816ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.625ns  (logic 7.719ns (35.695%)  route 13.906ns (64.305%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.749    19.678    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y97        LUT6 (Prop_lut6_I5_O)        0.326    20.004 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.651    20.654    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.138   198.914    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -20.654    
  -------------------------------------------------------------------
                         slack                                177.816    

Slack (MET) :             177.946ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.658ns  (logic 7.719ns (35.641%)  route 13.939ns (64.359%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.991    19.920    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y117       LUT6 (Prop_lut6_I2_O)        0.326    20.246 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    20.687    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.138   199.076    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.633    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.633    
                         arrival time                         -20.687    
  -------------------------------------------------------------------
                         slack                                177.946    

Slack (MET) :             178.025ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.586ns  (logic 7.719ns (35.760%)  route 13.867ns (64.240%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 198.745 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.017    19.947    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X90Y142        LUT6 (Prop_lut6_I2_O)        0.326    20.273 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__4/O
                         net (fo=1, routed)           0.343    20.615    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.818   198.745    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.221    
                         clock uncertainty           -0.138   199.083    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -20.615    
  -------------------------------------------------------------------
                         slack                                178.025    

Slack (MET) :             178.029ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.584ns  (logic 7.719ns (35.763%)  route 13.865ns (64.237%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.917    19.846    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y107       LUT6 (Prop_lut6_I5_O)        0.326    20.172 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    20.613    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.138   199.085    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.642    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.642    
                         arrival time                         -20.613    
  -------------------------------------------------------------------
                         slack                                178.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/Q
                         net (fo=2, routed)           0.123    -0.366    design_1_i/custom_logic/inst/mqp_top/disp/cam_trigger
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.321 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.321    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.240    -0.630    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092    -0.538    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.589%)  route 0.189ns (50.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.189    -0.300    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.253    -0.618    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.120    -0.498    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.185    -0.305    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.042    -0.263 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
                         clock pessimism              0.240    -0.631    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.105    -0.526    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.509%)  route 0.182ns (49.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.182    -0.307    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.091    -0.526    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.035%)  route 0.199ns (48.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.199    -0.267    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[0]
    SLICE_X36Y70         LUT1 (Prop_lut1_I0_O)        0.043    -0.224 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                         clock pessimism              0.240    -0.630    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.133    -0.497    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/Q
                         net (fo=5, routed)           0.138    -0.327    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[11]
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.217 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.217    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[11]
    SLICE_X34Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                         clock pessimism              0.242    -0.629    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.134    -0.495    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/Q
                         net (fo=5, routed)           0.138    -0.329    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[15]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.219 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.219    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[15]
    SLICE_X34Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.812    -0.873    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                         clock pessimism              0.242    -0.631    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.134    -0.497    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           0.138    -0.327    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.217 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.217    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[7]
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.134    -0.495    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/Q
                         net (fo=4, routed)           0.139    -0.325    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[3]
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.215 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.215    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[3]
    SLICE_X34Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.134    -0.494    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.505%)  route 0.214ns (53.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.214    -0.275    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.272    -0.600    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.091    -0.509    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y17     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y27     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y15     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y19     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y19     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y19     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y18     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y28     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y18     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y16     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y70     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y70     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y70     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y70     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y72     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y72     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y72     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y72     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y73     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y73     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y70     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y72     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y72     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y72     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y72     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y72     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y72     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y73     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y73     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y73     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :          418  Failing Endpoints,  Worst Slack       -7.034ns,  Total Violation     -394.171ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.034ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.594ns  (logic 9.474ns (57.092%)  route 7.120ns (42.908%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.667    15.699    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIA
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.665    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                 -7.034    

Slack (VIOLATED) :        -6.932ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.494ns  (logic 9.474ns (57.440%)  route 7.020ns (42.560%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.566    15.598    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIA
    SLICE_X62Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X62Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.611     9.076    
                         clock uncertainty           -0.084     8.993    
    SLICE_X62Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.666    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -15.598    
  -------------------------------------------------------------------
                         slack                                 -6.932    

Slack (VIOLATED) :        -6.913ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.437ns  (logic 9.474ns (57.639%)  route 6.963ns (42.361%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.510    15.541    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIA
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.536     8.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.576     9.038    
                         clock uncertainty           -0.084     8.955    
    SLICE_X58Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.628    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                 -6.913    

Slack (VIOLATED) :        -6.893ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.453ns  (logic 9.474ns (57.581%)  route 6.979ns (42.419%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.526    15.558    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIA
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.665    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                         -15.558    
  -------------------------------------------------------------------
                         slack                                 -6.893    

Slack (VIOLATED) :        -6.882ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.446ns  (logic 9.474ns (57.608%)  route 6.972ns (42.392%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.518    15.550    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIA
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.541     8.467    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.611     9.078    
                         clock uncertainty           -0.084     8.995    
    SLICE_X62Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.668    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                         -15.550    
  -------------------------------------------------------------------
                         slack                                 -6.882    

Slack (VIOLATED) :        -6.742ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.305ns  (logic 9.474ns (58.106%)  route 6.831ns (41.894%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.377    15.409    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIA
    SLICE_X62Y61         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.540     8.466    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X62Y61         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.611     9.077    
                         clock uncertainty           -0.084     8.994    
    SLICE_X62Y61         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.667    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                 -6.742    

Slack (VIOLATED) :        -4.753ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.306ns  (logic 8.184ns (57.207%)  route 6.122ns (42.793%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.583    13.410    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIB
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.657    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                 -4.753    

Slack (VIOLATED) :        -4.734ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.250ns  (logic 8.184ns (57.433%)  route 6.066ns (42.567%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.527    13.354    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIB
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.536     8.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.576     9.038    
                         clock uncertainty           -0.084     8.955    
    SLICE_X58Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.620    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                 -4.734    

Slack (VIOLATED) :        -4.721ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.273ns  (logic 8.184ns (57.338%)  route 6.089ns (42.662%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.551    13.378    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIB
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.657    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                 -4.721    

Slack (VIOLATED) :        -4.685ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.241ns  (logic 8.184ns (57.470%)  route 6.057ns (42.530%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.518    13.345    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIB
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.541     8.467    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.611     9.078    
                         clock uncertainty           -0.084     8.995    
    SLICE_X62Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                 -4.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.754%)  route 0.093ns (33.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[2]/Q
                         net (fo=37, routed)          0.093    -0.372    design_1_i/custom_logic/inst/mqp_top/disp/scnt[2]
    SLICE_X54Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.327 r  design_1_i/custom_logic/inst/mqp_top/disp/scnt[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.327    design_1_i/custom_logic/inst/mqp_top/disp/scnt[5]_i_3_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.840    -0.845    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X54Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.120    -0.473    design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.253    -0.598    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.288    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP/CLK
                         clock pessimism              0.253    -0.598    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.288    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP/CLK
                         clock pessimism              0.253    -0.598    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.288    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP/CLK
                         clock pessimism              0.253    -0.598    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.288    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.272    -0.568    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.259    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.272    -0.568    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.259    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC/CLK
                         clock pessimism              0.272    -0.568    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.259    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD/CLK
                         clock pessimism              0.272    -0.568    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.259    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X39Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/Q
                         net (fo=1, routed)           0.116    -0.365    design_1_i/custom_logic/inst/mqp_top/rangefinder/write
    SLICE_X42Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X42Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
                         clock pessimism              0.272    -0.589    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.059    -0.530    design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y17     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y27     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y27     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y27     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y7      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y62     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y62     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y62     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y62     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y81     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y81     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.748ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.429ns  (logic 7.281ns (35.641%)  route 13.148ns (64.359%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.742    18.882    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/p_1_out
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124    19.006 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48/O
                         net (fo=1, routed)           0.688    19.693    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/enb_array[70]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.603    38.529    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.991    
                         clock uncertainty           -0.106    38.885    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.442    
                         arrival time                         -19.693    
  -------------------------------------------------------------------
                         slack                                 18.748    

Slack (MET) :             18.828ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.494ns  (logic 7.281ns (35.528%)  route 13.213ns (64.472%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          6.765    13.065    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.189 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.312    18.501    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y56         LUT6 (Prop_lut6_I2_O)        0.124    18.625 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           1.134    19.759    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/enb_array[34]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.633    38.559    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clkb
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.136    
                         clock uncertainty           -0.106    39.029    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                         -19.759    
  -------------------------------------------------------------------
                         slack                                 18.828    

Slack (MET) :             18.937ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.232ns  (logic 7.281ns (35.988%)  route 12.951ns (64.012%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.892    19.031    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/p_1_out
    SLICE_X23Y27         LUT6 (Prop_lut6_I0_O)        0.124    19.155 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.341    19.497    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/enb_array[64]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.595    38.521    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -19.497    
  -------------------------------------------------------------------
                         slack                                 18.937    

Slack (MET) :             19.090ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.247ns  (logic 7.281ns (35.961%)  route 12.966ns (64.039%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          6.765    13.065    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.189 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.461    18.650    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/p_1_out
    SLICE_X98Y56         LUT6 (Prop_lut6_I2_O)        0.124    18.774 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.738    19.512    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/enb_array[42]
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.648    38.574    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.151    
                         clock uncertainty           -0.106    39.044    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.601    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                         -19.512    
  -------------------------------------------------------------------
                         slack                                 19.090    

Slack (MET) :             19.136ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.949ns  (logic 7.281ns (36.497%)  route 12.668ns (63.503%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.460    18.600    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/p_1_out
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.724 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.490    19.214    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/enb_array[69]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.512    38.438    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.900    
                         clock uncertainty           -0.106    38.794    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.351    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                 19.136    

Slack (MET) :             19.211ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.960ns  (logic 7.281ns (36.479%)  route 12.679ns (63.521%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.599    18.739    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.863 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.362    19.225    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/enb_array[65]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.597    38.523    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.985    
                         clock uncertainty           -0.106    38.879    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.436    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.436    
                         arrival time                         -19.225    
  -------------------------------------------------------------------
                         slack                                 19.211    

Slack (MET) :             19.237ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.949ns  (logic 7.281ns (36.498%)  route 12.668ns (63.502%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.588    18.728    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/p_1_out
    SLICE_X10Y42         LUT6 (Prop_lut6_I0_O)        0.124    18.852 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.362    19.214    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/enb_array[66]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.612    38.538    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.000    
                         clock uncertainty           -0.106    38.894    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                 19.237    

Slack (MET) :             19.266ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.835ns  (logic 7.281ns (36.707%)  route 12.554ns (63.293%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     6.300 r  design_1_i/custom_logic/p_1_out/P[12]
                         net (fo=64, routed)          7.021    13.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[12]
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.124    13.445 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          4.648    18.093    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/p_1_out
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.217 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41/O
                         net (fo=1, routed)           0.884    19.100    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/enb_array[59]
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.527    38.453    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.915    
                         clock uncertainty           -0.106    38.809    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.366    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -19.100    
  -------------------------------------------------------------------
                         slack                                 19.266    

Slack (MET) :             19.287ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.043ns  (logic 7.281ns (36.327%)  route 12.762ns (63.673%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          6.765    13.065    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.189 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.122    18.311    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y56         LUT6 (Prop_lut6_I2_O)        0.124    18.435 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58/O
                         net (fo=1, routed)           0.873    19.308    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/enb_array[33]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.642    38.568    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.145    
                         clock uncertainty           -0.106    39.038    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.595    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                         -19.308    
  -------------------------------------------------------------------
                         slack                                 19.287    

Slack (MET) :             19.292ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.891ns  (logic 7.281ns (36.605%)  route 12.610ns (63.395%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.530    18.670    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/p_1_out
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.794 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.362    19.156    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/enb_array[68]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.609    38.535    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.997    
                         clock uncertainty           -0.106    38.891    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.448    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                         -19.156    
  -------------------------------------------------------------------
                         slack                                 19.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.257%)  route 0.163ns (46.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y53         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.163    -0.293    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X66Y52         LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1_n_0
    SLICE_X66Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y52         FDRE (Hold_fdre_C_D)         0.120    -0.461    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.557    -0.622    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.346    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.824    -0.861    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.052    -0.570    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.247%)  route 0.352ns (62.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.584    -0.595    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/Q
                         net (fo=8, routed)           0.232    -0.199    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[3]
    SLICE_X66Y51         LUT6 (Prop_lut6_I5_O)        0.045    -0.154 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_8/O
                         net (fo=2, routed)           0.120    -0.034    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[5]
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.507    -0.327    
    SLICE_X66Y51         FDRE (Hold_fdre_C_D)         0.063    -0.264    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.924%)  route 0.446ns (68.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.584    -0.595    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/Q
                         net (fo=9, routed)           0.446     0.015    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[2]
    SLICE_X66Y51         LUT5 (Prop_lut5_I3_O)        0.045     0.060 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_9/O
                         net (fo=2, routed)           0.000     0.060    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[4]
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.507    -0.327    
    SLICE_X66Y51         FDRE (Hold_fdre_C_D)         0.121    -0.206    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=14, routed)          0.179    -0.276    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X67Y52         LUT3 (Prop_lut3_I0_O)        0.045    -0.231 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_2/O
                         net (fo=2, routed)           0.000    -0.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[10]
    SLICE_X67Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X67Y52         FDRE (Hold_fdre_C_D)         0.091    -0.506    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.625%)  route 0.173ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.557    -0.622    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.284    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.824    -0.861    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.059    -0.563    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.586    -0.593    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X80Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.185    -0.267    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X80Y52         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_12/O
                         net (fo=2, routed)           0.000    -0.222    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[0]
    SLICE_X80Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.855    -0.830    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X80Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                         clock pessimism              0.237    -0.593    
    SLICE_X80Y52         FDRE (Hold_fdre_C_D)         0.091    -0.502    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.258    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X54Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.848    -0.837    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X54Y46         FDRE (Hold_fdre_C_D)         0.059    -0.540    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.220%)  route 0.228ns (61.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.549    -0.630    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y31         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.228    -0.261    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X53Y31         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.814    -0.871    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y31         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X53Y31         FDRE (Hold_fdre_C_D)         0.066    -0.551    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.186%)  route 0.217ns (53.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y50         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=8, routed)           0.217    -0.239    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[7]
    SLICE_X67Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_5/O
                         net (fo=2, routed)           0.000    -0.194    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[8]
    SLICE_X67Y50         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y50         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.092    -0.505    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y7      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y2      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y12     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y14     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y9      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y50     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y51     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y50     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y50     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y51     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y51     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.311ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.606ns (30.637%)  route 1.372ns (69.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.029     0.738    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.150     0.888 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.343     1.231    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.271    40.542    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.542    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                 39.311    

Slack (MET) :             39.420ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.774ns (40.465%)  route 1.139ns (59.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.418     1.166    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                 39.420    

Slack (MET) :             39.517ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.517    

Slack (MET) :             39.517ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.517    

Slack (MET) :             39.517ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.517    

Slack (MET) :             39.517ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.517    

Slack (MET) :             40.151ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.807ns (52.868%)  route 0.719ns (47.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.719     0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.329     0.780 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.780    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 40.151    

Slack (MET) :             40.173ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.803ns (53.364%)  route 0.702ns (46.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.702     0.433    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.758 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.758    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 40.173    

Slack (MET) :             40.319ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.642ns (48.669%)  route 0.677ns (51.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/Q
                         net (fo=4, routed)           0.677     0.449    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.124     0.573 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.573    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.892    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                 40.319    

Slack (MET) :             40.323ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.642ns (48.743%)  route 0.675ns (51.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.675     0.447    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.571 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.571    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.081    40.894    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.894    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                 40.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.256    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.103    -0.153 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.256    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT4 (Prop_lut4_I0_O)        0.099    -0.157 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.243    -0.135    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.044    -0.091 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.243    -0.135    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.090 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.247ns (47.187%)  route 0.276ns (52.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.147    -0.019    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.569    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.208ns (36.520%)  route 0.362ns (63.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.245    -0.133    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.044    -0.089 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.116     0.027    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.004    -0.526    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.553    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      176.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             176.135ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.473ns  (logic 7.719ns (32.884%)  route 15.754ns (67.116%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         12.806    21.735    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[14]
    SLICE_X106Y137       LUT6 (Prop_lut6_I5_O)        0.326    22.061 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    22.503    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -22.503    
  -------------------------------------------------------------------
                         slack                                176.135    

Slack (MET) :             176.235ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.375ns  (logic 7.719ns (33.022%)  route 15.656ns (66.978%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         12.424    21.353    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y138       LUT6 (Prop_lut6_I0_O)        0.326    21.679 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.726    22.405    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -22.405    
  -------------------------------------------------------------------
                         slack                                176.235    

Slack (MET) :             176.956ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.643ns  (logic 7.719ns (34.090%)  route 14.924ns (65.910%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.976    20.905    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y127       LUT6 (Prop_lut6_I1_O)        0.326    21.231 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    21.672    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -21.672    
  -------------------------------------------------------------------
                         slack                                176.956    

Slack (MET) :             177.086ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.519ns  (logic 7.719ns (34.278%)  route 14.800ns (65.722%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.851    20.781    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y132       LUT6 (Prop_lut6_I5_O)        0.326    21.107 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    21.548    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -21.548    
  -------------------------------------------------------------------
                         slack                                177.086    

Slack (MET) :             177.228ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.366ns  (logic 7.719ns (34.513%)  route 14.647ns (65.487%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.698    20.628    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y122       LUT6 (Prop_lut6_I5_O)        0.326    20.954 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.441    21.395    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -21.395    
  -------------------------------------------------------------------
                         slack                                177.228    

Slack (MET) :             177.796ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.809ns  (logic 7.719ns (35.393%)  route 14.090ns (64.607%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.142    20.071    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.326    20.397 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    20.839    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -20.839    
  -------------------------------------------------------------------
                         slack                                177.796    

Slack (MET) :             177.812ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.625ns  (logic 7.719ns (35.695%)  route 13.906ns (64.305%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.749    19.678    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y97        LUT6 (Prop_lut6_I5_O)        0.326    20.004 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.651    20.654    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -20.654    
  -------------------------------------------------------------------
                         slack                                177.812    

Slack (MET) :             177.941ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.658ns  (logic 7.719ns (35.641%)  route 13.939ns (64.359%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.991    19.920    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y117       LUT6 (Prop_lut6_I2_O)        0.326    20.246 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    20.687    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -20.687    
  -------------------------------------------------------------------
                         slack                                177.941    

Slack (MET) :             178.020ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.586ns  (logic 7.719ns (35.760%)  route 13.867ns (64.240%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 198.745 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.017    19.947    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X90Y142        LUT6 (Prop_lut6_I2_O)        0.326    20.273 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__4/O
                         net (fo=1, routed)           0.343    20.615    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.818   198.745    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.221    
                         clock uncertainty           -0.142   199.079    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.636    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.636    
                         arrival time                         -20.615    
  -------------------------------------------------------------------
                         slack                                178.020    

Slack (MET) :             178.025ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.584ns  (logic 7.719ns (35.763%)  route 13.865ns (64.237%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.917    19.846    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y107       LUT6 (Prop_lut6_I5_O)        0.326    20.172 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    20.613    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -20.613    
  -------------------------------------------------------------------
                         slack                                178.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/Q
                         net (fo=2, routed)           0.123    -0.366    design_1_i/custom_logic/inst/mqp_top/disp/cam_trigger
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.321 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.321    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.240    -0.630    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092    -0.538    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.589%)  route 0.189ns (50.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.189    -0.300    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.253    -0.618    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.120    -0.498    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.185    -0.305    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.042    -0.263 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
                         clock pessimism              0.240    -0.631    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.105    -0.526    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.509%)  route 0.182ns (49.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.182    -0.307    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.091    -0.526    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.035%)  route 0.199ns (48.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.199    -0.267    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[0]
    SLICE_X36Y70         LUT1 (Prop_lut1_I0_O)        0.043    -0.224 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                         clock pessimism              0.240    -0.630    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.133    -0.497    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/Q
                         net (fo=5, routed)           0.138    -0.327    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[11]
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.217 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.217    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[11]
    SLICE_X34Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                         clock pessimism              0.242    -0.629    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.134    -0.495    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/Q
                         net (fo=5, routed)           0.138    -0.329    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[15]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.219 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.219    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[15]
    SLICE_X34Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.812    -0.873    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                         clock pessimism              0.242    -0.631    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.134    -0.497    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           0.138    -0.327    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.217 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.217    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[7]
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.134    -0.495    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/Q
                         net (fo=4, routed)           0.139    -0.325    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[3]
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.215 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.215    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[3]
    SLICE_X34Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.134    -0.494    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.505%)  route 0.214ns (53.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.214    -0.275    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.272    -0.600    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.091    -0.509    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y17     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y27     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y15     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y19     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y19     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y19     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y18     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y28     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y18     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y16     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y70     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y70     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y70     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y70     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y72     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y72     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y72     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y72     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y73     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y73     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y70     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y72     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y72     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y72     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y72     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y72     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y72     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y73     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y73     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y73     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 0.642ns (9.907%)  route 5.838ns (90.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           5.838     5.395    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X31Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.519 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.519    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.523    12.702    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.702    
                         clock uncertainty           -0.303    12.399    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)        0.032    12.431    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  6.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 0.518ns (9.553%)  route 4.904ns (90.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.477    -1.597    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.418    -1.179 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           4.904     3.725    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X31Y90         LUT5 (Prop_lut5_I3_O)        0.100     3.825 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.825    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.991    
                         clock uncertainty            0.303     3.294    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.271     3.565    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.825    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 0.642ns (9.907%)  route 5.838ns (90.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           5.838     5.395    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X31Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.519 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.519    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.523    12.702    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.702    
                         clock uncertainty           -0.304    12.398    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)        0.032    12.430    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  6.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 0.518ns (9.553%)  route 4.904ns (90.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.477    -1.597    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.418    -1.179 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           4.904     3.725    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X31Y90         LUT5 (Prop_lut5_I3_O)        0.100     3.825 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.825    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.991    
                         clock uncertainty            0.304     3.295    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.271     3.566    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.566    
                         arrival time                           3.825    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            4  Failing Endpoints,  Worst Slack       -0.859ns,  Total Violation       -3.372ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.859ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.828ns (30.227%)  route 1.911ns (69.773%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.474     3.872    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.996 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.350     4.346    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.470 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.167     4.637    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.761 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.921     5.681    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.303     8.194    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.822    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.822    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                 -0.859    

Slack (VIOLATED) :        -0.858ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.828ns (30.227%)  route 1.911ns (69.773%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.474     3.872    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.996 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.350     4.346    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.470 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.167     4.637    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.761 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.921     5.681    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.572     8.498    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.303     8.195    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.823    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.823    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                 -0.858    

Slack (VIOLATED) :        -0.854ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.828ns (30.273%)  route 1.907ns (69.727%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.474     3.872    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.996 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.350     4.346    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.470 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.167     4.637    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.761 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.916     5.677    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.572     8.498    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.303     8.195    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.823    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.823    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 -0.854    

Slack (VIOLATED) :        -0.801ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.828ns (30.883%)  route 1.853ns (69.117%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.474     3.872    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.996 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.350     4.346    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.470 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.167     4.637    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.761 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.863     5.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.303     8.194    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.822    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.822    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                 -0.801    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 1.328ns (26.558%)  route 3.672ns (73.442%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.647     2.941    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.834     4.231    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.152     4.383 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.684     5.067    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I3_O)        0.348     5.415 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.320     5.734    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.858 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.328     6.186    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.310 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.808     7.118    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.124     7.242 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_15/O
                         net (fo=1, routed)           0.699     7.941    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[5]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.303     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[5])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.204ns (24.187%)  route 3.774ns (75.813%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.647     2.941    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.834     4.231    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.152     4.383 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.684     5.067    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I3_O)        0.348     5.415 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.320     5.734    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.858 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          1.309     7.167    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X36Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.291 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_19/O
                         net (fo=1, routed)           0.628     7.919    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[1]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.303     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[1])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.328ns (26.723%)  route 3.641ns (73.277%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.647     2.941    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.834     4.231    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.152     4.383 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.684     5.067    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I3_O)        0.348     5.415 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.320     5.734    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.858 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.328     6.186    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.310 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.931     7.241    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I3_O)        0.124     7.365 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_13/O
                         net (fo=1, routed)           0.545     7.910    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[7]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.303     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[7])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.328ns (27.624%)  route 3.479ns (72.376%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.647     2.941    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.834     4.231    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.152     4.383 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.684     5.067    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I3_O)        0.348     5.415 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.841     6.256    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.380 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.206     6.586    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.710 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.512     7.223    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.347 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5/O
                         net (fo=1, routed)           0.402     7.748    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.303     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     7.834    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.328ns (27.208%)  route 3.553ns (72.792%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.647     2.941    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.834     4.231    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.152     4.383 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.684     5.067    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I3_O)        0.348     5.415 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.320     5.734    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.858 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.328     6.186    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.310 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.985     7.295    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124     7.419 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_12/O
                         net (fo=1, routed)           0.403     7.822    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[8]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.303     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[8])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.328ns (27.271%)  route 3.542ns (72.729%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.647     2.941    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.834     4.231    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.152     4.383 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.684     5.067    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I3_O)        0.348     5.415 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.320     5.734    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.858 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.328     6.186    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.310 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.975     7.285    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124     7.409 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11/O
                         net (fo=1, routed)           0.401     7.811    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[9]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.303     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[9])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  0.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.845ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.384%)  route 0.299ns (61.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=7, routed)           0.299     1.328    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.373 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.373    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[5]
    SLICE_X51Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X51Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.303    -0.564    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.092    -0.472    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.933ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.595%)  route 0.385ns (67.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y61         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=11, routed)          0.385     1.415    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X52Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.460    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[3]
    SLICE_X52Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X52Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.303    -0.564    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.091    -0.473    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.933ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.402%)  route 0.388ns (67.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.388     1.417    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.462 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.462    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][5]
    SLICE_X51Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X51Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.303    -0.564    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.092    -0.472    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.953ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.141ns (20.546%)  route 0.545ns (79.454%))
  Logic Levels:           0  
  Clock Path Skew:        -1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.548     0.884    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y78         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/Q
                         net (fo=2, routed)           0.545     1.570    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[4]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.768    
                         clock uncertainty            0.303    -0.465    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082    -0.383    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.954ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.141ns (20.546%)  route 0.545ns (79.454%))
  Logic Levels:           0  
  Clock Path Skew:        -1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.548     0.884    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y78         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/Q
                         net (fo=2, routed)           0.545     1.570    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[4]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.916    -0.769    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.769    
                         clock uncertainty            0.303    -0.466    
    DSP48_X2Y23          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082    -0.384    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.968ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.232ns (35.879%)  route 0.415ns (64.121%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.275     1.304    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.349 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=2, routed)           0.140     1.489    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.046     1.535 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.535    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[6]
    SLICE_X50Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X50Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.303    -0.564    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.131    -0.433    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.187ns (29.823%)  route 0.440ns (70.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.440     1.469    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X51Y62         LUT5 (Prop_lut5_I2_O)        0.046     1.515 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.515    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[4]
    SLICE_X51Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X51Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.303    -0.564    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.107    -0.457    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.974ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.263%)  route 0.429ns (69.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.429     1.457    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.502 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][3]
    SLICE_X52Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X52Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.303    -0.564    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.092    -0.472    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.976ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.807%)  route 0.451ns (76.193%))
  Logic Levels:           0  
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.451     1.481    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[0]
    SLICE_X53Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X53Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                         clock pessimism              0.000    -0.868    
                         clock uncertainty            0.303    -0.565    
    SLICE_X53Y63         FDRE (Hold_fdre_C_D)         0.070    -0.495    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.978ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.231ns (35.780%)  route 0.415ns (64.220%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.275     1.304    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.349 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=2, routed)           0.140     1.489    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I1_O)        0.045     1.534 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_2/O
                         net (fo=1, routed)           0.000     1.534    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][6]
    SLICE_X50Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X50Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.303    -0.564    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.120    -0.444    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  1.978    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.076ns (17.617%)  route 5.032ns (82.383%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.644     3.721    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I0_O)        0.124     3.845 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.292     5.137    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.691     8.617    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.258     8.648    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.151    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 1.861ns (29.685%)  route 4.408ns (70.315%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.119     4.504 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.462     4.967    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.299 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.299    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.739    
                         clock uncertainty           -0.258     8.481    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)        0.031     8.512    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 1.861ns (29.805%)  route 4.383ns (70.195%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.119     4.504 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.437     4.941    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I2_O)        0.332     5.273 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.273    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.739    
                         clock uncertainty           -0.258     8.481    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)        0.029     8.510    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 1.534ns (25.000%)  route 4.602ns (75.000%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.656     5.165    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.258     8.484    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)       -0.067     8.417    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.410ns (23.509%)  route 4.588ns (76.491%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.478     3.264    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.326     3.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           1.437     5.027    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.691     8.617    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.258     8.648    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.286    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.855ns (29.738%)  route 4.383ns (70.262%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.119     4.504 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.437     4.941    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I3_O)        0.326     5.267 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.267    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.739    
                         clock uncertainty           -0.258     8.481    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)        0.075     8.556    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.410ns (24.194%)  route 4.418ns (75.806%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.473     3.259    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.326     3.585 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           1.272     4.857    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.691     8.617    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.258     8.648    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.286    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.076ns (19.492%)  route 4.444ns (80.508%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.639     3.716    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I0_O)        0.124     3.840 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.710     4.550    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.533     8.459    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.258     8.489    
    SLICE_X67Y70         FDRE (Setup_fdre_C_R)       -0.429     8.060    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.076ns (19.492%)  route 4.444ns (80.508%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.639     3.716    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I0_O)        0.124     3.840 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.710     4.550    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.533     8.459    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.258     8.489    
    SLICE_X67Y70         FDRE (Setup_fdre_C_R)       -0.429     8.060    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 1.076ns (19.521%)  route 4.436ns (80.479%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.639     3.716    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I0_O)        0.124     3.840 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.701     4.541    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.533     8.459    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.258     8.489    
    SLICE_X65Y70         FDRE (Setup_fdre_C_R)       -0.429     8.060    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  3.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.231ns (24.570%)  route 0.709ns (75.430%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.211     0.266    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.311 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.311    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1_n_0
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.838    -0.847    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.291    
                         clock uncertainty            0.258    -0.033    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.092     0.059    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.337ns (23.677%)  route 1.086ns (76.323%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.044     0.341 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.220     0.561    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X59Y69         LUT3 (Prop_lut3_I2_O)        0.107     0.668 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.126     0.794    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.070     0.038    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.366ns (25.223%)  route 1.085ns (74.777%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.160     0.502    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.547 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_7/O
                         net (fo=2, routed)           0.063     0.609    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_7_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.654 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_3/O
                         net (fo=2, routed)           0.122     0.777    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_3_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.822    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.838    -0.847    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.291    
                         clock uncertainty            0.258    -0.033    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.092     0.059    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.321ns (20.545%)  route 1.241ns (79.455%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.320     0.662    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.707 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.181     0.888    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.933 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.933    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.295    
                         clock uncertainty            0.258    -0.037    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.092     0.055    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.441ns (26.206%)  route 1.242ns (73.794%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.044     0.341 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.302     0.642    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.104     0.746 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.200     0.946    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.107     1.053 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.000     1.053    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.092     0.060    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.324ns (18.790%)  route 1.400ns (81.210%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.301     0.643    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.688 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.359     1.047    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y77         LUT4 (Prop_lut4_I0_O)        0.048     1.095 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.095    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1_n_0
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.293    
                         clock uncertainty            0.258    -0.035    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.107     0.072    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.320ns (18.482%)  route 1.411ns (81.518%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.320     0.662    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.707 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.351     1.058    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.044     1.102 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.102    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.295    
                         clock uncertainty            0.258    -0.037    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.107     0.070    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.321ns (18.649%)  route 1.400ns (81.351%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.301     0.643    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.688 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.359     1.047    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y77         LUT3 (Prop_lut3_I0_O)        0.045     1.092 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.092    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.293    
                         clock uncertainty            0.258    -0.035    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.091     0.056    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.321ns (18.529%)  route 1.411ns (81.471%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.320     0.662    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.707 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.351     1.058    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.103 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.103    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.295    
                         clock uncertainty            0.258    -0.037    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.091     0.054    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.382ns (22.657%)  route 1.304ns (77.343%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.044     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.200     0.541    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.107     0.648 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.220     0.867    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.912 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.144     1.056    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X61Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.258    -0.034    
    SLICE_X61Y72         FDRE (Hold_fdre_C_CE)       -0.039    -0.073    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  1.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :          418  Failing Endpoints,  Worst Slack       -7.034ns,  Total Violation     -394.171ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.034ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.594ns  (logic 9.474ns (57.092%)  route 7.120ns (42.908%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.667    15.699    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIA
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.665    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                 -7.034    

Slack (VIOLATED) :        -6.932ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.494ns  (logic 9.474ns (57.440%)  route 7.020ns (42.560%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.566    15.598    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIA
    SLICE_X62Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X62Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.611     9.076    
                         clock uncertainty           -0.084     8.993    
    SLICE_X62Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.666    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -15.598    
  -------------------------------------------------------------------
                         slack                                 -6.932    

Slack (VIOLATED) :        -6.913ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.437ns  (logic 9.474ns (57.639%)  route 6.963ns (42.361%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.510    15.541    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIA
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.536     8.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.576     9.038    
                         clock uncertainty           -0.084     8.955    
    SLICE_X58Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.628    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                 -6.913    

Slack (VIOLATED) :        -6.893ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.453ns  (logic 9.474ns (57.581%)  route 6.979ns (42.419%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.526    15.558    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIA
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.665    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                         -15.558    
  -------------------------------------------------------------------
                         slack                                 -6.893    

Slack (VIOLATED) :        -6.882ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.446ns  (logic 9.474ns (57.608%)  route 6.972ns (42.392%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.518    15.550    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIA
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.541     8.467    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.611     9.078    
                         clock uncertainty           -0.084     8.995    
    SLICE_X62Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.668    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                         -15.550    
  -------------------------------------------------------------------
                         slack                                 -6.882    

Slack (VIOLATED) :        -6.742ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.305ns  (logic 9.474ns (58.106%)  route 6.831ns (41.894%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.377    15.409    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIA
    SLICE_X62Y61         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.540     8.466    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X62Y61         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.611     9.077    
                         clock uncertainty           -0.084     8.994    
    SLICE_X62Y61         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.667    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                 -6.742    

Slack (VIOLATED) :        -4.753ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.306ns  (logic 8.184ns (57.207%)  route 6.122ns (42.793%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.583    13.410    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIB
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.657    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                 -4.753    

Slack (VIOLATED) :        -4.734ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.250ns  (logic 8.184ns (57.433%)  route 6.066ns (42.567%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.527    13.354    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIB
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.536     8.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.576     9.038    
                         clock uncertainty           -0.084     8.955    
    SLICE_X58Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.620    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                 -4.734    

Slack (VIOLATED) :        -4.721ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.273ns  (logic 8.184ns (57.338%)  route 6.089ns (42.662%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.551    13.378    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIB
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.657    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                 -4.721    

Slack (VIOLATED) :        -4.685ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.241ns  (logic 8.184ns (57.470%)  route 6.057ns (42.530%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.518    13.345    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIB
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.541     8.467    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.611     9.078    
                         clock uncertainty           -0.084     8.995    
    SLICE_X62Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                 -4.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.754%)  route 0.093ns (33.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[2]/Q
                         net (fo=37, routed)          0.093    -0.372    design_1_i/custom_logic/inst/mqp_top/disp/scnt[2]
    SLICE_X54Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.327 r  design_1_i/custom_logic/inst/mqp_top/disp/scnt[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.327    design_1_i/custom_logic/inst/mqp_top/disp/scnt[5]_i_3_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.840    -0.845    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X54Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.084    -0.509    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.120    -0.389    design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.084    -0.514    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.204    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP/CLK
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.084    -0.514    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.204    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP/CLK
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.084    -0.514    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.204    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP/CLK
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.084    -0.514    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.204    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.272    -0.568    
                         clock uncertainty            0.084    -0.484    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.175    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.272    -0.568    
                         clock uncertainty            0.084    -0.484    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.175    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC/CLK
                         clock pessimism              0.272    -0.568    
                         clock uncertainty            0.084    -0.484    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.175    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD/CLK
                         clock pessimism              0.272    -0.568    
                         clock uncertainty            0.084    -0.484    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.175    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X39Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/Q
                         net (fo=1, routed)           0.116    -0.365    design_1_i/custom_logic/inst/mqp_top/rangefinder/write
    SLICE_X42Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X42Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
                         clock pessimism              0.272    -0.589    
                         clock uncertainty            0.084    -0.505    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.059    -0.446    design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.076ns (17.617%)  route 5.032ns (82.383%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.644     3.721    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I0_O)        0.124     3.845 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.292     5.137    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.691     8.617    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.262     8.644    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.147    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.147    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 1.861ns (29.685%)  route 4.408ns (70.315%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.119     4.504 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.462     4.967    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.299 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.299    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.739    
                         clock uncertainty           -0.262     8.477    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)        0.031     8.508    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 1.861ns (29.805%)  route 4.383ns (70.195%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.119     4.504 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.437     4.941    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I2_O)        0.332     5.273 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.273    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.739    
                         clock uncertainty           -0.262     8.477    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)        0.029     8.506    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 1.534ns (25.000%)  route 4.602ns (75.000%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.656     5.165    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.262     8.480    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)       -0.067     8.413    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.410ns (23.509%)  route 4.588ns (76.491%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.478     3.264    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.326     3.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           1.437     5.027    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.691     8.617    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.262     8.644    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.282    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.855ns (29.738%)  route 4.383ns (70.262%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.119     4.504 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.437     4.941    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I3_O)        0.326     5.267 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.267    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.739    
                         clock uncertainty           -0.262     8.477    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)        0.075     8.552    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.410ns (24.194%)  route 4.418ns (75.806%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.473     3.259    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.326     3.585 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           1.272     4.857    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.691     8.617    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.262     8.644    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.282    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.076ns (19.492%)  route 4.444ns (80.508%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.639     3.716    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I0_O)        0.124     3.840 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.710     4.550    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.533     8.459    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.262     8.485    
    SLICE_X67Y70         FDRE (Setup_fdre_C_R)       -0.429     8.056    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.056    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.076ns (19.492%)  route 4.444ns (80.508%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.639     3.716    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I0_O)        0.124     3.840 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.710     4.550    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.533     8.459    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.262     8.485    
    SLICE_X67Y70         FDRE (Setup_fdre_C_R)       -0.429     8.056    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.056    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 1.076ns (19.521%)  route 4.436ns (80.479%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.639     3.716    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I0_O)        0.124     3.840 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.701     4.541    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.533     8.459    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.262     8.485    
    SLICE_X65Y70         FDRE (Setup_fdre_C_R)       -0.429     8.056    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.056    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  3.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.231ns (24.570%)  route 0.709ns (75.430%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.211     0.266    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.311 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.311    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1_n_0
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.838    -0.847    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.291    
                         clock uncertainty            0.262    -0.029    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.092     0.063    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.337ns (23.677%)  route 1.086ns (76.323%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.044     0.341 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.220     0.561    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X59Y69         LUT3 (Prop_lut3_I2_O)        0.107     0.668 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.126     0.794    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.070     0.042    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.366ns (25.223%)  route 1.085ns (74.777%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.160     0.502    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.547 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_7/O
                         net (fo=2, routed)           0.063     0.609    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_7_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.654 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_3/O
                         net (fo=2, routed)           0.122     0.777    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_3_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.822    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.838    -0.847    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.291    
                         clock uncertainty            0.262    -0.029    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.092     0.063    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.321ns (20.545%)  route 1.241ns (79.455%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.320     0.662    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.707 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.181     0.888    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.933 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.933    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.295    
                         clock uncertainty            0.262    -0.033    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.092     0.059    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.441ns (26.206%)  route 1.242ns (73.794%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.044     0.341 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.302     0.642    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.104     0.746 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.200     0.946    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.107     1.053 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.000     1.053    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.092     0.064    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.324ns (18.790%)  route 1.400ns (81.210%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.301     0.643    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.688 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.359     1.047    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y77         LUT4 (Prop_lut4_I0_O)        0.048     1.095 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.095    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1_n_0
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.293    
                         clock uncertainty            0.262    -0.031    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.107     0.076    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.320ns (18.482%)  route 1.411ns (81.518%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.320     0.662    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.707 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.351     1.058    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.044     1.102 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.102    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.295    
                         clock uncertainty            0.262    -0.033    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.107     0.074    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.321ns (18.649%)  route 1.400ns (81.351%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.301     0.643    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.688 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.359     1.047    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y77         LUT3 (Prop_lut3_I0_O)        0.045     1.092 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.092    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.293    
                         clock uncertainty            0.262    -0.031    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.091     0.060    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.321ns (18.529%)  route 1.411ns (81.471%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.320     0.662    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.707 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.351     1.058    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.103 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.103    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.295    
                         clock uncertainty            0.262    -0.033    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.091     0.058    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.382ns (22.657%)  route 1.304ns (77.343%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.044     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.200     0.541    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.107     0.648 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.220     0.867    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.912 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.144     1.056    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X61Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.262    -0.030    
    SLICE_X61Y72         FDRE (Hold_fdre_C_CE)       -0.039    -0.069    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  1.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.748ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.429ns  (logic 7.281ns (35.641%)  route 13.148ns (64.359%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.742    18.882    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/p_1_out
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124    19.006 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48/O
                         net (fo=1, routed)           0.688    19.693    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/enb_array[70]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.603    38.529    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.991    
                         clock uncertainty           -0.106    38.885    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.442    
                         arrival time                         -19.693    
  -------------------------------------------------------------------
                         slack                                 18.748    

Slack (MET) :             18.828ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.494ns  (logic 7.281ns (35.528%)  route 13.213ns (64.472%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          6.765    13.065    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.189 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.312    18.501    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y56         LUT6 (Prop_lut6_I2_O)        0.124    18.625 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           1.134    19.759    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/enb_array[34]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.633    38.559    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clkb
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.136    
                         clock uncertainty           -0.106    39.029    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                         -19.759    
  -------------------------------------------------------------------
                         slack                                 18.828    

Slack (MET) :             18.937ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.232ns  (logic 7.281ns (35.988%)  route 12.951ns (64.012%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.892    19.031    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/p_1_out
    SLICE_X23Y27         LUT6 (Prop_lut6_I0_O)        0.124    19.155 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.341    19.497    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/enb_array[64]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.595    38.521    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -19.497    
  -------------------------------------------------------------------
                         slack                                 18.937    

Slack (MET) :             19.090ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.247ns  (logic 7.281ns (35.961%)  route 12.966ns (64.039%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          6.765    13.065    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.189 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.461    18.650    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/p_1_out
    SLICE_X98Y56         LUT6 (Prop_lut6_I2_O)        0.124    18.774 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.738    19.512    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/enb_array[42]
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.648    38.574    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.151    
                         clock uncertainty           -0.106    39.044    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.601    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                         -19.512    
  -------------------------------------------------------------------
                         slack                                 19.090    

Slack (MET) :             19.136ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.949ns  (logic 7.281ns (36.497%)  route 12.668ns (63.503%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.460    18.600    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/p_1_out
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.724 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.490    19.214    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/enb_array[69]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.512    38.438    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.900    
                         clock uncertainty           -0.106    38.794    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.351    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                 19.136    

Slack (MET) :             19.211ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.960ns  (logic 7.281ns (36.479%)  route 12.679ns (63.521%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.599    18.739    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.863 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.362    19.225    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/enb_array[65]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.597    38.523    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.985    
                         clock uncertainty           -0.106    38.879    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.436    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.436    
                         arrival time                         -19.225    
  -------------------------------------------------------------------
                         slack                                 19.211    

Slack (MET) :             19.237ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.949ns  (logic 7.281ns (36.498%)  route 12.668ns (63.502%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.588    18.728    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/p_1_out
    SLICE_X10Y42         LUT6 (Prop_lut6_I0_O)        0.124    18.852 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.362    19.214    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/enb_array[66]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.612    38.538    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.000    
                         clock uncertainty           -0.106    38.894    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                 19.237    

Slack (MET) :             19.266ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.835ns  (logic 7.281ns (36.707%)  route 12.554ns (63.293%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     6.300 r  design_1_i/custom_logic/p_1_out/P[12]
                         net (fo=64, routed)          7.021    13.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[12]
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.124    13.445 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          4.648    18.093    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/p_1_out
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.217 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41/O
                         net (fo=1, routed)           0.884    19.100    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/enb_array[59]
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.527    38.453    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.915    
                         clock uncertainty           -0.106    38.809    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.366    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -19.100    
  -------------------------------------------------------------------
                         slack                                 19.266    

Slack (MET) :             19.287ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.043ns  (logic 7.281ns (36.327%)  route 12.762ns (63.673%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          6.765    13.065    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.189 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.122    18.311    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y56         LUT6 (Prop_lut6_I2_O)        0.124    18.435 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58/O
                         net (fo=1, routed)           0.873    19.308    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/enb_array[33]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.642    38.568    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.145    
                         clock uncertainty           -0.106    39.038    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.595    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                         -19.308    
  -------------------------------------------------------------------
                         slack                                 19.287    

Slack (MET) :             19.292ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.891ns  (logic 7.281ns (36.605%)  route 12.610ns (63.395%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.530    18.670    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/p_1_out
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.794 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.362    19.156    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/enb_array[68]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.609    38.535    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.997    
                         clock uncertainty           -0.106    38.891    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.448    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                         -19.156    
  -------------------------------------------------------------------
                         slack                                 19.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.257%)  route 0.163ns (46.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y53         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.163    -0.293    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X66Y52         LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1_n_0
    SLICE_X66Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.106    -0.474    
    SLICE_X66Y52         FDRE (Hold_fdre_C_D)         0.120    -0.354    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.557    -0.622    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.346    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.824    -0.861    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.106    -0.515    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.052    -0.463    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.247%)  route 0.352ns (62.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.584    -0.595    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/Q
                         net (fo=8, routed)           0.232    -0.199    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[3]
    SLICE_X66Y51         LUT6 (Prop_lut6_I5_O)        0.045    -0.154 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_8/O
                         net (fo=2, routed)           0.120    -0.034    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[5]
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.507    -0.327    
                         clock uncertainty            0.106    -0.221    
    SLICE_X66Y51         FDRE (Hold_fdre_C_D)         0.063    -0.158    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.924%)  route 0.446ns (68.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.584    -0.595    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/Q
                         net (fo=9, routed)           0.446     0.015    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[2]
    SLICE_X66Y51         LUT5 (Prop_lut5_I3_O)        0.045     0.060 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_9/O
                         net (fo=2, routed)           0.000     0.060    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[4]
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.507    -0.327    
                         clock uncertainty            0.106    -0.221    
    SLICE_X66Y51         FDRE (Hold_fdre_C_D)         0.121    -0.100    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=14, routed)          0.179    -0.276    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X67Y52         LUT3 (Prop_lut3_I0_O)        0.045    -0.231 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_2/O
                         net (fo=2, routed)           0.000    -0.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[10]
    SLICE_X67Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.106    -0.490    
    SLICE_X67Y52         FDRE (Hold_fdre_C_D)         0.091    -0.399    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.625%)  route 0.173ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.557    -0.622    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.284    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.824    -0.861    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.106    -0.515    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.059    -0.456    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.586    -0.593    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X80Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.185    -0.267    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X80Y52         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_12/O
                         net (fo=2, routed)           0.000    -0.222    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[0]
    SLICE_X80Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.855    -0.830    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X80Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                         clock pessimism              0.237    -0.593    
                         clock uncertainty            0.106    -0.486    
    SLICE_X80Y52         FDRE (Hold_fdre_C_D)         0.091    -0.395    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.258    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X54Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.848    -0.837    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X54Y46         FDRE (Hold_fdre_C_D)         0.059    -0.433    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.220%)  route 0.228ns (61.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.549    -0.630    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y31         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.228    -0.261    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X53Y31         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.814    -0.871    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y31         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.106    -0.510    
    SLICE_X53Y31         FDRE (Hold_fdre_C_D)         0.066    -0.444    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.186%)  route 0.217ns (53.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y50         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=8, routed)           0.217    -0.239    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[7]
    SLICE_X67Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_5/O
                         net (fo=2, routed)           0.000    -0.194    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[8]
    SLICE_X67Y50         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y50         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.106    -0.490    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.092    -0.398    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.311ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.606ns (30.637%)  route 1.372ns (69.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.029     0.738    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.150     0.888 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.343     1.231    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.271    40.542    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.542    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                 39.311    

Slack (MET) :             39.420ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.774ns (40.465%)  route 1.139ns (59.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.418     1.166    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                 39.420    

Slack (MET) :             39.517ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.517    

Slack (MET) :             39.517ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.517    

Slack (MET) :             39.517ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.517    

Slack (MET) :             39.517ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.517    

Slack (MET) :             40.151ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.807ns (52.868%)  route 0.719ns (47.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.719     0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.329     0.780 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.780    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 40.151    

Slack (MET) :             40.173ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.803ns (53.364%)  route 0.702ns (46.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.702     0.433    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.758 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.758    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 40.173    

Slack (MET) :             40.319ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.642ns (48.669%)  route 0.677ns (51.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/Q
                         net (fo=4, routed)           0.677     0.449    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.124     0.573 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.573    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.892    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                 40.319    

Slack (MET) :             40.323ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.642ns (48.743%)  route 0.675ns (51.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.675     0.447    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.571 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.571    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.081    40.894    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.894    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                 40.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.256    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.103    -0.153 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.256    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT4 (Prop_lut4_I0_O)        0.099    -0.157 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.243    -0.135    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.044    -0.091 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.243    -0.135    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.090 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.247ns (47.187%)  route 0.276ns (52.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.147    -0.019    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.461    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.208ns (36.520%)  route 0.362ns (63.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.245    -0.133    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.044    -0.089 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.116     0.027    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.004    -0.418    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.445    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        2.889ns  (logic 0.580ns (20.074%)  route 2.309ns (79.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 189.091 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.703   189.091    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456   189.547 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=64, routed)          2.309   191.857    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]
    SLICE_X41Y70         LUT6 (Prop_lut6_I1_O)        0.124   191.981 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   191.981    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.258   198.427    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)        0.032   198.459    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                        -191.981    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        2.825ns  (logic 0.715ns (25.307%)  route 2.110ns (74.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 189.091 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.703   189.091    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.419   189.510 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          2.110   191.621    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.296   191.917 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   191.917    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.258   198.427    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)        0.031   198.458    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.458    
                         arrival time                        -191.917    
  -------------------------------------------------------------------
                         slack                                  6.542    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.578%)  route 1.880ns (76.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 189.091 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.703   189.091    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456   189.547 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=64, routed)          1.880   191.427    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[0]
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124   191.551 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   191.551    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.258   198.427    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)        0.031   198.458    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.458    
                         arrival time                        -191.551    
  -------------------------------------------------------------------
                         slack                                  6.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.902%)  route 0.704ns (79.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=46, routed)          0.704     0.238    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.283 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.258    -0.056    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092     0.036    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.582%)  route 0.718ns (79.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=46, routed)          0.718     0.252    design_1_i/custom_logic/inst/mqp_top/disp/current_state[2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.297 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.297    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.258    -0.056    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092     0.036    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.197%)  route 0.735ns (79.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=46, routed)          0.735     0.269    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.258    -0.056    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092     0.036    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        2.889ns  (logic 0.580ns (20.074%)  route 2.309ns (79.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 189.091 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.703   189.091    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456   189.547 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=64, routed)          2.309   191.857    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]
    SLICE_X41Y70         LUT6 (Prop_lut6_I1_O)        0.124   191.981 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   191.981    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.258   198.427    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)        0.032   198.459    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                        -191.981    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        2.825ns  (logic 0.715ns (25.307%)  route 2.110ns (74.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 189.091 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.703   189.091    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.419   189.510 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          2.110   191.621    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.296   191.917 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   191.917    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.258   198.427    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)        0.031   198.458    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.458    
                         arrival time                        -191.917    
  -------------------------------------------------------------------
                         slack                                  6.542    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.578%)  route 1.880ns (76.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 189.091 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.703   189.091    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456   189.547 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=64, routed)          1.880   191.427    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[0]
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124   191.551 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   191.551    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.258   198.427    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)        0.031   198.458    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.458    
                         arrival time                        -191.551    
  -------------------------------------------------------------------
                         slack                                  6.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.902%)  route 0.704ns (79.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=46, routed)          0.704     0.238    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.283 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.258    -0.056    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092     0.036    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.582%)  route 0.718ns (79.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=46, routed)          0.718     0.252    design_1_i/custom_logic/inst/mqp_top/disp/current_state[2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.297 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.297    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.258    -0.056    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092     0.036    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.197%)  route 0.735ns (79.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=46, routed)          0.735     0.269    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.258    -0.056    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092     0.036    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      176.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             176.135ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.473ns  (logic 7.719ns (32.884%)  route 15.754ns (67.116%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         12.806    21.735    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[14]
    SLICE_X106Y137       LUT6 (Prop_lut6_I5_O)        0.326    22.061 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    22.503    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -22.503    
  -------------------------------------------------------------------
                         slack                                176.135    

Slack (MET) :             176.235ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.375ns  (logic 7.719ns (33.022%)  route 15.656ns (66.978%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         12.424    21.353    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y138       LUT6 (Prop_lut6_I0_O)        0.326    21.679 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.726    22.405    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -22.405    
  -------------------------------------------------------------------
                         slack                                176.235    

Slack (MET) :             176.956ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.643ns  (logic 7.719ns (34.090%)  route 14.924ns (65.910%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.976    20.905    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y127       LUT6 (Prop_lut6_I1_O)        0.326    21.231 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    21.672    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -21.672    
  -------------------------------------------------------------------
                         slack                                176.956    

Slack (MET) :             177.086ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.519ns  (logic 7.719ns (34.278%)  route 14.800ns (65.722%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.851    20.781    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y132       LUT6 (Prop_lut6_I5_O)        0.326    21.107 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    21.548    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -21.548    
  -------------------------------------------------------------------
                         slack                                177.086    

Slack (MET) :             177.228ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.366ns  (logic 7.719ns (34.513%)  route 14.647ns (65.487%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.698    20.628    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y122       LUT6 (Prop_lut6_I5_O)        0.326    20.954 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.441    21.395    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -21.395    
  -------------------------------------------------------------------
                         slack                                177.228    

Slack (MET) :             177.796ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.809ns  (logic 7.719ns (35.393%)  route 14.090ns (64.607%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.142    20.071    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.326    20.397 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    20.839    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -20.839    
  -------------------------------------------------------------------
                         slack                                177.796    

Slack (MET) :             177.812ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.625ns  (logic 7.719ns (35.695%)  route 13.906ns (64.305%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.749    19.678    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y97        LUT6 (Prop_lut6_I5_O)        0.326    20.004 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.651    20.654    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -20.654    
  -------------------------------------------------------------------
                         slack                                177.812    

Slack (MET) :             177.941ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.658ns  (logic 7.719ns (35.641%)  route 13.939ns (64.359%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.991    19.920    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y117       LUT6 (Prop_lut6_I2_O)        0.326    20.246 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    20.687    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -20.687    
  -------------------------------------------------------------------
                         slack                                177.941    

Slack (MET) :             178.020ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.586ns  (logic 7.719ns (35.760%)  route 13.867ns (64.240%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 198.745 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.017    19.947    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X90Y142        LUT6 (Prop_lut6_I2_O)        0.326    20.273 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__4/O
                         net (fo=1, routed)           0.343    20.615    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.818   198.745    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.221    
                         clock uncertainty           -0.142   199.079    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.636    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.636    
                         arrival time                         -20.615    
  -------------------------------------------------------------------
                         slack                                178.020    

Slack (MET) :             178.025ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.584ns  (logic 7.719ns (35.763%)  route 13.865ns (64.237%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.917    19.846    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y107       LUT6 (Prop_lut6_I5_O)        0.326    20.172 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    20.613    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -20.613    
  -------------------------------------------------------------------
                         slack                                178.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/Q
                         net (fo=2, routed)           0.123    -0.366    design_1_i/custom_logic/inst/mqp_top/disp/cam_trigger
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.321 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.321    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092    -0.395    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.589%)  route 0.189ns (50.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.189    -0.300    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.142    -0.475    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.120    -0.355    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.185    -0.305    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.042    -0.263 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
                         clock pessimism              0.240    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.105    -0.383    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.509%)  route 0.182ns (49.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.182    -0.307    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.142    -0.474    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.091    -0.383    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.035%)  route 0.199ns (48.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.199    -0.267    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[0]
    SLICE_X36Y70         LUT1 (Prop_lut1_I0_O)        0.043    -0.224 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.133    -0.354    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/Q
                         net (fo=5, routed)           0.138    -0.327    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[11]
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.217 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.217    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[11]
    SLICE_X34Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.142    -0.486    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.134    -0.352    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/Q
                         net (fo=5, routed)           0.138    -0.329    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[15]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.219 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.219    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[15]
    SLICE_X34Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.812    -0.873    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                         clock pessimism              0.242    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.134    -0.354    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           0.138    -0.327    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.217 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.217    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[7]
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.142    -0.486    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.134    -0.352    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/Q
                         net (fo=4, routed)           0.139    -0.325    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[3]
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.215 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.215    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[3]
    SLICE_X34Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.142    -0.485    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.134    -0.351    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.505%)  route 0.214ns (53.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.214    -0.275    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.272    -0.600    
                         clock uncertainty            0.142    -0.457    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.091    -0.366    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.860ns,  Total Violation       -3.374ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.828ns (30.227%)  route 1.911ns (69.773%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.474     3.872    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.996 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.350     4.346    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.470 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.167     4.637    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.761 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.921     5.681    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.304     8.194    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.822    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.822    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                 -0.860    

Slack (VIOLATED) :        -0.859ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.828ns (30.227%)  route 1.911ns (69.773%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.474     3.872    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.996 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.350     4.346    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.470 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.167     4.637    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.761 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.921     5.681    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.572     8.498    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.304     8.195    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.823    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.823    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                 -0.859    

Slack (VIOLATED) :        -0.854ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.828ns (30.273%)  route 1.907ns (69.727%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.474     3.872    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.996 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.350     4.346    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.470 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.167     4.637    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.761 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.916     5.677    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.572     8.498    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.304     8.195    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.823    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.823    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 -0.854    

Slack (VIOLATED) :        -0.801ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.828ns (30.883%)  route 1.853ns (69.117%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.474     3.872    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.996 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.350     4.346    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.470 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.167     4.637    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.761 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.863     5.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.304     8.194    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.822    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.822    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                 -0.801    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 1.328ns (26.558%)  route 3.672ns (73.442%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.647     2.941    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.834     4.231    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.152     4.383 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.684     5.067    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I3_O)        0.348     5.415 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.320     5.734    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.858 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.328     6.186    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.310 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.808     7.118    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.124     7.242 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_15/O
                         net (fo=1, routed)           0.699     7.941    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[5]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.304     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[5])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.204ns (24.187%)  route 3.774ns (75.813%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.647     2.941    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.834     4.231    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.152     4.383 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.684     5.067    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I3_O)        0.348     5.415 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.320     5.734    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.858 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          1.309     7.167    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X36Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.291 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_19/O
                         net (fo=1, routed)           0.628     7.919    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[1]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.304     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[1])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.328ns (26.723%)  route 3.641ns (73.277%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.647     2.941    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.834     4.231    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.152     4.383 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.684     5.067    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I3_O)        0.348     5.415 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.320     5.734    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.858 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.328     6.186    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.310 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.931     7.241    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I3_O)        0.124     7.365 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_13/O
                         net (fo=1, routed)           0.545     7.910    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[7]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.304     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[7])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.328ns (27.624%)  route 3.479ns (72.376%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.647     2.941    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.834     4.231    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.152     4.383 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.684     5.067    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I3_O)        0.348     5.415 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.841     6.256    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.380 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.206     6.586    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.710 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.512     7.223    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.347 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5/O
                         net (fo=1, routed)           0.402     7.748    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.304     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     7.834    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.328ns (27.208%)  route 3.553ns (72.792%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.647     2.941    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.834     4.231    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.152     4.383 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.684     5.067    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I3_O)        0.348     5.415 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.320     5.734    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.858 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.328     6.186    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.310 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.985     7.295    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124     7.419 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_12/O
                         net (fo=1, routed)           0.403     7.822    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[8]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.304     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[8])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.328ns (27.271%)  route 3.542ns (72.729%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.647     2.941    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.834     4.231    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.152     4.383 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.684     5.067    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I3_O)        0.348     5.415 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.320     5.734    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I2_O)        0.124     5.858 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.328     6.186    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.310 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.975     7.285    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124     7.409 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11/O
                         net (fo=1, routed)           0.401     7.811    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[9]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.304     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[9])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  0.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.844ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.384%)  route 0.299ns (61.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=7, routed)           0.299     1.328    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.373 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.373    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[5]
    SLICE_X51Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X51Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.304    -0.563    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.092    -0.471    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.932ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.595%)  route 0.385ns (67.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y61         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=11, routed)          0.385     1.415    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X52Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.460    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[3]
    SLICE_X52Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X52Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.304    -0.563    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.091    -0.472    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.933ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.402%)  route 0.388ns (67.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.388     1.417    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.462 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.462    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][5]
    SLICE_X51Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X51Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.304    -0.563    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.092    -0.471    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.953ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.141ns (20.546%)  route 0.545ns (79.454%))
  Logic Levels:           0  
  Clock Path Skew:        -1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.548     0.884    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y78         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/Q
                         net (fo=2, routed)           0.545     1.570    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[4]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.768    
                         clock uncertainty            0.304    -0.465    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082    -0.383    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.954ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.141ns (20.546%)  route 0.545ns (79.454%))
  Logic Levels:           0  
  Clock Path Skew:        -1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.548     0.884    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y78         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/Q
                         net (fo=2, routed)           0.545     1.570    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[4]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.916    -0.769    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.769    
                         clock uncertainty            0.304    -0.466    
    DSP48_X2Y23          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082    -0.384    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.967ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.232ns (35.879%)  route 0.415ns (64.121%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.275     1.304    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.349 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=2, routed)           0.140     1.489    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.046     1.535 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.535    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[6]
    SLICE_X50Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X50Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.304    -0.563    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.131    -0.432    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.187ns (29.823%)  route 0.440ns (70.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.440     1.469    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X51Y62         LUT5 (Prop_lut5_I2_O)        0.046     1.515 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.515    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[4]
    SLICE_X51Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X51Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.304    -0.563    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.107    -0.456    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.263%)  route 0.429ns (69.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y63         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.429     1.457    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.502 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][3]
    SLICE_X52Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X52Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.304    -0.563    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.092    -0.471    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.975ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.807%)  route 0.451ns (76.193%))
  Logic Levels:           0  
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.451     1.481    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[0]
    SLICE_X53Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X53Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                         clock pessimism              0.000    -0.868    
                         clock uncertainty            0.304    -0.564    
    SLICE_X53Y63         FDRE (Hold_fdre_C_D)         0.070    -0.494    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.231ns (35.780%)  route 0.415ns (64.220%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y62         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.275     1.304    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.349 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=2, routed)           0.140     1.489    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I1_O)        0.045     1.534 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_2/O
                         net (fo=1, routed)           0.000     1.534    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][6]
    SLICE_X50Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X50Y62         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.304    -0.563    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.120    -0.443    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  1.977    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :          418  Failing Endpoints,  Worst Slack       -7.034ns,  Total Violation     -394.171ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.034ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.594ns  (logic 9.474ns (57.092%)  route 7.120ns (42.908%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.667    15.699    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIA
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.665    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                 -7.034    

Slack (VIOLATED) :        -6.932ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.494ns  (logic 9.474ns (57.440%)  route 7.020ns (42.560%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.566    15.598    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIA
    SLICE_X62Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X62Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.611     9.076    
                         clock uncertainty           -0.084     8.993    
    SLICE_X62Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.666    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -15.598    
  -------------------------------------------------------------------
                         slack                                 -6.932    

Slack (VIOLATED) :        -6.913ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.437ns  (logic 9.474ns (57.639%)  route 6.963ns (42.361%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.510    15.541    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIA
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.536     8.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.576     9.038    
                         clock uncertainty           -0.084     8.955    
    SLICE_X58Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.628    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                 -6.913    

Slack (VIOLATED) :        -6.893ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.453ns  (logic 9.474ns (57.581%)  route 6.979ns (42.419%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.526    15.558    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIA
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.665    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                         -15.558    
  -------------------------------------------------------------------
                         slack                                 -6.893    

Slack (VIOLATED) :        -6.882ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.446ns  (logic 9.474ns (57.608%)  route 6.972ns (42.392%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.518    15.550    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIA
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.541     8.467    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.611     9.078    
                         clock uncertainty           -0.084     8.995    
    SLICE_X62Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.668    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                         -15.550    
  -------------------------------------------------------------------
                         slack                                 -6.882    

Slack (VIOLATED) :        -6.742ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.305ns  (logic 9.474ns (58.106%)  route 6.831ns (41.894%))
  Logic Levels:           30  (CARRY4=23 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.973    13.126    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.329    13.455 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.455    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.987 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.101 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.372 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.287    14.659    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.373    15.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.377    15.409    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIA
    SLICE_X62Y61         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.540     8.466    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X62Y61         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.611     9.077    
                         clock uncertainty           -0.084     8.994    
    SLICE_X62Y61         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.667    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                 -6.742    

Slack (VIOLATED) :        -4.753ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.306ns  (logic 8.184ns (57.207%)  route 6.122ns (42.793%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.583    13.410    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIB
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.657    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                 -4.753    

Slack (VIOLATED) :        -4.734ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.250ns  (logic 8.184ns (57.433%)  route 6.066ns (42.567%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.527    13.354    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIB
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.536     8.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X58Y62         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.576     9.038    
                         clock uncertainty           -0.084     8.955    
    SLICE_X58Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.620    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                 -4.734    

Slack (VIOLATED) :        -4.721ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.273ns  (logic 8.184ns (57.338%)  route 6.089ns (42.662%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.551    13.378    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIB
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.657    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                 -4.721    

Slack (VIOLATED) :        -4.685ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.241ns  (logic 8.184ns (57.470%)  route 6.057ns (42.530%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.726     0.286    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.124     0.410 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.505     0.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.548 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.548    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.968     2.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.225    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.342    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.499 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.559     4.058    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_2[0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.332     4.390 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.390    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.940 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.940    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.211 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.655     5.865    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_5[0]
    SLICE_X59Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.650 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.561     7.482    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_8[0]
    SLICE_X60Y59         LUT2 (Prop_lut2_I1_O)        0.329     7.811 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.475    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.632 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.651     9.283    design_1_i/custom_logic/inst/mqp_top/disp/rgb[11]_10[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.329     9.612 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000     9.612    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.162 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.162    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.570    11.003    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_16[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.329    11.332 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.882 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.882    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.153 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.345    12.498    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_19[0]
    SLICE_X63Y64         LUT2 (Prop_lut2_I0_O)        0.329    12.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.518    13.345    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIB
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.541     8.467    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X62Y60         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.611     9.078    
                         clock uncertainty           -0.084     8.995    
    SLICE_X62Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                 -4.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.754%)  route 0.093ns (33.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[2]/Q
                         net (fo=37, routed)          0.093    -0.372    design_1_i/custom_logic/inst/mqp_top/disp/scnt[2]
    SLICE_X54Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.327 r  design_1_i/custom_logic/inst/mqp_top/disp/scnt[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.327    design_1_i/custom_logic/inst/mqp_top/disp/scnt[5]_i_3_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.840    -0.845    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X54Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.084    -0.509    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.120    -0.389    design_1_i/custom_logic/inst/mqp_top/disp/scnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.084    -0.514    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.204    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP/CLK
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.084    -0.514    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.204    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP/CLK
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.084    -0.514    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.204    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/Q
                         net (fo=251, routed)         0.339    -0.132    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/A0
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/WCLK
    SLICE_X54Y77         RAMS32                                       r  design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP/CLK
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.084    -0.514    
    SLICE_X54Y77         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.204    design_1_i/custom_logic/inst/mqp_top/disp/block6_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.272    -0.568    
                         clock uncertainty            0.084    -0.484    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.175    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.272    -0.568    
                         clock uncertainty            0.084    -0.484    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.175    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC/CLK
                         clock pessimism              0.272    -0.568    
                         clock uncertainty            0.084    -0.484    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.175    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.100%)  route 0.361ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[1]/Q
                         net (fo=137, routed)         0.361    -0.102    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/ADDRD1
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD/CLK
                         clock pessimism              0.272    -0.568    
                         clock uncertainty            0.084    -0.484    
    SLICE_X62Y64         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.175    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X39Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/Q
                         net (fo=1, routed)           0.116    -0.365    design_1_i/custom_logic/inst/mqp_top/rangefinder/write
    SLICE_X42Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X42Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
                         clock pessimism              0.272    -0.589    
                         clock uncertainty            0.084    -0.505    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.059    -0.446    design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.076ns (17.617%)  route 5.032ns (82.383%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.644     3.721    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I0_O)        0.124     3.845 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.292     5.137    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.691     8.617    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.258     8.648    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.151    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 1.861ns (29.685%)  route 4.408ns (70.315%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.119     4.504 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.462     4.967    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.299 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.299    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.739    
                         clock uncertainty           -0.258     8.481    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)        0.031     8.512    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 1.861ns (29.805%)  route 4.383ns (70.195%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.119     4.504 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.437     4.941    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I2_O)        0.332     5.273 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.273    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.739    
                         clock uncertainty           -0.258     8.481    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)        0.029     8.510    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 1.534ns (25.000%)  route 4.602ns (75.000%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.656     5.165    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.258     8.484    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)       -0.067     8.417    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.410ns (23.509%)  route 4.588ns (76.491%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.478     3.264    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.326     3.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           1.437     5.027    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.691     8.617    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.258     8.648    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.286    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.855ns (29.738%)  route 4.383ns (70.262%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.119     4.504 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.437     4.941    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I3_O)        0.326     5.267 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.267    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.739    
                         clock uncertainty           -0.258     8.481    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)        0.075     8.556    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.410ns (24.194%)  route 4.418ns (75.806%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.473     3.259    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.326     3.585 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           1.272     4.857    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.691     8.617    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.258     8.648    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.286    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.076ns (19.492%)  route 4.444ns (80.508%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.639     3.716    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I0_O)        0.124     3.840 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.710     4.550    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.533     8.459    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.258     8.489    
    SLICE_X67Y70         FDRE (Setup_fdre_C_R)       -0.429     8.060    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.076ns (19.492%)  route 4.444ns (80.508%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.639     3.716    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I0_O)        0.124     3.840 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.710     4.550    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.533     8.459    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.258     8.489    
    SLICE_X67Y70         FDRE (Setup_fdre_C_R)       -0.429     8.060    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 1.076ns (19.521%)  route 4.436ns (80.479%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.639     3.716    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I0_O)        0.124     3.840 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.701     4.541    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.533     8.459    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.258     8.489    
    SLICE_X65Y70         FDRE (Setup_fdre_C_R)       -0.429     8.060    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  3.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.231ns (24.570%)  route 0.709ns (75.430%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.211     0.266    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.311 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.311    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1_n_0
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.838    -0.847    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.291    
                         clock uncertainty            0.258    -0.033    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.092     0.059    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.337ns (23.677%)  route 1.086ns (76.323%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.044     0.341 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.220     0.561    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X59Y69         LUT3 (Prop_lut3_I2_O)        0.107     0.668 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.126     0.794    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.070     0.038    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.366ns (25.223%)  route 1.085ns (74.777%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.160     0.502    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.547 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_7/O
                         net (fo=2, routed)           0.063     0.609    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_7_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.654 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_3/O
                         net (fo=2, routed)           0.122     0.777    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_3_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.822    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.838    -0.847    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.291    
                         clock uncertainty            0.258    -0.033    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.092     0.059    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.321ns (20.545%)  route 1.241ns (79.455%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.320     0.662    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.707 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.181     0.888    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.933 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.933    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.295    
                         clock uncertainty            0.258    -0.037    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.092     0.055    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.441ns (26.206%)  route 1.242ns (73.794%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.044     0.341 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.302     0.642    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.104     0.746 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.200     0.946    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.107     1.053 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.000     1.053    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.092     0.060    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.324ns (18.790%)  route 1.400ns (81.210%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.301     0.643    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.688 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.359     1.047    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y77         LUT4 (Prop_lut4_I0_O)        0.048     1.095 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.095    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1_n_0
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.293    
                         clock uncertainty            0.258    -0.035    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.107     0.072    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.320ns (18.482%)  route 1.411ns (81.518%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.320     0.662    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.707 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.351     1.058    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.044     1.102 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.102    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.295    
                         clock uncertainty            0.258    -0.037    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.107     0.070    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.321ns (18.649%)  route 1.400ns (81.351%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.301     0.643    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.688 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.359     1.047    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y77         LUT3 (Prop_lut3_I0_O)        0.045     1.092 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.092    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.293    
                         clock uncertainty            0.258    -0.035    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.091     0.056    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.321ns (18.529%)  route 1.411ns (81.471%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.320     0.662    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.707 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.351     1.058    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.103 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.103    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.295    
                         clock uncertainty            0.258    -0.037    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.091     0.054    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.382ns (22.657%)  route 1.304ns (77.343%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.044     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.200     0.541    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.107     0.648 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.220     0.867    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.912 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.144     1.056    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X61Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.258    -0.034    
    SLICE_X61Y72         FDRE (Hold_fdre_C_CE)       -0.039    -0.073    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  1.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.076ns (17.617%)  route 5.032ns (82.383%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.644     3.721    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I0_O)        0.124     3.845 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.292     5.137    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.691     8.617    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.262     8.644    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.147    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.147    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 1.861ns (29.685%)  route 4.408ns (70.315%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.119     4.504 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.462     4.967    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.332     5.299 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.299    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.739    
                         clock uncertainty           -0.262     8.477    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)        0.031     8.508    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 1.861ns (29.805%)  route 4.383ns (70.195%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.119     4.504 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.437     4.941    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I2_O)        0.332     5.273 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.273    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.739    
                         clock uncertainty           -0.262     8.477    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)        0.029     8.506    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 1.534ns (25.000%)  route 4.602ns (75.000%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.656     5.165    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.262     8.480    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)       -0.067     8.413    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.410ns (23.509%)  route 4.588ns (76.491%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.478     3.264    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.326     3.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           1.437     5.027    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.691     8.617    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.262     8.644    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.282    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.855ns (29.738%)  route 4.383ns (70.262%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.857     3.643    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.969 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.416     4.385    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.119     4.504 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.437     4.941    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I3_O)        0.326     5.267 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.267    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.739    
                         clock uncertainty           -0.262     8.477    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)        0.075     8.552    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.410ns (24.194%)  route 4.418ns (75.806%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.152     1.620 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.815     2.434    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.352     2.786 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.473     3.259    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.326     3.585 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           1.272     4.857    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.691     8.617    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y26          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.262     8.644    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.282    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.076ns (19.492%)  route 4.444ns (80.508%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.639     3.716    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I0_O)        0.124     3.840 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.710     4.550    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.533     8.459    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.262     8.485    
    SLICE_X67Y70         FDRE (Setup_fdre_C_R)       -0.429     8.056    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.056    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.076ns (19.492%)  route 4.444ns (80.508%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.639     3.716    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I0_O)        0.124     3.840 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.710     4.550    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.533     8.459    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X67Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.262     8.485    
    SLICE_X67Y70         FDRE (Setup_fdre_C_R)       -0.429     8.056    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.056    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 1.076ns (19.521%)  route 4.436ns (80.479%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.172     0.658    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.782 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.686     1.468    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.733     2.325    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.449 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.504     2.953    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.639     3.716    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I0_O)        0.124     3.840 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.701     4.541    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.533     8.459    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.262     8.485    
    SLICE_X65Y70         FDRE (Setup_fdre_C_R)       -0.429     8.056    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.056    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  3.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.231ns (24.570%)  route 0.709ns (75.430%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.211     0.266    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.311 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.311    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1_n_0
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.838    -0.847    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.291    
                         clock uncertainty            0.262    -0.029    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.092     0.063    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.337ns (23.677%)  route 1.086ns (76.323%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.044     0.341 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.220     0.561    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X59Y69         LUT3 (Prop_lut3_I2_O)        0.107     0.668 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.126     0.794    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.070     0.042    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.366ns (25.223%)  route 1.085ns (74.777%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.160     0.502    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.547 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_7/O
                         net (fo=2, routed)           0.063     0.609    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_7_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.654 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_3/O
                         net (fo=2, routed)           0.122     0.777    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_3_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.822    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.838    -0.847    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.291    
                         clock uncertainty            0.262    -0.029    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.092     0.063    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.321ns (20.545%)  route 1.241ns (79.455%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.320     0.662    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.707 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.181     0.888    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.933 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.933    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.295    
                         clock uncertainty            0.262    -0.033    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.092     0.059    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.441ns (26.206%)  route 1.242ns (73.794%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.044     0.341 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.302     0.642    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.104     0.746 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.200     0.946    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.107     1.053 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.000     1.053    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.092     0.064    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.324ns (18.790%)  route 1.400ns (81.210%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.301     0.643    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.688 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.359     1.047    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y77         LUT4 (Prop_lut4_I0_O)        0.048     1.095 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.095    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1_n_0
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.293    
                         clock uncertainty            0.262    -0.031    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.107     0.076    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.320ns (18.482%)  route 1.411ns (81.518%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.320     0.662    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.707 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.351     1.058    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.044     1.102 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.102    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.295    
                         clock uncertainty            0.262    -0.033    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.107     0.074    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.321ns (18.649%)  route 1.400ns (81.351%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.301     0.643    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.688 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.359     1.047    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y77         LUT3 (Prop_lut3_I0_O)        0.045     1.092 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.092    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.293    
                         clock uncertainty            0.262    -0.031    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.091     0.060    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.321ns (18.529%)  route 1.411ns (81.471%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.320     0.662    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.707 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.351     1.058    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.103 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.103    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.834    -0.851    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y76         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.295    
                         clock uncertainty            0.262    -0.033    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.091     0.058    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.382ns (22.657%)  route 1.304ns (77.343%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.498     0.010    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.055 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.242     0.297    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.044     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.200     0.541    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_2_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.107     0.648 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.220     0.867    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.912 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.144     1.056    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X61Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.262    -0.030    
    SLICE_X61Y72         FDRE (Hold_fdre_C_CE)       -0.039    -0.069    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  1.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.748ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.429ns  (logic 7.281ns (35.641%)  route 13.148ns (64.359%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.742    18.882    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/p_1_out
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124    19.006 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48/O
                         net (fo=1, routed)           0.688    19.693    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/enb_array[70]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.603    38.529    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.991    
                         clock uncertainty           -0.106    38.885    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.442    
                         arrival time                         -19.693    
  -------------------------------------------------------------------
                         slack                                 18.748    

Slack (MET) :             18.828ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.494ns  (logic 7.281ns (35.528%)  route 13.213ns (64.472%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          6.765    13.065    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.189 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.312    18.501    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y56         LUT6 (Prop_lut6_I2_O)        0.124    18.625 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           1.134    19.759    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/enb_array[34]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.633    38.559    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clkb
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.136    
                         clock uncertainty           -0.106    39.029    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                         -19.759    
  -------------------------------------------------------------------
                         slack                                 18.828    

Slack (MET) :             18.937ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.232ns  (logic 7.281ns (35.988%)  route 12.951ns (64.012%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.892    19.031    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/p_1_out
    SLICE_X23Y27         LUT6 (Prop_lut6_I0_O)        0.124    19.155 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.341    19.497    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/enb_array[64]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.595    38.521    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.983    
                         clock uncertainty           -0.106    38.877    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -19.497    
  -------------------------------------------------------------------
                         slack                                 18.937    

Slack (MET) :             19.090ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.247ns  (logic 7.281ns (35.961%)  route 12.966ns (64.039%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          6.765    13.065    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.189 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.461    18.650    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/p_1_out
    SLICE_X98Y56         LUT6 (Prop_lut6_I2_O)        0.124    18.774 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.738    19.512    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/enb_array[42]
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.648    38.574    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.151    
                         clock uncertainty           -0.106    39.044    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.601    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                         -19.512    
  -------------------------------------------------------------------
                         slack                                 19.090    

Slack (MET) :             19.136ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.949ns  (logic 7.281ns (36.497%)  route 12.668ns (63.503%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.460    18.600    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/p_1_out
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.724 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.490    19.214    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/enb_array[69]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.512    38.438    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.900    
                         clock uncertainty           -0.106    38.794    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.351    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                 19.136    

Slack (MET) :             19.211ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.960ns  (logic 7.281ns (36.479%)  route 12.679ns (63.521%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.599    18.739    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124    18.863 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.362    19.225    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/enb_array[65]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.597    38.523    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.985    
                         clock uncertainty           -0.106    38.879    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.436    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.436    
                         arrival time                         -19.225    
  -------------------------------------------------------------------
                         slack                                 19.211    

Slack (MET) :             19.237ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.949ns  (logic 7.281ns (36.498%)  route 12.668ns (63.502%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.588    18.728    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/p_1_out
    SLICE_X10Y42         LUT6 (Prop_lut6_I0_O)        0.124    18.852 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.362    19.214    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/enb_array[66]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.612    38.538    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.000    
                         clock uncertainty           -0.106    38.894    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                 19.237    

Slack (MET) :             19.266ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.835ns  (logic 7.281ns (36.707%)  route 12.554ns (63.293%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     6.300 r  design_1_i/custom_logic/p_1_out/P[12]
                         net (fo=64, routed)          7.021    13.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[12]
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.124    13.445 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          4.648    18.093    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/p_1_out
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.217 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41/O
                         net (fo=1, routed)           0.884    19.100    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/enb_array[59]
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.527    38.453    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.915    
                         clock uncertainty           -0.106    38.809    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.366    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -19.100    
  -------------------------------------------------------------------
                         slack                                 19.266    

Slack (MET) :             19.287ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.043ns  (logic 7.281ns (36.327%)  route 12.762ns (63.673%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          6.765    13.065    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.189 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.122    18.311    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y56         LUT6 (Prop_lut6_I2_O)        0.124    18.435 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58/O
                         net (fo=1, routed)           0.873    19.308    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/enb_array[33]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.642    38.568    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.145    
                         clock uncertainty           -0.106    39.038    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.595    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                         -19.308    
  -------------------------------------------------------------------
                         slack                                 19.287    

Slack (MET) :             19.292ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.891ns  (logic 7.281ns (36.605%)  route 12.610ns (63.395%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.877    -0.735    design_1_i/custom_logic/clk_25M
    DSP48_X3Y20          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.780 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.782    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.300 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=54, routed)          7.716    14.016    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[17]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.140 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.530    18.670    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/p_1_out
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.794 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.362    19.156    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/enb_array[68]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.609    38.535    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.997    
                         clock uncertainty           -0.106    38.891    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.448    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                         -19.156    
  -------------------------------------------------------------------
                         slack                                 19.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.257%)  route 0.163ns (46.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y53         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.163    -0.293    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X66Y52         LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1_n_0
    SLICE_X66Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.106    -0.474    
    SLICE_X66Y52         FDRE (Hold_fdre_C_D)         0.120    -0.354    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.557    -0.622    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.346    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.824    -0.861    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.106    -0.515    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.052    -0.463    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.247%)  route 0.352ns (62.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.584    -0.595    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/Q
                         net (fo=8, routed)           0.232    -0.199    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[3]
    SLICE_X66Y51         LUT6 (Prop_lut6_I5_O)        0.045    -0.154 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_8/O
                         net (fo=2, routed)           0.120    -0.034    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[5]
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.507    -0.327    
                         clock uncertainty            0.106    -0.221    
    SLICE_X66Y51         FDRE (Hold_fdre_C_D)         0.063    -0.158    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.924%)  route 0.446ns (68.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.584    -0.595    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/Q
                         net (fo=9, routed)           0.446     0.015    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[2]
    SLICE_X66Y51         LUT5 (Prop_lut5_I3_O)        0.045     0.060 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_9/O
                         net (fo=2, routed)           0.000     0.060    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[4]
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X66Y51         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.507    -0.327    
                         clock uncertainty            0.106    -0.221    
    SLICE_X66Y51         FDRE (Hold_fdre_C_D)         0.121    -0.100    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=14, routed)          0.179    -0.276    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X67Y52         LUT3 (Prop_lut3_I0_O)        0.045    -0.231 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_2/O
                         net (fo=2, routed)           0.000    -0.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[10]
    SLICE_X67Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.106    -0.490    
    SLICE_X67Y52         FDRE (Hold_fdre_C_D)         0.091    -0.399    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.625%)  route 0.173ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.557    -0.622    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.284    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.824    -0.861    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y47         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.106    -0.515    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.059    -0.456    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.586    -0.593    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X80Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.185    -0.267    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X80Y52         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_12/O
                         net (fo=2, routed)           0.000    -0.222    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[0]
    SLICE_X80Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.855    -0.830    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X80Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                         clock pessimism              0.237    -0.593    
                         clock uncertainty            0.106    -0.486    
    SLICE_X80Y52         FDRE (Hold_fdre_C_D)         0.091    -0.395    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.258    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X54Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.848    -0.837    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X54Y46         FDRE (Hold_fdre_C_D)         0.059    -0.433    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.220%)  route 0.228ns (61.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.549    -0.630    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y31         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.228    -0.261    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X53Y31         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.814    -0.871    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y31         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.106    -0.510    
    SLICE_X53Y31         FDRE (Hold_fdre_C_D)         0.066    -0.444    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.186%)  route 0.217ns (53.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y50         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=8, routed)           0.217    -0.239    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[7]
    SLICE_X67Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_5/O
                         net (fo=2, routed)           0.000    -0.194    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[8]
    SLICE_X67Y50         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y50         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.106    -0.490    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.092    -0.398    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.311ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.606ns (30.637%)  route 1.372ns (69.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.029     0.738    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.150     0.888 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.343     1.231    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.271    40.542    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.542    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                 39.311    

Slack (MET) :             39.420ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.774ns (40.465%)  route 1.139ns (59.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.418     1.166    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                 39.420    

Slack (MET) :             39.517ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.517    

Slack (MET) :             39.517ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.517    

Slack (MET) :             39.517ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.517    

Slack (MET) :             39.517ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.721     0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.748 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.127    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 39.517    

Slack (MET) :             40.151ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.807ns (52.868%)  route 0.719ns (47.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.719     0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.329     0.780 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.780    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 40.151    

Slack (MET) :             40.173ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.803ns (53.364%)  route 0.702ns (46.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.702     0.433    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.758 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.758    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 40.173    

Slack (MET) :             40.319ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.642ns (48.669%)  route 0.677ns (51.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/Q
                         net (fo=4, routed)           0.677     0.449    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.124     0.573 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.573    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.892    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                 40.319    

Slack (MET) :             40.323ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.642ns (48.743%)  route 0.675ns (51.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.675     0.447    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.571 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.571    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.081    40.894    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.894    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                 40.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.256    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.103    -0.153 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.256    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT4 (Prop_lut4_I0_O)        0.099    -0.157 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.243    -0.135    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.044    -0.091 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.243    -0.135    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.090 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.247ns (47.187%)  route 0.276ns (52.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.265    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.166 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.147    -0.019    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.461    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.208ns (36.520%)  route 0.362ns (63.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.245    -0.133    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.044    -0.089 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.116     0.027    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.004    -0.418    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.445    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        2.889ns  (logic 0.580ns (20.074%)  route 2.309ns (79.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 189.091 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.703   189.091    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456   189.547 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=64, routed)          2.309   191.857    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]
    SLICE_X41Y70         LUT6 (Prop_lut6_I1_O)        0.124   191.981 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   191.981    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.262   198.423    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)        0.032   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.455    
                         arrival time                        -191.981    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        2.825ns  (logic 0.715ns (25.307%)  route 2.110ns (74.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 189.091 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.703   189.091    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.419   189.510 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          2.110   191.621    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.296   191.917 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   191.917    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.262   198.423    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)        0.031   198.454    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                        -191.917    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.578%)  route 1.880ns (76.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 189.091 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.703   189.091    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456   189.547 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=64, routed)          1.880   191.427    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[0]
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124   191.551 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   191.551    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.262   198.423    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)        0.031   198.454    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                        -191.551    
  -------------------------------------------------------------------
                         slack                                  6.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.902%)  route 0.704ns (79.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=46, routed)          0.704     0.238    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.283 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.262    -0.052    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092     0.040    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.582%)  route 0.718ns (79.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=46, routed)          0.718     0.252    design_1_i/custom_logic/inst/mqp_top/disp/current_state[2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.297 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.297    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.262    -0.052    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092     0.040    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.197%)  route 0.735ns (79.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=46, routed)          0.735     0.269    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.262    -0.052    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092     0.040    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      176.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             176.135ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.473ns  (logic 7.719ns (32.884%)  route 15.754ns (67.116%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         12.806    21.735    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[14]
    SLICE_X106Y137       LUT6 (Prop_lut6_I5_O)        0.326    22.061 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    22.503    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -22.503    
  -------------------------------------------------------------------
                         slack                                176.135    

Slack (MET) :             176.235ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.375ns  (logic 7.719ns (33.022%)  route 15.656ns (66.978%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         12.424    21.353    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y138       LUT6 (Prop_lut6_I0_O)        0.326    21.679 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.726    22.405    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -22.405    
  -------------------------------------------------------------------
                         slack                                176.235    

Slack (MET) :             176.956ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.643ns  (logic 7.719ns (34.090%)  route 14.924ns (65.910%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.976    20.905    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y127       LUT6 (Prop_lut6_I1_O)        0.326    21.231 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    21.672    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -21.672    
  -------------------------------------------------------------------
                         slack                                176.956    

Slack (MET) :             177.086ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.519ns  (logic 7.719ns (34.278%)  route 14.800ns (65.722%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.851    20.781    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y132       LUT6 (Prop_lut6_I5_O)        0.326    21.107 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    21.548    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -21.548    
  -------------------------------------------------------------------
                         slack                                177.086    

Slack (MET) :             177.228ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.366ns  (logic 7.719ns (34.513%)  route 14.647ns (65.487%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.698    20.628    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y122       LUT6 (Prop_lut6_I5_O)        0.326    20.954 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.441    21.395    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -21.395    
  -------------------------------------------------------------------
                         slack                                177.228    

Slack (MET) :             177.796ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.809ns  (logic 7.719ns (35.393%)  route 14.090ns (64.607%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.142    20.071    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.326    20.397 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    20.839    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -20.839    
  -------------------------------------------------------------------
                         slack                                177.796    

Slack (MET) :             177.812ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.625ns  (logic 7.719ns (35.695%)  route 13.906ns (64.305%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.749    19.678    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y97        LUT6 (Prop_lut6_I5_O)        0.326    20.004 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.651    20.654    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -20.654    
  -------------------------------------------------------------------
                         slack                                177.812    

Slack (MET) :             177.941ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.658ns  (logic 7.719ns (35.641%)  route 13.939ns (64.359%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.991    19.920    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y117       LUT6 (Prop_lut6_I2_O)        0.326    20.246 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    20.687    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -20.687    
  -------------------------------------------------------------------
                         slack                                177.941    

Slack (MET) :             178.020ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.586ns  (logic 7.719ns (35.760%)  route 13.867ns (64.240%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 198.745 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         11.017    19.947    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X90Y142        LUT6 (Prop_lut6_I2_O)        0.326    20.273 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__4/O
                         net (fo=1, routed)           0.343    20.615    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.818   198.745    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.221    
                         clock uncertainty           -0.142   199.079    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.636    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.636    
                         arrival time                         -20.615    
  -------------------------------------------------------------------
                         slack                                178.020    

Slack (MET) :             178.025ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.584ns  (logic 7.719ns (35.763%)  route 13.865ns (64.237%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.641    -0.971    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.818     0.366    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.022 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.022    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.356 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.893    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.108 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.110    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.628 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           1.149     8.777    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.152     8.929 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.917    19.846    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y107       LUT6 (Prop_lut6_I5_O)        0.326    20.172 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    20.613    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -20.613    
  -------------------------------------------------------------------
                         slack                                178.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/Q
                         net (fo=2, routed)           0.123    -0.366    design_1_i/custom_logic/inst/mqp_top/disp/cam_trigger
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.321 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.321    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092    -0.395    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.589%)  route 0.189ns (50.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.189    -0.300    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.142    -0.475    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.120    -0.355    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.185    -0.305    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.042    -0.263 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
                         clock pessimism              0.240    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.105    -0.383    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.509%)  route 0.182ns (49.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.182    -0.307    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.142    -0.474    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.091    -0.383    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.035%)  route 0.199ns (48.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.199    -0.267    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[0]
    SLICE_X36Y70         LUT1 (Prop_lut1_I0_O)        0.043    -0.224 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.133    -0.354    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/Q
                         net (fo=5, routed)           0.138    -0.327    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[11]
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.217 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.217    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[11]
    SLICE_X34Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.142    -0.486    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.134    -0.352    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/Q
                         net (fo=5, routed)           0.138    -0.329    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[15]
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.219 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.219    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[15]
    SLICE_X34Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.812    -0.873    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                         clock pessimism              0.242    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.134    -0.354    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           0.138    -0.327    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.217 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.217    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[7]
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.142    -0.486    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.134    -0.352    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/Q
                         net (fo=4, routed)           0.139    -0.325    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[3]
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.215 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.215    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[3]
    SLICE_X34Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.142    -0.485    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.134    -0.351    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.505%)  route 0.214ns (53.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.214    -0.275    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.272    -0.600    
                         clock uncertainty            0.142    -0.457    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.091    -0.366    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        2.889ns  (logic 0.580ns (20.074%)  route 2.309ns (79.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 189.091 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.703   189.091    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456   189.547 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=64, routed)          2.309   191.857    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]
    SLICE_X41Y70         LUT6 (Prop_lut6_I1_O)        0.124   191.981 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   191.981    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.262   198.423    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)        0.032   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.455    
                         arrival time                        -191.981    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        2.825ns  (logic 0.715ns (25.307%)  route 2.110ns (74.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 189.091 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.703   189.091    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.419   189.510 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          2.110   191.621    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.296   191.917 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   191.917    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.262   198.423    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)        0.031   198.454    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                        -191.917    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.578%)  route 1.880ns (76.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 189.091 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.703   189.091    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456   189.547 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=64, routed)          1.880   191.427    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[0]
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124   191.551 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   191.551    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.262   198.423    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)        0.031   198.454    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                        -191.551    
  -------------------------------------------------------------------
                         slack                                  6.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.902%)  route 0.704ns (79.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=46, routed)          0.704     0.238    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.283 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.262    -0.052    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092     0.040    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.582%)  route 0.718ns (79.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=46, routed)          0.718     0.252    design_1_i/custom_logic/inst/mqp_top/disp/current_state[2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.297 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.297    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.262    -0.052    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092     0.040    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.197%)  route 0.735ns (79.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=46, routed)          0.735     0.269    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.262    -0.052    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092     0.040    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.274    





