<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>Identification</spirit:library>
  <spirit:name>Identifier</spirit:name>
  <spirit:version>v1_0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>AResetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AResetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AClk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AClk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">AResetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">Ctrl</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Ctrl</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="Ctrl"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Ctrl_ARAddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Ctrl_ARValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Ctrl_ARReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Ctrl_RData</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Ctrl_RResp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Ctrl_RValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Ctrl_RReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>Ctrl</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">256</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Identifier</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a9735ff4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Identifier</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a9735ff4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d37facd8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>AClk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AResetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Ctrl_ARValid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Ctrl_ARReady</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Ctrl_ARAddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Ctrl_RValid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Ctrl_RReady</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Ctrl_RData</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Ctrl_RResp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="String">
        <spirit:name>g_Name</spirit:name>
        <spirit:displayName>G Name</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_Name">TEST</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>g_MajorVersion</spirit:name>
        <spirit:displayName>G Majorversion</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_MajorVersion" spirit:minimum="0" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>g_MinorVersion</spirit:name>
        <spirit:displayName>G Minorversion</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_MinorVersion" spirit:minimum="0">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rtl/Functions_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lvin_Identification_Identifier_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rtl/ModuleId.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lvin_Identification_Identifier_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rtl/Identifier.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bdada2a1</spirit:userFileType>
        <spirit:logicalName>lvin_Identification_Identifier_v1_0</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rtl/Functions_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lvin_Identification_Identifier_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rtl/ModuleId.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lvin_Identification_Identifier_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rtl/Identifier.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lvin_Identification_Identifier_v1_0</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Identifier_vv1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d37facd8</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Identifier v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>g_Name</spirit:name>
      <spirit:displayName>Name</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.g_Name">TEST</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>g_MajorVersion</spirit:name>
      <spirit:displayName>Major Version</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.g_MajorVersion" spirit:minimum="0" spirit:maximum="65535" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Identifier_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>g_MinorVersion</spirit:name>
      <spirit:displayName>Minor Version</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.g_MinorVersion" spirit:minimum="0" spirit:maximum="65535" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Identifier v1_0</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_2</xilinx:autoFamilySupportLevel>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-24T11:06:58Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38616bad_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2789d690_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e74c85_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473c4229_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dedd419_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9b63e7_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f461b97_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7eebca_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac006fa_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4232157c_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c789813_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2699d14e_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3adb1ef_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6561a85b_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1c8d25_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1339bbdc_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2295015a_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8911a5f_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3c4eaa_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4ecaf0_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64689848_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3bb362_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63782862_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268ddf6_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6042c2b1_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ba348d_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd4ac19_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6d4441_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7766f33e_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f287b6_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7047d8f1_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a70041_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd093b7_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae14952_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346a433e_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9dc4d34_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3edb11fa_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435bcd43_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fdbf4d2_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c41a50a_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77eac21d_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e546e1b_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ab0c3_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52eea1e0_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b0e0d5_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383a7e3d_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f63c6a_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@420fdd00_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_identification_identifier_v1_0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="fb27351b"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="2125ef49"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="415bab14"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4a29f0de"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="5c0ff840"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="dbc9aceb"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
