#!/bin/sh
#
# fpga_init - Initialize Libera FPGA design.

# Before we do anything further we need to deal with an unfortunate hardware
# discrepancy left to us by u-boot.  It turns out that the FPGA address space
# needs to run more slowly than configured by the default DLS Libera u-boot, and
# here is where we fix up this problem.
MSC2=0x48000010         # Configuration register for nCS(5:4)
devmem $MSC2 32 $(($(devmem $MSC2) | 0x0FF00000))


sleep()
{
    echo -n .
    /bin/sleep $1
}


# FPGA design must be loaded before this script.
# This is done elsewhere (/etc/init.d/libera)

# Sleep after fp load
sleep 2


### ./init_AD9510_analog_bs.scr
devmem  0x1400C004 32 0x0000BD
devmem  0x1400C004 32 0x000099

# OUT0 on
devmem  0x1400C004 32 0x003c08
# OUT1 on
devmem  0x1400C004 32 0x003D08
# OUT2 on
devmem  0x1400C004 32 0x003E08
# OUT3 on
devmem  0x1400C004 32 0x003F08
# update
devmem  0x1400C004 32 0x005a01
# OUT4 off
devmem  0x1400C004 32 0x004003
# OUT5 off
devmem  0x1400C004 32 0x004102
# CLK select
devmem  0x1400C004 32 0x00451d


# Divider 0 config #####
devmem  0x1400C004 32 0x004811
devmem  0x1400C004 32 0x004900
# Divider 1 config #####
devmem  0x1400C004 32 0x004a11
devmem  0x1400C004 32 0x004b01
# Divider 2 config #####
devmem  0x1400C004 32 0x004c11
devmem  0x1400C004 32 0x004d02
# Divider 3 config #####
devmem  0x1400C004 32 0x004e11
devmem  0x1400C004 32 0x004f03
# Divider 5 config #####
devmem  0x1400C004 32 0x005211
devmem  0x1400C004 32 0x005300  # 01 dela za 500MHz


######### Fine delay on ########
devmem  0x1400C004 32 0x003401  #01 Bypass
######### Delay full scale #####
devmem  0x1400C004 32 0x003500
######### Fine delay adjust ####
devmem  0x1400C004 32 0x003607       #07

devmem  0x1400C004 32 0x005805
devmem  0x1400C004 32 0x005a01

devmem  0x1400C004 32 0x005801
devmem  0x1400C004 32 0x005a01


sleep 1

### ./init_ADS5500_bs.scr
######### DLL =off ###########
devmem  0x1400C000 32 0xD000
sleep 0.1
######### MODE ###############
devmem  0x1400C000 32 0xE000  #E2->out=0  #E4->out=1  #E6->out=010101
sleep 0.1
######### PDN P###############
devmem  0x1400C000 32 0xF000


sleep 1
devmem 0x1400c00c 32 0x01
devmem 0x1400c008 32 0x0
sleep 1
devmem 0x1400c00c 32 0x0

sleep 2

NCLK_ADC=38
while [ $NCLK_ADC -gt 0 ]; do
    # 2 deg ADC shift
    devmem 0x1400c00c 32 0x6
    sleep 0.5
    NCLK_ADC=$(( $NCLK_ADC - 1 ))
done


sleep 1
devmem  0x1400C008 32 0x0001
