$date
	Sat Oct 22 21:22:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#82159
b101 !
1"
#82162
b101 &
b101 %
1$
#82163
0"
#82166
b10000 &
b10000 %
#82170
b1000 &
b1000 %
#82174
b100 &
b100 %
#82178
b10 &
b10 %
#82182
b1 &
1#
b1 %
#82186
b0 &
b0 %
0#
0$
#1087222
b1001 &
b1001 %
1$
b1001 !
1"
#1087223
0"
#1087226
b11100 &
b11100 %
#1087230
b1110 &
b1110 %
#1087234
b111 &
b111 %
#1087238
b10110 &
b10110 %
#1087242
b1011 &
b1011 %
#1087246
b100010 &
b100010 %
#1087250
b10001 &
b10001 %
#1087254
b110100 &
b110100 %
#1087258
b11010 &
b11010 %
#1087262
b1101 &
b1101 %
#1087266
b101000 &
b101000 %
#1087270
b10100 &
b10100 %
#1087274
b1010 &
b1010 %
#1087278
b101 &
b101 %
#1087282
b10000 &
b10000 %
#1087286
b1000 &
b1000 %
#1087290
b100 &
b100 %
#1087294
b10 &
b10 %
#1087298
b1 &
b1 %
1#
#1087302
b0 &
0#
b0 %
0$
#2121520
b1 !
1"
#2121522
b1 &
b1 %
1$
#2121523
0"
#2121526
1#
#2121530
b0 &
b0 %
0#
0$
#4500012
