{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios_system.qsys nios_system.BAK.qsys " "Backing up file \"nios_system.qsys\" to \"nios_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1461288560342 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios_system/synthesis/nios_system.v nios_system.BAK.v " "Backing up file \"nios_system/synthesis/nios_system.v\" to \"nios_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1461288560347 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys nios_system.qsys " "Started upgrading IP component Qsys with file \"nios_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1461288560347 ""}
{ "Info" "" "" "2016.04.21.19:29:28 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2016.04.21.19:29:28 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1461288568330 ""}
{ "Info" "" "" "2016.04.21.19:29:28 Info: Upgrading from core type Nios II (Classic) Processor with version 15.1 to core type Nios II Processor with version 15.1" {  } {  } 0 0 "2016.04.21.19:29:28 Info: Upgrading from core type Nios II (Classic) Processor with version 15.1 to core type Nios II Processor with version 15.1" 0 0 "Shell" 0 -1 1461288568727 ""}
{ "Info" "" "" "2016.04.21.19:29:28 Info: Migration Successful" {  } {  } 0 0 "2016.04.21.19:29:28 Info: Migration Successful" 0 0 "Shell" 0 -1 1461288568727 ""}
{ "Info" "" "" "2016.04.21.19:29:28 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2016.04.21.19:29:28 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1461288568727 ""}
{ "Info" "nios_system_generation.rpt" "" "2016.04.21.19:29:36 Info: Saving generation log to C:/Lab8_provided/nios_system" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Saving generation log to C:/Lab8_provided/nios_system" 0 0 "Shell" 0 -1 1461288576622 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Starting: Create simulation model" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1461288576622 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: qsys-generate C:\\Lab8_provided\\nios_system.qsys --simulation=VERILOG --output-directory=C:\\Lab8_provided\\nios_system\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2016.04.21.19:29:36 Info: qsys-generate C:\\Lab8_provided\\nios_system.qsys --simulation=VERILOG --output-directory=C:\\Lab8_provided\\nios_system\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1461288576637 ""}
{ "Info" "nios_system.qsys" "" "2016.04.21.19:29:36 Info: Loading Lab8_provided" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Loading Lab8_provided" 0 0 "Shell" 0 -1 1461288576700 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Reading input file" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Reading input file" 0 0 "Shell" 0 -1 1461288576738 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Adding alpha_blender \[altera_up_avalon_video_alpha_blender 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Adding alpha_blender \[altera_up_avalon_video_alpha_blender 15.1\]" 0 0 "Shell" 0 -1 1461288576753 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Parameterizing module alpha_blender" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Parameterizing module alpha_blender" 0 0 "Shell" 0 -1 1461288576753 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Adding buttons \[altera_up_avalon_parallel_port 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Adding buttons \[altera_up_avalon_parallel_port 15.1\]" 0 0 "Shell" 0 -1 1461288576753 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Parameterizing module buttons" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1461288576753 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Adding char_drawer \[altera_up_avalon_video_character_buffer_with_dma 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Adding char_drawer \[altera_up_avalon_video_character_buffer_with_dma 15.1\]" 0 0 "Shell" 0 -1 1461288576753 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Parameterizing module char_drawer" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Parameterizing module char_drawer" 0 0 "Shell" 0 -1 1461288576753 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Adding clk_0 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1461288576753 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Parameterizing module clk_0" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1461288576753 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Adding clk_1 \[clock_source 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Adding clk_1 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1461288576753 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Parameterizing module clk_1" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Parameterizing module clk_1" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Adding clocks \[altera_up_clocks 13.0\]" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Adding clocks \[altera_up_clocks 13.0\]" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Warning" "" "" "2016.04.21.19:29:36 Warning: clocks: Component type altera_up_clocks is not in the library" {  } {  } 0 0 "2016.04.21.19:29:36 Warning: clocks: Component type altera_up_clocks is not in the library" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Parameterizing module clocks" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Parameterizing module clocks" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Adding hw_only_clk \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Adding hw_only_clk \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Parameterizing module hw_only_clk" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Parameterizing module hw_only_clk" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Adding leds \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Adding leds \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Parameterizing module leds" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Adding nios2_processor \[altera_nios2_gen2 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Adding nios2_processor \[altera_nios2_gen2 15.1\]" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Parameterizing module nios2_processor" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Parameterizing module nios2_processor" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 15.1\]" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Parameterizing module onchip_memory" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Parameterizing module onchip_memory" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Adding pixel_buffer \[altera_up_avalon_sram 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Adding pixel_buffer \[altera_up_avalon_sram 15.1\]" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Parameterizing module pixel_buffer" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Parameterizing module pixel_buffer" 0 0 "Shell" 0 -1 1461288576769 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Adding pixel_buffer_dma \[altera_up_avalon_video_pixel_buffer_dma 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module pixel_buffer_dma\n2016.04.21.19:29:36 Info: Adding rgb_resampler \[altera_up_avalon_video_rgb_resampler 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module rgb_resampler\n2016.04.21.19:29:36 Info: Adding scaler \[altera_up_avalon_video_scaler 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module scaler\n2016.04.21.19:29:36 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module sdram\n2016.04.21.19:29:36 Info: Adding switches \[altera_avalon_pio 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module switches\n2016.04.21.19:29:36 Info: Adding sys_clk \[altera_avalon_timer 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module sys_clk\n2016.04.21.19:29:36 Info: Adding timestamp_clk \[altera_avalon_timer 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module timestamp_clk\n2016.04.21.19:29:36 Info: Adding vga_controller \[altera_up_avalon_video_vga_controller 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module vga_controller\n2016.04.21.19:29:36 Info: Adding video_fifo \[altera_up_avalon_video_dual_clock_buffer 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module video_fifo\n2016.04.21.19:29:36 Info: Building connections\n2016.04.21.19:29:36 Info: Parameterizing connections" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Adding pixel_buffer_dma \[altera_up_avalon_video_pixel_buffer_dma 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module pixel_buffer_dma\n2016.04.21.19:29:36 Info: Adding rgb_resampler \[altera_up_avalon_video_rgb_resampler 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module rgb_resampler\n2016.04.21.19:29:36 Info: Adding scaler \[altera_up_avalon_video_scaler 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module scaler\n2016.04.21.19:29:36 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module sdram\n2016.04.21.19:29:36 Info: Adding switches \[altera_avalon_pio 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module switches\n2016.04.21.19:29:36 Info: Adding sys_clk \[altera_avalon_timer 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module sys_clk\n2016.04.21.19:29:36 Info: Adding timestamp_clk \[altera_avalon_timer 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module timestamp_clk\n2016.04.21.19:29:36 Info: Adding vga_controller \[altera_up_avalon_video_vga_controller 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module vga_controller\n2016.04.21.19:29:36 Info: Adding video_fifo \[altera_up_avalon_video_dual_clock_buffer 15.1\]\n2016.04.21.19:29:36 Info: Parameterizing module video_fifo\n2016.04.21.19:29:36 Info: Building connections\n2016.04.21.19:29:36 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1461288576800 ""}
{ "Info" "" "" "2016.04.21.19:29:36 Info: Validating" {  } {  } 0 0 "2016.04.21.19:29:36 Info: Validating" 0 0 "Shell" 0 -1 1461288576834 ""}
{ "Info" "" "" "2016.04.21.19:29:37 Info: Done reading input file" {  } {  } 0 0 "2016.04.21.19:29:37 Info: Done reading input file" 0 0 "Shell" 0 -1 1461288577259 ""}
{ "Info" "" "" "2016.04.21.19:29:37 Info: nios_system.char_drawer: Character Resolution: 80 x 60" {  } {  } 0 0 "2016.04.21.19:29:37 Info: nios_system.char_drawer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1461288577702 ""}
{ "Error" "" "" "2016.04.21.19:29:37 Error: nios_system.clocks: Component altera_up_clocks 13.0 not found or could not be instantiated" {  } {  } 0 0 "2016.04.21.19:29:37 Error: nios_system.clocks: Component altera_up_clocks 13.0 not found or could not be instantiated" 0 0 "Shell" 0 -1 1461288577703 ""}
{ "Warning" "" "" "2016.04.21.19:29:37 Warning: nios_system.hw_only_clk: Period validation cannot be done because input clock is unknown." {  } {  } 0 0 "2016.04.21.19:29:37 Warning: nios_system.hw_only_clk: Period validation cannot be done because input clock is unknown." 0 0 "Shell" 0 -1 1461288577703 ""}
{ "Warning" "" "" "2016.04.21.19:29:37 Warning: nios_system.jtag_uart: Jtag Uart input clock need to be at least 50Mhz to operate properly" {  } {  } 0 0 "2016.04.21.19:29:37 Warning: nios_system.jtag_uart: Jtag Uart input clock need to be at least 50Mhz to operate properly" 0 0 "Shell" 0 -1 1461288577706 ""}
{ "Info" "" "" "2016.04.21.19:29:37 Info: nios_system.rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2016.04.21.19:29:37 Info: nios_system.rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1461288577708 ""}
{ "Info" "" "" "2016.04.21.19:29:37 Info: nios_system.scaler: Change in Resolution: 320 x 240 -> 640 x 480" {  } {  } 0 0 "2016.04.21.19:29:37 Info: nios_system.scaler: Change in Resolution: 320 x 240 -> 640 x 480" 0 0 "Shell" 0 -1 1461288577709 ""}
{ "Info" "" "" "2016.04.21.19:29:37 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.04.21.19:29:37 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1461288577709 ""}
{ "Warning" "" "" "2016.04.21.19:29:37 Warning: nios_system.sys_clk: Period validation cannot be done because input clock is unknown." {  } {  } 0 0 "2016.04.21.19:29:37 Warning: nios_system.sys_clk: Period validation cannot be done because input clock is unknown." 0 0 "Shell" 0 -1 1461288577709 ""}
{ "Warning" "" "" "2016.04.21.19:29:37 Warning: nios_system.timestamp_clk: Period validation cannot be done because input clock is unknown." {  } {  } 0 0 "2016.04.21.19:29:37 Warning: nios_system.timestamp_clk: Period validation cannot be done because input clock is unknown." 0 0 "Shell" 0 -1 1461288577709 ""}
{ "Warning" "" "" "2016.04.21.19:29:37 Warning: nios_system.vga_controller: Unable to verify clock frequency. Make sure the VGA clock has a frequency of 25.0 MHz." {  } {  } 0 0 "2016.04.21.19:29:37 Warning: nios_system.vga_controller: Unable to verify clock frequency. Make sure the VGA clock has a frequency of 25.0 MHz." 0 0 "Shell" 0 -1 1461288577710 ""}
{ "Info" "" "" "2016.04.21.19:29:37 Info: nios_system.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2016.04.21.19:29:37 Info: nios_system.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1461288577710 ""}
{ "Error" "pixel_buffer.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:37 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:37 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288577718 ""}
{ "Error" "pixel_buffer_dma.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:37 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:37 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288577719 ""}
{ "Error" "rgb_resampler.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:37 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:37 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288577722 ""}
{ "Error" "scaler.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:37 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:37 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288577722 ""}
{ "Error" "char_drawer.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:37 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:37 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288577723 ""}
{ "Error" "alpha_blender.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:37 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:37 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288577723 ""}
{ "Error" "char_drawer.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:37 Error: nios_system.clocks.vga_clk/vga_controller.clock_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clocks.vga_clk/buttons.clock_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/pixel_buffer.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/pixel_buffer_dma.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/rgb_resampler.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/scaler.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/vga_controller.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:37 Error: nios_system.clocks.vga_clk/vga_controller.clock_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clocks.vga_clk/buttons.clock_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/pixel_buffer.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/pixel_buffer_dma.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/rgb_resampler.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/scaler.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/vga_controller.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288577730 ""}
{ "Error" "video_fifo.clock_stream_out_reset: Missing connection end (try "Remove Dangling Connections")\n2016.04.21.19:29:37 Error: nios_system.alpha_blender: alpha_blender.clk must be connected to a clock output\n2016.04.21.19:29:37 Error: nios_system.buttons: buttons.clk must be connected to a clock output\n2016.04.21.19:29:37 Error: nios_system.char_drawer: char_drawer.clk must be connected to a clock output\n2016.04.21.19:29:37 Error: nios_system.pixel_buffer: pixel_buffer.clk must be connected to a clock output\n2016.04.21.19:29:37 Error: nios_system.pixel_buffer_dma: pixel_buffer_dma.clk must be connected to a clock output\n2016.04.21.19:29:37 Error: nios_system.rgb_resampler: rgb_resampler.clk must be connected to a clock output\n2016.04.21.19:29:37 Error: nios_system.scaler: scaler.clk must be connected to a clock output\n2016.04.21.19:29:37 Error: nios_system.vga_controller: vga_controller.clk must be connected to a clock output\n2016.04.21.19:29:37 Error: nios_system.alpha_blender: alpha_blender.reset must be connected to a reset source\n2016.04.21.19:29:37 Error: nios_system.buttons: buttons.reset must be connected to a reset source\n2016.04.21.19:29:37 Error: nios_system.char_drawer: char_drawer.reset must be connected to a reset source\n2016.04.21.19:29:37 Error: nios_system.pixel_buffer: pixel_buffer.reset must be connected to a reset source\n2016.04.21.19:29:37 Error: nios_system.pixel_buffer_dma: pixel_buffer_dma.reset must be connected to a reset source\n2016.04.21.19:29:37 Error: nios_system.rgb_resampler: rgb_resampler.reset must be connected to a reset source\n2016.04.21.19:29:37 Error: nios_system.scaler: scaler.reset must be connected to a reset source\n2016.04.21.19:29:37 Error: nios_system.vga_controller: vga_controller.reset must be connected to a reset source\n2016.04.21.19:29:37 Error: nios_system.video_fifo: video_fifo.reset_stream_in must be connected to a reset source" "" "2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/alpha_blender.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/buttons.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/video_fifo.clock_stream_in_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/video_fifo.clock_stream_out_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/pixel_buffer.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/pixel_buffer_dma.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/rgb_resampler.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/scaler.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/vga_controller.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/char_drawer.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/alpha_blender.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/buttons.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/video_fifo.clock_stream_in_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/alpha_blender.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/buttons.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/video_fifo.clock_stream_in_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.clk_0.clk_reset/video_fifo.clock_stream_out_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/pixel_buffer.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/pixel_buffer_dma.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/rgb_resampler.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/scaler.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/vga_controller.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/char_drawer.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/alpha_blender.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/buttons.clock_reset_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request/video_fifo.clock_stream_in_reset: Missing connection end (try \"Remove Dangling Connections\")\n2016.04.21.19:29:37 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288577761 ""}
{ "Error" "" "" "2016.04.21.19:29:37 Error: nios_system.video_fifo: video_fifo.reset_stream_out must be connected to a reset source" {  } {  } 0 0 "2016.04.21.19:29:37 Error: nios_system.video_fifo: video_fifo.reset_stream_out must be connected to a reset source" 0 0 "Shell" 0 -1 1461288577822 ""}
{ "Info" "" "" "2016.04.21.19:29:38 Info: nios_system: Generating nios_system \"nios_system\" for SIM_VERILOG" {  } {  } 0 0 "2016.04.21.19:29:38 Info: nios_system: Generating nios_system \"nios_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1461288578301 ""}
{ "Error" "" "" "2016.04.21.19:29:38 Error: pixel_buffer_dma_avalon_pixel_dma_master_translator.avalon_anti_master_0: Cannot connect pixel_buffer_dma_avalon_pixel_dma_master_translator.reset because pixel_buffer_dma.reset is not connected. If pixel_buffer_dma.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2016.04.21.19:29:38 Error: pixel_buffer_dma_avalon_pixel_dma_master_translator.avalon_anti_master_0: Cannot connect pixel_buffer_dma_avalon_pixel_dma_master_translator.reset because pixel_buffer_dma.reset is not connected. If pixel_buffer_dma.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1461288578871 ""}
{ "Error" "" "" "2016.04.21.19:29:38 Error: pixel_buffer_avalon_sram_slave_translator.avalon_anti_slave_0: Cannot connect pixel_buffer_avalon_sram_slave_translator.reset because pixel_buffer.reset is not connected. If pixel_buffer.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2016.04.21.19:29:38 Error: pixel_buffer_avalon_sram_slave_translator.avalon_anti_slave_0: Cannot connect pixel_buffer_avalon_sram_slave_translator.reset because pixel_buffer.reset is not connected. If pixel_buffer.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1461288578965 ""}
{ "Error" "" "" "2016.04.21.19:29:38 Error: char_drawer_avalon_char_buffer_slave_translator.avalon_anti_slave_0: Cannot connect char_drawer_avalon_char_buffer_slave_translator.reset because char_drawer.reset is not connected. If char_drawer.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2016.04.21.19:29:38 Error: char_drawer_avalon_char_buffer_slave_translator.avalon_anti_slave_0: Cannot connect char_drawer_avalon_char_buffer_slave_translator.reset because char_drawer.reset is not connected. If char_drawer.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1461288578976 ""}
{ "Error" "" "" "2016.04.21.19:29:38 Error: char_drawer_avalon_char_control_slave_translator.avalon_anti_slave_0: Cannot connect char_drawer_avalon_char_control_slave_translator.reset because char_drawer.reset is not connected. If char_drawer.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2016.04.21.19:29:38 Error: char_drawer_avalon_char_control_slave_translator.avalon_anti_slave_0: Cannot connect char_drawer_avalon_char_control_slave_translator.reset because char_drawer.reset is not connected. If char_drawer.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1461288578989 ""}
{ "Error" "" "" "2016.04.21.19:29:38 Error: pixel_buffer_dma_avalon_control_slave_translator.avalon_anti_slave_0: Cannot connect pixel_buffer_dma_avalon_control_slave_translator.reset because pixel_buffer_dma.reset is not connected. If pixel_buffer_dma.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2016.04.21.19:29:38 Error: pixel_buffer_dma_avalon_control_slave_translator.avalon_anti_slave_0: Cannot connect pixel_buffer_dma_avalon_control_slave_translator.reset because pixel_buffer_dma.reset is not connected. If pixel_buffer_dma.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1461288578999 ""}
{ "Error" "" "" "2016.04.21.19:29:39 Error: buttons_avalon_parallel_port_slave_translator.avalon_anti_slave_0: Cannot connect buttons_avalon_parallel_port_slave_translator.reset because buttons.reset is not connected. If buttons.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2016.04.21.19:29:39 Error: buttons_avalon_parallel_port_slave_translator.avalon_anti_slave_0: Cannot connect buttons_avalon_parallel_port_slave_translator.reset because buttons.reset is not connected. If buttons.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1461288579028 ""}
{ "Warning" "" "" "2016.04.21.19:29:41 Warning: nios2_processor.irq: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2016.04.21.19:29:41 Warning: nios2_processor.irq: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1461288581843 ""}
{ "Error" "" "" "2016.04.21.19:29:41 Error: Cannot find clock for hw_only_clk.clk. If hw_only_clk.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:41 Error: Cannot find clock for hw_only_clk.clk. If hw_only_clk.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller in the generated RTL." 0 0 "Shell" 0 -1 1461288581892 ""}
{ "Error" "" "" "2016.04.21.19:29:41 Error: Cannot find clock for jtag_uart.clk. If jtag_uart.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_001, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_001 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:41 Error: Cannot find clock for jtag_uart.clk. If jtag_uart.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_001, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_001 in the generated RTL." 0 0 "Shell" 0 -1 1461288581912 ""}
{ "Error" "" "" "2016.04.21.19:29:41 Error: Cannot find clock for leds.clk. If leds.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_002, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_002 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:41 Error: Cannot find clock for leds.clk. If leds.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_002, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_002 in the generated RTL." 0 0 "Shell" 0 -1 1461288581916 ""}
{ "Error" "" "" "2016.04.21.19:29:41 Error: Cannot find clock for nios2_processor.clk. If nios2_processor.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_003, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_003 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:41 Error: Cannot find clock for nios2_processor.clk. If nios2_processor.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_003, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_003 in the generated RTL." 0 0 "Shell" 0 -1 1461288581918 ""}
{ "Error" "" "" "2016.04.21.19:29:41 Error: Cannot find clock for onchip_memory.clk1. If onchip_memory.clk1 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_004, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_004 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:41 Error: Cannot find clock for onchip_memory.clk1. If onchip_memory.clk1 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_004, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_004 in the generated RTL." 0 0 "Shell" 0 -1 1461288581921 ""}
{ "Error" "" "" "2016.04.21.19:29:41 Error: Cannot find clock for sdram.clk. If sdram.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_005, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_005 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:41 Error: Cannot find clock for sdram.clk. If sdram.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_005, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_005 in the generated RTL." 0 0 "Shell" 0 -1 1461288581925 ""}
{ "Error" "" "" "2016.04.21.19:29:41 Error: Cannot find clock for switches.clk. If switches.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_006, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_006 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:41 Error: Cannot find clock for switches.clk. If switches.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_006, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_006 in the generated RTL." 0 0 "Shell" 0 -1 1461288581930 ""}
{ "Error" "" "" "2016.04.21.19:29:41 Error: Cannot find clock for sys_clk.clk. If sys_clk.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_007, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_007 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:41 Error: Cannot find clock for sys_clk.clk. If sys_clk.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_007, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_007 in the generated RTL." 0 0 "Shell" 0 -1 1461288581932 ""}
{ "Error" "" "" "2016.04.21.19:29:41 Error: Cannot find clock for timestamp_clk.clk. If timestamp_clk.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_008, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_008 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:41 Error: Cannot find clock for timestamp_clk.clk. If timestamp_clk.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_008, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_008 in the generated RTL." 0 0 "Shell" 0 -1 1461288581936 ""}
{ "Error" "" "" "2016.04.21.19:29:41 Error: Cannot find clock for irq_mapper.clk. If irq_mapper.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_009, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_009 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:41 Error: Cannot find clock for irq_mapper.clk. If irq_mapper.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_009, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_009 in the generated RTL." 0 0 "Shell" 0 -1 1461288581943 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk:clk_out (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk:clk_out (clk)\"" 0 0 "Shell" 0 -1 1461288583139 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_1:clk:clk_out (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_1:clk:clk_out (clk)\"" 0 0 "Shell" 0 -1 1461288583140 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for sdram:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for sdram:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288583141 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for jtag_uart:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for jtag_uart:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288583143 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for leds:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for leds:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288583143 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for switches:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for switches:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288583143 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288583143 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for sys_clk:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for sys_clk:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288583144 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for timestamp_clk:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for timestamp_clk:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288583144 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for hw_only_clk:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for hw_only_clk:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288583144 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for onchip_memory:clk1:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for onchip_memory:clk1:clk (clk)\"" 0 0 "Shell" 0 -1 1461288583144 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for video_fifo:clock_stream_in:clk_stream_in (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for video_fifo:clock_stream_in:clk_stream_in (clk)\"" 0 0 "Shell" 0 -1 1461288583144 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for video_fifo:clock_stream_out:clk_stream_out (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for video_fifo:clock_stream_out:clk_stream_out (clk)\"" 0 0 "Shell" 0 -1 1461288583145 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" 0 0 "Shell" 0 -1 1461288583145 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" 0 0 "Shell" 0 -1 1461288583145 ""}
{ "Warning" "" "" "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\ncom.altera.hdlwriter.EntityWritingException: Connection  is not connected pixel_buffer_dma:avalon_pixel_dma_master -> ?" {  } {  } 0 0 "2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:43 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\ncom.altera.hdlwriter.EntityWritingException: Connection  is not connected pixel_buffer_dma:avalon_pixel_dma_master -> ?" 0 0 "Shell" 0 -1 1461288583154 ""}
{ "Info" "" "" "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:431)" {  } {  } 0 0 "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:431)" 0 0 "Shell" 0 -1 1461288583155 ""}
{ "Info" "" "" "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122)" {  } {  } 0 0 "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122)" 0 0 "Shell" 0 -1 1461288583155 ""}
{ "Info" "" "" "    at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40)" {  } {  } 0 0 "    at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40)" 0 0 "Shell" 0 -1 1461288583155 ""}
{ "Info" "" "" "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61)" {  } {  } 0 0 "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61)" 0 0 "Shell" 0 -1 1461288583155 ""}
{ "Info" "" "" "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)" {  } {  } 0 0 "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)" 0 0 "Shell" 0 -1 1461288583155 ""}
{ "Info" "" "" "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)" {  } {  } 0 0 "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)" 0 0 "Shell" 0 -1 1461288583155 ""}
{ "Info" "" "" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:518)" {  } {  } 0 0 "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:518)" 0 0 "Shell" 0 -1 1461288583156 ""}
{ "Info" "" "" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:464)" {  } {  } 0 0 "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:464)" 0 0 "Shell" 0 -1 1461288583167 ""}
{ "Info" "" "" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" {  } {  } 0 0 "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" 0 0 "Shell" 0 -1 1461288583167 ""}
{ "Info" "" "" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:730)" {  } {  } 0 0 "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:730)" 0 0 "Shell" 0 -1 1461288583167 ""}
{ "Info" "" "" "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generateSimulation(QsysGenerationTask.java:495)" {  } {  } 0 0 "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generateSimulation(QsysGenerationTask.java:495)" 0 0 "Shell" 0 -1 1461288583167 ""}
{ "Info" "" "" "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generate(QsysGenerationTask.java:288)" {  } {  } 0 0 "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generate(QsysGenerationTask.java:288)" 0 0 "Shell" 0 -1 1461288583173 ""}
{ "Info" "" "" "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.run(QsysGenerationTask.java:127)" {  } {  } 0 0 "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.run(QsysGenerationTask.java:127)" 0 0 "Shell" 0 -1 1461288583173 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.createGenerationTaskOuter(QsysGenerate.java:617)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.createGenerationTaskOuter(QsysGenerate.java:617)" 0 0 "Shell" 0 -1 1461288583173 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.runGenerationFlow(QsysGenerate.java:546)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.runGenerationFlow(QsysGenerate.java:546)" 0 0 "Shell" 0 -1 1461288583179 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.act(QsysGenerate.java:339)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.act(QsysGenerate.java:339)" 0 0 "Shell" 0 -1 1461288583180 ""}
{ "Info" "" "" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" {  } {  } 0 0 "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" 0 0 "Shell" 0 -1 1461288583180 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.main(QsysGenerate.java:159)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.main(QsysGenerate.java:159)" 0 0 "Shell" 0 -1 1461288583180 ""}
{ "Error" " --use-relative-paths=true" "" "2016.04.21.19:29:43 Info: nios_system: Done \"nios_system\" with 1 modules, 0 files\n2016.04.21.19:29:43 Error: qsys-generate failed with exit code 1: 63 Errors, 42 Warnings\n2016.04.21.19:29:43 Info: Finished: Create simulation model\n2016.04.21.19:29:43 Info: Starting: Create Modelsim Project.\n2016.04.21.19:29:43 Info: sim-script-gen --spd=C:\\Lab8_provided\\nios_system\\nios_system.spd --output-directory=C:/Lab8_provided/nios_system/simulation/ --use-relative-paths=true\n2016.04.21.19:29:43 Info: Doing: ip-make-simscript --spd=C:\\Lab8_provided\\nios_system\\nios_system.spd --output-directory=C:/Lab8_provided/nios_system/simulation" {  } {  } 0 0 "2016.04.21.19:29:43 Info: nios_system: Done \"nios_system\" with 1 modules, 0 files\n2016.04.21.19:29:43 Error: qsys-generate failed with exit code 1: 63 Errors, 42 Warnings\n2016.04.21.19:29:43 Info: Finished: Create simulation model\n2016.04.21.19:29:43 Info: Starting: Create Modelsim Project.\n2016.04.21.19:29:43 Info: sim-script-gen --spd=C:\\Lab8_provided\\nios_system\\nios_system.spd --output-directory=C:/Lab8_provided/nios_system/simulation/ --use-relative-paths=true\n2016.04.21.19:29:43 Info: Doing: ip-make-simscript --spd=C:\\Lab8_provided\\nios_system\\nios_system.spd --output-directory=C:/Lab8_provided/nios_system/simulation" 0 0 "Shell" 0 -1 1461288583189 ""}
{ "Info" " directory:" "" "2016.04.21.19:29:47 Info: Generating the following file(s) for MODELSIM simulator in C:/Lab8_provided/nios_system/simulation" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Generating the following file(s) for MODELSIM simulator in C:/Lab8_provided/nios_system/simulation" 0 0 "Shell" 0 -1 1461288587211 ""}
{ "Info" "msim_setup.tcl" "" "2016.04.21.19:29:47 Info:     mentor" {  } {  } 0 0 "2016.04.21.19:29:47 Info:     mentor" 0 0 "Shell" 0 -1 1461288587233 ""}
{ "Info" " directory:" "" "2016.04.21.19:29:47 Info: Generating the following file(s) for VCS simulator in C:/Lab8_provided/nios_system/simulation" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Generating the following file(s) for VCS simulator in C:/Lab8_provided/nios_system/simulation" 0 0 "Shell" 0 -1 1461288587233 ""}
{ "Info" "vcs_setup.sh" "" "2016.04.21.19:29:47 Info:     synopsys/vcs" {  } {  } 0 0 "2016.04.21.19:29:47 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1461288587233 ""}
{ "Info" " directory:" "" "2016.04.21.19:29:47 Info: Generating the following file(s) for VCSMX simulator in C:/Lab8_provided/nios_system/simulation" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Generating the following file(s) for VCSMX simulator in C:/Lab8_provided/nios_system/simulation" 0 0 "Shell" 0 -1 1461288587233 ""}
{ "Info" "synopsys_sim.setup" "" "2016.04.21.19:29:47 Info:     synopsys/vcsmx" {  } {  } 0 0 "2016.04.21.19:29:47 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1461288587233 ""}
{ "Info" "vcsmx_setup.sh" "" "2016.04.21.19:29:47 Info:     synopsys/vcsmx" {  } {  } 0 0 "2016.04.21.19:29:47 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1461288587249 ""}
{ "Info" " directory:" "" "2016.04.21.19:29:47 Info: Generating the following file(s) for NCSIM simulator in C:/Lab8_provided/nios_system/simulation" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Generating the following file(s) for NCSIM simulator in C:/Lab8_provided/nios_system/simulation" 0 0 "Shell" 0 -1 1461288587249 ""}
{ "Info" "cds.lib" "" "2016.04.21.19:29:47 Info:     cadence" {  } {  } 0 0 "2016.04.21.19:29:47 Info:     cadence" 0 0 "Shell" 0 -1 1461288587249 ""}
{ "Info" "hdl.var" "" "2016.04.21.19:29:47 Info:     cadence" {  } {  } 0 0 "2016.04.21.19:29:47 Info:     cadence" 0 0 "Shell" 0 -1 1461288587249 ""}
{ "Info" "ncsim_setup.sh" "" "2016.04.21.19:29:47 Info:     cadence" {  } {  } 0 0 "2016.04.21.19:29:47 Info:     cadence" 0 0 "Shell" 0 -1 1461288587249 ""}
{ "Info" " directory:" "" "2016.04.21.19:29:47 Info: Generating the following file(s) for RIVIERA simulator in C:/Lab8_provided/nios_system/simulation" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Generating the following file(s) for RIVIERA simulator in C:/Lab8_provided/nios_system/simulation" 0 0 "Shell" 0 -1 1461288587249 ""}
{ "Info" "rivierapro_setup.tcl" "" "2016.04.21.19:29:47 Info:     aldec" {  } {  } 0 0 "2016.04.21.19:29:47 Info:     aldec" 0 0 "Shell" 0 -1 1461288587280 ""}
{ "Info" "." "" "2016.04.21.19:29:47 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Lab8_provided/nios_system/simulation" {  } {  } 0 0 "2016.04.21.19:29:47 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Lab8_provided/nios_system/simulation" 0 0 "Shell" 0 -1 1461288587280 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2016.04.21.19:29:47 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1461288587280 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1461288587280 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: qsys-generate C:\\Lab8_provided\\nios_system.qsys --block-symbol-file --output-directory=C:\\Lab8_provided\\nios_system --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2016.04.21.19:29:47 Info: qsys-generate C:\\Lab8_provided\\nios_system.qsys --block-symbol-file --output-directory=C:\\Lab8_provided\\nios_system --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1461288587280 ""}
{ "Info" "nios_system.qsys" "" "2016.04.21.19:29:47 Info: Loading Lab8_provided" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Loading Lab8_provided" 0 0 "Shell" 0 -1 1461288587280 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Reading input file" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Reading input file" 0 0 "Shell" 0 -1 1461288587356 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Adding alpha_blender \[altera_up_avalon_video_alpha_blender 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Adding alpha_blender \[altera_up_avalon_video_alpha_blender 15.1\]" 0 0 "Shell" 0 -1 1461288587361 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Parameterizing module alpha_blender" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Parameterizing module alpha_blender" 0 0 "Shell" 0 -1 1461288587365 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Adding buttons \[altera_up_avalon_parallel_port 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Adding buttons \[altera_up_avalon_parallel_port 15.1\]" 0 0 "Shell" 0 -1 1461288587366 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Parameterizing module buttons" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1461288587372 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Adding char_drawer \[altera_up_avalon_video_character_buffer_with_dma 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Adding char_drawer \[altera_up_avalon_video_character_buffer_with_dma 15.1\]" 0 0 "Shell" 0 -1 1461288587372 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Parameterizing module char_drawer" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Parameterizing module char_drawer" 0 0 "Shell" 0 -1 1461288587373 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Adding clk_0 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1461288587373 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Parameterizing module clk_0" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1461288587373 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Adding clk_1 \[clock_source 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Adding clk_1 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1461288587374 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Parameterizing module clk_1" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Parameterizing module clk_1" 0 0 "Shell" 0 -1 1461288587375 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Adding clocks \[altera_up_clocks 13.0\]" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Adding clocks \[altera_up_clocks 13.0\]" 0 0 "Shell" 0 -1 1461288587376 ""}
{ "Warning" "" "" "2016.04.21.19:29:47 Warning: clocks: Component type altera_up_clocks is not in the library" {  } {  } 0 0 "2016.04.21.19:29:47 Warning: clocks: Component type altera_up_clocks is not in the library" 0 0 "Shell" 0 -1 1461288587376 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Parameterizing module clocks" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Parameterizing module clocks" 0 0 "Shell" 0 -1 1461288587376 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Adding hw_only_clk \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Adding hw_only_clk \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1461288587376 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Parameterizing module hw_only_clk" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Parameterizing module hw_only_clk" 0 0 "Shell" 0 -1 1461288587376 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1461288587377 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1461288587377 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Adding leds \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Adding leds \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1461288587378 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Parameterizing module leds\n2016.04.21.19:29:47 Info: Adding nios2_processor \[altera_nios2_gen2 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module nios2_processor\n2016.04.21.19:29:47 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module onchip_memory\n2016.04.21.19:29:47 Info: Adding pixel_buffer \[altera_up_avalon_sram 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module pixel_buffer\n2016.04.21.19:29:47 Info: Adding pixel_buffer_dma \[altera_up_avalon_video_pixel_buffer_dma 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module pixel_buffer_dma\n2016.04.21.19:29:47 Info: Adding rgb_resampler \[altera_up_avalon_video_rgb_resampler 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module rgb_resampler\n2016.04.21.19:29:47 Info: Adding scaler \[altera_up_avalon_video_scaler 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module scaler\n2016.04.21.19:29:47 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module sdram\n2016.04.21.19:29:47 Info: Adding switches \[altera_avalon_pio 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module switches\n2016.04.21.19:29:47 Info: Adding sys_clk \[altera_avalon_timer 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module sys_clk\n2016.04.21.19:29:47 Info: Adding timestamp_clk \[altera_avalon_timer 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module timestamp_clk\n2016.04.21.19:29:47 Info: Adding vga_controller \[altera_up_avalon_video_vga_controller 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module vga_controller\n2016.04.21.19:29:47 Info: Adding video_fifo \[altera_up_avalon_video_dual_clock_buffer 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module video_fifo\n2016.04.21.19:29:47 Info: Building connections\n2016.04.21.19:29:47 Info: Parameterizing connections\n2016.04.21.19:29:47 Info: Validating" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Parameterizing module leds\n2016.04.21.19:29:47 Info: Adding nios2_processor \[altera_nios2_gen2 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module nios2_processor\n2016.04.21.19:29:47 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module onchip_memory\n2016.04.21.19:29:47 Info: Adding pixel_buffer \[altera_up_avalon_sram 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module pixel_buffer\n2016.04.21.19:29:47 Info: Adding pixel_buffer_dma \[altera_up_avalon_video_pixel_buffer_dma 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module pixel_buffer_dma\n2016.04.21.19:29:47 Info: Adding rgb_resampler \[altera_up_avalon_video_rgb_resampler 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module rgb_resampler\n2016.04.21.19:29:47 Info: Adding scaler \[altera_up_avalon_video_scaler 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module scaler\n2016.04.21.19:29:47 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module sdram\n2016.04.21.19:29:47 Info: Adding switches \[altera_avalon_pio 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module switches\n2016.04.21.19:29:47 Info: Adding sys_clk \[altera_avalon_timer 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module sys_clk\n2016.04.21.19:29:47 Info: Adding timestamp_clk \[altera_avalon_timer 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module timestamp_clk\n2016.04.21.19:29:47 Info: Adding vga_controller \[altera_up_avalon_video_vga_controller 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module vga_controller\n2016.04.21.19:29:47 Info: Adding video_fifo \[altera_up_avalon_video_dual_clock_buffer 15.1\]\n2016.04.21.19:29:47 Info: Parameterizing module video_fifo\n2016.04.21.19:29:47 Info: Building connections\n2016.04.21.19:29:47 Info: Parameterizing connections\n2016.04.21.19:29:47 Info: Validating" 0 0 "Shell" 0 -1 1461288587428 ""}
{ "Info" "" "" "2016.04.21.19:29:47 Info: Done reading input file" {  } {  } 0 0 "2016.04.21.19:29:47 Info: Done reading input file" 0 0 "Shell" 0 -1 1461288587748 ""}
{ "Info" "" "" "2016.04.21.19:29:48 Info: nios_system.char_drawer: Character Resolution: 80 x 60" {  } {  } 0 0 "2016.04.21.19:29:48 Info: nios_system.char_drawer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1461288588016 ""}
{ "Error" "" "" "2016.04.21.19:29:48 Error: nios_system.clocks: Component altera_up_clocks 13.0 not found or could not be instantiated" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clocks: Component altera_up_clocks 13.0 not found or could not be instantiated" 0 0 "Shell" 0 -1 1461288588016 ""}
{ "Warning" "" "" "2016.04.21.19:29:48 Warning: nios_system.hw_only_clk: Period validation cannot be done because input clock is unknown." {  } {  } 0 0 "2016.04.21.19:29:48 Warning: nios_system.hw_only_clk: Period validation cannot be done because input clock is unknown." 0 0 "Shell" 0 -1 1461288588017 ""}
{ "Warning" "" "" "2016.04.21.19:29:48 Warning: nios_system.jtag_uart: Jtag Uart input clock need to be at least 50Mhz to operate properly" {  } {  } 0 0 "2016.04.21.19:29:48 Warning: nios_system.jtag_uart: Jtag Uart input clock need to be at least 50Mhz to operate properly" 0 0 "Shell" 0 -1 1461288588017 ""}
{ "Info" "" "" "2016.04.21.19:29:48 Info: nios_system.rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2016.04.21.19:29:48 Info: nios_system.rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1461288588017 ""}
{ "Info" "" "" "2016.04.21.19:29:48 Info: nios_system.scaler: Change in Resolution: 320 x 240 -> 640 x 480" {  } {  } 0 0 "2016.04.21.19:29:48 Info: nios_system.scaler: Change in Resolution: 320 x 240 -> 640 x 480" 0 0 "Shell" 0 -1 1461288588017 ""}
{ "Info" "" "" "2016.04.21.19:29:48 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.04.21.19:29:48 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1461288588017 ""}
{ "Warning" "" "" "2016.04.21.19:29:48 Warning: nios_system.sys_clk: Period validation cannot be done because input clock is unknown." {  } {  } 0 0 "2016.04.21.19:29:48 Warning: nios_system.sys_clk: Period validation cannot be done because input clock is unknown." 0 0 "Shell" 0 -1 1461288588018 ""}
{ "Warning" "" "" "2016.04.21.19:29:48 Warning: nios_system.timestamp_clk: Period validation cannot be done because input clock is unknown." {  } {  } 0 0 "2016.04.21.19:29:48 Warning: nios_system.timestamp_clk: Period validation cannot be done because input clock is unknown." 0 0 "Shell" 0 -1 1461288588018 ""}
{ "Warning" "" "" "2016.04.21.19:29:48 Warning: nios_system.vga_controller: Unable to verify clock frequency. Make sure the VGA clock has a frequency of 25.0 MHz." {  } {  } 0 0 "2016.04.21.19:29:48 Warning: nios_system.vga_controller: Unable to verify clock frequency. Make sure the VGA clock has a frequency of 25.0 MHz." 0 0 "Shell" 0 -1 1461288588018 ""}
{ "Info" "" "" "2016.04.21.19:29:48 Info: nios_system.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2016.04.21.19:29:48 Info: nios_system.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1461288588018 ""}
{ "Error" "pixel_buffer.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288588019 ""}
{ "Error" "pixel_buffer_dma.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288588019 ""}
{ "Error" "rgb_resampler.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288588019 ""}
{ "Error" "scaler.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288588019 ""}
{ "Error" "char_drawer.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288588019 ""}
{ "Error" "alpha_blender.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288588019 ""}
{ "Error" "vga_controller.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clocks.vga_clk" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clocks.vga_clk" 0 0 "Shell" 0 -1 1461288588020 ""}
{ "Error" "buttons.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clocks.vga_clk" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clocks.vga_clk" 0 0 "Shell" 0 -1 1461288588020 ""}
{ "Error" "pixel_buffer.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288588020 ""}
{ "Error" "pixel_buffer_dma.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288588020 ""}
{ "Error" "rgb_resampler.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288588020 ""}
{ "Error" "scaler.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288588021 ""}
{ "Error" "vga_controller.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288588022 ""}
{ "Error" "char_drawer.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288588022 ""}
{ "Error" "alpha_blender.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288588023 ""}
{ "Error" "buttons.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288588029 ""}
{ "Error" "video_fifo.clock_stream_in_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288588029 ""}
{ "Error" "video_fifo.clock_stream_out_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288588029 ""}
{ "Error" "pixel_buffer.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288588029 ""}
{ "Error" "pixel_buffer_dma.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288588029 ""}
{ "Error" "rgb_resampler.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288588029 ""}
{ "Error" "scaler.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288588030 ""}
{ "Error" "vga_controller.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288588030 ""}
{ "Error" "char_drawer.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288588030 ""}
{ "Error" "alpha_blender.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288588030 ""}
{ "Error" "buttons.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288588030 ""}
{ "Error" "video_fifo.clock_stream_in_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288588031 ""}
{ "Error" "video_fifo.clock_stream_out_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288588031 ""}
{ "Error" "" "" "2016.04.21.19:29:48 Error: nios_system.alpha_blender: alpha_blender.clk must be connected to a clock output" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.alpha_blender: alpha_blender.clk must be connected to a clock output" 0 0 "Shell" 0 -1 1461288588032 ""}
{ "Error" "" "" "2016.04.21.19:29:48 Error: nios_system.buttons: buttons.clk must be connected to a clock output" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.buttons: buttons.clk must be connected to a clock output" 0 0 "Shell" 0 -1 1461288588032 ""}
{ "Error" "" "" "2016.04.21.19:29:48 Error: nios_system.char_drawer: char_drawer.clk must be connected to a clock output\n2016.04.21.19:29:48 Error: nios_system.pixel_buffer: pixel_buffer.clk must be connected to a clock output\n2016.04.21.19:29:48 Error: nios_system.pixel_buffer_dma: pixel_buffer_dma.clk must be connected to a clock output\n2016.04.21.19:29:48 Error: nios_system.rgb_resampler: rgb_resampler.clk must be connected to a clock output\n2016.04.21.19:29:48 Error: nios_system.scaler: scaler.clk must be connected to a clock output\n2016.04.21.19:29:48 Error: nios_system.vga_controller: vga_controller.clk must be connected to a clock output\n2016.04.21.19:29:48 Error: nios_system.alpha_blender: alpha_blender.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.buttons: buttons.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.char_drawer: char_drawer.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.pixel_buffer: pixel_buffer.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.pixel_buffer_dma: pixel_buffer_dma.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.rgb_resampler: rgb_resampler.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.scaler: scaler.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.vga_controller: vga_controller.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.video_fifo: video_fifo.reset_stream_in must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.video_fifo: video_fifo.reset_stream_out must be connected to a reset source" {  } {  } 0 0 "2016.04.21.19:29:48 Error: nios_system.char_drawer: char_drawer.clk must be connected to a clock output\n2016.04.21.19:29:48 Error: nios_system.pixel_buffer: pixel_buffer.clk must be connected to a clock output\n2016.04.21.19:29:48 Error: nios_system.pixel_buffer_dma: pixel_buffer_dma.clk must be connected to a clock output\n2016.04.21.19:29:48 Error: nios_system.rgb_resampler: rgb_resampler.clk must be connected to a clock output\n2016.04.21.19:29:48 Error: nios_system.scaler: scaler.clk must be connected to a clock output\n2016.04.21.19:29:48 Error: nios_system.vga_controller: vga_controller.clk must be connected to a clock output\n2016.04.21.19:29:48 Error: nios_system.alpha_blender: alpha_blender.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.buttons: buttons.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.char_drawer: char_drawer.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.pixel_buffer: pixel_buffer.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.pixel_buffer_dma: pixel_buffer_dma.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.rgb_resampler: rgb_resampler.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.scaler: scaler.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.vga_controller: vga_controller.reset must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.video_fifo: video_fifo.reset_stream_in must be connected to a reset source\n2016.04.21.19:29:48 Error: nios_system.video_fifo: video_fifo.reset_stream_out must be connected to a reset source" 0 0 "Shell" 0 -1 1461288588036 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: qsys-generate succeeded." {  } {  } 0 0 "2016.04.21.19:29:51 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1461288591840 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1461288591840 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info:" {  } {  } 0 0 "2016.04.21.19:29:51 Info:" 0 0 "Shell" 0 -1 1461288591840 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1461288591840 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: qsys-generate C:\\Lab8_provided\\nios_system.qsys --synthesis=VERILOG --output-directory=C:\\Lab8_provided\\nios_system\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2016.04.21.19:29:51 Info: qsys-generate C:\\Lab8_provided\\nios_system.qsys --synthesis=VERILOG --output-directory=C:\\Lab8_provided\\nios_system\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1461288591840 ""}
{ "Info" "nios_system.qsys" "" "2016.04.21.19:29:51 Info: Loading Lab8_provided" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Loading Lab8_provided" 0 0 "Shell" 0 -1 1461288591840 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Reading input file" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Reading input file" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding alpha_blender \[altera_up_avalon_video_alpha_blender 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding alpha_blender \[altera_up_avalon_video_alpha_blender 15.1\]" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module alpha_blender" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module alpha_blender" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding buttons \[altera_up_avalon_parallel_port 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding buttons \[altera_up_avalon_parallel_port 15.1\]" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module buttons" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding char_drawer \[altera_up_avalon_video_character_buffer_with_dma 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding char_drawer \[altera_up_avalon_video_character_buffer_with_dma 15.1\]" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module char_drawer" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module char_drawer" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding clk_0 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module clk_0" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding clk_1 \[clock_source 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding clk_1 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module clk_1" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module clk_1" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding clocks \[altera_up_clocks 13.0\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding clocks \[altera_up_clocks 13.0\]" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Warning" "" "" "2016.04.21.19:29:51 Warning: clocks: Component type altera_up_clocks is not in the library" {  } {  } 0 0 "2016.04.21.19:29:51 Warning: clocks: Component type altera_up_clocks is not in the library" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module clocks" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module clocks" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding hw_only_clk \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding hw_only_clk \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module hw_only_clk" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module hw_only_clk" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding leds \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding leds \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module leds" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1461288591902 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding nios2_processor \[altera_nios2_gen2 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding nios2_processor \[altera_nios2_gen2 15.1\]" 0 0 "Shell" 0 -1 1461288591918 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module nios2_processor" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module nios2_processor" 0 0 "Shell" 0 -1 1461288591919 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 15.1\]" 0 0 "Shell" 0 -1 1461288591920 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module onchip_memory" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module onchip_memory" 0 0 "Shell" 0 -1 1461288591920 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding pixel_buffer \[altera_up_avalon_sram 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding pixel_buffer \[altera_up_avalon_sram 15.1\]" 0 0 "Shell" 0 -1 1461288591921 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module pixel_buffer" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module pixel_buffer" 0 0 "Shell" 0 -1 1461288591921 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding pixel_buffer_dma \[altera_up_avalon_video_pixel_buffer_dma 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding pixel_buffer_dma \[altera_up_avalon_video_pixel_buffer_dma 15.1\]" 0 0 "Shell" 0 -1 1461288591921 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module pixel_buffer_dma" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module pixel_buffer_dma" 0 0 "Shell" 0 -1 1461288591921 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding rgb_resampler \[altera_up_avalon_video_rgb_resampler 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding rgb_resampler \[altera_up_avalon_video_rgb_resampler 15.1\]" 0 0 "Shell" 0 -1 1461288591922 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module rgb_resampler" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module rgb_resampler" 0 0 "Shell" 0 -1 1461288591922 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding scaler \[altera_up_avalon_video_scaler 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding scaler \[altera_up_avalon_video_scaler 15.1\]" 0 0 "Shell" 0 -1 1461288591922 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module scaler" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module scaler" 0 0 "Shell" 0 -1 1461288591923 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1461288591923 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module sdram" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding switches \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding switches \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module switches" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding sys_clk \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding sys_clk \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module sys_clk" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module sys_clk" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding timestamp_clk \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding timestamp_clk \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module timestamp_clk" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module timestamp_clk" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding vga_controller \[altera_up_avalon_video_vga_controller 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding vga_controller \[altera_up_avalon_video_vga_controller 15.1\]" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module vga_controller" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module vga_controller" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Adding video_fifo \[altera_up_avalon_video_dual_clock_buffer 15.1\]" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Adding video_fifo \[altera_up_avalon_video_dual_clock_buffer 15.1\]" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing module video_fifo" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing module video_fifo" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Building connections" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Building connections" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Parameterizing connections" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:51 Info: Validating" {  } {  } 0 0 "2016.04.21.19:29:51 Info: Validating" 0 0 "Shell" 0 -1 1461288591924 ""}
{ "Info" "" "" "2016.04.21.19:29:52 Info: Done reading input file" {  } {  } 0 0 "2016.04.21.19:29:52 Info: Done reading input file" 0 0 "Shell" 0 -1 1461288592241 ""}
{ "Info" "" "" "2016.04.21.19:29:52 Info: nios_system.char_drawer: Character Resolution: 80 x 60" {  } {  } 0 0 "2016.04.21.19:29:52 Info: nios_system.char_drawer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1461288592515 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.clocks: Component altera_up_clocks 13.0 not found or could not be instantiated" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clocks: Component altera_up_clocks 13.0 not found or could not be instantiated" 0 0 "Shell" 0 -1 1461288592516 ""}
{ "Warning" "" "" "2016.04.21.19:29:52 Warning: nios_system.hw_only_clk: Period validation cannot be done because input clock is unknown." {  } {  } 0 0 "2016.04.21.19:29:52 Warning: nios_system.hw_only_clk: Period validation cannot be done because input clock is unknown." 0 0 "Shell" 0 -1 1461288592516 ""}
{ "Warning" "" "" "2016.04.21.19:29:52 Warning: nios_system.jtag_uart: Jtag Uart input clock need to be at least 50Mhz to operate properly" {  } {  } 0 0 "2016.04.21.19:29:52 Warning: nios_system.jtag_uart: Jtag Uart input clock need to be at least 50Mhz to operate properly" 0 0 "Shell" 0 -1 1461288592516 ""}
{ "Info" "" "" "2016.04.21.19:29:52 Info: nios_system.rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2016.04.21.19:29:52 Info: nios_system.rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1461288592516 ""}
{ "Info" "" "" "2016.04.21.19:29:52 Info: nios_system.scaler: Change in Resolution: 320 x 240 -> 640 x 480" {  } {  } 0 0 "2016.04.21.19:29:52 Info: nios_system.scaler: Change in Resolution: 320 x 240 -> 640 x 480" 0 0 "Shell" 0 -1 1461288592516 ""}
{ "Info" "" "" "2016.04.21.19:29:52 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.04.21.19:29:52 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1461288592516 ""}
{ "Warning" "" "" "2016.04.21.19:29:52 Warning: nios_system.sys_clk: Period validation cannot be done because input clock is unknown." {  } {  } 0 0 "2016.04.21.19:29:52 Warning: nios_system.sys_clk: Period validation cannot be done because input clock is unknown." 0 0 "Shell" 0 -1 1461288592517 ""}
{ "Warning" "" "" "2016.04.21.19:29:52 Warning: nios_system.timestamp_clk: Period validation cannot be done because input clock is unknown." {  } {  } 0 0 "2016.04.21.19:29:52 Warning: nios_system.timestamp_clk: Period validation cannot be done because input clock is unknown." 0 0 "Shell" 0 -1 1461288592517 ""}
{ "Warning" "" "" "2016.04.21.19:29:52 Warning: nios_system.vga_controller: Unable to verify clock frequency. Make sure the VGA clock has a frequency of 25.0 MHz." {  } {  } 0 0 "2016.04.21.19:29:52 Warning: nios_system.vga_controller: Unable to verify clock frequency. Make sure the VGA clock has a frequency of 25.0 MHz." 0 0 "Shell" 0 -1 1461288592517 ""}
{ "Info" "" "" "2016.04.21.19:29:52 Info: nios_system.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2016.04.21.19:29:52 Info: nios_system.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1461288592517 ""}
{ "Error" "pixel_buffer.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288592518 ""}
{ "Error" "pixel_buffer_dma.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288592519 ""}
{ "Error" "rgb_resampler.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288592519 ""}
{ "Error" "scaler.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288592519 ""}
{ "Error" "char_drawer.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288592519 ""}
{ "Error" "alpha_blender.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clocks.sys_clk" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clocks.sys_clk" 0 0 "Shell" 0 -1 1461288592519 ""}
{ "Error" "vga_controller.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clocks.vga_clk" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clocks.vga_clk" 0 0 "Shell" 0 -1 1461288592520 ""}
{ "Error" "buttons.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clocks.vga_clk" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clocks.vga_clk" 0 0 "Shell" 0 -1 1461288592520 ""}
{ "Error" "pixel_buffer.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288592520 ""}
{ "Error" "pixel_buffer_dma.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288592520 ""}
{ "Error" "rgb_resampler.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288592520 ""}
{ "Error" "scaler.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288592520 ""}
{ "Error" "vga_controller.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288592520 ""}
{ "Error" "char_drawer.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288592520 ""}
{ "Error" "alpha_blender.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288592521 ""}
{ "Error" "buttons.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288592521 ""}
{ "Error" "video_fifo.clock_stream_in_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288592521 ""}
{ "Error" "video_fifo.clock_stream_out_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.clk_0.clk_reset" 0 0 "Shell" 0 -1 1461288592521 ""}
{ "Error" "pixel_buffer.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288592521 ""}
{ "Error" "pixel_buffer_dma.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288592521 ""}
{ "Error" "rgb_resampler.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288592521 ""}
{ "Error" "scaler.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288592521 ""}
{ "Error" "vga_controller.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288592522 ""}
{ "Error" "char_drawer.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288592522 ""}
{ "Error" "alpha_blender.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288592522 ""}
{ "Error" "buttons.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288592522 ""}
{ "Error" "video_fifo.clock_stream_in_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288592522 ""}
{ "Error" "video_fifo.clock_stream_out_reset: Missing connection end (try "Remove Dangling Connections")" "" "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.nios2_processor.debug_reset_request" 0 0 "Shell" 0 -1 1461288592522 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.alpha_blender: alpha_blender.clk must be connected to a clock output" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.alpha_blender: alpha_blender.clk must be connected to a clock output" 0 0 "Shell" 0 -1 1461288592523 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.buttons: buttons.clk must be connected to a clock output" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.buttons: buttons.clk must be connected to a clock output" 0 0 "Shell" 0 -1 1461288592523 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.char_drawer: char_drawer.clk must be connected to a clock output" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.char_drawer: char_drawer.clk must be connected to a clock output" 0 0 "Shell" 0 -1 1461288592524 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.pixel_buffer: pixel_buffer.clk must be connected to a clock output" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.pixel_buffer: pixel_buffer.clk must be connected to a clock output" 0 0 "Shell" 0 -1 1461288592524 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.pixel_buffer_dma: pixel_buffer_dma.clk must be connected to a clock output" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.pixel_buffer_dma: pixel_buffer_dma.clk must be connected to a clock output" 0 0 "Shell" 0 -1 1461288592524 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.rgb_resampler: rgb_resampler.clk must be connected to a clock output" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.rgb_resampler: rgb_resampler.clk must be connected to a clock output" 0 0 "Shell" 0 -1 1461288592524 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.scaler: scaler.clk must be connected to a clock output" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.scaler: scaler.clk must be connected to a clock output" 0 0 "Shell" 0 -1 1461288592524 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.vga_controller: vga_controller.clk must be connected to a clock output" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.vga_controller: vga_controller.clk must be connected to a clock output" 0 0 "Shell" 0 -1 1461288592524 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.alpha_blender: alpha_blender.reset must be connected to a reset source" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.alpha_blender: alpha_blender.reset must be connected to a reset source" 0 0 "Shell" 0 -1 1461288592525 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.buttons: buttons.reset must be connected to a reset source" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.buttons: buttons.reset must be connected to a reset source" 0 0 "Shell" 0 -1 1461288592525 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.char_drawer: char_drawer.reset must be connected to a reset source" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.char_drawer: char_drawer.reset must be connected to a reset source" 0 0 "Shell" 0 -1 1461288592525 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.pixel_buffer: pixel_buffer.reset must be connected to a reset source" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.pixel_buffer: pixel_buffer.reset must be connected to a reset source" 0 0 "Shell" 0 -1 1461288592526 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.pixel_buffer_dma: pixel_buffer_dma.reset must be connected to a reset source" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.pixel_buffer_dma: pixel_buffer_dma.reset must be connected to a reset source" 0 0 "Shell" 0 -1 1461288592526 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.rgb_resampler: rgb_resampler.reset must be connected to a reset source" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.rgb_resampler: rgb_resampler.reset must be connected to a reset source" 0 0 "Shell" 0 -1 1461288592526 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.scaler: scaler.reset must be connected to a reset source" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.scaler: scaler.reset must be connected to a reset source" 0 0 "Shell" 0 -1 1461288592526 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.vga_controller: vga_controller.reset must be connected to a reset source" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.vga_controller: vga_controller.reset must be connected to a reset source" 0 0 "Shell" 0 -1 1461288592526 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.video_fifo: video_fifo.reset_stream_in must be connected to a reset source" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.video_fifo: video_fifo.reset_stream_in must be connected to a reset source" 0 0 "Shell" 0 -1 1461288592526 ""}
{ "Error" "" "" "2016.04.21.19:29:52 Error: nios_system.video_fifo: video_fifo.reset_stream_out must be connected to a reset source" {  } {  } 0 0 "2016.04.21.19:29:52 Error: nios_system.video_fifo: video_fifo.reset_stream_out must be connected to a reset source" 0 0 "Shell" 0 -1 1461288592526 ""}
{ "Info" "" "" "2016.04.21.19:29:53 Info: nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2016.04.21.19:29:53 Info: nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1461288593189 ""}
{ "Error" "" "" "2016.04.21.19:29:53 Error: pixel_buffer_dma_avalon_pixel_dma_master_translator.avalon_anti_master_0: Cannot connect pixel_buffer_dma_avalon_pixel_dma_master_translator.reset because pixel_buffer_dma.reset is not connected. If pixel_buffer_dma.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2016.04.21.19:29:53 Error: pixel_buffer_dma_avalon_pixel_dma_master_translator.avalon_anti_master_0: Cannot connect pixel_buffer_dma_avalon_pixel_dma_master_translator.reset because pixel_buffer_dma.reset is not connected. If pixel_buffer_dma.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1461288593495 ""}
{ "Error" "" "" "2016.04.21.19:29:53 Error: pixel_buffer_avalon_sram_slave_translator.avalon_anti_slave_0: Cannot connect pixel_buffer_avalon_sram_slave_translator.reset because pixel_buffer.reset is not connected. If pixel_buffer.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2016.04.21.19:29:53 Error: pixel_buffer_avalon_sram_slave_translator.avalon_anti_slave_0: Cannot connect pixel_buffer_avalon_sram_slave_translator.reset because pixel_buffer.reset is not connected. If pixel_buffer.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1461288593520 ""}
{ "Error" "" "" "2016.04.21.19:29:53 Error: char_drawer_avalon_char_buffer_slave_translator.avalon_anti_slave_0: Cannot connect char_drawer_avalon_char_buffer_slave_translator.reset because char_drawer.reset is not connected. If char_drawer.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2016.04.21.19:29:53 Error: char_drawer_avalon_char_buffer_slave_translator.avalon_anti_slave_0: Cannot connect char_drawer_avalon_char_buffer_slave_translator.reset because char_drawer.reset is not connected. If char_drawer.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1461288593528 ""}
{ "Error" "" "" "2016.04.21.19:29:53 Error: char_drawer_avalon_char_control_slave_translator.avalon_anti_slave_0: Cannot connect char_drawer_avalon_char_control_slave_translator.reset because char_drawer.reset is not connected. If char_drawer.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2016.04.21.19:29:53 Error: char_drawer_avalon_char_control_slave_translator.avalon_anti_slave_0: Cannot connect char_drawer_avalon_char_control_slave_translator.reset because char_drawer.reset is not connected. If char_drawer.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1461288593554 ""}
{ "Error" "" "" "2016.04.21.19:29:53 Error: pixel_buffer_dma_avalon_control_slave_translator.avalon_anti_slave_0: Cannot connect pixel_buffer_dma_avalon_control_slave_translator.reset because pixel_buffer_dma.reset is not connected. If pixel_buffer_dma.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2016.04.21.19:29:53 Error: pixel_buffer_dma_avalon_control_slave_translator.avalon_anti_slave_0: Cannot connect pixel_buffer_dma_avalon_control_slave_translator.reset because pixel_buffer_dma.reset is not connected. If pixel_buffer_dma.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1461288593562 ""}
{ "Error" "" "" "2016.04.21.19:29:53 Error: buttons_avalon_parallel_port_slave_translator.avalon_anti_slave_0: Cannot connect buttons_avalon_parallel_port_slave_translator.reset because buttons.reset is not connected. If buttons.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2016.04.21.19:29:53 Error: buttons_avalon_parallel_port_slave_translator.avalon_anti_slave_0: Cannot connect buttons_avalon_parallel_port_slave_translator.reset because buttons.reset is not connected. If buttons.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1461288593577 ""}
{ "Warning" "" "" "2016.04.21.19:29:55 Warning: nios2_processor.irq: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2016.04.21.19:29:55 Warning: nios2_processor.irq: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1461288595467 ""}
{ "Error" "" "" "2016.04.21.19:29:55 Error: Cannot find clock for hw_only_clk.clk. If hw_only_clk.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:55 Error: Cannot find clock for hw_only_clk.clk. If hw_only_clk.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller in the generated RTL." 0 0 "Shell" 0 -1 1461288595479 ""}
{ "Error" "" "" "2016.04.21.19:29:55 Error: Cannot find clock for jtag_uart.clk. If jtag_uart.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_001, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_001 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:55 Error: Cannot find clock for jtag_uart.clk. If jtag_uart.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_001, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_001 in the generated RTL." 0 0 "Shell" 0 -1 1461288595479 ""}
{ "Error" "" "" "2016.04.21.19:29:55 Error: Cannot find clock for leds.clk. If leds.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_002, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_002 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:55 Error: Cannot find clock for leds.clk. If leds.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_002, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_002 in the generated RTL." 0 0 "Shell" 0 -1 1461288595479 ""}
{ "Error" "" "" "2016.04.21.19:29:55 Error: Cannot find clock for nios2_processor.clk. If nios2_processor.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_003, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_003 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:55 Error: Cannot find clock for nios2_processor.clk. If nios2_processor.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_003, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_003 in the generated RTL." 0 0 "Shell" 0 -1 1461288595479 ""}
{ "Error" "" "" "2016.04.21.19:29:55 Error: Cannot find clock for onchip_memory.clk1. If onchip_memory.clk1 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_004, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_004 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:55 Error: Cannot find clock for onchip_memory.clk1. If onchip_memory.clk1 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_004, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_004 in the generated RTL." 0 0 "Shell" 0 -1 1461288595479 ""}
{ "Error" "" "" "2016.04.21.19:29:55 Error: Cannot find clock for sdram.clk. If sdram.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_005, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_005 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:55 Error: Cannot find clock for sdram.clk. If sdram.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_005, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_005 in the generated RTL." 0 0 "Shell" 0 -1 1461288595496 ""}
{ "Error" "" "" "2016.04.21.19:29:55 Error: Cannot find clock for switches.clk. If switches.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_006, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_006 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:55 Error: Cannot find clock for switches.clk. If switches.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_006, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_006 in the generated RTL." 0 0 "Shell" 0 -1 1461288595498 ""}
{ "Error" "" "" "2016.04.21.19:29:55 Error: Cannot find clock for sys_clk.clk. If sys_clk.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_007, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_007 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:55 Error: Cannot find clock for sys_clk.clk. If sys_clk.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_007, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_007 in the generated RTL." 0 0 "Shell" 0 -1 1461288595501 ""}
{ "Error" "" "" "2016.04.21.19:29:55 Error: Cannot find clock for timestamp_clk.clk. If timestamp_clk.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_008, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_008 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:55 Error: Cannot find clock for timestamp_clk.clk. If timestamp_clk.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_008, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_008 in the generated RTL." 0 0 "Shell" 0 -1 1461288595501 ""}
{ "Error" "" "" "2016.04.21.19:29:55 Error: Cannot find clock for irq_mapper.clk. If irq_mapper.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_009, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_009 in the generated RTL." {  } {  } 0 0 "2016.04.21.19:29:55 Error: Cannot find clock for irq_mapper.clk. If irq_mapper.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_009, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_009 in the generated RTL." 0 0 "Shell" 0 -1 1461288595501 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk:clk_out (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk:clk_out (clk)\"" 0 0 "Shell" 0 -1 1461288596520 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_1:clk:clk_out (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_1:clk:clk_out (clk)\"" 0 0 "Shell" 0 -1 1461288596521 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for sdram:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for sdram:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288596521 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for jtag_uart:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for jtag_uart:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288596521 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for leds:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for leds:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288596521 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for switches:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for switches:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288596521 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288596522 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for sys_clk:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for sys_clk:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288596522 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for timestamp_clk:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for timestamp_clk:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288596522 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for hw_only_clk:clk:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for hw_only_clk:clk:clk (clk)\"" 0 0 "Shell" 0 -1 1461288596522 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for onchip_memory:clk1:clk (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for onchip_memory:clk1:clk (clk)\"" 0 0 "Shell" 0 -1 1461288596522 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for video_fifo:clock_stream_in:clk_stream_in (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for video_fifo:clock_stream_in:clk_stream_in (clk)\"" 0 0 "Shell" 0 -1 1461288596522 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for video_fifo:clock_stream_out:clk_stream_out (clk)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for video_fifo:clock_stream_out:clk_stream_out (clk)\"" 0 0 "Shell" 0 -1 1461288596522 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" 0 0 "Shell" 0 -1 1461288596522 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" 0 0 "Shell" 0 -1 1461288596523 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" 0 0 "Shell" 0 -1 1461288596523 ""}
{ "Warning" "" "" "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\ncom.altera.hdlwriter.EntityWritingException: Connection  is not connected pixel_buffer_dma:avalon_pixel_dma_master -> ?" {  } {  } 0 0 "2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\n2016.04.21.19:29:56 Warning: nios_system: \"No matching role found for nios2_processor:debug_reset_request:debug_reset_request (reset)\"\ncom.altera.hdlwriter.EntityWritingException: Connection  is not connected pixel_buffer_dma:avalon_pixel_dma_master -> ?" 0 0 "Shell" 0 -1 1461288596525 ""}
{ "Info" "" "" "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:431)" {  } {  } 0 0 "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:431)" 0 0 "Shell" 0 -1 1461288596555 ""}
{ "Info" "" "" "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122)" {  } {  } 0 0 "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122)" 0 0 "Shell" 0 -1 1461288596555 ""}
{ "Info" "" "" "    at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40)" {  } {  } 0 0 "    at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40)" 0 0 "Shell" 0 -1 1461288596555 ""}
{ "Info" "" "" "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61)" {  } {  } 0 0 "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61)" 0 0 "Shell" 0 -1 1461288596556 ""}
{ "Info" "" "" "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)" {  } {  } 0 0 "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)" 0 0 "Shell" 0 -1 1461288596556 ""}
{ "Info" "" "" "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)" {  } {  } 0 0 "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)" 0 0 "Shell" 0 -1 1461288596556 ""}
{ "Info" "" "" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:518)" {  } {  } 0 0 "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:518)" 0 0 "Shell" 0 -1 1461288596556 ""}
{ "Info" "" "" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:464)" {  } {  } 0 0 "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:464)" 0 0 "Shell" 0 -1 1461288596556 ""}
{ "Info" "" "" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" {  } {  } 0 0 "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" 0 0 "Shell" 0 -1 1461288596557 ""}
{ "Info" "" "" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:730)" {  } {  } 0 0 "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:730)" 0 0 "Shell" 0 -1 1461288596557 ""}
{ "Info" "" "" "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generateSynthesis(QsysGenerationTask.java:589)" {  } {  } 0 0 "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generateSynthesis(QsysGenerationTask.java:589)" 0 0 "Shell" 0 -1 1461288596557 ""}
{ "Info" "" "" "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generate(QsysGenerationTask.java:363)" {  } {  } 0 0 "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generate(QsysGenerationTask.java:363)" 0 0 "Shell" 0 -1 1461288596557 ""}
{ "Info" "" "" "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.run(QsysGenerationTask.java:127)" {  } {  } 0 0 "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.run(QsysGenerationTask.java:127)" 0 0 "Shell" 0 -1 1461288596557 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.createGenerationTaskOuter(QsysGenerate.java:617)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.createGenerationTaskOuter(QsysGenerate.java:617)" 0 0 "Shell" 0 -1 1461288596557 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.runGenerationFlow(QsysGenerate.java:546)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.runGenerationFlow(QsysGenerate.java:546)" 0 0 "Shell" 0 -1 1461288596557 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.act(QsysGenerate.java:339)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.act(QsysGenerate.java:339)" 0 0 "Shell" 0 -1 1461288596557 ""}
{ "Info" "" "" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" {  } {  } 0 0 "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" 0 0 "Shell" 0 -1 1461288596557 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.main(QsysGenerate.java:159)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.main(QsysGenerate.java:159)" 0 0 "Shell" 0 -1 1461288596557 ""}
{ "Info" "" "" "2016.04.21.19:29:56 Info: nios_system: Done \"nios_system\" with 1 modules, 0 files" {  } {  } 0 0 "2016.04.21.19:29:56 Info: nios_system: Done \"nios_system\" with 1 modules, 0 files" 0 0 "Shell" 0 -1 1461288596557 ""}
{ "Error" "" "" "2016.04.21.19:29:56 Error: qsys-generate failed with exit code 1: 63 Errors, 42 Warnings" {  } {  } 0 0 "2016.04.21.19:29:56 Error: qsys-generate failed with exit code 1: 63 Errors, 42 Warnings" 0 0 "Shell" 0 -1 1461288596753 ""}
{ "Info" "" "" "2016.04.21.19:29:56 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2016.04.21.19:29:56 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1461288596753 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "nios_system.BAK.qsys nios_system.qsys " "Restoring file \"nios_system.BAK.qsys\" to \"nios_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1461288596817 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "nios_system.qsys " "Error upgrading Qsys file \"nios_system.qsys\"" {  } {  } 0 14923 "Error upgrading Qsys file \"%1!s!\"" 0 0 "Shell" 0 -1 1461288596819 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "nios_system.qsys " "Unable to automatically upgrade Qsys component. Please manually upgrade \"nios_system.qsys\" in Qsys" {  } {  } 0 11890 "Unable to automatically upgrade Qsys component. Please manually upgrade \"%1!s!\" in Qsys" 0 0 "Shell" 0 -1 1461288596820 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1461288596923 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 126 s 53 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 126 errors, 53 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461288596923 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 21 19:29:56 2016 " "Processing ended: Thu Apr 21 19:29:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461288596923 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461288596923 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461288596923 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1461288596923 ""}
