Verilator Tree Dump (format 0x3900) from <e44863> to <e45609>
     NETLIST 0x56456bef6f80 <e1> {a0}
    1: MODULE 0x56456c135040 <e19130> {c4}  TOP  L1 [P]
    1:2: VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2: VAR 0x56456c1355d0 <e19139> {c6} @dt=0x56456bf0a940@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x56456c135970 <e19145> {c7} @dt=0x56456bf0a940@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c135d10 <e19151> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2: VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2: VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2: VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2: VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2: VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2: VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2: VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2: VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2: VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2: VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2: VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2: VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2: VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2: VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2: VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2: VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2: VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2: VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2: VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2: VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2: VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2: VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2: VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2: VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2: VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2: VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2: VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2: VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2: VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2: VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2: VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2: VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2: VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2: VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2: VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2: VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2: VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2: VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2: VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2: VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2: VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2: VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2: VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2: VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2: VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2: VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2: VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2: VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2: VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2: VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2: VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2: VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2: VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2: VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2: VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2: VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2: VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2: VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2: VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2: VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2: VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2: VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2: VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2: VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2: VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2: VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2: TOPSCOPE 0x56456c26bc70 <e26765> {c4}
    1:2:2: SCOPE 0x56456c261250 <e26763> {c4}  TOP
    1:2:2:1: VARSCOPE 0x56456c278640 <e26767> {c5} @dt=0x56456bf0a940@(G/w1)  TOP->clk -> VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:2:1: VARSCOPE 0x56456c279130 <e26770> {c6} @dt=0x56456bf0a940@(G/w1)  TOP->reset -> VAR 0x56456c1355d0 <e19139> {c6} @dt=0x56456bf0a940@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:1: VARSCOPE 0x56456c26c630 <e26773> {c7} @dt=0x56456bf0a940@(G/w1)  TOP->active -> VAR 0x56456c135970 <e19145> {c7} @dt=0x56456bf0a940@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:2:1: VARSCOPE 0x56456c274d20 <e26776> {c8} @dt=0x56456bf2afc0@(G/w32)  TOP->register_v0 -> VAR 0x56456c135d10 <e19151> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:2:1: VARSCOPE 0x56456c2704a0 <e26779> {c11} @dt=0x56456bf0a940@(G/w1)  TOP->clk_enable -> VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:2:1: VARSCOPE 0x56456c26ddd0 <e26782> {c14} @dt=0x56456bf2afc0@(G/w32)  TOP->instr_address -> VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:2:1: VARSCOPE 0x56456c271250 <e26785> {c15} @dt=0x56456bf2afc0@(G/w32)  TOP->instr_readdata -> VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:2:1: VARSCOPE 0x56456c26e8b0 <e26788> {c18} @dt=0x56456bf2afc0@(G/w32)  TOP->data_address -> VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:2:1: VARSCOPE 0x56456c26e3e0 <e26791> {c19} @dt=0x56456bf0a940@(G/w1)  TOP->data_write -> VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:2:1: VARSCOPE 0x56456c270d60 <e26794> {c20} @dt=0x56456bf0a940@(G/w1)  TOP->data_read -> VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:2:1: VARSCOPE 0x56456c2613f0 <e26797> {c21} @dt=0x56456bf2afc0@(G/w32)  TOP->data_writedata -> VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:2:1: VARSCOPE 0x56456c260240 <e26800> {c22} @dt=0x56456bf2afc0@(G/w32)  TOP->data_readdata -> VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:2:1: VARSCOPE 0x56456c27b7c0 <e26850> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__internal_clk [CIRC] -> VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:2:1: VARSCOPE 0x56456c27b8a0 <e26853> {c27} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__HI_LO_output -> VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:2:1: VARSCOPE 0x56456c27b980 <e26856> {c31} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_prime -> VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:2:1: VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:1: VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27bde0 <e26871> {c37} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_decode -> VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27bec0 <e26874> {c38} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_decode -> VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27bfa0 <e26877> {c39} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_decode -> VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27c080 <e26880> {c40} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_decode -> VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27c160 <e26883> {c41} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_decode -> VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27c320 <e26889> {c43} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_decode -> VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27c4e0 <e26895> {c45} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_decode -> VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:1: VARSCOPE 0x56456c27fb00 <e26949> {c73} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_execute -> VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:1: VARSCOPE 0x56456c27fbe0 <e26952> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:1: VARSCOPE 0x56456c27fcc0 <e26955> {c75} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_execute -> VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:1: VARSCOPE 0x56456c27fda0 <e26958> {c76} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_execute -> VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:1: VARSCOPE 0x56456c27fe80 <e26961> {c77} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_execute -> VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:1: VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:1: VARSCOPE 0x56456c280040 <e26967> {c79} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_execute -> VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:1: VARSCOPE 0x56456c280120 <e26970> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_execute -> VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:1: VARSCOPE 0x56456c280200 <e26973> {c83} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_execute -> VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:1: VARSCOPE 0x56456c2802e0 <e26976> {c84} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_execute -> VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:1: VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:1: VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:1: VARSCOPE 0x56456c280580 <e26985> {c87} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_execute -> VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:1: VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:1: VARSCOPE 0x56456c280740 <e26991> {c89} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_execute -> VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2:1: VARSCOPE 0x56456c280820 <e26994> {c90} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_execute -> VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2:1: VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:1: VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1: VARSCOPE 0x56456c280ac0 <e27003> {c93} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rd_execute -> VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:1: VARSCOPE 0x56456c280ba0 <e27006> {c94} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_execute -> VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:1: VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:1: VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1: VARSCOPE 0x56456c280e40 <e27015> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:1: VARSCOPE 0x56456c280f20 <e27018> {c100} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_memory -> VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2:1: VARSCOPE 0x56456c281000 <e27021> {c101} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_memory -> VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2:1: VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:1: VARSCOPE 0x56456c2811c0 <e27027> {c105} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_memory -> VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2:1: VARSCOPE 0x56456c2812a0 <e27030> {c106} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_memory -> VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2:1: VARSCOPE 0x56456c281460 <e27036> {c108} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_memory -> VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2:1: VARSCOPE 0x56456c281540 <e27039> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_writeback -> VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:1: VARSCOPE 0x56456c281620 <e27042> {c112} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_writeback -> VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2:1: VARSCOPE 0x56456c281700 <e27045> {c113} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_writeback -> VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2:1: VARSCOPE 0x56456c2817e0 <e27048> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_writeback -> VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:1: VARSCOPE 0x56456c2818c0 <e27051> {c117} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__result_writeback -> VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:1: VARSCOPE 0x56456c2819a0 <e27054> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:1: VARSCOPE 0x56456c281a80 <e27057> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:1: VARSCOPE 0x56456c281b60 <e27060> {c120} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_writeback -> VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2:1: VARSCOPE 0x56456c281c40 <e27063> {c121} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__read_data_writeback -> VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2:1: VARSCOPE 0x56456c281d20 <e27066> {c124} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_fetch -> VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2:1: VARSCOPE 0x56456c281e00 <e27069> {c125} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_decode -> VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2:1: VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:1: VARSCOPE 0x56456c282180 <e27081> {c129} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_A_execute -> VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:1: VARSCOPE 0x56456c282260 <e27084> {c130} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_B_execute -> VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:1: VARSCOPE 0x56456c2870f0 <e27146> {n12} @dt=0x56456c05a540@(w32)u[31:0]  TOP->mips_cpu__DOT__register_file__DOT__registers -> VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:2:1: VARSCOPE 0x56456c2871d0 <e27149> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file__DOT__HI_reg -> VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:2:1: VARSCOPE 0x56456c2872b0 <e27152> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file__DOT__LO_reg -> VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:2:1: VARSCOPE 0x56456c293c30 <e27284> {g16} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__op -> VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2:1: VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:1: VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:1: VARSCOPE 0x56456c2ee200 <e27897> {i25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__lwstall -> VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:1: VARSCOPE 0x56456c2ee360 <e27900> {i26} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__branchstall -> VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1: VARSCOPE 0x56456c3f72f0 <e43062> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__internal_clk -> VAR 0x56456c3ffcd0 <e43059> {c25} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__internal_clk BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3e3000 <e43099> {n12} @dt=0x56456c3f90e0@(G/w5)  TOP->__Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 -> VAR 0x56456c3f8c10 <e43096> {n12} @dt=0x56456c3f90e0@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3f48d0 <e43114> {n12} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 -> VAR 0x56456c3f89d0 <e43111> {n12} @dt=0x56456bf2afc0@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3f17f0 <e43127> {n12} @dt=0x56456c3f49b0@(G/w1)  TOP->__Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 -> VAR 0x56456c3f3330 <e43124> {n12} @dt=0x56456c3f49b0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3eb940 <e43177> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file__DOT__HI_reg -> VAR 0x56456c3edd70 <e43174> {n13} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__HI_reg BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3e9080 <e43208> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file__DOT__LO_reg -> VAR 0x56456c3e92c0 <e43205> {n13} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__LO_reg BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3e6880 <e43239> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c3e6e20 <e43236> {c32} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_fetch BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456bf0c480 <e43270> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456bf0c6c0 <e43267> {c52} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_plus_four_decode BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c401e50 <e43301> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__instruction_decode -> VAR 0x56456c3ff7e0 <e43298> {c51} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__instruction_decode BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3ff4d0 <e43332> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__Rs_execute -> VAR 0x56456c3ff1e0 <e43329> {c91} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rs_execute BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3ebdc0 <e43363> {c93} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__Rd_execute -> VAR 0x56456c46d920 <e43360> {c93} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rd_execute BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c461a60 <e43394> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__Rt_execute -> VAR 0x56456c464b60 <e43391> {c92} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rt_execute BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3e5c30 <e43425> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->__Vdly__mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c3e5a30 <e43422> {c78} @dt=0x56456bf38e40@(G/w6)  __Vdly__mips_cpu__DOT__ALU_function_execute BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c470ab0 <e43456> {c79} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__hi_lo_register_write_execute -> VAR 0x56456c4708b0 <e43453> {c79} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_execute BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3f5660 <e43487> {c73} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_destination_execute -> VAR 0x56456c3f5460 <e43484> {c73} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_destination_execute BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3ea020 <e43518> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_write_execute -> VAR 0x56456c3f2f10 <e43515> {c80} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_execute BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3f2190 <e43549> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c3f1f90 <e43546> {c74} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_execute BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c402910 <e43580> {c75} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_write_execute -> VAR 0x56456c402710 <e43577> {c75} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_execute BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c484840 <e43611> {c77} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__ALU_src_B_execute -> VAR 0x56456c484640 <e43608> {c77} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__ALU_src_B_execute BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3ef310 <e43642> {c94} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__sign_imm_execute -> VAR 0x56456c3ef130 <e43639> {c94} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__sign_imm_execute BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3e7620 <e43673> {c83} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file_output_A_execute -> VAR 0x56456c3e73c0 <e43670> {c83} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_A_execute BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3e82f0 <e43704> {c84} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file_output_B_execute -> VAR 0x56456c3e8090 <e43701> {c84} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_B_execute BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c400bf0 <e43735> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c400990 <e43732> {c104} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_memory BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3ec2b0 <e43766> {c101} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__hi_lo_register_write_memory -> VAR 0x56456c3ec050 <e43763> {c101} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_memory BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3ecf80 <e43797> {c100} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_write_memory -> VAR 0x56456c3ecd20 <e43794> {c100} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_memory BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3e3ee0 <e43828> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_write_memory -> VAR 0x56456c3e3c80 <e43825> {c97} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_memory BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3e4b90 <e43859> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c3e4930 <e43856> {c99} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_memory BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c411190 <e43890> {c105} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_HI_output_memory -> VAR 0x56456c410f30 <e43887> {c105} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_memory BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c411e40 <e43921> {c106} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_LO_output_memory -> VAR 0x56456c411be0 <e43918> {c106} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_memory BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c412af0 <e43952> {c108} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__write_data_memory -> VAR 0x56456c412890 <e43949> {c108} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__write_data_memory BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c4137a0 <e43983> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__write_register_memory -> VAR 0x56456c413540 <e43980> {c98} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_memory BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3f9b10 <e44014> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__write_register_writeback -> VAR 0x56456c3f98b0 <e44011> {c116} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_writeback BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3fa7c0 <e44045> {c120} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_output_writeback -> VAR 0x56456c3fa560 <e44042> {c120} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_writeback BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3fb470 <e44076> {c112} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__hi_lo_register_write_writeback -> VAR 0x56456c3fb210 <e44073> {c112} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_writeback BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3fc140 <e44107> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_write_writeback -> VAR 0x56456c3fbee0 <e44104> {c111} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_writeback BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3fcdf0 <e44138> {c113} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_to_register_writeback -> VAR 0x56456c3fcb90 <e44135> {c113} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_writeback BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3fdac0 <e44169> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c3fd860 <e44166> {c118} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_writeback BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c3fe770 <e44200> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c3fe510 <e44197> {c119} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_writeback BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c485120 <e44231> {c121} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__read_data_writeback -> VAR 0x56456c484ec0 <e44228> {c121} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__read_data_writeback BLOCKTEMP
    1:2:2:1: VARSCOPE 0x56456c4cdb40 <e44837> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__VinpClk__TOP__mips_cpu__DOT__internal_clk -> VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:2:1: VARSCOPE 0x56456c4dabe0 <e44928#> {c5} @dt=0x56456bf0a940@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x56456c4ce780 <e44925#> {c5} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:1: VARSCOPE 0x56456c30e890 <e45470#> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk -> VAR 0x56456c30e630 <e45467#> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:2:2: CFUNC 0x56456c374480 <e35081> {c4}  traceInitThis [SLOW] [STATICU]
    1:2:2:2:3: CCALL 0x56456c1a0140 <e35088> {c4} traceInitThis__1 => CFUNC 0x56456c341420 <e35087> {c4}  traceInitThis__1 [SLOW] [STATICU]
    1:2:2:2: CFUNC 0x56456c374600 <e35083> {c4}  traceFullThis [SLOW] [STATICU]
    1:2:2:2: CFUNC 0x56456c3412a0 <e35085> {c4}  traceChgThis [STATICU]
    1:2:2:2:3: TRACEINC 0x56456c341f00 <e35094> {c5} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c341be0 <e35092> {c5} @dt=0x56456bf0a940@(G/w1)  clk
    1:2:2:2:3:2: VARREF 0x56456c3742a0 <e35090> {c5} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VARSCOPE 0x56456c278640 <e26767> {c5} @dt=0x56456bf0a940@(G/w1)  TOP->clk -> VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c3749c0 <e35104> {c6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3420f0 <e35101> {c6} @dt=0x56456bf0a940@(G/w1)  reset
    1:2:2:2:3:2: VARREF 0x56456c342200 <e35098> {c6} @dt=0x56456bf0a940@(G/w1)  reset [RV] <- VARSCOPE 0x56456c279130 <e26770> {c6} @dt=0x56456bf0a940@(G/w1)  TOP->reset -> VAR 0x56456c1355d0 <e19139> {c6} @dt=0x56456bf0a940@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c374de0 <e35114> {c7} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c374bb0 <e35111> {c7} @dt=0x56456bf0a940@(G/w1)  active
    1:2:2:2:3:2: VARREF 0x56456c374cc0 <e35108> {c7} @dt=0x56456bf0a940@(G/w1)  active [RV] <- VARSCOPE 0x56456c26c630 <e26773> {c7} @dt=0x56456bf0a940@(G/w1)  TOP->active -> VAR 0x56456c135970 <e19145> {c7} @dt=0x56456bf0a940@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c375200 <e35124> {c8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c374fd0 <e35121> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0
    1:2:2:2:3:2: VARREF 0x56456c3750e0 <e35118> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [RV] <- VARSCOPE 0x56456c274d20 <e26776> {c8} @dt=0x56456bf2afc0@(G/w32)  TOP->register_v0 -> VAR 0x56456c135d10 <e19151> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c385730 <e35134> {c11} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c385500 <e35131> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable
    1:2:2:2:3:2: VARREF 0x56456c385610 <e35128> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [RV] <- VARSCOPE 0x56456c2704a0 <e26779> {c11} @dt=0x56456bf0a940@(G/w1)  TOP->clk_enable -> VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c385b50 <e35144> {c14} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c385920 <e35141> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address
    1:2:2:2:3:2: VARREF 0x56456c385a30 <e35138> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [RV] <- VARSCOPE 0x56456c26ddd0 <e26782> {c14} @dt=0x56456bf2afc0@(G/w32)  TOP->instr_address -> VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c385f70 <e35154> {c15} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c385d40 <e35151> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata
    1:2:2:2:3:2: VARREF 0x56456c385e50 <e35148> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [RV] <- VARSCOPE 0x56456c271250 <e26785> {c15} @dt=0x56456bf2afc0@(G/w32)  TOP->instr_readdata -> VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c386390 <e35164> {c18} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c386160 <e35161> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address
    1:2:2:2:3:2: VARREF 0x56456c386270 <e35158> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [RV] <- VARSCOPE 0x56456c26e8b0 <e26788> {c18} @dt=0x56456bf2afc0@(G/w32)  TOP->data_address -> VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c3867b0 <e35174> {c19} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c386580 <e35171> {c19} @dt=0x56456bf0a940@(G/w1)  data_write
    1:2:2:2:3:2: VARREF 0x56456c386690 <e35168> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [RV] <- VARSCOPE 0x56456c26e3e0 <e26791> {c19} @dt=0x56456bf0a940@(G/w1)  TOP->data_write -> VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c386bd0 <e35184> {c20} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3869a0 <e35181> {c20} @dt=0x56456bf0a940@(G/w1)  data_read
    1:2:2:2:3:2: VARREF 0x56456c386ab0 <e35178> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [RV] <- VARSCOPE 0x56456c270d60 <e26794> {c20} @dt=0x56456bf0a940@(G/w1)  TOP->data_read -> VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c386ff0 <e35194> {c21} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c386dc0 <e35191> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata
    1:2:2:2:3:2: VARREF 0x56456c386ed0 <e35188> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [RV] <- VARSCOPE 0x56456c2613f0 <e26797> {c21} @dt=0x56456bf2afc0@(G/w32)  TOP->data_writedata -> VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c387410 <e35204> {c22} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3871e0 <e35201> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata
    1:2:2:2:3:2: VARREF 0x56456c3872f0 <e35198> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [RV] <- VARSCOPE 0x56456c260240 <e26800> {c22} @dt=0x56456bf2afc0@(G/w32)  TOP->data_readdata -> VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c387830 <e35214> {c5} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c387600 <e35211> {c5} @dt=0x56456bf0a940@(G/w1)  mips_cpu clk
    1:2:2:2:3:2: VARREF 0x56456c414150 <e38108> {c5} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VARSCOPE 0x56456c278640 <e26767> {c5} @dt=0x56456bf0a940@(G/w1)  TOP->clk -> VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c387c50 <e35224> {c6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c387a20 <e35221> {c6} @dt=0x56456bf0a940@(G/w1)  mips_cpu reset
    1:2:2:2:3:2: VARREF 0x56456c414270 <e38113> {c6} @dt=0x56456bf0a940@(G/w1)  reset [RV] <- VARSCOPE 0x56456c279130 <e26770> {c6} @dt=0x56456bf0a940@(G/w1)  TOP->reset -> VAR 0x56456c1355d0 <e19139> {c6} @dt=0x56456bf0a940@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c388070 <e35234> {c7} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c387e40 <e35231> {c7} @dt=0x56456bf0a940@(G/w1)  mips_cpu active
    1:2:2:2:3:2: VARREF 0x56456c414390 <e38118> {c7} @dt=0x56456bf0a940@(G/w1)  active [RV] <- VARSCOPE 0x56456c26c630 <e26773> {c7} @dt=0x56456bf0a940@(G/w1)  TOP->active -> VAR 0x56456c135970 <e19145> {c7} @dt=0x56456bf0a940@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c388490 <e35244> {c8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c388260 <e35241> {c8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_v0
    1:2:2:2:3:2: VARREF 0x56456c4144b0 <e38123> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [RV] <- VARSCOPE 0x56456c274d20 <e26776> {c8} @dt=0x56456bf2afc0@(G/w32)  TOP->register_v0 -> VAR 0x56456c135d10 <e19151> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c3888b0 <e35254> {c11} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c388680 <e35251> {c11} @dt=0x56456bf0a940@(G/w1)  mips_cpu clk_enable
    1:2:2:2:3:2: VARREF 0x56456c4145d0 <e38128> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [RV] <- VARSCOPE 0x56456c2704a0 <e26779> {c11} @dt=0x56456bf0a940@(G/w1)  TOP->clk_enable -> VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c388cd0 <e35264> {c14} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c388aa0 <e35261> {c14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instr_address
    1:2:2:2:3:2: VARREF 0x56456c4146f0 <e38133> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [RV] <- VARSCOPE 0x56456c26ddd0 <e26782> {c14} @dt=0x56456bf2afc0@(G/w32)  TOP->instr_address -> VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c3890f0 <e35274> {c15} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c388ec0 <e35271> {c15} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instr_readdata
    1:2:2:2:3:2: VARREF 0x56456c414810 <e38138> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [RV] <- VARSCOPE 0x56456c271250 <e26785> {c15} @dt=0x56456bf2afc0@(G/w32)  TOP->instr_readdata -> VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c389510 <e35284> {c18} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3892e0 <e35281> {c18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu data_address
    1:2:2:2:3:2: VARREF 0x56456c414930 <e38143> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [RV] <- VARSCOPE 0x56456c26e8b0 <e26788> {c18} @dt=0x56456bf2afc0@(G/w32)  TOP->data_address -> VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c389930 <e35294> {c19} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c389700 <e35291> {c19} @dt=0x56456bf0a940@(G/w1)  mips_cpu data_write
    1:2:2:2:3:2: VARREF 0x56456c414a50 <e38148> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [RV] <- VARSCOPE 0x56456c26e3e0 <e26791> {c19} @dt=0x56456bf0a940@(G/w1)  TOP->data_write -> VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c389d50 <e35304> {c20} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c389b20 <e35301> {c20} @dt=0x56456bf0a940@(G/w1)  mips_cpu data_read
    1:2:2:2:3:2: VARREF 0x56456c414b70 <e38153> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [RV] <- VARSCOPE 0x56456c270d60 <e26794> {c20} @dt=0x56456bf0a940@(G/w1)  TOP->data_read -> VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c38a170 <e35314> {c21} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c389f40 <e35311> {c21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu data_writedata
    1:2:2:2:3:2: VARREF 0x56456c414c90 <e38158> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [RV] <- VARSCOPE 0x56456c2613f0 <e26797> {c21} @dt=0x56456bf2afc0@(G/w32)  TOP->data_writedata -> VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c38a590 <e35324> {c22} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38a360 <e35321> {c22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu data_readdata
    1:2:2:2:3:2: VARREF 0x56456c414db0 <e38163> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [RV] <- VARSCOPE 0x56456c260240 <e26800> {c22} @dt=0x56456bf2afc0@(G/w32)  TOP->data_readdata -> VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c38a9b0 <e35334> {c25} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38a780 <e35331> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu internal_clk
    1:2:2:2:3:2: VARREF 0x56456c38a890 <e35328> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c27b7c0 <e26850> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__internal_clk [CIRC] -> VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:2:2:3: TRACEINC 0x56456c38add0 <e35344> {c27} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38aba0 <e35341> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu HI_LO_output
    1:2:2:2:3:2: VARREF 0x56456c38acb0 <e35338> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VARSCOPE 0x56456c27b8a0 <e26853> {c27} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__HI_LO_output -> VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:2:2:3: TRACEINC 0x56456c38b1f0 <e35354> {c31} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38afc0 <e35351> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_prime
    1:2:2:2:3:2: COND 0x56456c430ba0 <e39471> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: VARREF 0x56456c430c60 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:3:2:2: ADD 0x56456c418d30 <e39515> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:1: SHIFTL 0x56456c418df0 <e38769> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:1:1: VARREF 0x56456c418eb0 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3:2:2:1:2: CONST 0x56456c419000 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2:2:3:2:2:2: VARREF 0x56456c419170 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3:2:3: ADD 0x56456c430f20 <e38533> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:3:1: CONST 0x56456c430fe0 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:2:2:3:2:3:2: VARREF 0x56456c431150 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3: TRACEINC 0x56456c38b610 <e35364> {c32} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38b3e0 <e35361> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_fetch
    1:2:2:2:3:2: VARREF 0x56456c38b4f0 <e35358> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3: TRACEINC 0x56456c38ba30 <e35374> {c33} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38b800 <e35371> {c33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_plus_four_fetch
    1:2:2:2:3:2: ADD 0x56456c440bb0 <e38561> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: CONST 0x56456c440c70 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:2:2:3:2:2: VARREF 0x56456c440de0 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3: TRACEINC 0x56456c38be50 <e35384> {c34} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38bc20 <e35381> {c34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instruction_fetch
    1:2:2:2:3:2: VARREF 0x56456c43d4d0 <e38420> {c34} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [RV] <- VARSCOPE 0x56456c271250 <e26785> {c15} @dt=0x56456bf2afc0@(G/w32)  TOP->instr_readdata -> VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c38c270 <e35394> {c36} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38c040 <e35391> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_decode
    1:2:2:2:3:2: VARREF 0x56456c38c150 <e35388> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c38c690 <e35404> {c37} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38c460 <e35401> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_decode
    1:2:2:2:3:2: VARREF 0x56456c38c570 <e35398> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [RV] <- VARSCOPE 0x56456c27bde0 <e26871> {c37} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_decode -> VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c38cab0 <e35414> {c38} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38c880 <e35411> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_decode
    1:2:2:2:3:2: VARREF 0x56456c38c990 <e35408> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VARSCOPE 0x56456c27bec0 <e26874> {c38} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_decode -> VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c38ced0 <e35424> {c39} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38cca0 <e35421> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_decode
    1:2:2:2:3:2: VARREF 0x56456c38cdb0 <e35418> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [RV] <- VARSCOPE 0x56456c27bfa0 <e26877> {c39} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_decode -> VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c38d2f0 <e35434> {c40} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38d0c0 <e35431> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu ALU_src_B_decode
    1:2:2:2:3:2: VARREF 0x56456c38d1d0 <e35428> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VARSCOPE 0x56456c27c080 <e26880> {c40} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_decode -> VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c38d710 <e35444> {c41} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38d4e0 <e35441> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_destination_decode
    1:2:2:2:3:2: VARREF 0x56456c38d5f0 <e35438> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [RV] <- VARSCOPE 0x56456c27c160 <e26883> {c41} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_decode -> VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c38db30 <e35454> {c42} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38d900 <e35451> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu branch_decode
    1:2:2:2:3:2: VARREF 0x56456c38da10 <e35448> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c38df50 <e35464> {c43} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38dd20 <e35461> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_decode
    1:2:2:2:3:2: VARREF 0x56456c38de30 <e35458> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VARSCOPE 0x56456c27c320 <e26889> {c43} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_decode -> VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c38e370 <e35474> {c44} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38e140 <e35471> {c44} @dt=0x56456bf0a940@(G/w1)  mips_cpu equal_decode
    1:2:2:2:3:2: EQ 0x56456c464e70 <e39640> {h8} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: COND 0x56456c464f30 <e39561> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:1: AND 0x56456c464ff0 <e39532> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: AND 0x56456c4650b0 <e19483> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1: NEQ 0x56456c465170 <e19473> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1:1: CONST 0x56456c465230 <e19467> {i53} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:1:1:2: SEL 0x56456c4653a0 <e38205> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:1:1:2:1: VARREF 0x56456c465470 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:1:1:2:2: CONST 0x56456c465590 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:1:1:2:3: CONST 0x56456c465700 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:1:2: EQ 0x56456c465870 <e19474> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:2:1: SEL 0x56456c465930 <e38209> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:1:2:1:1: VARREF 0x56456c465a00 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:1:2:1:2: CONST 0x56456c465b50 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:1:2:1:3: CONST 0x56456c465d00 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:1:2:2: VARREF 0x56456c465eb0 <e18026> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:1:1:2: VARREF 0x56456c466000 <e19484> {i53} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2:1:2: VARREF 0x56456c466150 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2:1:3: VARREF 0x56456c4662a0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3:2:2: COND 0x56456c466400 <e39611> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:1: AND 0x56456c4664c0 <e39582> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:2:1:1: AND 0x56456c466580 <e19522> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:2:1:1:1: NEQ 0x56456c466640 <e19512> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:2:1:1:1:1: CONST 0x56456c466700 <e19506> {i54} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:2:1:1:1:2: SEL 0x56456c4668b0 <e38263> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:2:1:1:1:2:1: VARREF 0x56456c466980 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2:1:1:1:2:2: CONST 0x56456c466ad0 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:2:1:1:1:2:3: CONST 0x56456c466c80 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:2:1:1:2: EQ 0x56456c466e30 <e19513> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:2:1:1:2:1: SEL 0x56456c466ef0 <e38267> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:2:1:1:2:1:1: VARREF 0x56456c466fc0 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2:1:1:2:1:2: CONST 0x56456c467110 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:2:1:1:2:1:3: CONST 0x56456c4672c0 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:2:1:1:2:2: VARREF 0x56456c467470 <e18047> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:2:1:2: VARREF 0x56456c4675c0 <e19523> {i54} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2:2:2: VARREF 0x56456c467710 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2:2:3: VARREF 0x56456c467860 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c38e790 <e35484> {c45} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c38e560 <e35481> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu ALU_function_decode
    1:2:2:2:3:2: VARREF 0x56456c38e670 <e35478> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [RV] <- VARSCOPE 0x56456c27c4e0 <e26895> {c45} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_decode -> VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c38ebb0 <e35494> {c50} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38e980 <e35491> {c50} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_branch_decode
    1:2:2:2:3:2: ADD 0x56456c416fd0 <e39495> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: SHIFTL 0x56456c417090 <e38769> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:1: VARREF 0x56456c417150 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3:2:1:2: CONST 0x56456c4172a0 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2:2:3:2:2: VARREF 0x56456c417410 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c38efd0 <e35504> {c51} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38eda0 <e35501> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instruction_decode
    1:2:2:2:3:2: VARREF 0x56456c38eeb0 <e35498> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c38f3f0 <e35514> {c52} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38f1c0 <e35511> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_plus_four_decode
    1:2:2:2:3:2: VARREF 0x56456c38f2d0 <e35508> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c38f810 <e35524> {c54} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c38f5e0 <e35521> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu read_address_1
    1:2:2:2:3:2: SEL 0x56456c415ec0 <e38180> {c55} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c415f90 <e16858> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c432630 <e15828> {c55} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:3: CONST 0x56456c4327a0 <e16868> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c38fc30 <e35534> {c54} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c38fa00 <e35531> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rs_decode
    1:2:2:2:3:2: SEL 0x56456c435530 <e38233> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c435600 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c435750 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:3: CONST 0x56456c4358c0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c390050 <e35544> {c57} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c38fe20 <e35541> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu read_address_2
    1:2:2:2:3:2: SEL 0x56456c436b30 <e38250> {c58} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c436c00 <e16886> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c436d50 <e15938> {c58} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:3: CONST 0x56456c436ec0 <e16896> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c390470 <e35554> {c57} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c390240 <e35551> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rt_decode
    1:2:2:2:3:2: SEL 0x56456c439d70 <e38303> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c439e40 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c439f90 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:3: CONST 0x56456c43a100 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c390890 <e35564> {c60} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c390660 <e35561> {c60} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rd_decode
    1:2:2:2:3:2: SEL 0x56456c43aeb0 <e38332> {c61} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c43af80 <e16915> {c61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c43b0d0 <e16040> {c61} @dt=0x56456c116e00@(G/sw5)  5'hb
    1:2:2:2:3:2:3: CONST 0x56456c43b240 <e16925> {c61} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c390cb0 <e35574> {c62} @dt=0x56456bf455e0@(G/w16) -> TRACEDECL 0x56456c390a80 <e35571> {c62} @dt=0x56456bf455e0@(G/w16)  mips_cpu immediate
    1:2:2:2:3:2: SEL 0x56456c43c8f0 <e38378> {c63} @dt=0x56456bf455e0@(G/w16) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c43c9c0 <e16929> {c63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c43cb10 <e16095> {c63} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:3:2:3: CONST 0x56456c43cc80 <e16939> {c63} @dt=0x56456bf2afc0@(G/w32)  32'h10
    1:2:2:2:3: TRACEINC 0x56456c3910d0 <e35584> {c65} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c390ea0 <e35581> {c65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu shifter_output_decode
    1:2:2:2:3:2: SHIFTL 0x56456c445ac0 <e38773> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: VARREF 0x56456c445b80 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c445cd0 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2:2:3: TRACEINC 0x56456c3914f0 <e35594> {c66} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3912c0 <e35591> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_decode
    1:2:2:2:3:2: VARREF 0x56456c3913d0 <e35588> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c391910 <e35604> {c67} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3916e0 <e35601> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_decode
    1:2:2:2:3:2: VARREF 0x56456c3917f0 <e35598> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c391d30 <e35614> {c68} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c391b00 <e35611> {c68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_resolved_decode
    1:2:2:2:3:2: COND 0x56456c3f7140 <e39565> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: AND 0x56456c3ea120 <e39532> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: AND 0x56456c427a40 <e19483> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: NEQ 0x56456c44b7e0 <e19473> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1: CONST 0x56456c44b8a0 <e19467> {i53} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:1:2: SEL 0x56456c44ba10 <e38205> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:1:2:1: VARREF 0x56456c44bae0 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:1:2:2: CONST 0x56456c44bc00 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:1:2:3: CONST 0x56456c44bd70 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:2: EQ 0x56456c44bee0 <e19474> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:2:1: SEL 0x56456c44bfa0 <e38209> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:2:1:1: VARREF 0x56456c44c070 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:2:1:2: CONST 0x56456c44c190 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:2:1:3: CONST 0x56456c44c300 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:2:2: VARREF 0x56456c44c470 <e18026> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:1:2: VARREF 0x56456c44c590 <e19484> {i53} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2:2: VARREF 0x56456c44c6b0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2:3: VARREF 0x56456c44c7d0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c392150 <e35624> {c69} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c391f20 <e35621> {c69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_resolved_decode
    1:2:2:2:3:2: COND 0x56456c458b60 <e39615> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: AND 0x56456c458c20 <e39582> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: AND 0x56456c458ce0 <e19522> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: NEQ 0x56456c458da0 <e19512> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1: CONST 0x56456c458e60 <e19506> {i54} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:1:2: SEL 0x56456c458fd0 <e38263> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:1:2:1: VARREF 0x56456c4590a0 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:1:2:2: CONST 0x56456c4591c0 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:1:1:1:2:3: CONST 0x56456c459330 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:2: EQ 0x56456c4594a0 <e19513> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:2:1: SEL 0x56456c459560 <e38267> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:2:1:1: VARREF 0x56456c459630 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:2:1:2: CONST 0x56456c459750 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:1:1:2:1:3: CONST 0x56456c4598c0 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:2:2: VARREF 0x56456c459a30 <e18047> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:1:2: VARREF 0x56456c459b50 <e19523> {i54} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2:2: VARREF 0x56456c459c70 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2:3: VARREF 0x56456c459d90 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c392570 <e35634> {c70} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c392340 <e35631> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu sign_imm_decode
    1:2:2:2:3:2: VARREF 0x56456c392450 <e35628> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c392990 <e35644> {c73} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c392760 <e35641> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_destination_execute
    1:2:2:2:3:2: VARREF 0x56456c392870 <e35638> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VARSCOPE 0x56456c27fb00 <e26949> {c73} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_execute -> VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c392db0 <e35654> {c74} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c392b80 <e35651> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_execute
    1:2:2:2:3:2: VARREF 0x56456c392c90 <e35648> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VARSCOPE 0x56456c27fbe0 <e26952> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3931d0 <e35664> {c75} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c392fa0 <e35661> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_execute
    1:2:2:2:3:2: VARREF 0x56456c3930b0 <e35658> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VARSCOPE 0x56456c27fcc0 <e26955> {c75} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_execute -> VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3935f0 <e35674> {c76} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3933c0 <e35671> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute
    1:2:2:2:3:2: VARREF 0x56456c3934d0 <e35668> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VARSCOPE 0x56456c27fda0 <e26958> {c76} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_execute -> VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c393a10 <e35684> {c77} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3937e0 <e35681> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu ALU_src_B_execute
    1:2:2:2:3:2: VARREF 0x56456c3938f0 <e35678> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VARSCOPE 0x56456c27fe80 <e26961> {c77} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_execute -> VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c393e30 <e35694> {c78} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c393c00 <e35691> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu ALU_function_execute
    1:2:2:2:3:2: VARREF 0x56456c393d10 <e35688> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c394250 <e35704> {c79} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c394020 <e35701> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_execute
    1:2:2:2:3:2: VARREF 0x56456c394130 <e35698> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VARSCOPE 0x56456c280040 <e26967> {c79} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_execute -> VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c394710 <e35714> {c80} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3944b0 <e35711> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_execute
    1:2:2:2:3:2: VARREF 0x56456c3945c0 <e35708> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VARSCOPE 0x56456c280120 <e26970> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_execute -> VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c394b70 <e35724> {c83} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c394940 <e35721> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute
    1:2:2:2:3:2: VARREF 0x56456c394a50 <e35718> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VARSCOPE 0x56456c280200 <e26973> {c83} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_execute -> VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c395080 <e35734> {c84} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c394e20 <e35731> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute
    1:2:2:2:3:2: VARREF 0x56456c394f60 <e35728> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VARSCOPE 0x56456c2802e0 <e26976> {c84} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_execute -> VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c395560 <e35744> {c85} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c395330 <e35741> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_A_ALU_execute
    1:2:2:2:3:2: VARREF 0x56456c395440 <e35738> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c395a40 <e35754> {c86} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c395810 <e35751> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_execute
    1:2:2:2:3:2: VARREF 0x56456c395920 <e35748> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c395ef0 <e35764> {c87} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c395cc0 <e35761> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu write_data_execute
    1:2:2:2:3:2: VARREF 0x56456c395dd0 <e35758> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VARSCOPE 0x56456c280580 <e26985> {c87} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_execute -> VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3963a0 <e35774> {c88} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c396170 <e35771> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_execute
    1:2:2:2:3:2: VARREF 0x56456c396280 <e35768> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c396820 <e35784> {c89} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3965c0 <e35781> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_execute
    1:2:2:2:3:2: VARREF 0x56456c3966d0 <e35778> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VARSCOPE 0x56456c280740 <e26991> {c89} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_execute -> VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c396cd0 <e35794> {c90} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c396a70 <e35791> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_execute
    1:2:2:2:3:2: VARREF 0x56456c396b80 <e35788> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VARSCOPE 0x56456c280820 <e26994> {c90} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_execute -> VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3971b0 <e35804> {c91} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c396f80 <e35801> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rs_execute
    1:2:2:2:3:2: VARREF 0x56456c397090 <e35798> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c397630 <e35814> {c92} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c397400 <e35811> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rt_execute
    1:2:2:2:3:2: VARREF 0x56456c397510 <e35808> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c397ab0 <e35824> {c93} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c397880 <e35821> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rd_execute
    1:2:2:2:3:2: VARREF 0x56456c397990 <e35818> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VARSCOPE 0x56456c280ac0 <e27003> {c93} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rd_execute -> VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c397f30 <e35834> {c94} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c397d00 <e35831> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu sign_imm_execute
    1:2:2:2:3:2: VARREF 0x56456c397e10 <e35828> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VARSCOPE 0x56456c280ba0 <e27006> {c94} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_execute -> VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3983b0 <e35844> {c97} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c398150 <e35841> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_memory
    1:2:2:2:3:2: VARREF 0x56456c398260 <e35838> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c398860 <e35854> {c98} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c398600 <e35851> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_memory
    1:2:2:2:3:2: VARREF 0x56456c398710 <e35848> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c398cb0 <e35864> {c99} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c398a80 <e35861> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_memory
    1:2:2:2:3:2: VARREF 0x56456c398b90 <e35858> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VARSCOPE 0x56456c280e40 <e27015> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c399190 <e35874> {c100} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c398f60 <e35871> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_memory
    1:2:2:2:3:2: VARREF 0x56456c399070 <e35868> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory [RV] <- VARSCOPE 0x56456c280f20 <e27018> {c100} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_memory -> VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c399670 <e35884> {c101} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c399440 <e35881> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_memory
    1:2:2:2:3:2: VARREF 0x56456c399550 <e35878> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VARSCOPE 0x56456c281000 <e27021> {c101} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_memory -> VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c399b20 <e35894> {c104} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3998f0 <e35891> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_memory
    1:2:2:2:3:2: VARREF 0x56456c399a00 <e35888> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c39a000 <e35904> {c105} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c399dd0 <e35901> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_memory
    1:2:2:2:3:2: VARREF 0x56456c399ee0 <e35898> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VARSCOPE 0x56456c2811c0 <e27027> {c105} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_memory -> VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c39a4b0 <e35914> {c106} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39a280 <e35911> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_memory
    1:2:2:2:3:2: VARREF 0x56456c39a390 <e35908> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VARSCOPE 0x56456c2812a0 <e27030> {c106} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_memory -> VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c39a960 <e35924> {c107} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39a730 <e35921> {c107} @dt=0x56456bf2afc0@(G/w32)  mips_cpu read_data_memory
    1:2:2:2:3:2: VARREF 0x56456c43d0b0 <e38391> {c107} @dt=0x56456bf2afc0@(G/w32)  data_readdata [RV] <- VARSCOPE 0x56456c260240 <e26800> {c22} @dt=0x56456bf2afc0@(G/w32)  TOP->data_readdata -> VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c39ae10 <e35934> {c108} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39abe0 <e35931> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu write_data_memory
    1:2:2:2:3:2: VARREF 0x56456c39acf0 <e35928> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VARSCOPE 0x56456c281460 <e27036> {c108} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_memory -> VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c39b290 <e35944> {c111} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39b030 <e35941> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_writeback
    1:2:2:2:3:2: VARREF 0x56456c39b140 <e35938> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VARSCOPE 0x56456c281540 <e27039> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_writeback -> VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c39b730 <e35954> {c112} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39b500 <e35951> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_writeback
    1:2:2:2:3:2: VARREF 0x56456c39b610 <e35948> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VARSCOPE 0x56456c281620 <e27042> {c112} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_writeback -> VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c39bc40 <e35964> {c113} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39b9e0 <e35961> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_writeback
    1:2:2:2:3:2: VARREF 0x56456c39bb20 <e35958> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VARSCOPE 0x56456c281700 <e27045> {c113} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_writeback -> VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c39c120 <e35974> {c116} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c39bec0 <e35971> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_writeback
    1:2:2:2:3:2: VARREF 0x56456c39bfd0 <e35968> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VARSCOPE 0x56456c2817e0 <e27048> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_writeback -> VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c39c600 <e35984> {c117} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39c3d0 <e35981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu result_writeback
    1:2:2:2:3:2: VARREF 0x56456c39c4e0 <e35978> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VARSCOPE 0x56456c2818c0 <e27051> {c117} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__result_writeback -> VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c39ca80 <e35994> {c118} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39c820 <e35991> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_writeback
    1:2:2:2:3:2: VARREF 0x56456c39c930 <e35988> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VARSCOPE 0x56456c2819a0 <e27054> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c39cf30 <e36004> {c119} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39ccd0 <e36001> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_writeback
    1:2:2:2:3:2: VARREF 0x56456c39cde0 <e35998> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VARSCOPE 0x56456c281a80 <e27057> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c39d410 <e36014> {c120} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39d1e0 <e36011> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_writeback
    1:2:2:2:3:2: VARREF 0x56456c39d2f0 <e36008> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VARSCOPE 0x56456c281b60 <e27060> {c120} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_writeback -> VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c39d8c0 <e36024> {c121} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39d690 <e36021> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu read_data_writeback
    1:2:2:2:3:2: VARREF 0x56456c39d7a0 <e36018> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VARSCOPE 0x56456c281c40 <e27063> {c121} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__read_data_writeback -> VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c39dd70 <e36034> {c124} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39db40 <e36031> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu stall_fetch
    1:2:2:2:3:2: VARREF 0x56456c39dc50 <e36028> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch [RV] <- VARSCOPE 0x56456c281d20 <e27066> {c124} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_fetch -> VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2:2:3: TRACEINC 0x56456c39e1f0 <e36044> {c125} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39dfc0 <e36041> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu stall_decode
    1:2:2:2:3:2: VARREF 0x56456c39e0d0 <e36038> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VARSCOPE 0x56456c281e00 <e27069> {c125} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_decode -> VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c39e670 <e36054> {c126} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39e440 <e36051> {c126} @dt=0x56456bf0a940@(G/w1)  mips_cpu forward_A_decode
    1:2:2:2:3:2: AND 0x56456c41d650 <e39540> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: AND 0x56456c41d710 <e19483> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: NEQ 0x56456c41d7d0 <e19473> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: CONST 0x56456c41d890 <e19467> {i53} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:2: SEL 0x56456c41da00 <e38205> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:2:1: VARREF 0x56456c41dad0 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:2:2: CONST 0x56456c41dbf0 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:2:3: CONST 0x56456c41dd60 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:2: EQ 0x56456c41df10 <e19474> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:2:1: SEL 0x56456c41dfd0 <e38209> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:2:1:1: VARREF 0x56456c41e0a0 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:2:1:2: CONST 0x56456c41e1f0 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:2:1:3: CONST 0x56456c41e3a0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:2:2: VARREF 0x56456c41e550 <e18026> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:2: VARREF 0x56456c41e6a0 <e19484> {i53} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c39eb20 <e36064> {c127} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39e8f0 <e36061> {c127} @dt=0x56456bf0a940@(G/w1)  mips_cpu forward_B_decode
    1:2:2:2:3:2: AND 0x56456c452080 <e39590> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: AND 0x56456c452140 <e19522> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: NEQ 0x56456c452200 <e19512> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: CONST 0x56456c4522c0 <e19506> {i54} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:2: SEL 0x56456c452430 <e38263> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:2:1: VARREF 0x56456c452500 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:2:2: CONST 0x56456c452620 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:1:1:2:3: CONST 0x56456c452790 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:2: EQ 0x56456c452900 <e19513> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:2:1: SEL 0x56456c4529c0 <e38267> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:2:1:1: VARREF 0x56456c452a90 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:2:1:2: CONST 0x56456c452bb0 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:1:2:1:3: CONST 0x56456c452d20 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:2:2: VARREF 0x56456c452e90 <e18047> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:2: VARREF 0x56456c452fb0 <e19523> {i54} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c39efa0 <e36074> {c128} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39ed40 <e36071> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu flush_execute_register
    1:2:2:2:3:2: VARREF 0x56456c39ee50 <e36068> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3: TRACEINC 0x56456c39f480 <e36084> {c129} @dt=0x56456bf6f8e0@(G/w2) -> TRACEDECL 0x56456c39f250 <e36081> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu forward_A_execute
    1:2:2:2:3:2: VARREF 0x56456c39f360 <e36078> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VARSCOPE 0x56456c282180 <e27081> {c129} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_A_execute -> VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c39f930 <e36094> {c130} @dt=0x56456bf6f8e0@(G/w2) -> TRACEDECL 0x56456c39f700 <e36091> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu forward_B_execute
    1:2:2:2:3:2: VARREF 0x56456c39f810 <e36088> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VARSCOPE 0x56456c282260 <e27084> {c130} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_B_execute -> VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c39fdb0 <e36104> {n3} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39fb50 <e36101> {n3} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file clk
    1:2:2:2:3:2: VARREF 0x56456c43d5f0 <e38425> {n3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c27b7c0 <e26850> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__internal_clk [CIRC] -> VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:2:2:3: TRACEINC 0x56456c3a0200 <e36114> {n4} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39ffd0 <e36111> {n4} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file pipelined
    1:2:2:2:3:2: CONST 0x56456c42b110 <e39435> {c144} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:3: TRACEINC 0x56456c3a06d0 <e36124> {n5} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3a04a0 <e36121> {n5} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file HI_LO_output
    1:2:2:2:3:2: VARREF 0x56456c43d740 <e38430> {n5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VARSCOPE 0x56456c27b8a0 <e26853> {c27} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__HI_LO_output -> VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:2:2:3: TRACEINC 0x56456c3a0ba0 <e36134> {n6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3a0970 <e36131> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file write_enable
    1:2:2:2:3:2: VARREF 0x56456c43d890 <e38435> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VARSCOPE 0x56456c281540 <e27039> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_writeback -> VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3a1000 <e36144> {n6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3a0d90 <e36141> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file hi_lo_register_write_enable
    1:2:2:2:3:2: VARREF 0x56456c43d9e0 <e38440> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VARSCOPE 0x56456c281620 <e27042> {c112} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_writeback -> VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3a1520 <e36154> {n7} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3a12f0 <e36151> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu register_file read_address_1
    1:2:2:2:3:2: SEL 0x56456c43db00 <e38445> {c55} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c43dbd0 <e16858> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c43dd20 <e15828> {c55} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:3: CONST 0x56456c43de90 <e16868> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c3a19f0 <e36164> {n7} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3a1790 <e36161> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu register_file read_address_2
    1:2:2:2:3:2: SEL 0x56456c43e080 <e38450> {c58} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c43e150 <e16886> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c43e2a0 <e15938> {c58} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:3: CONST 0x56456c43e410 <e16896> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c3a1ec0 <e36174> {n7} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3a1c60 <e36171> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu register_file write_address
    1:2:2:2:3:2: VARREF 0x56456c43e600 <e38455> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VARSCOPE 0x56456c2817e0 <e27048> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_writeback -> VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3a2380 <e36184> {n8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a2120 <e36181> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file write_data
    1:2:2:2:3:2: VARREF 0x56456c43e750 <e38460> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VARSCOPE 0x56456c2818c0 <e27051> {c117} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__result_writeback -> VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3a2820 <e36194> {n8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a25f0 <e36191> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file HI_write_data
    1:2:2:2:3:2: VARREF 0x56456c43e8a0 <e38465> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VARSCOPE 0x56456c2819a0 <e27054> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3a2d30 <e36204> {n8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a2ad0 <e36201> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file LO_write_data
    1:2:2:2:3:2: VARREF 0x56456c43e9f0 <e38470> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VARSCOPE 0x56456c281a80 <e27057> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3a31f0 <e36214> {n9} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a2f90 <e36211> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_1
    1:2:2:2:3:2: VARREF 0x56456c43eb40 <e38475> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3a3680 <e36224> {n9} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a3450 <e36221> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_2
    1:2:2:2:3:2: VARREF 0x56456c43ec60 <e38480> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3a3b50 <e36234> {n12} @dt=0x56456c05a540@(w32)u[31:0] -> TRACEDECL 0x56456c3a3920 <e36231> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu register_file registers
    1:2:2:2:3:2: VARREF 0x56456c3a3a30 <e36228> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VARSCOPE 0x56456c2870f0 <e27146> {n12} @dt=0x56456c05a540@(w32)u[31:0]  TOP->mips_cpu__DOT__register_file__DOT__registers -> VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:2:2:3: TRACEINC 0x56456c3a4020 <e36244> {n13} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a3df0 <e36241> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file HI_reg
    1:2:2:2:3:2: VARREF 0x56456c3a3f00 <e36238> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VARSCOPE 0x56456c2871d0 <e27149> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file__DOT__HI_reg -> VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:2:2:3: TRACEINC 0x56456c3a44f0 <e36254> {n13} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a42c0 <e36251> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file LO_reg
    1:2:2:2:3:2: VARREF 0x56456c3a43d0 <e36248> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VARSCOPE 0x56456c2872b0 <e27152> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file__DOT__LO_reg -> VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:2:2:3: TRACEINC 0x56456c3a49d0 <e36264> {n14} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a4760 <e36261> {n14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_1_pre_mux
    1:2:2:2:3:2: COND 0x56456c42c6d0 <e39449> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: NEQ 0x56456c42c790 <e18247> {n19} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: CONST 0x56456c42c850 <e19235> {n19} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:2: SEL 0x56456c42c9c0 <e38172> {c55} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:2:1: VARREF 0x56456c42ca90 <e16858> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:2:2: CONST 0x56456c42cbe0 <e15828> {c55} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:2:3: CONST 0x56456c42cd70 <e16868> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:2: ARRAYSEL 0x56456c42cf20 <e18249> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:1: VARREF 0x56456c42cfe0 <e13078> {n19} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VARSCOPE 0x56456c2870f0 <e27146> {n12} @dt=0x56456c05a540@(w32)u[31:0]  TOP->mips_cpu__DOT__register_file__DOT__registers -> VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:2:2:3:2:2:2: SEL 0x56456c42d140 <e38176> {c55} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:2:2:1: VARREF 0x56456c42d210 <e16858> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2:2:2: CONST 0x56456c42d360 <e15828> {c55} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:2:2:3: CONST 0x56456c42d510 <e16868> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:3: CONST 0x56456c42d6c0 <e18259> {n19} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:2:2:3: TRACEINC 0x56456c3a4eb0 <e36274> {n15} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a4c40 <e36271> {n15} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_2_pre_mux
    1:2:2:2:3:2: COND 0x56456c42ead0 <e39458> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: NEQ 0x56456c42eb90 <e18275> {n20} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: CONST 0x56456c42ec50 <e19254> {n20} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:2: SEL 0x56456c42edc0 <e38242> {c58} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:2:1: VARREF 0x56456c42ee90 <e16886> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:2:2: CONST 0x56456c42efe0 <e15938> {c58} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:1:2:3: CONST 0x56456c42f170 <e16896> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:2: ARRAYSEL 0x56456c42f320 <e18277> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:1: VARREF 0x56456c42f3e0 <e13119> {n20} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VARSCOPE 0x56456c2870f0 <e27146> {n12} @dt=0x56456c05a540@(w32)u[31:0]  TOP->mips_cpu__DOT__register_file__DOT__registers -> VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:2:2:3:2:2:2: SEL 0x56456c42f540 <e38246> {c58} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:2:2:1: VARREF 0x56456c42f610 <e16886> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2:2:2: CONST 0x56456c42f760 <e15938> {c58} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:2:2:3: CONST 0x56456c42f910 <e16896> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:3: CONST 0x56456c42fac0 <e18287> {n20} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:2:2:3: TRACEINC 0x56456c3a5390 <e36284> {n28} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3a5120 <e36281> {n28} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file modified_write_clk
    1:2:2:2:3:2: NOT 0x56456c43ef90 <e38495> {n29} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: VARREF 0x56456c43f050 <e25839> {n29} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c27b7c0 <e26850> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__internal_clk [CIRC] -> VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:2:2:3: TRACEINC 0x56456c3a5840 <e36294> {m2} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3a5610 <e36291> {m2} @dt=0x56456bf0a940@(G/w1)  mips_cpu pc clk
    1:2:2:2:3:2: VARREF 0x56456c43f1a0 <e38500> {m2} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c27b7c0 <e26850> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__internal_clk [CIRC] -> VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:2:2:3: TRACEINC 0x56456c3a5d00 <e36304> {m3} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a5aa0 <e36301> {m3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu pc address_input
    1:2:2:2:3:2: COND 0x56456c4312e0 <e39475> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: VARREF 0x56456c4313a0 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:3:2:2: ADD 0x56456c419310 <e39519> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:1: SHIFTL 0x56456c4193d0 <e38769> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:1:1: VARREF 0x56456c419490 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3:2:2:1:2: CONST 0x56456c4195e0 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2:2:3:2:2:2: VARREF 0x56456c419750 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3:2:3: ADD 0x56456c431660 <e38533> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:3:1: CONST 0x56456c431720 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:2:2:3:2:3:2: VARREF 0x56456c431890 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3: TRACEINC 0x56456c3a61e0 <e36314> {m4} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3a5fb0 <e36311> {m4} @dt=0x56456bf0a940@(G/w1)  mips_cpu pc enable
    1:2:2:2:3:2: VARREF 0x56456c43f440 <e38510> {m4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch [RV] <- VARSCOPE 0x56456c281d20 <e27066> {c124} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_fetch -> VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2:2:3: TRACEINC 0x56456c3a6630 <e36324> {m5} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a63d0 <e36321> {m5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu pc address_output
    1:2:2:2:3:2: VARREF 0x56456c43f590 <e38515> {m5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3: TRACEINC 0x56456c3a6ae0 <e36334> {d3} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a6880 <e36331> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu plus_four_adder a
    1:2:2:2:3:2: VARREF 0x56456c43f6e0 <e38520> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3: TRACEINC 0x56456c3a6f90 <e36344> {d3} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a6d30 <e36341> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu plus_four_adder b
    1:2:2:2:3:2: CONST 0x56456c42b280 <e39440> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:2:2:3: TRACEINC 0x56456c3a7440 <e36354> {d4} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a71e0 <e36351> {d4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu plus_four_adder z
    1:2:2:2:3:2: ADD 0x56456c440f70 <e38566> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: CONST 0x56456c441030 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:2:2:3:2:2: VARREF 0x56456c4411a0 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3: TRACEINC 0x56456c3a7860 <e36364> {k3} @dt=0x56456c128cd0@(G/sw32) -> TRACEDECL 0x56456c3a7630 <e36361> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu program_counter_multiplexer BUS_WIDTH
    1:2:2:2:3:2: CONST 0x56456bf0b780 <e41633> {k3} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:2:2:3: TRACEINC 0x56456c3a7d10 <e36374> {k6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3a7ae0 <e36371> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_multiplexer control
    1:2:2:2:3:2: VARREF 0x56456c441330 <e38571> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3a8210 <e36384> {k7} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a7fe0 <e36381> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_multiplexer input_0
    1:2:2:2:3:2: ADD 0x56456c441450 <e38576> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: CONST 0x56456c441510 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:2:2:3:2:2: VARREF 0x56456c441680 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3: TRACEINC 0x56456c3a8710 <e36394> {k8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a84e0 <e36391> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_multiplexer input_1
    1:2:2:2:3:2: ADD 0x56456c4175b0 <e39499> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: SHIFTL 0x56456c417670 <e38769> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:1: VARREF 0x56456c417730 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3:2:1:2: CONST 0x56456c417880 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2:2:3:2:2: VARREF 0x56456c4179f0 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3a8c10 <e36404> {k10} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a89e0 <e36401> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_multiplexer resolved
    1:2:2:2:3:2: COND 0x56456c431a20 <e39479> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: VARREF 0x56456c431ae0 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:3:2:2: ADD 0x56456c4198f0 <e39523> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:1: SHIFTL 0x56456c4199b0 <e38769> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:1:1: VARREF 0x56456c419a70 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3:2:2:1:2: CONST 0x56456c419bc0 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2:2:3:2:2:2: VARREF 0x56456c419d30 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3:2:3: ADD 0x56456c431da0 <e38533> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:3:1: CONST 0x56456c431e60 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:2:2:3:2:3:2: VARREF 0x56456c431fd0 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3: TRACEINC 0x56456c3a9120 <e36414> {r3} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3a8ec0 <e36411> {r3} @dt=0x56456bf0a940@(G/w1)  mips_cpu fetch_decode_register clk
    1:2:2:2:3:2: VARREF 0x56456c441a80 <e38591> {r3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c27b7c0 <e26850> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__internal_clk [CIRC] -> VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:2:2:3: TRACEINC 0x56456c3a95c0 <e36424> {r4} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3a9390 <e36421> {r4} @dt=0x56456bf0a940@(G/w1)  mips_cpu fetch_decode_register enable
    1:2:2:2:3:2: VARREF 0x56456c441bd0 <e38596> {r4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VARSCOPE 0x56456c281e00 <e27069> {c125} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_decode -> VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3a9ad0 <e36434> {r5} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3a9870 <e36431> {r5} @dt=0x56456bf0a940@(G/w1)  mips_cpu fetch_decode_register clear
    1:2:2:2:3:2: VARREF 0x56456c441d20 <e38601> {r5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3a9f90 <e36444> {r7} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a9d60 <e36441> {r7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu fetch_decode_register instruction_fetch
    1:2:2:2:3:2: VARREF 0x56456c441e40 <e38606> {r7} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [RV] <- VARSCOPE 0x56456c271250 <e26785> {c15} @dt=0x56456bf2afc0@(G/w32)  TOP->instr_readdata -> VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c3aa400 <e36454> {r8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3aa180 <e36451> {r8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu fetch_decode_register program_counter_plus_four_fetch
    1:2:2:2:3:2: ADD 0x56456c441f60 <e38611> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: CONST 0x56456c442020 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:2:2:3:2:2: VARREF 0x56456c442190 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3: TRACEINC 0x56456c3aa910 <e36464> {r10} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3aa6e0 <e36461> {r10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu fetch_decode_register instruction_decode
    1:2:2:2:3:2: VARREF 0x56456c442320 <e38616> {r10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3aadf0 <e36474> {r11} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3aabc0 <e36471> {r11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu fetch_decode_register program_counter_plus_four_decode
    1:2:2:2:3:2: VARREF 0x56456c442470 <e38621> {r11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3ab2f0 <e36484> {g3} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3ab090 <e36481> {g3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu control_unit instruction
    1:2:2:2:3:2: VARREF 0x56456c442590 <e38626> {g3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3ab7d0 <e36494> {g5} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3ab5a0 <e36491> {g5} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit register_write
    1:2:2:2:3:2: VARREF 0x56456c4426e0 <e38631> {g5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [RV] <- VARSCOPE 0x56456c27bde0 <e26871> {c37} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_decode -> VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3abcc0 <e36504> {g6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3aba50 <e36501> {g6} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit memory_to_register
    1:2:2:2:3:2: VARREF 0x56456c442830 <e38636> {g6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VARSCOPE 0x56456c27bec0 <e26874> {c38} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_decode -> VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3ac200 <e36514> {g7} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3abfa0 <e36511> {g7} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit memory_write
    1:2:2:2:3:2: VARREF 0x56456c442950 <e38641> {g7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [RV] <- VARSCOPE 0x56456c27bfa0 <e26877> {c39} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_decode -> VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3ac690 <e36524> {g8} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3ac460 <e36521> {g8} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit ALU_src_B
    1:2:2:2:3:2: VARREF 0x56456c442aa0 <e38646> {g8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VARSCOPE 0x56456c27c080 <e26880> {c40} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_decode -> VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3acb70 <e36534> {g9} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3ac900 <e36531> {g9} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit register_destination
    1:2:2:2:3:2: VARREF 0x56456c442bf0 <e38651> {g9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [RV] <- VARSCOPE 0x56456c27c160 <e26883> {c41} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_decode -> VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3ad080 <e36544> {g10} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3ace20 <e36541> {g10} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit branch
    1:2:2:2:3:2: VARREF 0x56456c442d10 <e38656> {g10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3ad520 <e36554> {g11} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3ad2b0 <e36551> {g11} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit hi_lo_register_write
    1:2:2:2:3:2: VARREF 0x56456c442e60 <e38661> {g11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VARSCOPE 0x56456c27c320 <e26889> {c43} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_decode -> VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3ada30 <e36564> {g12} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c3ad7d0 <e36561> {g12} @dt=0x56456bf38e40@(G/w6)  mips_cpu control_unit ALU_function
    1:2:2:2:3:2: VARREF 0x56456c442f80 <e38666> {g12} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [RV] <- VARSCOPE 0x56456c27c4e0 <e26895> {c45} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_decode -> VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3adee0 <e36574> {g16} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c3adc80 <e36571> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu control_unit op
    1:2:2:2:3:2: VARREF 0x56456c3add90 <e36568> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VARSCOPE 0x56456c293c30 <e27284> {g16} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__op -> VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2:2:3: TRACEINC 0x56456c3ae390 <e36584> {g17} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3ae130 <e36581> {g17} @dt=0x56456bf3d380@(G/w5)  mips_cpu control_unit rt
    1:2:2:2:3:2: SEL 0x56456c4430d0 <e38671> {g22} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c4431a0 <e17760> {g22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c4432f0 <e14192> {g22} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:3: CONST 0x56456c443460 <e17770> {g22} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c3ae840 <e36594> {g18} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c3ae5e0 <e36591> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu control_unit funct
    1:2:2:2:3:2: VARREF 0x56456c3ae6f0 <e36588> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:3: TRACEINC 0x56456c3aecb0 <e36604> {k3} @dt=0x56456c128cd0@(G/sw32) -> TRACEDECL 0x56456c3aea80 <e36601> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu register_file_output_A_mux BUS_WIDTH
    1:2:2:2:3:2: CONST 0x56456c401910 <e41643> {k3} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:2:2:3: TRACEINC 0x56456c3af1e0 <e36614> {k6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3aef70 <e36611> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file_output_A_mux control
    1:2:2:2:3:2: AND 0x56456c41e8a0 <e39544> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: AND 0x56456c41e960 <e19483> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: NEQ 0x56456c41ea20 <e19473> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: CONST 0x56456c41eae0 <e19467> {i53} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:2: SEL 0x56456c41ec50 <e38205> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:2:1: VARREF 0x56456c41ed20 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:2:2: CONST 0x56456c41ee40 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:2:3: CONST 0x56456c41efb0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:2: EQ 0x56456c41f160 <e19474> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:2:1: SEL 0x56456c41f220 <e38209> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:2:1:1: VARREF 0x56456c41f2f0 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:2:1:2: CONST 0x56456c41f440 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:2:1:3: CONST 0x56456c41f5f0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:2:2: VARREF 0x56456c41f7a0 <e18026> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:2: VARREF 0x56456c41f8f0 <e19484> {i53} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3af6c0 <e36624> {k7} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3af450 <e36621> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_mux input_0
    1:2:2:2:3:2: VARREF 0x56456c4437c0 <e38681> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3afba0 <e36634> {k8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3af930 <e36631> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_mux input_1
    1:2:2:2:3:2: VARREF 0x56456c4438e0 <e38686> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3b0050 <e36644> {k10} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3afe20 <e36641> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_mux resolved
    1:2:2:2:3:2: COND 0x56456c44c8f0 <e39569> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: AND 0x56456c44c9b0 <e39532> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: AND 0x56456c44ca70 <e19483> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: NEQ 0x56456c44cb30 <e19473> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1: CONST 0x56456c44cbf0 <e19467> {i53} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:1:2: SEL 0x56456c44cd60 <e38205> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:1:2:1: VARREF 0x56456c44ce30 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:1:2:2: CONST 0x56456c44cf50 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:1:2:3: CONST 0x56456c44d0c0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:2: EQ 0x56456c44d230 <e19474> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:2:1: SEL 0x56456c44d2f0 <e38209> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:2:1:1: VARREF 0x56456c44d3c0 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:2:1:2: CONST 0x56456c44d4e0 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:2:1:3: CONST 0x56456c44d650 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:2:2: VARREF 0x56456c44d7c0 <e18026> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:1:2: VARREF 0x56456c44d8e0 <e19484> {i53} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2:2: VARREF 0x56456c44da00 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2:3: VARREF 0x56456c44db20 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b0550 <e36654> {k3} @dt=0x56456c128cd0@(G/sw32) -> TRACEDECL 0x56456c3b0320 <e36651> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu register_file_output_B_mux BUS_WIDTH
    1:2:2:2:3:2: CONST 0x56456c401ad0 <e41653> {k3} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:2:2:3: TRACEINC 0x56456c3b0a80 <e36664> {k6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b0810 <e36661> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file_output_B_mux control
    1:2:2:2:3:2: AND 0x56456c4530d0 <e39594> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: AND 0x56456c453190 <e19522> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: NEQ 0x56456c453250 <e19512> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: CONST 0x56456c453310 <e19506> {i54} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:2: SEL 0x56456c453480 <e38263> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:2:1: VARREF 0x56456c453550 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:2:2: CONST 0x56456c453670 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:1:1:2:3: CONST 0x56456c4537e0 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:2: EQ 0x56456c453950 <e19513> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:2:1: SEL 0x56456c453a10 <e38267> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:2:1:1: VARREF 0x56456c453ae0 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:2:1:2: CONST 0x56456c453c00 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:1:2:1:3: CONST 0x56456c453d70 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:2:2: VARREF 0x56456c453ee0 <e18047> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:2: VARREF 0x56456c454000 <e19523> {i54} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3b0f60 <e36674> {k7} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3b0cf0 <e36671> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_mux input_0
    1:2:2:2:3:2: VARREF 0x56456c443ca0 <e38701> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b1440 <e36684> {k8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3b11d0 <e36681> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_mux input_1
    1:2:2:2:3:2: VARREF 0x56456c443dc0 <e38706> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3b18f0 <e36694> {k10} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3b16c0 <e36691> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_mux resolved
    1:2:2:2:3:2: COND 0x56456c459eb0 <e39619> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: AND 0x56456c459f70 <e39582> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: AND 0x56456c45a030 <e19522> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: NEQ 0x56456c45a0f0 <e19512> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1: CONST 0x56456c45a1b0 <e19506> {i54} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:1:2: SEL 0x56456c45a320 <e38263> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:1:2:1: VARREF 0x56456c45a3f0 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:1:2:2: CONST 0x56456c45a510 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:1:1:1:2:3: CONST 0x56456c45a680 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:2: EQ 0x56456c45a7f0 <e19513> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:2:1: SEL 0x56456c45a8b0 <e38267> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:2:1:1: VARREF 0x56456c45a980 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:2:1:2: CONST 0x56456c45aaa0 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:1:1:2:1:3: CONST 0x56456c45ac10 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:2:2: VARREF 0x56456c45ad80 <e18047> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:1:2: VARREF 0x56456c45aea0 <e19523> {i54} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2:2: VARREF 0x56456c45afc0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2:3: VARREF 0x56456c45b0e0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b1e00 <e36704> {h3} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3b1ba0 <e36701> {h3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu reg_output_comparator a
    1:2:2:2:3:2: COND 0x56456c44dc40 <e39573> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: AND 0x56456c44dd00 <e39532> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: AND 0x56456c44ddc0 <e19483> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: NEQ 0x56456c44de80 <e19473> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1: CONST 0x56456c44df40 <e19467> {i53} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:1:2: SEL 0x56456c44e0b0 <e38205> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:1:2:1: VARREF 0x56456c44e180 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:1:2:2: CONST 0x56456c44e2a0 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:1:2:3: CONST 0x56456c44e410 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:2: EQ 0x56456c44e580 <e19474> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:2:1: SEL 0x56456c44e640 <e38209> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:2:1:1: VARREF 0x56456c44e710 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:2:1:2: CONST 0x56456c44e830 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:2:1:3: CONST 0x56456c44e9a0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:2:2: VARREF 0x56456c44eb10 <e18026> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:1:2: VARREF 0x56456c44ec30 <e19484> {i53} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2:2: VARREF 0x56456c44ed50 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2:3: VARREF 0x56456c44ee70 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b2290 <e36714> {h4} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3b2060 <e36711> {h4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu reg_output_comparator b
    1:2:2:2:3:2: COND 0x56456c45b200 <e39623> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: AND 0x56456c45b2c0 <e39582> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: AND 0x56456c45b380 <e19522> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: NEQ 0x56456c45b440 <e19512> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1: CONST 0x56456c45b500 <e19506> {i54} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:1:2: SEL 0x56456c45b670 <e38263> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:1:2:1: VARREF 0x56456c45b740 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:1:2:2: CONST 0x56456c45b860 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:1:1:1:2:3: CONST 0x56456c45b9d0 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:2: EQ 0x56456c45bb40 <e19513> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:2:1: SEL 0x56456c45bc00 <e38267> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:2:1:1: VARREF 0x56456c45bcd0 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:2:1:2: CONST 0x56456c45bdf0 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:1:1:2:1:3: CONST 0x56456c45bf60 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:2:2: VARREF 0x56456c45c0d0 <e18047> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:1:2: VARREF 0x56456c45c1f0 <e19523> {i54} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2:2: VARREF 0x56456c45c310 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2:3: VARREF 0x56456c45c430 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b2760 <e36724> {h6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b2530 <e36721> {h6} @dt=0x56456bf0a940@(G/w1)  mips_cpu reg_output_comparator c
    1:2:2:2:3:2: EQ 0x56456c467e20 <e39644> {h8} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: COND 0x56456c467ee0 <e39561> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:1: AND 0x56456c467fa0 <e39532> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: AND 0x56456c468060 <e19483> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1: NEQ 0x56456c468120 <e19473> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1:1: CONST 0x56456c4681e0 <e19467> {i53} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:1:1:2: SEL 0x56456c468350 <e38205> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:1:1:2:1: VARREF 0x56456c468420 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:1:1:2:2: CONST 0x56456c468540 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:1:1:2:3: CONST 0x56456c4686b0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:1:2: EQ 0x56456c468820 <e19474> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:2:1: SEL 0x56456c4688e0 <e38209> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:1:2:1:1: VARREF 0x56456c4689b0 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:1:2:1:2: CONST 0x56456c468b00 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:1:2:1:3: CONST 0x56456c468cb0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:1:2:2: VARREF 0x56456c468e60 <e18026> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:1:1:2: VARREF 0x56456c468fb0 <e19484> {i53} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2:1:2: VARREF 0x56456c469100 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2:1:3: VARREF 0x56456c469250 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3:2:2: COND 0x56456c4693b0 <e39611> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:1: AND 0x56456c469470 <e39582> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:2:1:1: AND 0x56456c469530 <e19522> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:2:1:1:1: NEQ 0x56456c4695f0 <e19512> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:2:1:1:1:1: CONST 0x56456c4696b0 <e19506> {i54} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:2:1:1:1:2: SEL 0x56456c469860 <e38263> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:2:1:1:1:2:1: VARREF 0x56456c469930 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2:1:1:1:2:2: CONST 0x56456c469a80 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:2:1:1:1:2:3: CONST 0x56456c469c30 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:2:1:1:2: EQ 0x56456c469de0 <e19513> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:2:1:1:2:1: SEL 0x56456c469ea0 <e38267> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:2:1:1:2:1:1: VARREF 0x56456c469f70 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2:1:1:2:1:2: CONST 0x56456c46a0c0 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:2:1:1:2:1:3: CONST 0x56456c46a270 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:2:1:1:2:2: VARREF 0x56456c46a420 <e18047> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:2:1:2: VARREF 0x56456c46a570 <e19523> {i54} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2:2:2: VARREF 0x56456c46a6c0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2:2:3: VARREF 0x56456c46a810 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b2c70 <e36734> {f3} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b2a40 <e36731> {f3} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_and_gate_decode input_A
    1:2:2:2:3:2: VARREF 0x56456c4443c0 <e38731> {f3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b31c0 <e36744> {f4} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b2f50 <e36741> {f4} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_and_gate_decode input_B
    1:2:2:2:3:2: EQ 0x56456c46add0 <e39648> {h8} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: COND 0x56456c46ae90 <e39561> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:1: AND 0x56456c46af50 <e39532> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: AND 0x56456c46b010 <e19483> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1: NEQ 0x56456c46b0d0 <e19473> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1:1: CONST 0x56456c46b190 <e19467> {i53} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:1:1:2: SEL 0x56456c46b300 <e38205> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:1:1:2:1: VARREF 0x56456c46b3d0 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:1:1:2:2: CONST 0x56456c46b4f0 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:1:1:2:3: CONST 0x56456c46b660 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:1:2: EQ 0x56456c46b7d0 <e19474> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:2:1: SEL 0x56456c46b890 <e38209> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:1:2:1:1: VARREF 0x56456c46b960 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:1:2:1:2: CONST 0x56456c46bab0 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:1:2:1:3: CONST 0x56456c46bc60 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:1:1:2:2: VARREF 0x56456c46be10 <e18026> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:1:1:2: VARREF 0x56456c46bf60 <e19484> {i53} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2:1:2: VARREF 0x56456c46c0b0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2:1:3: VARREF 0x56456c46c200 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3:2:2: COND 0x56456c46c360 <e39611> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:1: AND 0x56456c46c420 <e39582> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:2:1:1: AND 0x56456c46c4e0 <e19522> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:2:1:1:1: NEQ 0x56456c46c5a0 <e19512> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:2:1:1:1:1: CONST 0x56456c46c660 <e19506> {i54} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:2:1:1:1:2: SEL 0x56456c46c810 <e38263> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:2:1:1:1:2:1: VARREF 0x56456c46c8e0 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2:1:1:1:2:2: CONST 0x56456c46ca30 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:2:1:1:1:2:3: CONST 0x56456c46cbe0 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:2:1:1:2: EQ 0x56456c46cd90 <e19513> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:2:1:1:2:1: SEL 0x56456c46ce50 <e38267> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:2:1:1:2:1:1: VARREF 0x56456c46cf20 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2:1:1:2:1:2: CONST 0x56456c46d070 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:2:1:1:2:1:3: CONST 0x56456c46d220 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:2:1:1:2:2: VARREF 0x56456c46d3d0 <e18047> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:2:1:2: VARREF 0x56456c46d520 <e19523> {i54} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2:2:2: VARREF 0x56456c46d670 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2:2:3: VARREF 0x56456c46d7c0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b3690 <e36754> {f6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b3410 <e36751> {f6} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_and_gate_decode output_C
    1:2:2:2:3:2: VARREF 0x56456c444660 <e38741> {f6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b3c50 <e36764> {o3} @dt=0x56456bf455e0@(G/w16) -> TRACEDECL 0x56456c3b39e0 <e36761> {o3} @dt=0x56456bf455e0@(G/w16)  mips_cpu sign_extender_decode short_input
    1:2:2:2:3:2: SEL 0x56456c444780 <e38746> {c63} @dt=0x56456bf455e0@(G/w16) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c444850 <e16929> {c63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c4449a0 <e16095> {c63} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:3:2:3: CONST 0x56456c444b10 <e16939> {c63} @dt=0x56456bf2afc0@(G/w32)  32'h10
    1:2:2:2:3: TRACEINC 0x56456c3b40b0 <e36774> {o4} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3b3e80 <e36771> {o4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu sign_extender_decode extended_output
    1:2:2:2:3:2: VARREF 0x56456c444ce0 <e38751> {o4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b45d0 <e36784> {j3} @dt=0x56456c128cd0@(G/sw32) -> TRACEDECL 0x56456c3b43a0 <e36781> {j3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu shifter_decode shift_distance
    1:2:2:2:3:2: CONST 0x56456c401c90 <e41663> {j3} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2:2:3: TRACEINC 0x56456c3b4a90 <e36794> {j6} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3b4830 <e36791> {j6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu shifter_decode shift_input
    1:2:2:2:3:2: VARREF 0x56456c444e30 <e38756> {j6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b4f30 <e36804> {j7} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3b4d00 <e36801> {j7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu shifter_decode shift_output
    1:2:2:2:3:2: SHIFTL 0x56456c445e80 <e38778> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: VARREF 0x56456c445f40 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c446090 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2:2:3: TRACEINC 0x56456c3b5410 <e36814> {d3} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3b51e0 <e36811> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu adder_decode a
    1:2:2:2:3:2: SHIFTL 0x56456c446240 <e38783> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: VARREF 0x56456c446300 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c446450 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2:2:3: TRACEINC 0x56456c3b58c0 <e36824> {d3} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3b5690 <e36821> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu adder_decode b
    1:2:2:2:3:2: VARREF 0x56456c446600 <e38788> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b5d40 <e36834> {d4} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3b5b10 <e36831> {d4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu adder_decode z
    1:2:2:2:3:2: ADD 0x56456c417b90 <e39503> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: SHIFTL 0x56456c417c50 <e38769> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:1: VARREF 0x56456c417d10 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3:2:1:2: CONST 0x56456c417e60 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2:2:3:2:2: VARREF 0x56456c417fd0 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b61e0 <e36844> {p3} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b5fb0 <e36841> {p3} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register clk
    1:2:2:2:3:2: VARREF 0x56456c446840 <e38798> {p3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c27b7c0 <e26850> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__internal_clk [CIRC] -> VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:2:2:3: TRACEINC 0x56456c3b66c0 <e36854> {p4} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b6490 <e36851> {p4} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register clear
    1:2:2:2:3:2: VARREF 0x56456c446990 <e38803> {p4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3: TRACEINC 0x56456c3b6bd0 <e36864> {p7} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b69a0 <e36861> {p7} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register register_write_decode
    1:2:2:2:3:2: VARREF 0x56456c446ae0 <e38808> {p7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [RV] <- VARSCOPE 0x56456c27bde0 <e26871> {c37} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_decode -> VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b7090 <e36874> {p8} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b6e10 <e36871> {p8} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register memory_to_register_decode
    1:2:2:2:3:2: VARREF 0x56456c446c30 <e38813> {p8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VARSCOPE 0x56456c27bec0 <e26874> {c38} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_decode -> VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b75f0 <e36884> {p9} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b73c0 <e36881> {p9} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register memory_write_decode
    1:2:2:2:3:2: VARREF 0x56456c446d50 <e38818> {p9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [RV] <- VARSCOPE 0x56456c27bfa0 <e26877> {c39} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_decode -> VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b7aa0 <e36894> {p10} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b7830 <e36891> {p10} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register ALU_src_B_decode
    1:2:2:2:3:2: VARREF 0x56456c446ea0 <e38823> {p10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VARSCOPE 0x56456c27c080 <e26880> {c40} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_decode -> VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b7f20 <e36904> {p11} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b7cf0 <e36901> {p11} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register register_destination_decode
    1:2:2:2:3:2: VARREF 0x56456c446ff0 <e38828> {p11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [RV] <- VARSCOPE 0x56456c27c160 <e26883> {c41} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_decode -> VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b8450 <e36914> {p12} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b8220 <e36911> {p12} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register hi_lo_register_write_decode
    1:2:2:2:3:2: VARREF 0x56456c447110 <e38833> {p12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VARSCOPE 0x56456c27c320 <e26889> {c43} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_decode -> VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b89b0 <e36924> {p13} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c3b8780 <e36921> {p13} @dt=0x56456bf38e40@(G/w6)  mips_cpu decode_execute_register ALU_function_decode
    1:2:2:2:3:2: VARREF 0x56456c447230 <e38838> {p13} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [RV] <- VARSCOPE 0x56456c27c4e0 <e26895> {c45} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_decode -> VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3b8ed0 <e36934> {p14} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3b8c60 <e36931> {p14} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rs_decode
    1:2:2:2:3:2: SEL 0x56456c447380 <e38843> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c447450 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c4475a0 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:3: CONST 0x56456c447710 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c3b93b0 <e36944> {p15} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3b9140 <e36941> {p15} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rt_decode
    1:2:2:2:3:2: SEL 0x56456c447900 <e38848> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c4479d0 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c447b20 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:3: CONST 0x56456c447c90 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c3b9890 <e36954> {p16} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3b9620 <e36951> {p16} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rd_decode
    1:2:2:2:3:2: SEL 0x56456c447e80 <e38853> {c61} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c447f50 <e16915> {c61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c4480a0 <e16040> {c61} @dt=0x56456c116e00@(G/sw5)  5'hb
    1:2:2:2:3:2:3: CONST 0x56456c448210 <e16925> {c61} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c3b9cf0 <e36964> {p17} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3b9ac0 <e36961> {p17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register sign_imm_decode
    1:2:2:2:3:2: VARREF 0x56456c448400 <e38858> {p17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3ba200 <e36974> {p19} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3b9fd0 <e36971> {p19} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register register_write_execute
    1:2:2:2:3:2: VARREF 0x56456c448550 <e38863> {p19} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VARSCOPE 0x56456c280120 <e26970> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_execute -> VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3ba720 <e36984> {p20} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3ba4a0 <e36981> {p20} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register memory_to_register_execute
    1:2:2:2:3:2: VARREF 0x56456c4486a0 <e38868> {p20} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VARSCOPE 0x56456c27fbe0 <e26952> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3bacc0 <e36994> {p21} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3baa50 <e36991> {p21} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register memory_write_execute
    1:2:2:2:3:2: VARREF 0x56456c4487c0 <e38873> {p21} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VARSCOPE 0x56456c27fcc0 <e26955> {c75} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_execute -> VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3bb1b0 <e37004> {p22} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3baf40 <e37001> {p22} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register ALU_src_B_execute
    1:2:2:2:3:2: VARREF 0x56456c448910 <e38878> {p22} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VARSCOPE 0x56456c27fe80 <e26961> {c77} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_execute -> VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3bb630 <e37014> {p23} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3bb400 <e37011> {p23} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register register_destination_execute
    1:2:2:2:3:2: VARREF 0x56456c448a60 <e38883> {p23} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VARSCOPE 0x56456c27fb00 <e26949> {c73} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_execute -> VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3bbb60 <e37024> {p24} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3bb930 <e37021> {p24} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register hi_lo_register_write_execute
    1:2:2:2:3:2: VARREF 0x56456c448b80 <e38888> {p24} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VARSCOPE 0x56456c280040 <e26967> {c79} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_execute -> VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3bc0c0 <e37034> {p25} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c3bbe90 <e37031> {p25} @dt=0x56456bf38e40@(G/w6)  mips_cpu decode_execute_register ALU_function_execute
    1:2:2:2:3:2: VARREF 0x56456c448ca0 <e38893> {p25} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3bc5e0 <e37044> {p26} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3bc370 <e37041> {p26} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rs_execute
    1:2:2:2:3:2: VARREF 0x56456c448df0 <e38898> {p26} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3bcac0 <e37054> {p27} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3bc850 <e37051> {p27} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rt_execute
    1:2:2:2:3:2: VARREF 0x56456c448f40 <e38903> {p27} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3bcfa0 <e37064> {p28} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3bcd30 <e37061> {p28} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rd_execute
    1:2:2:2:3:2: VARREF 0x56456c449090 <e38908> {p28} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VARSCOPE 0x56456c280ac0 <e27003> {c93} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rd_execute -> VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3bd400 <e37074> {p29} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3bd1d0 <e37071> {p29} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register sign_imm_execute
    1:2:2:2:3:2: VARREF 0x56456c4491e0 <e38913> {p29} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VARSCOPE 0x56456c280ba0 <e27006> {c94} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_execute -> VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3bd910 <e37084> {p32} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3bd6e0 <e37081> {p32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register read_data_one_decode
    1:2:2:2:3:2: VARREF 0x56456c449330 <e38918> {p32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3bde60 <e37094> {p33} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3bdbf0 <e37091> {p33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register read_data_two_decode
    1:2:2:2:3:2: VARREF 0x56456c449450 <e38923> {p33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3be360 <e37104> {p35} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3be0f0 <e37101> {p35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register read_data_one_execute
    1:2:2:2:3:2: VARREF 0x56456c449570 <e38928> {p35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VARSCOPE 0x56456c280200 <e26973> {c83} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_execute -> VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3be860 <e37114> {p36} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3be5f0 <e37111> {p36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register read_data_two_execute
    1:2:2:2:3:2: VARREF 0x56456c449690 <e38933> {p36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VARSCOPE 0x56456c2802e0 <e26976> {c84} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_execute -> VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3bed50 <e37124> {k3} @dt=0x56456c128cd0@(G/sw32) -> TRACEDECL 0x56456c3beae0 <e37121> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu write_register_execute_mux BUS_WIDTH
    1:2:2:2:3:2: CONST 0x56456c4020e0 <e41673> {k3} @dt=0x56456c128cd0@(G/sw32)  32'sh5
    1:2:2:2:3: TRACEINC 0x56456c3bf230 <e37134> {k6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3befc0 <e37131> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu write_register_execute_mux control
    1:2:2:2:3:2: VARREF 0x56456c4497b0 <e38938> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VARSCOPE 0x56456c27fb00 <e26949> {c73} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_execute -> VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3bf710 <e37144> {k7} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3bf4a0 <e37141> {k7} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute_mux input_0
    1:2:2:2:3:2: VARREF 0x56456c4498d0 <e38943> {k7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3bfbf0 <e37154> {k8} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3bf980 <e37151> {k8} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute_mux input_1
    1:2:2:2:3:2: VARREF 0x56456c449a20 <e38948> {k8} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VARSCOPE 0x56456c280ac0 <e27003> {c93} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rd_execute -> VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c00a0 <e37164> {k10} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3bfe70 <e37161> {k10} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute_mux resolved
    1:2:2:2:3:2: VARREF 0x56456c449b70 <e38953> {k10} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VARSCOPE 0x56456c27fda0 <e26958> {c76} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_execute -> VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c05b0 <e37174> {l3} @dt=0x56456c128cd0@(G/sw32) -> TRACEDECL 0x56456c3c0380 <e37171> {l3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu register_file_output_A_execute_mux BUS_WIDTH
    1:2:2:2:3:2: CONST 0x56456c402d20 <e41683> {l3} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:2:2:3: TRACEINC 0x56456c3c0af0 <e37184> {l6} @dt=0x56456bf6f8e0@(G/w2) -> TRACEDECL 0x56456c3c0880 <e37181> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu register_file_output_A_execute_mux control
    1:2:2:2:3:2: VARREF 0x56456c449d60 <e38958> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VARSCOPE 0x56456c282180 <e27081> {c129} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_A_execute -> VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c0fa0 <e37194> {l7} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c0d70 <e37191> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux input_0
    1:2:2:2:3:2: VARREF 0x56456c449eb0 <e38963> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VARSCOPE 0x56456c280200 <e26973> {c83} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_execute -> VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c14a0 <e37204> {l8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c1270 <e37201> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux input_1
    1:2:2:2:3:2: VARREF 0x56456c449fd0 <e38968> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VARSCOPE 0x56456c2818c0 <e27051> {c117} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__result_writeback -> VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3c19a0 <e37214> {l9} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c1770 <e37211> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux input_2
    1:2:2:2:3:2: VARREF 0x56456c44a120 <e38973> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3c1ea0 <e37224> {l10} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c1c70 <e37221> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux input_3
    1:2:2:2:3:2: VARREF 0x56456c44a270 <e38978> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VARSCOPE 0x56456c281a80 <e27057> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3c23b0 <e37234> {l12} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c2180 <e37231> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux resolved
    1:2:2:2:3:2: VARREF 0x56456c44a3c0 <e38983> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c2900 <e37244> {l3} @dt=0x56456c128cd0@(G/sw32) -> TRACEDECL 0x56456c3c2690 <e37241> {l3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu register_file_output_B_execute_mux BUS_WIDTH
    1:2:2:2:3:2: CONST 0x56456bf0b380 <e41693> {l3} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:2:2:3: TRACEINC 0x56456c3c2df0 <e37254> {l6} @dt=0x56456bf6f8e0@(G/w2) -> TRACEDECL 0x56456c3c2b80 <e37251> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu register_file_output_B_execute_mux control
    1:2:2:2:3:2: VARREF 0x56456c44a510 <e38988> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VARSCOPE 0x56456c282260 <e27084> {c130} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_B_execute -> VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c32a0 <e37264> {l7} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c3070 <e37261> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux input_0
    1:2:2:2:3:2: VARREF 0x56456c44a660 <e38993> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VARSCOPE 0x56456c2802e0 <e26976> {c84} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_execute -> VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c37a0 <e37274> {l8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c3570 <e37271> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux input_1
    1:2:2:2:3:2: VARREF 0x56456c44a780 <e38998> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VARSCOPE 0x56456c2818c0 <e27051> {c117} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__result_writeback -> VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3c3ca0 <e37284> {l9} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c3a70 <e37281> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux input_2
    1:2:2:2:3:2: VARREF 0x56456c44a8d0 <e39003> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3c41a0 <e37294> {l10} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c3f70 <e37291> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux input_3
    1:2:2:2:3:2: VARREF 0x56456c44aa20 <e39008> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VARSCOPE 0x56456c2819a0 <e27054> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3c46b0 <e37304> {l12} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c4480 <e37301> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux resolved
    1:2:2:2:3:2: VARREF 0x56456c44ab70 <e39013> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VARSCOPE 0x56456c280580 <e26985> {c87} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_execute -> VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c4bc0 <e37314> {k3} @dt=0x56456c128cd0@(G/sw32) -> TRACEDECL 0x56456c3c4960 <e37311> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu source_B_ALU_mux BUS_WIDTH
    1:2:2:2:3:2: CONST 0x56456bf0b540 <e41703> {k3} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:2:2:3: TRACEINC 0x56456c3c5090 <e37324> {k6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3c4e60 <e37321> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu source_B_ALU_mux control
    1:2:2:2:3:2: VARREF 0x56456c44acc0 <e39018> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VARSCOPE 0x56456c27fe80 <e26961> {c77} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_execute -> VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c5560 <e37334> {k7} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c5330 <e37331> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_mux input_0
    1:2:2:2:3:2: VARREF 0x56456c44ae10 <e39023> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VARSCOPE 0x56456c280580 <e26985> {c87} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_execute -> VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c5a30 <e37344> {k8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c5800 <e37341> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_mux input_1
    1:2:2:2:3:2: VARREF 0x56456c3ffa00 <e39028> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VARSCOPE 0x56456c280ba0 <e27006> {c94} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_execute -> VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c5f00 <e37354> {k10} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c5cd0 <e37351> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_mux resolved
    1:2:2:2:3:2: VARREF 0x56456c3f7dc0 <e39033> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c63f0 <e37364> {e4} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c3c6190 <e37361> {e4} @dt=0x56456bf38e40@(G/w6)  mips_cpu alu ALU_operation
    1:2:2:2:3:2: VARREF 0x56456c3f5cc0 <e39038> {e4} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c68d0 <e37374> {e5} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c66a0 <e37371> {e5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu input_1
    1:2:2:2:3:2: VARREF 0x56456c3f7fd0 <e39043> {e5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c6d50 <e37384> {e6} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c6b20 <e37381> {e6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu input_2
    1:2:2:2:3:2: VARREF 0x56456c3f73e0 <e39048> {e6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c71d0 <e37394> {e8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c6fa0 <e37391> {e8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu ALU_output
    1:2:2:2:3:2: VARREF 0x56456c3f5ae0 <e39053> {e8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c7620 <e37404> {e9} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c73c0 <e37401> {e9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu ALU_HI_output
    1:2:2:2:3:2: VARREF 0x56456c3f6e90 <e39058> {e9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VARSCOPE 0x56456c280740 <e26991> {c89} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_execute -> VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c7ad0 <e37414> {e10} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3c7870 <e37411> {e10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu ALU_LO_output
    1:2:2:2:3:2: VARREF 0x56456c3f76b0 <e39063> {e10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VARSCOPE 0x56456c280820 <e26994> {c90} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_execute -> VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c7f80 <e37424> {e14} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3c7d20 <e37421> {e14} @dt=0x56456bf3d380@(G/w5)  mips_cpu alu shift_amount
    1:2:2:2:3:2: SEL 0x56456c3f61b0 <e39080> {e21} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c3f6280 <e17218> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2: CONST 0x56456c3f63d0 <e14638> {e21} @dt=0x56456c116e00@(G/sw5)  5'h6
    1:2:2:2:3:2:3: CONST 0x56456c3f6540 <e17228> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c3c8410 <e37434> {e15} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c81e0 <e37431> {e15} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu sign_extened_input_1
    1:2:2:2:3:2: CONCAT 0x56456c46e5a0 <e39657> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:1: REPLICATE 0x56456c46e660 <e17254> {e22} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:1: SEL 0x56456c46e720 <e17243> {e22} @dt=0x56456bf0a940@(G/w1) decl[31:0]]
    1:2:2:2:3:2:1:1:1: VARREF 0x56456c46e7f0 <e17232> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:1:2: CONST 0x56456c46e940 <e14682> {e22} @dt=0x56456c116e00@(G/sw5)  5'h1f
    1:2:2:2:3:2:1:1:3: CONST 0x56456c46eab0 <e17242> {e22} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2: CONST 0x56456c46ec40 <e17253> {e22} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:2:2:3:2:2: VARREF 0x56456c46edf0 <e19687> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c88e0 <e37444> {e16} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c86b0 <e37441> {e16} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu sign_extened_input_2
    1:2:2:2:3:2: CONCAT 0x56456c46f9d0 <e39666> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:1: REPLICATE 0x56456c46fa90 <e17292> {e23} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:1: SEL 0x56456c46fb50 <e17281> {e23} @dt=0x56456bf0a940@(G/w1) decl[31:0]]
    1:2:2:2:3:2:1:1:1: VARREF 0x56456c46fc20 <e17270> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:1:2: CONST 0x56456c46fd70 <e14777> {e23} @dt=0x56456c116e00@(G/sw5)  5'h1f
    1:2:2:2:3:2:1:1:3: CONST 0x56456c46fee0 <e17280> {e23} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2: CONST 0x56456c470090 <e17291> {e23} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:2:2:3:2:2: VARREF 0x56456c470240 <e19700> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c8db0 <e37454> {e17} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c8b80 <e37451> {e17} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu extended_input_1
    1:2:2:2:3:2: EXTEND 0x56456c3f6ae0 <e39105> {e24} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:1: VARREF 0x56456c3f6ba0 <e19714> {e24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c9280 <e37464> {e18} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c9050 <e37461> {e18} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu extended_input_2
    1:2:2:2:3:2: EXTEND 0x56456c426d20 <e39130> {e25} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:1: VARREF 0x56456c426de0 <e19730> {e25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3c9750 <e37474> {e19} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c9520 <e37471> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu ALU_HI_LO_output
    1:2:2:2:3:2: VARREF 0x56456c3c9630 <e37468> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3: TRACEINC 0x56456c3c9c30 <e37484> {q3} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3c9a00 <e37481> {q3} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register clk
    1:2:2:2:3:2: VARREF 0x56456c426f30 <e39135> {q3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c27b7c0 <e26850> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__internal_clk [CIRC] -> VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:2:2:3: TRACEINC 0x56456c3ca0f0 <e37494> {q6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3c9ec0 <e37491> {q6} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register register_write_execute
    1:2:2:2:3:2: VARREF 0x56456c427080 <e39140> {q6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VARSCOPE 0x56456c280120 <e26970> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_execute -> VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3ca610 <e37504> {q7} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3ca390 <e37501> {q7} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register memory_to_register_execute
    1:2:2:2:3:2: VARREF 0x56456c4271d0 <e39145> {q7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VARSCOPE 0x56456c27fbe0 <e26952> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3cab70 <e37514> {q8} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3ca940 <e37511> {q8} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register memory_write_execute
    1:2:2:2:3:2: VARREF 0x56456c4272f0 <e39150> {q8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VARSCOPE 0x56456c27fcc0 <e26955> {c75} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_execute -> VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3caff0 <e37524> {q9} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3cadc0 <e37521> {q9} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register hi_lo_register_write_execute
    1:2:2:2:3:2: VARREF 0x56456c427440 <e39155> {q9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VARSCOPE 0x56456c280040 <e26967> {c79} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_execute -> VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3cb540 <e37534> {q11} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3cb2d0 <e37531> {q11} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register register_write_memory
    1:2:2:2:3:2: VARREF 0x56456c427560 <e39160> {q11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3cba10 <e37544> {q12} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3cb790 <e37541> {q12} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register memory_to_register_memory
    1:2:2:2:3:2: VARREF 0x56456c4276b0 <e39165> {q12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VARSCOPE 0x56456c280e40 <e27015> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3cbfb0 <e37554> {q13} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3cbd40 <e37551> {q13} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register memory_write_memory
    1:2:2:2:3:2: VARREF 0x56456c4277d0 <e39170> {q13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory [RV] <- VARSCOPE 0x56456c280f20 <e27018> {c100} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_memory -> VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3cc430 <e37564> {q14} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3cc200 <e37561> {q14} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register hi_lo_register_write_memory
    1:2:2:2:3:2: VARREF 0x56456c427920 <e39175> {q14} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VARSCOPE 0x56456c281000 <e27021> {c101} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_memory -> VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3cc970 <e37574> {q17} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3cc700 <e37571> {q17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_output_execute
    1:2:2:2:3:2: VARREF 0x56456c425470 <e39180> {q17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3cce30 <e37584> {q18} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3ccc00 <e37581> {q18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_HI_output_execute
    1:2:2:2:3:2: VARREF 0x56456c4255c0 <e39185> {q18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VARSCOPE 0x56456c280740 <e26991> {c89} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_execute -> VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3cd380 <e37594> {q19} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3cd110 <e37591> {q19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_LO_output_execute
    1:2:2:2:3:2: VARREF 0x56456c425710 <e39190> {q19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VARSCOPE 0x56456c280820 <e26994> {c90} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_execute -> VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3cd870 <e37604> {q20} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3cd600 <e37601> {q20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register write_data_execute
    1:2:2:2:3:2: VARREF 0x56456c425860 <e39195> {q20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VARSCOPE 0x56456c280580 <e26985> {c87} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_execute -> VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3cdd30 <e37614> {q21} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3cdb00 <e37611> {q21} @dt=0x56456bf3d380@(G/w5)  mips_cpu execute_memory_register write_register_execute
    1:2:2:2:3:2: VARREF 0x56456c4259b0 <e39200> {q21} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VARSCOPE 0x56456c27fda0 <e26958> {c76} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_execute -> VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3ce270 <e37624> {q23} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3ce000 <e37621> {q23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_output_memory
    1:2:2:2:3:2: VARREF 0x56456c425b00 <e39205> {q23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3ce730 <e37634> {q24} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3ce500 <e37631> {q24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_HI_output_memory
    1:2:2:2:3:2: VARREF 0x56456c425c50 <e39210> {q24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VARSCOPE 0x56456c2811c0 <e27027> {c105} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_memory -> VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3cec80 <e37644> {q25} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3cea10 <e37641> {q25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_LO_output_memory
    1:2:2:2:3:2: VARREF 0x56456c425da0 <e39215> {q25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VARSCOPE 0x56456c2812a0 <e27030> {c106} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_memory -> VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3cf170 <e37654> {q26} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3cef00 <e37651> {q26} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register write_data_memory
    1:2:2:2:3:2: VARREF 0x56456c425ef0 <e39220> {q26} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VARSCOPE 0x56456c281460 <e27036> {c108} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_memory -> VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3cf630 <e37664> {q27} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3cf400 <e37661> {q27} @dt=0x56456bf3d380@(G/w5)  mips_cpu execute_memory_register write_register_memory
    1:2:2:2:3:2: VARREF 0x56456c426040 <e39225> {q27} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3cfb80 <e37674> {s3} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3cf920 <e37671> {s3} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register clk
    1:2:2:2:3:2: VARREF 0x56456c426190 <e39230> {s3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c27b7c0 <e26850> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__internal_clk [CIRC] -> VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:2:2:3: TRACEINC 0x56456c3d00a0 <e37684> {s6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3cfe20 <e37681> {s6} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register register_write_memory
    1:2:2:2:3:2: VARREF 0x56456c4262e0 <e39235> {s6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3d0570 <e37694> {s7} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3d0340 <e37691> {s7} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register memory_to_register_memory
    1:2:2:2:3:2: VARREF 0x56456c426430 <e39240> {s7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VARSCOPE 0x56456c280e40 <e27015> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3d0aa0 <e37704> {s8} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3d0870 <e37701> {s8} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register hi_lo_register_write_memory
    1:2:2:2:3:2: VARREF 0x56456c426550 <e39245> {s8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VARSCOPE 0x56456c281000 <e27021> {c101} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_memory -> VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3d1010 <e37714> {s10} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3d0d90 <e37711> {s10} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register register_write_writeback
    1:2:2:2:3:2: VARREF 0x56456c426670 <e39250> {s10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VARSCOPE 0x56456c281540 <e27039> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_writeback -> VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3d14e0 <e37724> {s11} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3d12b0 <e37721> {s11} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register memory_to_register_writeback
    1:2:2:2:3:2: VARREF 0x56456c4267c0 <e39255> {s11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VARSCOPE 0x56456c281700 <e27045> {c113} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_writeback -> VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3d1a10 <e37734> {s12} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3d17e0 <e37731> {s12} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register hi_lo_register_write_writeback
    1:2:2:2:3:2: VARREF 0x56456c427bb0 <e39260> {s12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VARSCOPE 0x56456c281620 <e27042> {c112} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_writeback -> VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3d1f70 <e37744> {s14} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3d1d40 <e37741> {s14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_output_memory
    1:2:2:2:3:2: VARREF 0x56456c427cd0 <e39265> {s14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3d2440 <e37754> {s15} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3d21c0 <e37751> {s15} @dt=0x56456bf3d380@(G/w5)  mips_cpu memory_writeback_register write_register_memory
    1:2:2:2:3:2: VARREF 0x56456c427e20 <e39270> {s15} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3d29a0 <e37764> {s16} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3d2770 <e37761> {s16} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_HI_output_memory
    1:2:2:2:3:2: VARREF 0x56456c427f70 <e39275> {s16} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VARSCOPE 0x56456c2811c0 <e27027> {c105} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_memory -> VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3d2ea0 <e37774> {s17} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3d2c30 <e37771> {s17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_LO_output_memory
    1:2:2:2:3:2: VARREF 0x56456c4280c0 <e39280> {s17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VARSCOPE 0x56456c2812a0 <e27030> {c106} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_memory -> VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3d3390 <e37784> {s18} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3d3120 <e37781> {s18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register read_data_memory
    1:2:2:2:3:2: VARREF 0x56456c428210 <e39285> {s18} @dt=0x56456bf2afc0@(G/w32)  data_readdata [RV] <- VARSCOPE 0x56456c260240 <e26800> {c22} @dt=0x56456bf2afc0@(G/w32)  TOP->data_readdata -> VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:2:2:3: TRACEINC 0x56456c3d3850 <e37794> {s20} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3d3620 <e37791> {s20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_output_writeback
    1:2:2:2:3:2: VARREF 0x56456c428330 <e39290> {s20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VARSCOPE 0x56456c281b60 <e27060> {c120} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_writeback -> VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3d3d10 <e37804> {s21} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3d3a90 <e37801> {s21} @dt=0x56456bf3d380@(G/w5)  mips_cpu memory_writeback_register write_register_writeback
    1:2:2:2:3:2: VARREF 0x56456c428480 <e39295> {s21} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VARSCOPE 0x56456c2817e0 <e27048> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_writeback -> VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3d4220 <e37814> {s22} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3d3fa0 <e37811> {s22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_HI_output_writeback
    1:2:2:2:3:2: VARREF 0x56456c4285d0 <e39300> {s22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VARSCOPE 0x56456c2819a0 <e27054> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3d4730 <e37824> {s23} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3d44b0 <e37821> {s23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_LO_output_writeback
    1:2:2:2:3:2: VARREF 0x56456c428720 <e39305> {s23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VARSCOPE 0x56456c281a80 <e27057> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3d4cd0 <e37834> {s24} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3d4a60 <e37831> {s24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register read_data_writeback
    1:2:2:2:3:2: VARREF 0x56456c428870 <e39310> {s24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VARSCOPE 0x56456c281c40 <e27063> {c121} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__read_data_writeback -> VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3d5210 <e37844> {k3} @dt=0x56456c128cd0@(G/sw32) -> TRACEDECL 0x56456c3d4fb0 <e37841> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu writeback_mux BUS_WIDTH
    1:2:2:2:3:2: CONST 0x56456c45ecb0 <e41713> {k3} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:2:2:3: TRACEINC 0x56456c3d56e0 <e37854> {k6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3d54b0 <e37851> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu writeback_mux control
    1:2:2:2:3:2: VARREF 0x56456c4289c0 <e39315> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VARSCOPE 0x56456c281700 <e27045> {c113} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_writeback -> VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3d5bb0 <e37864> {k7} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3d5980 <e37861> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu writeback_mux input_0
    1:2:2:2:3:2: VARREF 0x56456c428ae0 <e39320> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VARSCOPE 0x56456c281c40 <e27063> {c121} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__read_data_writeback -> VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3d6080 <e37874> {k8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3d5e50 <e37871> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu writeback_mux input_1
    1:2:2:2:3:2: VARREF 0x56456c428c30 <e39325> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VARSCOPE 0x56456c281b60 <e27060> {c120} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_writeback -> VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3d6550 <e37884> {k10} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3d6320 <e37881> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu writeback_mux resolved
    1:2:2:2:3:2: VARREF 0x56456c428d80 <e39330> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VARSCOPE 0x56456c2818c0 <e27051> {c117} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__result_writeback -> VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3d6a20 <e37894> {i2} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3d67f0 <e37891> {i2} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit branch_decode
    1:2:2:2:3:2: VARREF 0x56456c428ed0 <e39335> {i2} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3d6ef0 <e37904> {i3} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3d6cc0 <e37901> {i3} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit Rs_decode
    1:2:2:2:3:2: SEL 0x56456c429020 <e39340> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c4290f0 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c429240 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:3: CONST 0x56456c4293b0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c3d73c0 <e37914> {i4} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3d7190 <e37911> {i4} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit Rt_decode
    1:2:2:2:3:2: SEL 0x56456c4295a0 <e39345> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1: VARREF 0x56456c429670 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:2: CONST 0x56456c4297c0 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:3: CONST 0x56456c429930 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3: TRACEINC 0x56456c3d7890 <e37924> {i5} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3d7660 <e37921> {i5} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit Rs_execute
    1:2:2:2:3:2: VARREF 0x56456c429b20 <e39350> {i5} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3d7d60 <e37934> {i6} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3d7b30 <e37931> {i6} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit Rt_execute
    1:2:2:2:3:2: VARREF 0x56456c429c70 <e39355> {i6} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3d8240 <e37944> {i7} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3d7fd0 <e37941> {i7} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit write_register_execute
    1:2:2:2:3:2: VARREF 0x56456c429dc0 <e39360> {i7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VARSCOPE 0x56456c27fda0 <e26958> {c76} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_execute -> VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3d86a0 <e37954> {i8} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3d8470 <e37951> {i8} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit memory_to_register_execute
    1:2:2:2:3:2: VARREF 0x56456c429f10 <e39365> {i8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VARSCOPE 0x56456c27fbe0 <e26952> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3d8bd0 <e37964> {i9} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3d8960 <e37961> {i9} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit register_write_execute
    1:2:2:2:3:2: VARREF 0x56456c42a030 <e39370> {i9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VARSCOPE 0x56456c280120 <e26970> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_execute -> VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3d90b0 <e37974> {i10} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3d8e40 <e37971> {i10} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit write_register_memory
    1:2:2:2:3:2: VARREF 0x56456c42a180 <e39375> {i10} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3d9560 <e37984> {i11} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3d9330 <e37981> {i11} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit memory_to_register_memory
    1:2:2:2:3:2: VARREF 0x56456c42a2d0 <e39380> {i11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VARSCOPE 0x56456c280e40 <e27015> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3d9a90 <e37994> {i12} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3d9820 <e37991> {i12} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit register_write_memory
    1:2:2:2:3:2: VARREF 0x56456c42a3f0 <e39385> {i12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3d9f40 <e38004> {i13} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3d9d10 <e38001> {i13} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit write_register_writeback
    1:2:2:2:3:2: VARREF 0x56456c42a540 <e39390> {i13} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VARSCOPE 0x56456c2817e0 <e27048> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_writeback -> VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3da440 <e38014> {i14} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3da210 <e38011> {i14} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit register_write_writeback
    1:2:2:2:3:2: VARREF 0x56456c42a690 <e39395> {i14} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VARSCOPE 0x56456c281540 <e27039> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_writeback -> VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2:3: TRACEINC 0x56456c3da950 <e38024> {i16} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3da6f0 <e38021> {i16} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit stall_fetch
    1:2:2:2:3:2: VARREF 0x56456c42a7e0 <e39400> {i16} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch [RV] <- VARSCOPE 0x56456c281d20 <e27066> {c124} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_fetch -> VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2:2:3: TRACEINC 0x56456c3dade0 <e38034> {i17} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3dabb0 <e38031> {i17} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit stall_decode
    1:2:2:2:3:2: VARREF 0x56456c42a930 <e39405> {i17} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VARSCOPE 0x56456c281e00 <e27069> {c125} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_decode -> VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2:2:3: TRACEINC 0x56456c3db2f0 <e38044> {i18} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3db070 <e38041> {i18} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit forward_register_file_output_1_decode
    1:2:2:2:3:2: AND 0x56456c41faf0 <e39548> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: AND 0x56456c41fbb0 <e19483> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: NEQ 0x56456c41fc70 <e19473> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: CONST 0x56456c41fd30 <e19467> {i53} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:2: SEL 0x56456c41fea0 <e38205> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:2:1: VARREF 0x56456c41ff70 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:2:2: CONST 0x56456c420090 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:1:2:3: CONST 0x56456c420200 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:2: EQ 0x56456c4203b0 <e19474> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:2:1: SEL 0x56456c420470 <e38209> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:2:1:1: VARREF 0x56456c420540 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:2:1:2: CONST 0x56456c420690 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:2:1:2:1:3: CONST 0x56456c420840 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:2:2: VARREF 0x56456c4209f0 <e18026> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:2: VARREF 0x56456c420b40 <e19484> {i53} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3db800 <e38054> {i19} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3db580 <e38051> {i19} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit forward_register_file_output_2_decode
    1:2:2:2:3:2: AND 0x56456c454120 <e39598> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: AND 0x56456c4541e0 <e19522> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: NEQ 0x56456c4542a0 <e19512> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: CONST 0x56456c454360 <e19506> {i54} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:2:1:1:2: SEL 0x56456c4544d0 <e38263> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:1:2:1: VARREF 0x56456c4545a0 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:1:2:2: CONST 0x56456c4546c0 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:1:1:2:3: CONST 0x56456c454830 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:2: EQ 0x56456c4549a0 <e19513> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:2:1: SEL 0x56456c454a60 <e38267> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:2:1:2:1:1: VARREF 0x56456c454b30 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2:1:2:1:2: CONST 0x56456c454c50 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:2:1:2:1:3: CONST 0x56456c454dc0 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2:1:2:2: VARREF 0x56456c454f30 <e18047> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2:2: VARREF 0x56456c455050 <e19523> {i54} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3: TRACEINC 0x56456c3dbd80 <e38064> {i20} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3dbb10 <e38061> {i20} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit flush_execute_register
    1:2:2:2:3:2: VARREF 0x56456c42ad20 <e39420> {i20} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3: TRACEINC 0x56456c3dc1f0 <e38074> {i21} @dt=0x56456bf6f8e0@(G/w2) -> TRACEDECL 0x56456c3dbf70 <e38071> {i21} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu hazard_unit forward_register_file_output_1_execute
    1:2:2:2:3:2: VARREF 0x56456c42ae70 <e39425> {i21} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VARSCOPE 0x56456c282180 <e27081> {c129} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_A_execute -> VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3dc700 <e38084> {i22} @dt=0x56456bf6f8e0@(G/w2) -> TRACEDECL 0x56456c3dc480 <e38081> {i22} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu hazard_unit forward_register_file_output_2_execute
    1:2:2:2:3:2: VARREF 0x56456c42afc0 <e39430> {i22} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VARSCOPE 0x56456c282260 <e27084> {c130} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_B_execute -> VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2:3: TRACEINC 0x56456c3dcbd0 <e38094> {i25} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3dc970 <e38091> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit lwstall
    1:2:2:2:3:2: VARREF 0x56456c3dcab0 <e38088> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VARSCOPE 0x56456c2ee200 <e27897> {i25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__lwstall -> VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2:3: TRACEINC 0x56456c3dd0a0 <e38104> {i26} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3dce70 <e38101> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit branchstall
    1:2:2:2:3:2: VARREF 0x56456c3dcf80 <e38098> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VARSCOPE 0x56456c2ee360 <e27900> {i26} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__branchstall -> VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:2: CFUNC 0x56456c341420 <e35087> {c4}  traceInitThis__1 [SLOW] [STATICU]
    1:2:2:2:3: TRACEDECL 0x56456c341be0 <e35092> {c5} @dt=0x56456bf0a940@(G/w1)  clk
    1:2:2:2:3: TRACEDECL 0x56456c3420f0 <e35101> {c6} @dt=0x56456bf0a940@(G/w1)  reset
    1:2:2:2:3: TRACEDECL 0x56456c374bb0 <e35111> {c7} @dt=0x56456bf0a940@(G/w1)  active
    1:2:2:2:3: TRACEDECL 0x56456c374fd0 <e35121> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0
    1:2:2:2:3: TRACEDECL 0x56456c385500 <e35131> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable
    1:2:2:2:3: TRACEDECL 0x56456c385920 <e35141> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address
    1:2:2:2:3: TRACEDECL 0x56456c385d40 <e35151> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata
    1:2:2:2:3: TRACEDECL 0x56456c386160 <e35161> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address
    1:2:2:2:3: TRACEDECL 0x56456c386580 <e35171> {c19} @dt=0x56456bf0a940@(G/w1)  data_write
    1:2:2:2:3: TRACEDECL 0x56456c3869a0 <e35181> {c20} @dt=0x56456bf0a940@(G/w1)  data_read
    1:2:2:2:3: TRACEDECL 0x56456c386dc0 <e35191> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata
    1:2:2:2:3: TRACEDECL 0x56456c3871e0 <e35201> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata
    1:2:2:2:3: TRACEDECL 0x56456c387600 <e35211> {c5} @dt=0x56456bf0a940@(G/w1)  mips_cpu clk
    1:2:2:2:3: TRACEDECL 0x56456c387a20 <e35221> {c6} @dt=0x56456bf0a940@(G/w1)  mips_cpu reset
    1:2:2:2:3: TRACEDECL 0x56456c387e40 <e35231> {c7} @dt=0x56456bf0a940@(G/w1)  mips_cpu active
    1:2:2:2:3: TRACEDECL 0x56456c388260 <e35241> {c8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_v0
    1:2:2:2:3: TRACEDECL 0x56456c388680 <e35251> {c11} @dt=0x56456bf0a940@(G/w1)  mips_cpu clk_enable
    1:2:2:2:3: TRACEDECL 0x56456c388aa0 <e35261> {c14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instr_address
    1:2:2:2:3: TRACEDECL 0x56456c388ec0 <e35271> {c15} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instr_readdata
    1:2:2:2:3: TRACEDECL 0x56456c3892e0 <e35281> {c18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu data_address
    1:2:2:2:3: TRACEDECL 0x56456c389700 <e35291> {c19} @dt=0x56456bf0a940@(G/w1)  mips_cpu data_write
    1:2:2:2:3: TRACEDECL 0x56456c389b20 <e35301> {c20} @dt=0x56456bf0a940@(G/w1)  mips_cpu data_read
    1:2:2:2:3: TRACEDECL 0x56456c389f40 <e35311> {c21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu data_writedata
    1:2:2:2:3: TRACEDECL 0x56456c38a360 <e35321> {c22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu data_readdata
    1:2:2:2:3: TRACEDECL 0x56456c38a780 <e35331> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu internal_clk
    1:2:2:2:3: TRACEDECL 0x56456c38aba0 <e35341> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu HI_LO_output
    1:2:2:2:3: TRACEDECL 0x56456c38afc0 <e35351> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_prime
    1:2:2:2:3: TRACEDECL 0x56456c38b3e0 <e35361> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_fetch
    1:2:2:2:3: TRACEDECL 0x56456c38b800 <e35371> {c33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_plus_four_fetch
    1:2:2:2:3: TRACEDECL 0x56456c38bc20 <e35381> {c34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instruction_fetch
    1:2:2:2:3: TRACEDECL 0x56456c38c040 <e35391> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_decode
    1:2:2:2:3: TRACEDECL 0x56456c38c460 <e35401> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_decode
    1:2:2:2:3: TRACEDECL 0x56456c38c880 <e35411> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_decode
    1:2:2:2:3: TRACEDECL 0x56456c38cca0 <e35421> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_decode
    1:2:2:2:3: TRACEDECL 0x56456c38d0c0 <e35431> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu ALU_src_B_decode
    1:2:2:2:3: TRACEDECL 0x56456c38d4e0 <e35441> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_destination_decode
    1:2:2:2:3: TRACEDECL 0x56456c38d900 <e35451> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu branch_decode
    1:2:2:2:3: TRACEDECL 0x56456c38dd20 <e35461> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_decode
    1:2:2:2:3: TRACEDECL 0x56456c38e140 <e35471> {c44} @dt=0x56456bf0a940@(G/w1)  mips_cpu equal_decode
    1:2:2:2:3: TRACEDECL 0x56456c38e560 <e35481> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu ALU_function_decode
    1:2:2:2:3: TRACEDECL 0x56456c38e980 <e35491> {c50} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_branch_decode
    1:2:2:2:3: TRACEDECL 0x56456c38eda0 <e35501> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instruction_decode
    1:2:2:2:3: TRACEDECL 0x56456c38f1c0 <e35511> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_plus_four_decode
    1:2:2:2:3: TRACEDECL 0x56456c38f5e0 <e35521> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu read_address_1
    1:2:2:2:3: TRACEDECL 0x56456c38fa00 <e35531> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rs_decode
    1:2:2:2:3: TRACEDECL 0x56456c38fe20 <e35541> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu read_address_2
    1:2:2:2:3: TRACEDECL 0x56456c390240 <e35551> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rt_decode
    1:2:2:2:3: TRACEDECL 0x56456c390660 <e35561> {c60} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rd_decode
    1:2:2:2:3: TRACEDECL 0x56456c390a80 <e35571> {c62} @dt=0x56456bf455e0@(G/w16)  mips_cpu immediate
    1:2:2:2:3: TRACEDECL 0x56456c390ea0 <e35581> {c65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu shifter_output_decode
    1:2:2:2:3: TRACEDECL 0x56456c3912c0 <e35591> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_decode
    1:2:2:2:3: TRACEDECL 0x56456c3916e0 <e35601> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_decode
    1:2:2:2:3: TRACEDECL 0x56456c391b00 <e35611> {c68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_resolved_decode
    1:2:2:2:3: TRACEDECL 0x56456c391f20 <e35621> {c69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_resolved_decode
    1:2:2:2:3: TRACEDECL 0x56456c392340 <e35631> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu sign_imm_decode
    1:2:2:2:3: TRACEDECL 0x56456c392760 <e35641> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_destination_execute
    1:2:2:2:3: TRACEDECL 0x56456c392b80 <e35651> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_execute
    1:2:2:2:3: TRACEDECL 0x56456c392fa0 <e35661> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_execute
    1:2:2:2:3: TRACEDECL 0x56456c3933c0 <e35671> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute
    1:2:2:2:3: TRACEDECL 0x56456c3937e0 <e35681> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu ALU_src_B_execute
    1:2:2:2:3: TRACEDECL 0x56456c393c00 <e35691> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu ALU_function_execute
    1:2:2:2:3: TRACEDECL 0x56456c394020 <e35701> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_execute
    1:2:2:2:3: TRACEDECL 0x56456c3944b0 <e35711> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_execute
    1:2:2:2:3: TRACEDECL 0x56456c394940 <e35721> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute
    1:2:2:2:3: TRACEDECL 0x56456c394e20 <e35731> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute
    1:2:2:2:3: TRACEDECL 0x56456c395330 <e35741> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_A_ALU_execute
    1:2:2:2:3: TRACEDECL 0x56456c395810 <e35751> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_execute
    1:2:2:2:3: TRACEDECL 0x56456c395cc0 <e35761> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu write_data_execute
    1:2:2:2:3: TRACEDECL 0x56456c396170 <e35771> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_execute
    1:2:2:2:3: TRACEDECL 0x56456c3965c0 <e35781> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_execute
    1:2:2:2:3: TRACEDECL 0x56456c396a70 <e35791> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_execute
    1:2:2:2:3: TRACEDECL 0x56456c396f80 <e35801> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rs_execute
    1:2:2:2:3: TRACEDECL 0x56456c397400 <e35811> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rt_execute
    1:2:2:2:3: TRACEDECL 0x56456c397880 <e35821> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rd_execute
    1:2:2:2:3: TRACEDECL 0x56456c397d00 <e35831> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu sign_imm_execute
    1:2:2:2:3: TRACEDECL 0x56456c398150 <e35841> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_memory
    1:2:2:2:3: TRACEDECL 0x56456c398600 <e35851> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_memory
    1:2:2:2:3: TRACEDECL 0x56456c398a80 <e35861> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_memory
    1:2:2:2:3: TRACEDECL 0x56456c398f60 <e35871> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_memory
    1:2:2:2:3: TRACEDECL 0x56456c399440 <e35881> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_memory
    1:2:2:2:3: TRACEDECL 0x56456c3998f0 <e35891> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_memory
    1:2:2:2:3: TRACEDECL 0x56456c399dd0 <e35901> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_memory
    1:2:2:2:3: TRACEDECL 0x56456c39a280 <e35911> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_memory
    1:2:2:2:3: TRACEDECL 0x56456c39a730 <e35921> {c107} @dt=0x56456bf2afc0@(G/w32)  mips_cpu read_data_memory
    1:2:2:2:3: TRACEDECL 0x56456c39abe0 <e35931> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu write_data_memory
    1:2:2:2:3: TRACEDECL 0x56456c39b030 <e35941> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_writeback
    1:2:2:2:3: TRACEDECL 0x56456c39b500 <e35951> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_writeback
    1:2:2:2:3: TRACEDECL 0x56456c39b9e0 <e35961> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_writeback
    1:2:2:2:3: TRACEDECL 0x56456c39bec0 <e35971> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_writeback
    1:2:2:2:3: TRACEDECL 0x56456c39c3d0 <e35981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu result_writeback
    1:2:2:2:3: TRACEDECL 0x56456c39c820 <e35991> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_writeback
    1:2:2:2:3: TRACEDECL 0x56456c39ccd0 <e36001> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_writeback
    1:2:2:2:3: TRACEDECL 0x56456c39d1e0 <e36011> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_writeback
    1:2:2:2:3: TRACEDECL 0x56456c39d690 <e36021> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu read_data_writeback
    1:2:2:2:3: TRACEDECL 0x56456c39db40 <e36031> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu stall_fetch
    1:2:2:2:3: TRACEDECL 0x56456c39dfc0 <e36041> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu stall_decode
    1:2:2:2:3: TRACEDECL 0x56456c39e440 <e36051> {c126} @dt=0x56456bf0a940@(G/w1)  mips_cpu forward_A_decode
    1:2:2:2:3: TRACEDECL 0x56456c39e8f0 <e36061> {c127} @dt=0x56456bf0a940@(G/w1)  mips_cpu forward_B_decode
    1:2:2:2:3: TRACEDECL 0x56456c39ed40 <e36071> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu flush_execute_register
    1:2:2:2:3: TRACEDECL 0x56456c39f250 <e36081> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu forward_A_execute
    1:2:2:2:3: TRACEDECL 0x56456c39f700 <e36091> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu forward_B_execute
    1:2:2:2:3: TRACEDECL 0x56456c39fb50 <e36101> {n3} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file clk
    1:2:2:2:3: TRACEDECL 0x56456c39ffd0 <e36111> {n4} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file pipelined
    1:2:2:2:3: TRACEDECL 0x56456c3a04a0 <e36121> {n5} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file HI_LO_output
    1:2:2:2:3: TRACEDECL 0x56456c3a0970 <e36131> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file write_enable
    1:2:2:2:3: TRACEDECL 0x56456c3a0d90 <e36141> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file hi_lo_register_write_enable
    1:2:2:2:3: TRACEDECL 0x56456c3a12f0 <e36151> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu register_file read_address_1
    1:2:2:2:3: TRACEDECL 0x56456c3a1790 <e36161> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu register_file read_address_2
    1:2:2:2:3: TRACEDECL 0x56456c3a1c60 <e36171> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu register_file write_address
    1:2:2:2:3: TRACEDECL 0x56456c3a2120 <e36181> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file write_data
    1:2:2:2:3: TRACEDECL 0x56456c3a25f0 <e36191> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file HI_write_data
    1:2:2:2:3: TRACEDECL 0x56456c3a2ad0 <e36201> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file LO_write_data
    1:2:2:2:3: TRACEDECL 0x56456c3a2f90 <e36211> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_1
    1:2:2:2:3: TRACEDECL 0x56456c3a3450 <e36221> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_2
    1:2:2:2:3: TRACEDECL 0x56456c3a3920 <e36231> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu register_file registers
    1:2:2:2:3: TRACEDECL 0x56456c3a3df0 <e36241> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file HI_reg
    1:2:2:2:3: TRACEDECL 0x56456c3a42c0 <e36251> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file LO_reg
    1:2:2:2:3: TRACEDECL 0x56456c3a4760 <e36261> {n14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_1_pre_mux
    1:2:2:2:3: TRACEDECL 0x56456c3a4c40 <e36271> {n15} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_2_pre_mux
    1:2:2:2:3: TRACEDECL 0x56456c3a5120 <e36281> {n28} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file modified_write_clk
    1:2:2:2:3: TRACEDECL 0x56456c3a5610 <e36291> {m2} @dt=0x56456bf0a940@(G/w1)  mips_cpu pc clk
    1:2:2:2:3: TRACEDECL 0x56456c3a5aa0 <e36301> {m3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu pc address_input
    1:2:2:2:3: TRACEDECL 0x56456c3a5fb0 <e36311> {m4} @dt=0x56456bf0a940@(G/w1)  mips_cpu pc enable
    1:2:2:2:3: TRACEDECL 0x56456c3a63d0 <e36321> {m5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu pc address_output
    1:2:2:2:3: TRACEDECL 0x56456c3a6880 <e36331> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu plus_four_adder a
    1:2:2:2:3: TRACEDECL 0x56456c3a6d30 <e36341> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu plus_four_adder b
    1:2:2:2:3: TRACEDECL 0x56456c3a71e0 <e36351> {d4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu plus_four_adder z
    1:2:2:2:3: TRACEDECL 0x56456c3a7630 <e36361> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu program_counter_multiplexer BUS_WIDTH
    1:2:2:2:3: TRACEDECL 0x56456c3a7ae0 <e36371> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_multiplexer control
    1:2:2:2:3: TRACEDECL 0x56456c3a7fe0 <e36381> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_multiplexer input_0
    1:2:2:2:3: TRACEDECL 0x56456c3a84e0 <e36391> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_multiplexer input_1
    1:2:2:2:3: TRACEDECL 0x56456c3a89e0 <e36401> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_multiplexer resolved
    1:2:2:2:3: TRACEDECL 0x56456c3a8ec0 <e36411> {r3} @dt=0x56456bf0a940@(G/w1)  mips_cpu fetch_decode_register clk
    1:2:2:2:3: TRACEDECL 0x56456c3a9390 <e36421> {r4} @dt=0x56456bf0a940@(G/w1)  mips_cpu fetch_decode_register enable
    1:2:2:2:3: TRACEDECL 0x56456c3a9870 <e36431> {r5} @dt=0x56456bf0a940@(G/w1)  mips_cpu fetch_decode_register clear
    1:2:2:2:3: TRACEDECL 0x56456c3a9d60 <e36441> {r7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu fetch_decode_register instruction_fetch
    1:2:2:2:3: TRACEDECL 0x56456c3aa180 <e36451> {r8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu fetch_decode_register program_counter_plus_four_fetch
    1:2:2:2:3: TRACEDECL 0x56456c3aa6e0 <e36461> {r10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu fetch_decode_register instruction_decode
    1:2:2:2:3: TRACEDECL 0x56456c3aabc0 <e36471> {r11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu fetch_decode_register program_counter_plus_four_decode
    1:2:2:2:3: TRACEDECL 0x56456c3ab090 <e36481> {g3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu control_unit instruction
    1:2:2:2:3: TRACEDECL 0x56456c3ab5a0 <e36491> {g5} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit register_write
    1:2:2:2:3: TRACEDECL 0x56456c3aba50 <e36501> {g6} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit memory_to_register
    1:2:2:2:3: TRACEDECL 0x56456c3abfa0 <e36511> {g7} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit memory_write
    1:2:2:2:3: TRACEDECL 0x56456c3ac460 <e36521> {g8} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit ALU_src_B
    1:2:2:2:3: TRACEDECL 0x56456c3ac900 <e36531> {g9} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit register_destination
    1:2:2:2:3: TRACEDECL 0x56456c3ace20 <e36541> {g10} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit branch
    1:2:2:2:3: TRACEDECL 0x56456c3ad2b0 <e36551> {g11} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit hi_lo_register_write
    1:2:2:2:3: TRACEDECL 0x56456c3ad7d0 <e36561> {g12} @dt=0x56456bf38e40@(G/w6)  mips_cpu control_unit ALU_function
    1:2:2:2:3: TRACEDECL 0x56456c3adc80 <e36571> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu control_unit op
    1:2:2:2:3: TRACEDECL 0x56456c3ae130 <e36581> {g17} @dt=0x56456bf3d380@(G/w5)  mips_cpu control_unit rt
    1:2:2:2:3: TRACEDECL 0x56456c3ae5e0 <e36591> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu control_unit funct
    1:2:2:2:3: TRACEDECL 0x56456c3aea80 <e36601> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu register_file_output_A_mux BUS_WIDTH
    1:2:2:2:3: TRACEDECL 0x56456c3aef70 <e36611> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file_output_A_mux control
    1:2:2:2:3: TRACEDECL 0x56456c3af450 <e36621> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_mux input_0
    1:2:2:2:3: TRACEDECL 0x56456c3af930 <e36631> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_mux input_1
    1:2:2:2:3: TRACEDECL 0x56456c3afe20 <e36641> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_mux resolved
    1:2:2:2:3: TRACEDECL 0x56456c3b0320 <e36651> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu register_file_output_B_mux BUS_WIDTH
    1:2:2:2:3: TRACEDECL 0x56456c3b0810 <e36661> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file_output_B_mux control
    1:2:2:2:3: TRACEDECL 0x56456c3b0cf0 <e36671> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_mux input_0
    1:2:2:2:3: TRACEDECL 0x56456c3b11d0 <e36681> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_mux input_1
    1:2:2:2:3: TRACEDECL 0x56456c3b16c0 <e36691> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_mux resolved
    1:2:2:2:3: TRACEDECL 0x56456c3b1ba0 <e36701> {h3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu reg_output_comparator a
    1:2:2:2:3: TRACEDECL 0x56456c3b2060 <e36711> {h4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu reg_output_comparator b
    1:2:2:2:3: TRACEDECL 0x56456c3b2530 <e36721> {h6} @dt=0x56456bf0a940@(G/w1)  mips_cpu reg_output_comparator c
    1:2:2:2:3: TRACEDECL 0x56456c3b2a40 <e36731> {f3} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_and_gate_decode input_A
    1:2:2:2:3: TRACEDECL 0x56456c3b2f50 <e36741> {f4} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_and_gate_decode input_B
    1:2:2:2:3: TRACEDECL 0x56456c3b3410 <e36751> {f6} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_and_gate_decode output_C
    1:2:2:2:3: TRACEDECL 0x56456c3b39e0 <e36761> {o3} @dt=0x56456bf455e0@(G/w16)  mips_cpu sign_extender_decode short_input
    1:2:2:2:3: TRACEDECL 0x56456c3b3e80 <e36771> {o4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu sign_extender_decode extended_output
    1:2:2:2:3: TRACEDECL 0x56456c3b43a0 <e36781> {j3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu shifter_decode shift_distance
    1:2:2:2:3: TRACEDECL 0x56456c3b4830 <e36791> {j6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu shifter_decode shift_input
    1:2:2:2:3: TRACEDECL 0x56456c3b4d00 <e36801> {j7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu shifter_decode shift_output
    1:2:2:2:3: TRACEDECL 0x56456c3b51e0 <e36811> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu adder_decode a
    1:2:2:2:3: TRACEDECL 0x56456c3b5690 <e36821> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu adder_decode b
    1:2:2:2:3: TRACEDECL 0x56456c3b5b10 <e36831> {d4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu adder_decode z
    1:2:2:2:3: TRACEDECL 0x56456c3b5fb0 <e36841> {p3} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register clk
    1:2:2:2:3: TRACEDECL 0x56456c3b6490 <e36851> {p4} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register clear
    1:2:2:2:3: TRACEDECL 0x56456c3b69a0 <e36861> {p7} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register register_write_decode
    1:2:2:2:3: TRACEDECL 0x56456c3b6e10 <e36871> {p8} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register memory_to_register_decode
    1:2:2:2:3: TRACEDECL 0x56456c3b73c0 <e36881> {p9} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register memory_write_decode
    1:2:2:2:3: TRACEDECL 0x56456c3b7830 <e36891> {p10} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register ALU_src_B_decode
    1:2:2:2:3: TRACEDECL 0x56456c3b7cf0 <e36901> {p11} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register register_destination_decode
    1:2:2:2:3: TRACEDECL 0x56456c3b8220 <e36911> {p12} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register hi_lo_register_write_decode
    1:2:2:2:3: TRACEDECL 0x56456c3b8780 <e36921> {p13} @dt=0x56456bf38e40@(G/w6)  mips_cpu decode_execute_register ALU_function_decode
    1:2:2:2:3: TRACEDECL 0x56456c3b8c60 <e36931> {p14} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rs_decode
    1:2:2:2:3: TRACEDECL 0x56456c3b9140 <e36941> {p15} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rt_decode
    1:2:2:2:3: TRACEDECL 0x56456c3b9620 <e36951> {p16} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rd_decode
    1:2:2:2:3: TRACEDECL 0x56456c3b9ac0 <e36961> {p17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register sign_imm_decode
    1:2:2:2:3: TRACEDECL 0x56456c3b9fd0 <e36971> {p19} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register register_write_execute
    1:2:2:2:3: TRACEDECL 0x56456c3ba4a0 <e36981> {p20} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register memory_to_register_execute
    1:2:2:2:3: TRACEDECL 0x56456c3baa50 <e36991> {p21} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register memory_write_execute
    1:2:2:2:3: TRACEDECL 0x56456c3baf40 <e37001> {p22} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register ALU_src_B_execute
    1:2:2:2:3: TRACEDECL 0x56456c3bb400 <e37011> {p23} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register register_destination_execute
    1:2:2:2:3: TRACEDECL 0x56456c3bb930 <e37021> {p24} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register hi_lo_register_write_execute
    1:2:2:2:3: TRACEDECL 0x56456c3bbe90 <e37031> {p25} @dt=0x56456bf38e40@(G/w6)  mips_cpu decode_execute_register ALU_function_execute
    1:2:2:2:3: TRACEDECL 0x56456c3bc370 <e37041> {p26} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rs_execute
    1:2:2:2:3: TRACEDECL 0x56456c3bc850 <e37051> {p27} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rt_execute
    1:2:2:2:3: TRACEDECL 0x56456c3bcd30 <e37061> {p28} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rd_execute
    1:2:2:2:3: TRACEDECL 0x56456c3bd1d0 <e37071> {p29} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register sign_imm_execute
    1:2:2:2:3: TRACEDECL 0x56456c3bd6e0 <e37081> {p32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register read_data_one_decode
    1:2:2:2:3: TRACEDECL 0x56456c3bdbf0 <e37091> {p33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register read_data_two_decode
    1:2:2:2:3: TRACEDECL 0x56456c3be0f0 <e37101> {p35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register read_data_one_execute
    1:2:2:2:3: TRACEDECL 0x56456c3be5f0 <e37111> {p36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register read_data_two_execute
    1:2:2:2:3: TRACEDECL 0x56456c3beae0 <e37121> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu write_register_execute_mux BUS_WIDTH
    1:2:2:2:3: TRACEDECL 0x56456c3befc0 <e37131> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu write_register_execute_mux control
    1:2:2:2:3: TRACEDECL 0x56456c3bf4a0 <e37141> {k7} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute_mux input_0
    1:2:2:2:3: TRACEDECL 0x56456c3bf980 <e37151> {k8} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute_mux input_1
    1:2:2:2:3: TRACEDECL 0x56456c3bfe70 <e37161> {k10} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute_mux resolved
    1:2:2:2:3: TRACEDECL 0x56456c3c0380 <e37171> {l3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu register_file_output_A_execute_mux BUS_WIDTH
    1:2:2:2:3: TRACEDECL 0x56456c3c0880 <e37181> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu register_file_output_A_execute_mux control
    1:2:2:2:3: TRACEDECL 0x56456c3c0d70 <e37191> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux input_0
    1:2:2:2:3: TRACEDECL 0x56456c3c1270 <e37201> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux input_1
    1:2:2:2:3: TRACEDECL 0x56456c3c1770 <e37211> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux input_2
    1:2:2:2:3: TRACEDECL 0x56456c3c1c70 <e37221> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux input_3
    1:2:2:2:3: TRACEDECL 0x56456c3c2180 <e37231> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux resolved
    1:2:2:2:3: TRACEDECL 0x56456c3c2690 <e37241> {l3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu register_file_output_B_execute_mux BUS_WIDTH
    1:2:2:2:3: TRACEDECL 0x56456c3c2b80 <e37251> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu register_file_output_B_execute_mux control
    1:2:2:2:3: TRACEDECL 0x56456c3c3070 <e37261> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux input_0
    1:2:2:2:3: TRACEDECL 0x56456c3c3570 <e37271> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux input_1
    1:2:2:2:3: TRACEDECL 0x56456c3c3a70 <e37281> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux input_2
    1:2:2:2:3: TRACEDECL 0x56456c3c3f70 <e37291> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux input_3
    1:2:2:2:3: TRACEDECL 0x56456c3c4480 <e37301> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux resolved
    1:2:2:2:3: TRACEDECL 0x56456c3c4960 <e37311> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu source_B_ALU_mux BUS_WIDTH
    1:2:2:2:3: TRACEDECL 0x56456c3c4e60 <e37321> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu source_B_ALU_mux control
    1:2:2:2:3: TRACEDECL 0x56456c3c5330 <e37331> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_mux input_0
    1:2:2:2:3: TRACEDECL 0x56456c3c5800 <e37341> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_mux input_1
    1:2:2:2:3: TRACEDECL 0x56456c3c5cd0 <e37351> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_mux resolved
    1:2:2:2:3: TRACEDECL 0x56456c3c6190 <e37361> {e4} @dt=0x56456bf38e40@(G/w6)  mips_cpu alu ALU_operation
    1:2:2:2:3: TRACEDECL 0x56456c3c66a0 <e37371> {e5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu input_1
    1:2:2:2:3: TRACEDECL 0x56456c3c6b20 <e37381> {e6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu input_2
    1:2:2:2:3: TRACEDECL 0x56456c3c6fa0 <e37391> {e8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu ALU_output
    1:2:2:2:3: TRACEDECL 0x56456c3c73c0 <e37401> {e9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu ALU_HI_output
    1:2:2:2:3: TRACEDECL 0x56456c3c7870 <e37411> {e10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu ALU_LO_output
    1:2:2:2:3: TRACEDECL 0x56456c3c7d20 <e37421> {e14} @dt=0x56456bf3d380@(G/w5)  mips_cpu alu shift_amount
    1:2:2:2:3: TRACEDECL 0x56456c3c81e0 <e37431> {e15} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu sign_extened_input_1
    1:2:2:2:3: TRACEDECL 0x56456c3c86b0 <e37441> {e16} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu sign_extened_input_2
    1:2:2:2:3: TRACEDECL 0x56456c3c8b80 <e37451> {e17} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu extended_input_1
    1:2:2:2:3: TRACEDECL 0x56456c3c9050 <e37461> {e18} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu extended_input_2
    1:2:2:2:3: TRACEDECL 0x56456c3c9520 <e37471> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu ALU_HI_LO_output
    1:2:2:2:3: TRACEDECL 0x56456c3c9a00 <e37481> {q3} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register clk
    1:2:2:2:3: TRACEDECL 0x56456c3c9ec0 <e37491> {q6} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register register_write_execute
    1:2:2:2:3: TRACEDECL 0x56456c3ca390 <e37501> {q7} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register memory_to_register_execute
    1:2:2:2:3: TRACEDECL 0x56456c3ca940 <e37511> {q8} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register memory_write_execute
    1:2:2:2:3: TRACEDECL 0x56456c3cadc0 <e37521> {q9} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register hi_lo_register_write_execute
    1:2:2:2:3: TRACEDECL 0x56456c3cb2d0 <e37531> {q11} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register register_write_memory
    1:2:2:2:3: TRACEDECL 0x56456c3cb790 <e37541> {q12} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register memory_to_register_memory
    1:2:2:2:3: TRACEDECL 0x56456c3cbd40 <e37551> {q13} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register memory_write_memory
    1:2:2:2:3: TRACEDECL 0x56456c3cc200 <e37561> {q14} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register hi_lo_register_write_memory
    1:2:2:2:3: TRACEDECL 0x56456c3cc700 <e37571> {q17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_output_execute
    1:2:2:2:3: TRACEDECL 0x56456c3ccc00 <e37581> {q18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_HI_output_execute
    1:2:2:2:3: TRACEDECL 0x56456c3cd110 <e37591> {q19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_LO_output_execute
    1:2:2:2:3: TRACEDECL 0x56456c3cd600 <e37601> {q20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register write_data_execute
    1:2:2:2:3: TRACEDECL 0x56456c3cdb00 <e37611> {q21} @dt=0x56456bf3d380@(G/w5)  mips_cpu execute_memory_register write_register_execute
    1:2:2:2:3: TRACEDECL 0x56456c3ce000 <e37621> {q23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_output_memory
    1:2:2:2:3: TRACEDECL 0x56456c3ce500 <e37631> {q24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_HI_output_memory
    1:2:2:2:3: TRACEDECL 0x56456c3cea10 <e37641> {q25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_LO_output_memory
    1:2:2:2:3: TRACEDECL 0x56456c3cef00 <e37651> {q26} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register write_data_memory
    1:2:2:2:3: TRACEDECL 0x56456c3cf400 <e37661> {q27} @dt=0x56456bf3d380@(G/w5)  mips_cpu execute_memory_register write_register_memory
    1:2:2:2:3: TRACEDECL 0x56456c3cf920 <e37671> {s3} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register clk
    1:2:2:2:3: TRACEDECL 0x56456c3cfe20 <e37681> {s6} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register register_write_memory
    1:2:2:2:3: TRACEDECL 0x56456c3d0340 <e37691> {s7} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register memory_to_register_memory
    1:2:2:2:3: TRACEDECL 0x56456c3d0870 <e37701> {s8} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register hi_lo_register_write_memory
    1:2:2:2:3: TRACEDECL 0x56456c3d0d90 <e37711> {s10} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register register_write_writeback
    1:2:2:2:3: TRACEDECL 0x56456c3d12b0 <e37721> {s11} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register memory_to_register_writeback
    1:2:2:2:3: TRACEDECL 0x56456c3d17e0 <e37731> {s12} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register hi_lo_register_write_writeback
    1:2:2:2:3: TRACEDECL 0x56456c3d1d40 <e37741> {s14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_output_memory
    1:2:2:2:3: TRACEDECL 0x56456c3d21c0 <e37751> {s15} @dt=0x56456bf3d380@(G/w5)  mips_cpu memory_writeback_register write_register_memory
    1:2:2:2:3: TRACEDECL 0x56456c3d2770 <e37761> {s16} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_HI_output_memory
    1:2:2:2:3: TRACEDECL 0x56456c3d2c30 <e37771> {s17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_LO_output_memory
    1:2:2:2:3: TRACEDECL 0x56456c3d3120 <e37781> {s18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register read_data_memory
    1:2:2:2:3: TRACEDECL 0x56456c3d3620 <e37791> {s20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_output_writeback
    1:2:2:2:3: TRACEDECL 0x56456c3d3a90 <e37801> {s21} @dt=0x56456bf3d380@(G/w5)  mips_cpu memory_writeback_register write_register_writeback
    1:2:2:2:3: TRACEDECL 0x56456c3d3fa0 <e37811> {s22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_HI_output_writeback
    1:2:2:2:3: TRACEDECL 0x56456c3d44b0 <e37821> {s23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_LO_output_writeback
    1:2:2:2:3: TRACEDECL 0x56456c3d4a60 <e37831> {s24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register read_data_writeback
    1:2:2:2:3: TRACEDECL 0x56456c3d4fb0 <e37841> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu writeback_mux BUS_WIDTH
    1:2:2:2:3: TRACEDECL 0x56456c3d54b0 <e37851> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu writeback_mux control
    1:2:2:2:3: TRACEDECL 0x56456c3d5980 <e37861> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu writeback_mux input_0
    1:2:2:2:3: TRACEDECL 0x56456c3d5e50 <e37871> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu writeback_mux input_1
    1:2:2:2:3: TRACEDECL 0x56456c3d6320 <e37881> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu writeback_mux resolved
    1:2:2:2:3: TRACEDECL 0x56456c3d67f0 <e37891> {i2} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit branch_decode
    1:2:2:2:3: TRACEDECL 0x56456c3d6cc0 <e37901> {i3} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit Rs_decode
    1:2:2:2:3: TRACEDECL 0x56456c3d7190 <e37911> {i4} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit Rt_decode
    1:2:2:2:3: TRACEDECL 0x56456c3d7660 <e37921> {i5} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit Rs_execute
    1:2:2:2:3: TRACEDECL 0x56456c3d7b30 <e37931> {i6} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit Rt_execute
    1:2:2:2:3: TRACEDECL 0x56456c3d7fd0 <e37941> {i7} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit write_register_execute
    1:2:2:2:3: TRACEDECL 0x56456c3d8470 <e37951> {i8} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit memory_to_register_execute
    1:2:2:2:3: TRACEDECL 0x56456c3d8960 <e37961> {i9} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit register_write_execute
    1:2:2:2:3: TRACEDECL 0x56456c3d8e40 <e37971> {i10} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit write_register_memory
    1:2:2:2:3: TRACEDECL 0x56456c3d9330 <e37981> {i11} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit memory_to_register_memory
    1:2:2:2:3: TRACEDECL 0x56456c3d9820 <e37991> {i12} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit register_write_memory
    1:2:2:2:3: TRACEDECL 0x56456c3d9d10 <e38001> {i13} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit write_register_writeback
    1:2:2:2:3: TRACEDECL 0x56456c3da210 <e38011> {i14} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit register_write_writeback
    1:2:2:2:3: TRACEDECL 0x56456c3da6f0 <e38021> {i16} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit stall_fetch
    1:2:2:2:3: TRACEDECL 0x56456c3dabb0 <e38031> {i17} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit stall_decode
    1:2:2:2:3: TRACEDECL 0x56456c3db070 <e38041> {i18} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit forward_register_file_output_1_decode
    1:2:2:2:3: TRACEDECL 0x56456c3db580 <e38051> {i19} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit forward_register_file_output_2_decode
    1:2:2:2:3: TRACEDECL 0x56456c3dbb10 <e38061> {i20} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit flush_execute_register
    1:2:2:2:3: TRACEDECL 0x56456c3dbf70 <e38071> {i21} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu hazard_unit forward_register_file_output_1_execute
    1:2:2:2:3: TRACEDECL 0x56456c3dc480 <e38081> {i22} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu hazard_unit forward_register_file_output_2_execute
    1:2:2:2:3: TRACEDECL 0x56456c3dc970 <e38091> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit lwstall
    1:2:2:2:3: TRACEDECL 0x56456c3dce70 <e38101> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit branchstall
    1:2:2:2: CFUNC 0x56456c4cd9c0 <e44416> {c137}  _initial__TOP__1 [SLOW] [STATICU]
    1:2:2:2:3: COMMENT 0x56456c0a78c0 <e44895#> {c137}  INITIAL
    1:2:2:2:3: ASSIGN 0x56456c283e40 <e44897#> {c137} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: CONST 0x56456c283f00 <e19790> {c137} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:3:2: VARREF 0x56456c284070 <e19791> {c137} @dt=0x56456bf0a940@(G/w1)  data_read [LV] => VARSCOPE 0x56456c270d60 <e26794> {c20} @dt=0x56456bf0a940@(G/w1)  TOP->data_read -> VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:2:2: CFUNC 0x56456c4cdd10 <e44422> {c402}  _sequent__TOP__2 [STATICU]
    1:2:2:2:3: ASSIGNPRE 0x56456c3de7a0 <e44430> {c405} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3eac40 <e43068> {c405} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c27b7c0 <e26850> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__internal_clk [CIRC] -> VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:2:2:3:2: VARREF 0x56456c424380 <e43069> {c405} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__internal_clk [LV] => VARSCOPE 0x56456c3f72f0 <e43062> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__internal_clk -> VAR 0x56456c3ffcd0 <e43059> {c25} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__internal_clk BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c0a79a0 <e44913#> {c402}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c2838a0 <e44915#> {c405} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: AND 0x56456c283960 <e19806> {c405} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c283a20 <e19802> {c405} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VARSCOPE 0x56456c278640 <e26767> {c5} @dt=0x56456bf0a940@(G/w1)  TOP->clk -> VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:2:2:3:1:2: VARREF 0x56456c283b40 <e19803> {c405} @dt=0x56456bf0a940@(G/w1)  clk_enable [RV] <- VARSCOPE 0x56456c2704a0 <e26779> {c11} @dt=0x56456bf0a940@(G/w1)  TOP->clk_enable -> VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:2:2:3:2: VARREF 0x56456c3e3360 <e43085> {c405} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__internal_clk [LV] => VARSCOPE 0x56456c3f72f0 <e43062> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__internal_clk -> VAR 0x56456c3ffcd0 <e43059> {c25} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__internal_clk BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c3e31b0 <e44434> {c405} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3eadf0 <e43076> {c405} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c3f72f0 <e43062> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__internal_clk -> VAR 0x56456c3ffcd0 <e43059> {c25} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__internal_clk BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3ff030 <e43077> {c405} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [LV] => VARSCOPE 0x56456c27b7c0 <e26850> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__internal_clk [CIRC] -> VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:2:2: CFUNC 0x56456c4ce090 <e44436> {c135}  _settle__TOP__3 [SLOW] [STATICU]
    1:2:2:2:3: ASSIGNW 0x56456c4861e0 <e44439> {c135} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c4862a0 <e16998> {c135} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VARSCOPE 0x56456c281460 <e27036> {c108} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_memory -> VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c4863c0 <e16999> {c135} @dt=0x56456bf2afc0@(G/w32)  data_writedata [LV] => VARSCOPE 0x56456c2613f0 <e26797> {c21} @dt=0x56456bf2afc0@(G/w32)  TOP->data_writedata -> VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:2:2:3: ASSIGNW 0x56456c4864e0 <e44442> {c136} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c4865a0 <e17001> {c136} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory [RV] <- VARSCOPE 0x56456c280f20 <e27018> {c100} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_memory -> VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c4866c0 <e17002> {c136} @dt=0x56456bf0a940@(G/w1)  data_write [LV] => VARSCOPE 0x56456c26e3e0 <e26791> {c19} @dt=0x56456bf0a940@(G/w1)  TOP->data_write -> VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:2:2:3: ASSIGNW 0x56456c493270 <e44444> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c493330 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: VARREF 0x56456c4933f0 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VARSCOPE 0x56456c281700 <e27045> {c113} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_writeback -> VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2:2:3:1:2: VARREF 0x56456c493510 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VARSCOPE 0x56456c281b60 <e27060> {c120} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_writeback -> VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2:2:3:1:3: VARREF 0x56456c493630 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VARSCOPE 0x56456c281c40 <e27063> {c121} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__read_data_writeback -> VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2:2:3:2: VARREF 0x56456c493750 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [LV] => VARSCOPE 0x56456c2818c0 <e27051> {c117} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__result_writeback -> VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:3: ASSIGNW 0x56456c485ee0 <e44446> {c134} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c485fa0 <e16995> {c134} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c4860c0 <e16996> {c134} @dt=0x56456bf2afc0@(G/w32)  data_address [LV] => VARSCOPE 0x56456c26e8b0 <e26788> {c18} @dt=0x56456bf2afc0@(G/w32)  TOP->data_address -> VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:2:2:3: ASSIGNW 0x56456c4867e0 <e44448> {c140} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c4868a0 <e17007> {c140} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3:2: VARREF 0x56456c4869c0 <e17008> {c140} @dt=0x56456bf2afc0@(G/w32)  instr_address [LV] => VARSCOPE 0x56456c26ddd0 <e26782> {c14} @dt=0x56456bf2afc0@(G/w32)  TOP->instr_address -> VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:2:2:3: ASSIGNW 0x56456c405940 <e44450> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: CONCAT 0x56456c405a00 <e19215> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: REPLICATE 0x56456c405ac0 <e18346> {o6} @dt=0x56456bf455e0@(G/w16)
    1:2:2:2:3:1:1:1: SEL 0x56456c405b80 <e38372> {o6} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1: VARREF 0x56456c405c50 <e38363> {c63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:1:1:2: CONST 0x56456c405da0 <e38364> {o6} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:2:2:3:1:1:1:3: CONST 0x56456c405f10 <e38365> {o6} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:1:2: CONST 0x56456c406080 <e18345> {o6} @dt=0x56456c128cd0@(G/sw32)  32'sh10
    1:2:2:2:3:1:2: SEL 0x56456c4061f0 <e38345> {c63} @dt=0x56456bf455e0@(G/w16) decl[31:0]]
    1:2:2:2:3:1:2:1: VARREF 0x56456c4062c0 <e16929> {c63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:2: CONST 0x56456c406410 <e16095> {c63} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:3:1:2:3: CONST 0x56456c406580 <e16939> {c63} @dt=0x56456bf2afc0@(G/w32)  32'h10
    1:2:2:2:3:2: VARREF 0x56456c4066f0 <e18351> {o6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [LV] => VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3: ASSIGNW 0x56456c486ae0 <e44452> {n21} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c486ba0 <e18294> {n21} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: VARREF 0x56456c486c60 <e18291> {n21} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VARSCOPE 0x56456c27b8a0 <e26853> {c27} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__HI_LO_output -> VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:2:2:3:1:2: VARREF 0x56456c486db0 <e18292> {n21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VARSCOPE 0x56456c2872b0 <e27152> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file__DOT__LO_reg -> VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:2:2:3:1:3: COND 0x56456c486ed0 <e39445> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:1: NEQ 0x56456c486f90 <e18247> {n19} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1: CONST 0x56456c487050 <e19235> {n19} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:3:1:2: SEL 0x56456bf0c360 <e38172> {c55} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:3:1:2:1: VARREF 0x56456c4871c0 <e16858> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:3:1:2:2: CONST 0x56456c487310 <e15828> {c55} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:3:1:2:3: CONST 0x56456c487480 <e16868> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:3:2: ARRAYSEL 0x56456c4875f0 <e18249> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:2:1: VARREF 0x56456c4876b0 <e13078> {n19} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VARSCOPE 0x56456c2870f0 <e27146> {n12} @dt=0x56456c05a540@(w32)u[31:0]  TOP->mips_cpu__DOT__register_file__DOT__registers -> VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:2:2:3:1:3:2:2: SEL 0x56456c3ff3c0 <e38176> {c55} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:3:2:2:1: VARREF 0x56456c4877d0 <e16858> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:3:2:2:2: CONST 0x56456c487920 <e15828> {c55} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:3:2:2:3: CONST 0x56456c487a90 <e16868> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:3:3: CONST 0x56456c487c00 <e18259> {n19} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:2:2:3:2: VARREF 0x56456c487d70 <e18295> {n21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [LV] => VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3: ASSIGNW 0x56456c487e90 <e44454> {n22} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c487f50 <e18300> {n22} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: VARREF 0x56456c488010 <e18297> {n22} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VARSCOPE 0x56456c27b8a0 <e26853> {c27} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__HI_LO_output -> VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:2:2:3:1:2: VARREF 0x56456c488160 <e18298> {n22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VARSCOPE 0x56456c2871d0 <e27149> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file__DOT__HI_reg -> VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:2:2:3:1:3: COND 0x56456c488280 <e39454> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:1: NEQ 0x56456c488340 <e18275> {n20} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1: CONST 0x56456c488400 <e19254> {n20} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:3:1:2: SEL 0x56456bf0c120 <e38242> {c58} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:3:1:2:1: VARREF 0x56456c488570 <e16886> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:3:1:2:2: CONST 0x56456c4886c0 <e15938> {c58} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:3:1:2:3: CONST 0x56456c488830 <e16896> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:3:2: ARRAYSEL 0x56456c4889a0 <e18277> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:2:1: VARREF 0x56456c488a60 <e13119> {n20} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VARSCOPE 0x56456c2870f0 <e27146> {n12} @dt=0x56456c05a540@(w32)u[31:0]  TOP->mips_cpu__DOT__register_file__DOT__registers -> VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:2:2:3:1:3:2:2: SEL 0x56456c488b80 <e38246> {c58} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:3:2:2:1: VARREF 0x56456c488c50 <e16886> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:3:2:2:2: CONST 0x56456c488da0 <e15938> {c58} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:3:2:2:3: CONST 0x56456c488f10 <e16896> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:3:3: CONST 0x56456c489080 <e18287> {n20} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:2:2:3:2: VARREF 0x56456c4891f0 <e18301> {n22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [LV] => VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3: ASSIGNW 0x56456c406840 <e44456> {k13} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: COND 0x56456c406900 <e18130> {k13} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1:1: VARREF 0x56456c4069c0 <e18127> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VARSCOPE 0x56456c27fb00 <e26949> {c73} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_execute -> VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:2:3:1:2: VARREF 0x56456c406b20 <e18128> {k13} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VARSCOPE 0x56456c280ac0 <e27003> {c93} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rd_execute -> VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:2:3:1:3: VARREF 0x56456c406c70 <e18129> {k13} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c406dc0 <e18131> {k13} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [LV] => VARSCOPE 0x56456c27fda0 <e26958> {c76} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_execute -> VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:2:3: COMMENT 0x56456c4db6a0 <e44965#> {i28}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c495380 <e44967#> {i31} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:3:1: COND 0x56456c495440 <e25886> {i31} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:3:1:1: AND 0x56456c495500 <e25882> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: AND 0x56456c4955c0 <e19307> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1: NEQ 0x56456c495680 <e19297> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1:1: CONST 0x56456c495740 <e19291> {i30} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:1:1:1:2: VARREF 0x56456c4958b0 <e19283> {i30} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2:3:1:1:1:2: EQ 0x56456c4959d0 <e19298> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:2:1: VARREF 0x56456c495a90 <e17920> {i30} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2:3:1:1:1:2:2: VARREF 0x56456c495bb0 <e17921> {i30} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:1:1:2: VARREF 0x56456c495cd0 <e19308> {i30} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:1:2: CONST 0x56456c495df0 <e25883> {i31} @dt=0x56456bf6f8e0@(G/w2)  2'h2
    1:2:2:2:3:1:3: COND 0x56456c495f60 <e25884> {i33} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:3:1:3:1: AND 0x56456c496020 <e25866> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1: AND 0x56456c4960e0 <e19346> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1:1: NEQ 0x56456c4961a0 <e19336> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1:1:1: CONST 0x56456c496260 <e19330> {i32} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:3:1:1:1:2: VARREF 0x56456c4963d0 <e19322> {i32} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2:3:1:3:1:1:2: EQ 0x56456c4964f0 <e19337> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1:2:1: VARREF 0x56456c4965b0 <e17942> {i32} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2:3:1:3:1:1:2:2: VARREF 0x56456c4966d0 <e17943> {i32} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VARSCOPE 0x56456c2817e0 <e27048> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_writeback -> VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:2:3:1:3:1:2: VARREF 0x56456c4967f0 <e19347> {i32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VARSCOPE 0x56456c281540 <e27039> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_writeback -> VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2:3:1:3:2: CONST 0x56456c496910 <e25867> {i33} @dt=0x56456bf6f8e0@(G/w2)  2'h1
    1:2:2:2:3:1:3:3: CONST 0x56456c496a80 <e25868> {i35} @dt=0x56456bf6f8e0@(G/w2)  2'h0
    1:2:2:2:3:2: VARREF 0x56456c496bf0 <e17927> {i31} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [LV] => VARSCOPE 0x56456c282180 <e27081> {c129} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_A_execute -> VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2:3: COMMENT 0x56456c4db780 <e44973#> {i28}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c493930 <e44975#> {i39} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:3:1: COND 0x56456c4939f0 <e25918> {i39} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:3:1:1: AND 0x56456c493ab0 <e25914> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: AND 0x56456c493b70 <e19385> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1: NEQ 0x56456c493c30 <e19375> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1:1: CONST 0x56456c493cf0 <e19369> {i38} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:1:1:1:2: VARREF 0x56456c493e60 <e19361> {i38} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:1:1:1:2: EQ 0x56456c493f80 <e19376> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:2:1: VARREF 0x56456c494040 <e17967> {i38} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:1:1:1:2:2: VARREF 0x56456c494160 <e17968> {i38} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:1:1:2: VARREF 0x56456c494280 <e19386> {i38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:1:2: CONST 0x56456c4943a0 <e25915> {i39} @dt=0x56456bf6f8e0@(G/w2)  2'h2
    1:2:2:2:3:1:3: COND 0x56456c494510 <e25916> {i41} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:3:1:3:1: AND 0x56456c4945d0 <e25898> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1: AND 0x56456c494690 <e19424> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1:1: NEQ 0x56456c494750 <e19414> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1:1:1: CONST 0x56456c494810 <e19408> {i40} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:3:1:1:1:2: VARREF 0x56456c494980 <e19400> {i40} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:1:3:1:1:2: EQ 0x56456c494aa0 <e19415> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1:2:1: VARREF 0x56456c494b60 <e17989> {i40} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:1:3:1:1:2:2: VARREF 0x56456c494c80 <e17990> {i40} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VARSCOPE 0x56456c2817e0 <e27048> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_writeback -> VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:2:3:1:3:1:2: VARREF 0x56456c494da0 <e19425> {i40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VARSCOPE 0x56456c281540 <e27039> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_writeback -> VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2:3:1:3:2: CONST 0x56456c494ec0 <e25899> {i41} @dt=0x56456bf6f8e0@(G/w2)  2'h1
    1:2:2:2:3:1:3:3: CONST 0x56456c495030 <e25900> {i43} @dt=0x56456bf6f8e0@(G/w2)  2'h0
    1:2:2:2:3:2: VARREF 0x56456c4951a0 <e17974> {i39} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [LV] => VARSCOPE 0x56456c282260 <e27084> {c130} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_B_execute -> VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2:3: COMMENT 0x56456c4db860 <e44981#> {g20}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c48a0a0 <e44983#> {g21} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:1: SEL 0x56456c48a160 <e17757> {g21} @dt=0x56456bf38e40@(G/w6) decl[31:0]]
    1:2:2:2:3:1:1: VARREF 0x56456c48a230 <e17746> {g21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2: CONST 0x56456c48a380 <e14145> {g21} @dt=0x56456c116e00@(G/sw5)  5'h1a
    1:2:2:2:3:1:3: CONST 0x56456c48a4f0 <e17756> {g21} @dt=0x56456bf2afc0@(G/w32)  32'h6
    1:2:2:2:3:2: VARREF 0x56456c48a660 <e17758> {g21} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op [LV] => VARSCOPE 0x56456c293c30 <e27284> {g16} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__op -> VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2:2:3: ASSIGN 0x56456c48a7b0 <e33229> {g23} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:1: SEL 0x56456c48a870 <e17785> {g23} @dt=0x56456bf38e40@(G/w6) decl[31:0]]
    1:2:2:2:3:1:1: VARREF 0x56456c48a940 <e17774> {g23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2: CONST 0x56456c48aa90 <e14239> {g23} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:3:1:3: CONST 0x56456c48ac00 <e17784> {g23} @dt=0x56456bf2afc0@(G/w32)  32'h6
    1:2:2:2:3:2: VARREF 0x56456c48ad70 <e17786> {g23} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [LV] => VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:3: IF 0x56456c48aec0 <e33234> {g25}
    1:2:2:2:3:1: EQ 0x56456c48af90 <e33233> {g25} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:1: CONST 0x56456c48b050 <e31736> {g25} @dt=0x56456bf38e40@(G/w6)  6'h0
    1:2:2:2:3:1:2: VARREF 0x56456c48b1c0 <e31737> {g24} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VARSCOPE 0x56456c293c30 <e27284> {g16} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__op -> VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2:2:3:2: ASSIGN 0x56456c48b310 <e33235> {g26} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: CONST 0x56456c48b3d0 <e17790> {g26} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:3:2:2: VARREF 0x56456c48b540 <e17791> {g26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VARSCOPE 0x56456c27bde0 <e26871> {c37} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_decode -> VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c48b690 <e33236> {g27} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: CONST 0x56456c48b750 <e17793> {g27} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:2:2: VARREF 0x56456c48b8c0 <e17794> {g27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VARSCOPE 0x56456c27bec0 <e26874> {c38} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_decode -> VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c48b9e0 <e33237> {g28} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: CONST 0x56456c48baa0 <e17796> {g28} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:2:2: VARREF 0x56456c48bc10 <e17797> {g28} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VARSCOPE 0x56456c27bfa0 <e26877> {c39} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_decode -> VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c48bd60 <e33238> {g29} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: CONST 0x56456c48be20 <e17799> {g29} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:2:2: VARREF 0x56456c48bf90 <e17800> {g29} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VARSCOPE 0x56456c27c080 <e26880> {c40} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_decode -> VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c48c0e0 <e33239> {g30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: CONST 0x56456c48c1a0 <e17802> {g30} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:3:2:2: VARREF 0x56456c48c310 <e17803> {g30} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VARSCOPE 0x56456c27c160 <e26883> {c41} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_decode -> VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c48c430 <e33240> {g31} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: CONST 0x56456c48c4f0 <e17805> {g31} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:2:2: VARREF 0x56456c48c660 <e17806> {g31} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c48c7b0 <e33241> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: OR 0x56456c48c870 <e19672> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: OR 0x56456c48c930 <e19668> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: OR 0x56456c48c9f0 <e19654> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1: EQ 0x56456c48cab0 <e19640> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1:1: CONST 0x56456c48cb70 <e19631> {g32} @dt=0x56456bf38e40@(G/w6)  6'h18
    1:2:2:2:3:2:1:1:1:1:2: VARREF 0x56456c48cce0 <e19632> {g32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:3:2:1:1:1:2: EQ 0x56456c48ce30 <e19641> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:2:1: CONST 0x56456c48cef0 <e19635> {g32} @dt=0x56456bf38e40@(G/w6)  6'h19
    1:2:2:2:3:2:1:1:1:2:2: VARREF 0x56456c48d060 <e19636> {g32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:3:2:1:1:2: EQ 0x56456c48d1b0 <e19655> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:2:1: CONST 0x56456c48d270 <e19649> {g32} @dt=0x56456bf38e40@(G/w6)  6'h1a
    1:2:2:2:3:2:1:1:2:2: VARREF 0x56456c48d3e0 <e19650> {g32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:3:2:1:2: EQ 0x56456c48d530 <e19669> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:2:1: CONST 0x56456c48d5f0 <e19663> {g32} @dt=0x56456bf38e40@(G/w6)  6'h1b
    1:2:2:2:3:2:1:2:2: VARREF 0x56456c48d760 <e19664> {g32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:3:2:2: VARREF 0x56456c48d8b0 <e17823> {g32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VARSCOPE 0x56456c27c320 <e26889> {c43} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_decode -> VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c48d9d0 <e33242> {g33} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:2:1: VARREF 0x56456c48da90 <e17825> {g33} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:3:2:2: VARREF 0x56456c48dbe0 <e17826> {g33} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VARSCOPE 0x56456c27c4e0 <e26895> {c45} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_decode -> VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:3:3: IF 0x56456c48dd30 <e33247> {g55}
    1:2:2:2:3:3:1: EQ 0x56456c48de00 <e33246> {g55} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:1:1: CONST 0x56456c48dec0 <e31740> {g55} @dt=0x56456bf38e40@(G/w6)  6'hf
    1:2:2:2:3:3:1:2: VARREF 0x56456c48e030 <e31741> {g24} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VARSCOPE 0x56456c293c30 <e27284> {g16} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__op -> VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c48e180 <e33248> {g56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c48e240 <e17829> {g56} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:3:3:2:2: VARREF 0x56456c48e3b0 <e17830> {g56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VARSCOPE 0x56456c27bde0 <e26871> {c37} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_decode -> VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c48e500 <e33249> {g57} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c48e5c0 <e17832> {g57} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:3:3:2:2: VARREF 0x56456c48e730 <e17833> {g57} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VARSCOPE 0x56456c27bec0 <e26874> {c38} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_decode -> VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c48e850 <e33250> {g58} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c48e910 <e17835> {g58} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:2:2: VARREF 0x56456c48ea80 <e17836> {g58} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VARSCOPE 0x56456c27bfa0 <e26877> {c39} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_decode -> VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c48ebd0 <e33251> {g59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c48ec90 <e17838> {g59} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:3:3:2:2: VARREF 0x56456c48ee00 <e17839> {g59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VARSCOPE 0x56456c27c080 <e26880> {c40} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_decode -> VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c48ef50 <e33252> {g60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c48f010 <e17841> {g60} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:2:2: VARREF 0x56456c48f180 <e17842> {g60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VARSCOPE 0x56456c27c160 <e26883> {c41} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_decode -> VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c48f2a0 <e33253> {g61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c48f360 <e17844> {g61} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:2:2: VARREF 0x56456c48f4d0 <e17845> {g61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c48f620 <e33254> {g62} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c48f6e0 <e17847> {g62} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:2:2: VARREF 0x56456c48f850 <e17848> {g62} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VARSCOPE 0x56456c27c320 <e26889> {c43} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_decode -> VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c48f970 <e33255> {g63} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:3:2:1: CONST 0x56456c48fa30 <e17850> {g63} @dt=0x56456bf38e40@(G/w6)  6'h3f
    1:2:2:2:3:3:2:2: VARREF 0x56456c48fba0 <e17851> {g63} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VARSCOPE 0x56456c27c4e0 <e26895> {c45} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_decode -> VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c48fcf0 <e33256> {g78} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c48fdb0 <e20490> {g78} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c48ff20 <e17854> {g78} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VARSCOPE 0x56456c27bde0 <e26871> {c37} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_decode -> VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c490070 <e33257> {g79} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c490130 <e20500> {g79} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c4902a0 <e17857> {g79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VARSCOPE 0x56456c27bec0 <e26874> {c38} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_decode -> VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c4903c0 <e33258> {g80} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c490480 <e20510> {g80} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c4905f0 <e17860> {g80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VARSCOPE 0x56456c27bfa0 <e26877> {c39} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_decode -> VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c490740 <e33259> {g81} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c490800 <e20520> {g81} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c490970 <e17863> {g81} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VARSCOPE 0x56456c27c080 <e26880> {c40} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_decode -> VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c490ac0 <e33260> {g82} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c490b80 <e20530> {g82} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c490cf0 <e17866> {g82} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VARSCOPE 0x56456c27c160 <e26883> {c41} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_decode -> VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c490e50 <e33261> {g83} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c490f10 <e20540> {g83} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c491080 <e17869> {g83} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c4911d0 <e33262> {g84} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c491290 <e20550> {g84} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c491400 <e17872> {g84} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VARSCOPE 0x56456c27c320 <e26889> {c43} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_decode -> VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c491560 <e33263> {g85} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:3:3:1: CONST 0x56456c491620 <e20560> {g85} @dt=0x56456bf38e40@(G/w6)  6'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c491790 <e17875> {g85} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VARSCOPE 0x56456c27c4e0 <e26895> {c45} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_decode -> VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:3: COMMENT 0x56456c4d7210 <e44989#> {l15}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c406fd0 <e44991#> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c407090 <e31817> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: SEL 0x56456c407150 <e31813> {l16} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:1:1: VARREF 0x56456c407220 <e30061> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VARSCOPE 0x56456c282180 <e27081> {c129} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_A_execute -> VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2:3:1:1:2: CONST 0x56456c407370 <e30062> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:1:3: CONST 0x56456c4074e0 <e30063> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:2: COND 0x56456c407650 <e31814> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:2:1: SEL 0x56456c407710 <e31774> {l16} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:2:1:1: VARREF 0x56456c4077e0 <e30028> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VARSCOPE 0x56456c282180 <e27081> {c129} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_A_execute -> VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2:3:1:2:1:2: CONST 0x56456c407930 <e30029> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:1:2:1:3: CONST 0x56456c407aa0 <e30030> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:2:2: VARREF 0x56456c407c10 <e31775> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VARSCOPE 0x56456c281a80 <e27057> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:3:1:2:3: VARREF 0x56456c407d60 <e31776> {l19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:1:3: COND 0x56456c407eb0 <e31815> {l18} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:1: SEL 0x56456c407f70 <e31797> {l16} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:3:1:1: VARREF 0x56456c408040 <e29995> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VARSCOPE 0x56456c282180 <e27081> {c129} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_A_execute -> VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2:3:1:3:1:2: CONST 0x56456c408190 <e29996> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:1:3:1:3: CONST 0x56456c408300 <e29997> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:3:2: VARREF 0x56456c408470 <e31798> {l18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VARSCOPE 0x56456c2818c0 <e27051> {c117} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__result_writeback -> VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:3:1:3:3: VARREF 0x56456c4085c0 <e31799> {l17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VARSCOPE 0x56456c280200 <e26973> {c83} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_execute -> VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c408720 <e18186> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3: COMMENT 0x56456c4d72f0 <e44997#> {l15}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c408930 <e44999#> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c4089f0 <e31886> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: SEL 0x56456c408ab0 <e31882> {l16} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:1:1: VARREF 0x56456c408b80 <e30187> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VARSCOPE 0x56456c282260 <e27084> {c130} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_B_execute -> VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2:3:1:1:2: CONST 0x56456c408cd0 <e30188> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:1:3: CONST 0x56456c408e40 <e30189> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:2: COND 0x56456c408fb0 <e31883> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:2:1: SEL 0x56456c409070 <e31843> {l16} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:2:1:1: VARREF 0x56456c409140 <e30154> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VARSCOPE 0x56456c282260 <e27084> {c130} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_B_execute -> VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2:3:1:2:1:2: CONST 0x56456c409290 <e30155> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:1:2:1:3: CONST 0x56456c409400 <e30156> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:2:2: VARREF 0x56456c409570 <e31844> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VARSCOPE 0x56456c2819a0 <e27054> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:3:1:2:3: VARREF 0x56456c4096c0 <e31845> {l19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:1:3: COND 0x56456c409810 <e31884> {l18} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:1: SEL 0x56456c4098d0 <e31866> {l16} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:3:1:1: VARREF 0x56456c4099a0 <e30121> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VARSCOPE 0x56456c282260 <e27084> {c130} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_B_execute -> VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2:3:1:3:1:2: CONST 0x56456c409af0 <e30122> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:1:3:1:3: CONST 0x56456c409c60 <e30123> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:3:2: VARREF 0x56456c409dd0 <e31867> {l18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VARSCOPE 0x56456c2818c0 <e27051> {c117} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__result_writeback -> VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:3:1:3:3: VARREF 0x56456c409f20 <e31868> {l17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VARSCOPE 0x56456c2802e0 <e26976> {c84} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_execute -> VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c40a080 <e18186> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VARSCOPE 0x56456c280580 <e26985> {c87} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_execute -> VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2:3: COMMENT 0x56456c4d73d0 <e45005#> {i28}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c496dd0 <e45007#> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: AND 0x56456c496e90 <e19448> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: OR 0x56456c496f50 <e19444> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: EQ 0x56456c497010 <e19434> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1: SEL 0x56456c4970d0 <e38193> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:1:1:1:1: VARREF 0x56456c4971a0 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:1:1:1:2: CONST 0x56456c4972c0 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:1:1:1:3: CONST 0x56456c497430 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:1:1:2: VARREF 0x56456c4975a0 <e18002> {i48} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:1:1:2: EQ 0x56456c4976c0 <e19435> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:2:1: SEL 0x56456c497780 <e38271> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:1:2:1:1: VARREF 0x56456c497850 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:1:2:1:2: CONST 0x56456c497970 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:1:2:1:3: CONST 0x56456c497ae0 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:1:2:2: VARREF 0x56456c497c50 <e18005> {i48} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:1:2: VARREF 0x56456c497d70 <e19445> {i48} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VARSCOPE 0x56456c27fbe0 <e26952> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c497e90 <e18010> {i48} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [LV] => VARSCOPE 0x56456c2ee200 <e27897> {i25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__lwstall -> VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2:3: ASSIGN 0x56456c497fb0 <e33463> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: OR 0x56456c498070 <e19596> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: AND 0x56456c498130 <e19592> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: AND 0x56456c4981f0 <e19552> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1: VARREF 0x56456c4982b0 <e19532> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3:1:1:1:2: VARREF 0x56456c4983d0 <e19533> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VARSCOPE 0x56456c280120 <e26970> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_execute -> VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2:3:1:1:2: OR 0x56456c4984f0 <e19553> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:2:1: EQ 0x56456c4985b0 <e19542> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:2:1:1: VARREF 0x56456c498670 <e18057> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VARSCOPE 0x56456c27fda0 <e26958> {c76} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_execute -> VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:2:3:1:1:2:1:2: SEL 0x56456c498790 <e38197> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:1:2:1:2:1: VARREF 0x56456c498860 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:1:2:1:2:2: CONST 0x56456c498980 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:1:2:1:2:3: CONST 0x56456c498af0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:1:2:2: EQ 0x56456c498c60 <e19543> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:2:2:1: VARREF 0x56456c498d20 <e18060> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VARSCOPE 0x56456c27fda0 <e26958> {c76} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_execute -> VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:2:3:1:1:2:2:2: SEL 0x56456c498e40 <e38275> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:1:2:2:2:1: VARREF 0x56456c498f10 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:1:2:2:2:2: CONST 0x56456c499030 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:1:2:2:2:3: CONST 0x56456c4991a0 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:2: AND 0x56456c499310 <e19593> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1: AND 0x56456c4993d0 <e19582> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1:1: VARREF 0x56456c499490 <e19562> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3:1:2:1:2: VARREF 0x56456c4995b0 <e19563> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VARSCOPE 0x56456c280e40 <e27015> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:2:3:1:2:2: OR 0x56456c4996d0 <e19583> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:1: EQ 0x56456c499790 <e19572> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:1:1: VARREF 0x56456c499850 <e18068> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:1:2:2:1:2: SEL 0x56456c499970 <e38201> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:2:2:1:2:1: VARREF 0x56456c499a40 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:2:1:2:2: CONST 0x56456c499b60 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:2:2:1:2:3: CONST 0x56456c499cd0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:2:2:2: EQ 0x56456c499e40 <e19573> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:2:1: VARREF 0x56456c499f00 <e18071> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:1:2:2:2:2: SEL 0x56456c49a020 <e38279> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:2:2:2:2:1: VARREF 0x56456c49a0f0 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:2:2:2:2: CONST 0x56456c49a210 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:2:2:2:2:3: CONST 0x56456c49a380 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2: VARREF 0x56456c49a4f0 <e18077> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [LV] => VARSCOPE 0x56456c2ee360 <e27900> {i26} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__branchstall -> VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:2:3: ASSIGN 0x56456c49a610 <e33464> {i59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: OR 0x56456c49a6d0 <e19606> {i59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c49a790 <e19602> {i59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VARSCOPE 0x56456c2ee360 <e27900> {i26} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__branchstall -> VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:2:3:1:2: VARREF 0x56456c49a8b0 <e19603> {i59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VARSCOPE 0x56456c2ee200 <e27897> {i25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__lwstall -> VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2:3:2: VARREF 0x56456c49a9d0 <e18082> {i59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch [LV] => VARSCOPE 0x56456c281d20 <e27066> {c124} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_fetch -> VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2:2:3: ASSIGN 0x56456c49aaf0 <e33465> {i60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: OR 0x56456c49abb0 <e19616> {i60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c49ac70 <e19612> {i60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VARSCOPE 0x56456c2ee360 <e27900> {i26} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__branchstall -> VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:2:3:1:2: VARREF 0x56456c49ad90 <e19613> {i60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VARSCOPE 0x56456c2ee200 <e27897> {i25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__lwstall -> VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2:3:2: VARREF 0x56456c49aeb0 <e18087> {i60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode [LV] => VARSCOPE 0x56456c281e00 <e27069> {c125} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_decode -> VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2:2:3: ASSIGN 0x56456c49afd0 <e33466> {i61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: OR 0x56456c49b090 <e19626> {i61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c49b150 <e19622> {i61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VARSCOPE 0x56456c2ee360 <e27900> {i26} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__branchstall -> VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:2:3:1:2: VARREF 0x56456c49b270 <e19623> {i61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VARSCOPE 0x56456c2ee200 <e27897> {i25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__lwstall -> VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2:3:2: VARREF 0x56456c49b390 <e18092> {i61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [LV] => VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3: ASSIGNW 0x56456c4918e0 <e44470> {f8} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: AND 0x56456c4919a0 <e19682> {f8} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c491a60 <e19678> {f8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3:1:2: EQ 0x56456c3f4ec0 <e39636> {h8} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1: COND 0x56456c402ee0 <e39561> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:2:1:1: AND 0x56456c402fa0 <e39532> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1:1:1: AND 0x56456c403060 <e19483> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1:1:1:1: NEQ 0x56456c403120 <e19473> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1:1:1:1:1: CONST 0x56456c4031e0 <e19467> {i53} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:2:1:1:1:1:2: SEL 0x56456c403350 <e38205> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:2:1:1:1:1:2:1: VARREF 0x56456c403420 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:1:1:1:1:2:2: CONST 0x56456c403570 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:2:1:1:1:1:2:3: CONST 0x56456c4036e0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:2:1:1:1:2: EQ 0x56456c403850 <e19474> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1:1:1:2:1: SEL 0x56456c403910 <e38209> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:2:1:1:1:2:1:1: VARREF 0x56456c4039e0 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:1:1:1:2:1:2: CONST 0x56456c403b30 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:2:1:1:1:2:1:3: CONST 0x56456c403ca0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:2:1:1:1:2:2: VARREF 0x56456c403e10 <e18026> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:1:2:1:1:2: VARREF 0x56456c403f60 <e19484> {i53} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:1:2:1:2: VARREF 0x56456c4040b0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:1:2:1:3: VARREF 0x56456c404200 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3:1:2:2: COND 0x56456c404360 <e39611> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:2:2:1: AND 0x56456c404420 <e39582> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:1:1: AND 0x56456c4044e0 <e19522> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:1:1:1: NEQ 0x56456c4045a0 <e19512> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:1:1:1:1: CONST 0x56456c404660 <e19506> {i54} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:2:2:1:1:1:2: SEL 0x56456c4047d0 <e38263> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:2:2:1:1:1:2:1: VARREF 0x56456c4048a0 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:2:1:1:1:2:2: CONST 0x56456c4049f0 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:2:2:1:1:1:2:3: CONST 0x56456c404b60 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:2:2:1:1:2: EQ 0x56456c404cd0 <e19513> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:1:1:2:1: SEL 0x56456c404d90 <e38267> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:2:2:1:1:2:1:1: VARREF 0x56456c404e60 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:2:1:1:2:1:2: CONST 0x56456c404fb0 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:2:2:1:1:2:1:3: CONST 0x56456c405120 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:2:2:1:1:2:2: VARREF 0x56456c405290 <e18047> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:1:2:2:1:2: VARREF 0x56456c4053e0 <e19523> {i54} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:1:2:2:2: VARREF 0x56456c405530 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:1:2:2:3: VARREF 0x56456c405680 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3:2: VARREF 0x56456c4057e0 <e17732> {f8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [LV] => VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:3: ASSIGNW 0x56456c40a1d0 <e44472> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c40a290 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: VARREF 0x56456c40a350 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VARSCOPE 0x56456c27fe80 <e26961> {c77} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_execute -> VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:2:3:1:2: VARREF 0x56456c40a4a0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VARSCOPE 0x56456c280ba0 <e27006> {c94} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_execute -> VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:2:3:1:3: VARREF 0x56456c40a5f0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VARSCOPE 0x56456c280580 <e26985> {c87} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_execute -> VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c40a740 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [LV] => VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3: ASSIGNW 0x56456c489310 <e44474> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c4893d0 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: VARREF 0x56456c489490 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:3:1:2: ADD 0x56456c4895b0 <e39487> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:2:1: SHIFTL 0x56456c489670 <e38769> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:2:1:1: VARREF 0x56456c489730 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3:1:2:1:2: CONST 0x56456c489880 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2:2:3:1:2:2: VARREF 0x56456c4899f0 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3:1:3: ADD 0x56456c489b10 <e38533> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:1: CONST 0x56456c489bd0 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:2:2:3:1:3:2: VARREF 0x56456c489d40 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3:2: VARREF 0x56456c489e90 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime [LV] => VARSCOPE 0x56456c27b980 <e26856> {c31} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_prime -> VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:2:2:3: COMMENT 0x56456c4ccbf0 <e45013#> {e29}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c40a950 <e45015#> {e30} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: CONST 0x56456c40aa10 <e20228> {e30} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2: VARREF 0x56456c40ab80 <e17358> {e30} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3: IF 0x56456c40acd0 <e33316> {e32}
    1:2:2:2:3:1: SEL 0x56456c40ada0 <e33315> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:1: VARREF 0x56456c40ae70 <e31468> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:1:2: CONST 0x56456c40afc0 <e31469> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:3: CONST 0x56456c40b130 <e31470> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2: ASSIGN 0x56456c40b2a0 <e33322> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: COND 0x56456c40b360 <e32261> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:1: SEL 0x56456c40b420 <e32257> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:1:1: VARREF 0x56456c40b4f0 <e31435> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:1:2: CONST 0x56456c40b640 <e31436> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:2:2:3:2:1:1:3: CONST 0x56456c40b7b0 <e31437> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2: COND 0x56456c40b920 <e32258> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:2:1: SEL 0x56456c40b9e0 <e31988> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:2:1:1: VARREF 0x56456c40bab0 <e31402> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:2:1:2: CONST 0x56456c40bc00 <e31403> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:2:2:3:2:1:2:1:3: CONST 0x56456c40bd70 <e31404> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2:2: COND 0x56456c40bee0 <e31989> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:2:2:1: SEL 0x56456c40bfa0 <e31972> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:2:2:1:1: VARREF 0x56456c40c070 <e31369> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:2:2:1:2: CONST 0x56456c40c1c0 <e31370> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:2:1:2:2:1:3: CONST 0x56456c40c330 <e31371> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2:2:2: COND 0x56456c40c4a0 <e31973> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:2:2:2:1: SEL 0x56456c40c560 <e31956> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:2:2:2:1:1: VARREF 0x56456c40c630 <e31336> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:2:2:2:1:2: CONST 0x56456c40c780 <e31337> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2:2:2:1:3: CONST 0x56456c40c8f0 <e31338> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2:2:2:2: COND 0x56456c40ca60 <e31957> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:2:2:2:2:1: SEL 0x56456c40cb20 <e31940> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:2:2:2:2:1:1: VARREF 0x56456c40cbf0 <e31303> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:2:2:2:2:1:2: CONST 0x56456c40cd40 <e31304> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:2:2:2:2:1:3: CONST 0x56456c40ceb0 <e31305> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2:2:2:2:2: VARREF 0x56456c40d020 <e31941> {e65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:2:2:2:2:3: CONST 0x56456c40d170 <e31942> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:2:2:2:3: CONST 0x56456c40d2e0 <e31958> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:2:2:3: CONST 0x56456c40d450 <e31974> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:2:3: CONST 0x56456c40d5c0 <e31990> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3: COND 0x56456c40d730 <e32259> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:1: SEL 0x56456c40d7f0 <e32241> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:1:1: VARREF 0x56456c40d8c0 <e31270> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:1:2: CONST 0x56456c40da10 <e31271> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:2:2:3:2:1:3:1:3: CONST 0x56456c40db80 <e31272> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2: COND 0x56456c40dcf0 <e32242> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:2:1: SEL 0x56456c40ddb0 <e32064> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:2:1:1: VARREF 0x56456c40de80 <e31237> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:2:1:2: CONST 0x56456c40dfd0 <e31238> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:2:1:3:2:1:3: CONST 0x56456c40e140 <e31239> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2:2: CONST 0x56456c40e2b0 <e32065> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:2:3: COND 0x56456c40e420 <e32066> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:2:3:1: SEL 0x56456c40e4e0 <e32048> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:2:3:1:1: VARREF 0x56456c40e5b0 <e31204> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:2:3:1:2: CONST 0x56456c40e700 <e31205> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2:3:1:3: CONST 0x56456c40e870 <e31206> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2:3:2: COND 0x56456c40e9e0 <e32049> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:2:3:2:1: SEL 0x56456c40eaa0 <e32032> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:2:3:2:1:1: VARREF 0x56456c40eb70 <e31171> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:2:3:2:1:2: CONST 0x56456c40ecc0 <e31172> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:2:3:2:1:3: CONST 0x56456c40ee30 <e31173> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2:3:2:2: COND 0x56456c40efa0 <e32033> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:2:3:2:2:1: LT 0x56456c40f060 <e17649> {e64} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:3:2:3:2:2:1:1: VARREF 0x56456c40f120 <e17647> {e64} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:2:3:2:2:1:2: VARREF 0x56456c40f270 <e17648> {e64} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:2:3:2:2:2: CONST 0x56456c40f3c0 <e19065> {e64} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2:3:2:2:3: CONST 0x56456c40f530 <e19077> {e64} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:2:3:2:3: COND 0x56456c40f6a0 <e32034> {e63} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:2:3:2:3:1: LTS 0x56456c40f760 <e17615> {e63} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:3:2:3:2:3:1:1: VARREF 0x56456c40f820 <e17613> {e63} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:2:3:2:3:1:2: VARREF 0x56456c40f970 <e17614> {e63} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:2:3:2:3:2: CONST 0x56456c40fac0 <e19017> {e63} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2:3:2:3:3: CONST 0x56456c40fc30 <e19029> {e63} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:2:3:3: CONST 0x56456c40fda0 <e32050> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:3: COND 0x56456c40ff10 <e32243> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:1: SEL 0x56456c40ffd0 <e32225> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:1:1: VARREF 0x56456c4100a0 <e31138> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:1:2: CONST 0x56456c4101f0 <e31139> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:2:1:3:3:1:3: CONST 0x56456c410360 <e31140> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:2: COND 0x56456c4104d0 <e32226> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:1: SEL 0x56456c410590 <e32140> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:2:1:1: VARREF 0x56456c410660 <e31105> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:2:1:2: CONST 0x56456c4107b0 <e31106> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:2:1:3: CONST 0x56456c470fd0 <e31107> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:2:2: COND 0x56456c471140 <e32141> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:2:1: SEL 0x56456c471200 <e32101> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:2:2:1:1: VARREF 0x56456c4712d0 <e31072> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:2:2:1:2: CONST 0x56456c471420 <e31073> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:3:2:2:1:3: CONST 0x56456c471590 <e31074> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:2:2:2: NOT 0x56456c471700 <e32102> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:2:2:1: OR 0x56456c4717c0 <e17608> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:2:2:1:1: VARREF 0x56456c471880 <e17606> {e62} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:2:2:1:2: VARREF 0x56456c4719d0 <e17607> {e62} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:2:3: XNOR 0x56456c471b20 <e32103> {e61} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:2:3:1: VARREF 0x56456c471be0 <e17600> {e61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:2:3:2: VARREF 0x56456c471d30 <e17601> {e61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:3: COND 0x56456c471e80 <e32142> {e60} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:3:1: SEL 0x56456c471f40 <e32124> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:2:3:1:1: VARREF 0x56456c472010 <e31039> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:2:3:1:2: CONST 0x56456c472160 <e31040> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:3:2:3:1:3: CONST 0x56456c4722d0 <e31041> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:2:3:2: OR 0x56456c472440 <e32125> {e60} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:3:2:1: VARREF 0x56456c472500 <e17594> {e60} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:3:2:2: VARREF 0x56456c472650 <e17595> {e60} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:3:3: AND 0x56456c4727a0 <e32126> {e59} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:3:3:1: VARREF 0x56456c472860 <e17588> {e59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:3:3:2: VARREF 0x56456c4729b0 <e17589> {e59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3: COND 0x56456c472b00 <e32227> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:3:1: SEL 0x56456c472bc0 <e32209> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:3:1:1: VARREF 0x56456c472c90 <e31006> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:3:1:2: CONST 0x56456c472de0 <e31007> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:3:1:3: CONST 0x56456c472f50 <e31008> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:3:2: COND 0x56456c4730c0 <e32210> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:3:2:1: SEL 0x56456c473180 <e32170> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:3:2:1:1: VARREF 0x56456c473250 <e30973> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:3:2:1:2: CONST 0x56456c4733a0 <e30974> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:3:3:2:1:3: CONST 0x56456c473510 <e30975> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:3:2:2: SUB 0x56456c473680 <e32171> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:3:2:2:1: VARREF 0x56456c473740 <e17582> {e58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:2:2:2: VARREF 0x56456c473890 <e17583> {e58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:2:3: SUB 0x56456c4739e0 <e32172> {e57} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:3:2:1:3:3:3:2:3:1: VARREF 0x56456c473aa0 <e17576> {e57} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:2:3:2: VARREF 0x56456c473bf0 <e17577> {e57} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:3: COND 0x56456c473d40 <e32211> {e56} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:3:3:1: SEL 0x56456c473e00 <e32193> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:3:3:1:1: VARREF 0x56456c473ed0 <e30940> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:3:3:1:2: CONST 0x56456c474020 <e30941> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:3:3:3:1:3: CONST 0x56456c474190 <e30942> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:3:3:2: ADD 0x56456c474300 <e32194> {e56} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:3:3:2:1: VARREF 0x56456c4743c0 <e17570> {e56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:3:2:2: VARREF 0x56456c474510 <e17571> {e56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:3:3: ADD 0x56456c474660 <e32195> {e55} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:3:2:1:3:3:3:3:3:1: VARREF 0x56456c474720 <e17564> {e55} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:3:3:2: VARREF 0x56456c474870 <e17565> {e55} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2: VARREF 0x56456c4749c0 <e17682> {e65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3:3: IF 0x56456c474b10 <e33342> {e32}
    1:2:2:2:3:3:1: SEL 0x56456c474be0 <e33341> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:1:1: VARREF 0x56456c474cb0 <e30907> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:1:2: CONST 0x56456c474e00 <e30908> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:2:2:3:3:1:3: CONST 0x56456c474f70 <e30909> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:2: IF 0x56456c4750e0 <e33372> {e32}
    1:2:2:2:3:3:2:1: SEL 0x56456c4751b0 <e33371> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:2:1:1: VARREF 0x56456c475280 <e30874> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:2:1:2: CONST 0x56456c4753d0 <e30875> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:2:2:3:3:2:1:3: CONST 0x56456c475540 <e30876> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:2:2: IF 0x56456c4756b0 <e33412> {e32}
    1:2:2:2:3:3:2:2:1: SEL 0x56456c475780 <e33411> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:2:2:1:1: VARREF 0x56456c475850 <e30841> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:2:2:1:2: CONST 0x56456c4759a0 <e30842> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:3:2:2:1:3: CONST 0x56456c475b10 <e30843> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:2:2:2: ASSIGN 0x56456c475c80 <e33413> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:2:2:2:1: CONST 0x56456c475d40 <e20335> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:2:2:2:2: VARREF 0x56456c475eb0 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3:3:2:3: ASSIGN 0x56456c476000 <e33444> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:2:3:1: COND 0x56456c4760c0 <e32441> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:2:3:1:1: SEL 0x56456c476180 <e32437> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:2:3:1:1:1: VARREF 0x56456c476250 <e30709> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:2:3:1:1:2: CONST 0x56456c4763a0 <e30710> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:3:2:3:1:1:3: CONST 0x56456c476510 <e30711> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:2:3:1:2: CONST 0x56456c476680 <e32438> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:2:3:1:3: VARREF 0x56456c4767f0 <e32439> {e44} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:2:3:2: VARREF 0x56456c476940 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c476a90 <e33445> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1: COND 0x56456c476b50 <e32704> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:1: SEL 0x56456c476c10 <e32700> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:1:1: VARREF 0x56456c476ce0 <e30577> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:1:2: CONST 0x56456c476e30 <e30578> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:2:2:3:3:3:1:1:3: CONST 0x56456c476fa0 <e30579> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:2: COND 0x56456c477110 <e32701> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:2:1: SEL 0x56456c4771d0 <e32523> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:2:1:1: VARREF 0x56456c4772a0 <e30544> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:2:1:2: CONST 0x56456c4773f0 <e30545> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:3:3:1:2:1:3: CONST 0x56456c477560 <e30546> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:2:2: CONST 0x56456c4776d0 <e32524> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:2:3: COND 0x56456c477840 <e32525> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:2:3:1: SEL 0x56456c477900 <e32507> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:2:3:1:1: VARREF 0x56456c4779d0 <e30511> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:2:3:1:2: CONST 0x56456c477b20 <e30512> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:2:3:1:3: CONST 0x56456c477c90 <e30513> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:2:3:2: CONST 0x56456c477e00 <e32508> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:2:3:3: VARREF 0x56456c477f70 <e32509> {e40} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3: COND 0x56456c4780c0 <e32702> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:1: SEL 0x56456c478180 <e32684> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:1:1: VARREF 0x56456c478250 <e30445> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:1:2: CONST 0x56456c4783a0 <e30446> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:3:3:1:3:1:3: CONST 0x56456c478510 <e30447> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:2: COND 0x56456c478680 <e32685> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:2:1: SEL 0x56456c478740 <e32599> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:2:1:1: VARREF 0x56456c478810 <e30412> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:2:1:2: CONST 0x56456c478960 <e30413> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:2:1:3: CONST 0x56456c478ad0 <e30414> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:2:2: COND 0x56456c478c40 <e32600> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:2:2:1: SEL 0x56456c478d00 <e32560> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:2:2:1:1: VARREF 0x56456c478dd0 <e30379> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:2:2:1:2: CONST 0x56456c478f20 <e30380> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:3:2:2:1:3: CONST 0x56456c479090 <e30381> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:2:2:2: SHIFTR 0x56456c479200 <e32561> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:2:2:2:1: VARREF 0x56456c4792c0 <e17428> {e38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:2:2:2:2: SEL 0x56456c479410 <e17440> {e38} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:3:3:1:3:2:2:2:2:1: VARREF 0x56456c4794e0 <e17429> {e38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:2:2:2:2:2: CONST 0x56456c479630 <e15067> {e38} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:3:3:3:1:3:2:2:2:2:3: CONST 0x56456c4797a0 <e17439> {e38} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:3:3:1:3:2:2:3: SHIFTR 0x56456c479910 <e32562> {e37} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:2:2:3:1: VARREF 0x56456c4799d0 <e17411> {e37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:2:2:3:2: SEL 0x56456c479b20 <e17423> {e37} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:3:3:1:3:2:2:3:2:1: VARREF 0x56456c479bf0 <e17412> {e37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:2:2:3:2:2: CONST 0x56456c479d40 <e15016> {e37} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:3:3:3:1:3:2:2:3:2:3: CONST 0x56456c479eb0 <e17422> {e37} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:3:3:1:3:2:3: COND 0x56456c47a020 <e32601> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:2:3:1: SEL 0x56456c47a0e0 <e32583> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:2:3:1:1: VARREF 0x56456c47a1b0 <e30346> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:2:3:1:2: CONST 0x56456c47a300 <e30347> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:3:2:3:1:3: CONST 0x56456c47a470 <e30348> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:2:3:2: CONST 0x56456c47a5e0 <e32584> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:3:2:3:3: SHIFTL 0x56456c47a750 <e32585> {e36} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:2:3:3:1: VARREF 0x56456c47a810 <e17394> {e36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:2:3:3:2: SEL 0x56456c47a960 <e17406> {e36} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:3:3:1:3:2:3:3:2:1: VARREF 0x56456c47aa30 <e17395> {e36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:2:3:3:2:2: CONST 0x56456c47ab80 <e14965> {e36} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:3:3:3:1:3:2:3:3:2:3: CONST 0x56456c47acf0 <e17405> {e36} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:3:3:1:3:3: COND 0x56456c47ae60 <e32686> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:3:1: SEL 0x56456c47af20 <e32668> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:3:1:1: VARREF 0x56456c47aff0 <e30313> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:3:1:2: CONST 0x56456c47b140 <e30314> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:3:1:3: CONST 0x56456c47b2b0 <e30315> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:3:2: COND 0x56456c47b420 <e32669> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:3:2:1: SEL 0x56456c47b4e0 <e32629> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:3:2:1:1: VARREF 0x56456c47b5b0 <e30280> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:3:2:1:2: CONST 0x56456c47b700 <e30281> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:3:3:2:1:3: CONST 0x56456c47b870 <e30282> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:3:2:2: SHIFTR 0x56456c47b9e0 <e32630> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:3:2:2:1: VARREF 0x56456c47baa0 <e17388> {e35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:3:2:2:2: SEL 0x56456c47bbf0 <e39068> {e21} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:3:3:1:3:3:2:2:2:1: VARREF 0x56456c47bcc0 <e17218> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:3:2:2:2:2: CONST 0x56456c47be10 <e14638> {e21} @dt=0x56456c116e00@(G/sw5)  5'h6
    1:2:2:2:3:3:3:1:3:3:2:2:2:3: CONST 0x56456c47bf80 <e17228> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:3:3:1:3:3:2:3: CONST 0x56456c47c0f0 <e32631> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:3:3:3: COND 0x56456c47c260 <e32670> {e34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:3:3:1: SEL 0x56456c47c320 <e32652> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:3:3:1:1: VARREF 0x56456c47c3f0 <e30247> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:3:3:1:2: CONST 0x56456c47c540 <e30248> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:3:3:3:1:3: CONST 0x56456c47c6b0 <e30249> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:3:3:2: SHIFTR 0x56456c47c820 <e32653> {e34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:3:3:2:1: VARREF 0x56456c47c8e0 <e17382> {e34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:3:3:2:2: SEL 0x56456c47ca30 <e39072> {e21} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:3:3:1:3:3:3:2:2:1: VARREF 0x56456c47cb00 <e17218> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:3:3:2:2:2: CONST 0x56456c47cc50 <e14638> {e21} @dt=0x56456c116e00@(G/sw5)  5'h6
    1:2:2:2:3:3:3:1:3:3:3:2:2:3: CONST 0x56456c47cdc0 <e17228> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:3:3:1:3:3:3:3: SHIFTL 0x56456c47cf30 <e32654> {e33} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:3:3:3:1: VARREF 0x56456c47cff0 <e17376> {e33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:3:3:3:2: SEL 0x56456c47d140 <e39076> {e21} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:3:3:1:3:3:3:3:2:1: VARREF 0x56456c47d210 <e17218> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:3:3:3:2:2: CONST 0x56456c47d360 <e14638> {e21} @dt=0x56456c116e00@(G/sw5)  5'h6
    1:2:2:2:3:3:3:1:3:3:3:3:2:3: CONST 0x56456c47d4f0 <e17228> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:3:3:2: VARREF 0x56456c47d6a0 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3: COMMENT 0x56456c4cccd0 <e45021#> {e29}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c47d8b0 <e45023#> {e31} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:1: CONST 0x56456c47d970 <e20238> {e31} @dt=0x56456bfbbe90@(G/w64)  64'h0
    1:2:2:2:3:2: VARREF 0x56456c47db20 <e17372> {e31} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3: IF 0x56456c47dc80 <e33291> {e32}
    1:2:2:2:3:1: NOT 0x56456c47dd50 <e39118> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:1: SEL 0x56456c47de10 <e39116> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:1:1: VARREF 0x56456c47dee0 <e31468> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:1:1:2: CONST 0x56456c47e030 <e31469> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:1:3: CONST 0x56456c47e1e0 <e31470> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2: IF 0x56456c47e390 <e39099> {e32}
    1:2:2:2:3:2:1: SEL 0x56456c47e460 <e33351> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:1: VARREF 0x56456c47e530 <e30907> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:2: CONST 0x56456c47e680 <e30908> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:2:2:3:2:1:3: CONST 0x56456c47e830 <e30909> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2: IF 0x56456c47e9e0 <e33377> {e32}
    1:2:2:2:3:2:2:1: SEL 0x56456c47eab0 <e33376> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:2:1:1: VARREF 0x56456c47eb80 <e30874> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:2:1:2: CONST 0x56456c47ecd0 <e30875> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:2:2:3:2:2:1:3: CONST 0x56456c47ee80 <e30876> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2: IF 0x56456c47f030 <e33392> {e32}
    1:2:2:2:3:2:2:2:1: NOT 0x56456c47f100 <e39126> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:2:2:1:1: SEL 0x56456c47f1c0 <e39124> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:2:2:1:1:1: VARREF 0x56456c47f290 <e30841> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:2:2:1:1:2: CONST 0x56456c47f3e0 <e30842> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:2:2:2:1:1:3: CONST 0x56456c47f590 <e30843> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2: IF 0x56456c47f740 <e39089> {e32}
    1:2:2:2:3:2:2:2:2:1: SEL 0x56456c47f810 <e33417> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:2:2:2:1:1: VARREF 0x56456c47f8e0 <e30808> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:2:2:2:1:2: CONST 0x56456c47fa30 <e30809> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2:1:3: CONST 0x56456c47fbe0 <e30810> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2:2: IF 0x56456c47fd90 <e33433> {e32}
    1:2:2:2:3:2:2:2:2:2:1: SEL 0x56456c47fe60 <e33432> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:2:2:2:2:1:1: VARREF 0x56456c47ff30 <e30775> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:2:2:2:2:1:2: CONST 0x56456c480080 <e30776> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:2:2:2:2:1:3: CONST 0x56456c480230 <e30777> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2:2:2: ASSIGN 0x56456c4803e0 <e33439> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:2:1: CONCAT 0x56456c4804a0 <e19767> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:2:1:1: DIV 0x56456c480560 <e17523> {e52} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:2:2:2:2:1:1:1: VARREF 0x56456c480620 <e17521> {e52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:2:1:1:2: VARREF 0x56456c480770 <e17522> {e52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:2:1:2: CONST 0x56456c4808c0 <e18969> {e52} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:2:2:2:2:2:2: VARREF 0x56456c480a70 <e17539> {e52} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:2:2:2:2:2:2: ASSIGN 0x56456c480bd0 <e33440> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:2:1: ADD 0x56456c480c90 <e17560> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:2:1:1: VARREF 0x56456c480d50 <e17541> {e53} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:2:2:2:2:2:2:1:2: EXTEND 0x56456c480eb0 <e19783> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:2:1:2:1: MODDIV 0x56456c480f70 <e19774> {e53} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:2:2:2:2:1:2:1:1: VARREF 0x56456c481030 <e17554> {e53} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:2:1:2:1:2: VARREF 0x56456c481180 <e17555> {e53} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:2:2: VARREF 0x56456c4812d0 <e17561> {e53} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:2:2:2:2:2:3: ASSIGN 0x56456c481430 <e33441> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:3:1: CONCAT 0x56456c4814f0 <e19745> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:3:1:1: DIVS 0x56456c4815b0 <e17480> {e48} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:3:2:2:2:2:2:3:1:1:1: VARREF 0x56456c481670 <e17478> {e48} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:3:1:1:2: VARREF 0x56456c4817c0 <e17479> {e48} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:3:1:2: CONST 0x56456c481910 <e18945> {e48} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:2:2:2:2:3:2: VARREF 0x56456c481ac0 <e17496> {e48} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:2:2:2:2:2:3: ASSIGN 0x56456c481c20 <e33442> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:3:1: ADD 0x56456c481ce0 <e17517> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:3:1:1: VARREF 0x56456c481da0 <e17498> {e49} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:2:2:2:2:2:3:1:2: EXTEND 0x56456c481f00 <e19761> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:3:1:2:1: MODDIVS 0x56456c481fc0 <e19752> {e49} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:3:2:2:2:2:2:3:1:2:1:1: VARREF 0x56456c482080 <e17511> {e49} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:3:1:2:1:2: VARREF 0x56456c4821d0 <e17512> {e49} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:3:2: VARREF 0x56456c482320 <e17518> {e49} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:2:2:2:2:3: ASSIGN 0x56456c482480 <e33443> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1: COND 0x56456c482540 <e32319> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1:1: SEL 0x56456c482600 <e32315> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:2:2:2:3:1:1:1: VARREF 0x56456c4826d0 <e30742> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:2:2:2:3:1:1:2: CONST 0x56456c482820 <e30743> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:2:2:2:3:1:1:3: CONST 0x56456c4829d0 <e30744> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2:3:1:2: MUL 0x56456c482b80 <e32316> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1:2:1: EXTEND 0x56456c482c40 <e39085> {e24} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1:2:1:1: VARREF 0x56456c482d00 <e19714> {e24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:3:1:2:2: EXTEND 0x56456c482e50 <e39110> {e25} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1:2:2:1: VARREF 0x56456c482f10 <e19730> {e25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:3:1:3: MULS 0x56456c483060 <e32317> {e45} @dt=0x56456c11fd60@(G/sw64)
    1:2:2:2:3:2:2:2:2:3:1:3:1: CONCAT 0x56456c483120 <e39653> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1:3:1:1: REPLICATE 0x56456c4831e0 <e17254> {e22} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:2:2:3:1:3:1:1:1: SEL 0x56456c4832a0 <e17243> {e22} @dt=0x56456bf0a940@(G/w1) decl[31:0]]
    1:2:2:2:3:2:2:2:2:3:1:3:1:1:1:1: VARREF 0x56456c483370 <e17232> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:3:1:3:1:1:1:2: CONST 0x56456c4834c0 <e14682> {e22} @dt=0x56456c116e00@(G/sw5)  5'h1f
    1:2:2:2:3:2:2:2:2:3:1:3:1:1:1:3: CONST 0x56456c483670 <e17242> {e22} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2:3:1:3:1:1:2: CONST 0x56456c483820 <e17253> {e22} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:2:2:3:2:2:2:2:3:1:3:1:2: VARREF 0x56456c4839d0 <e19687> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:3:1:3:2: CONCAT 0x56456c483b20 <e39662> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1:3:2:1: REPLICATE 0x56456c483be0 <e17292> {e23} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:2:2:3:1:3:2:1:1: SEL 0x56456c483ca0 <e17281> {e23} @dt=0x56456bf0a940@(G/w1) decl[31:0]]
    1:2:2:2:3:2:2:2:2:3:1:3:2:1:1:1: VARREF 0x56456c491d60 <e17270> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:3:1:3:2:1:1:2: CONST 0x56456c491e80 <e14777> {e23} @dt=0x56456c116e00@(G/sw5)  5'h1f
    1:2:2:2:3:2:2:2:2:3:1:3:2:1:1:3: CONST 0x56456c491ff0 <e17280> {e23} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2:3:1:3:2:1:2: CONST 0x56456c492160 <e17291> {e23} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:2:2:3:2:2:2:2:3:1:3:2:2: VARREF 0x56456c4922d0 <e19700> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:3:2: VARREF 0x56456c4923f0 <e17475> {e46} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3: ASSIGN 0x56456c492510 <e33446> {e68} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: SEL 0x56456c4925d0 <e17709> {e68} @dt=0x56456bf2afc0@(G/w32) decl[63:0]]
    1:2:2:2:3:1:1: VARREF 0x56456c4926a0 <e17698> {e68} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:1:2: CONST 0x56456c4927c0 <e15521> {e68} @dt=0x56456c123640@(G/sw6)  6'h20
    1:2:2:2:3:1:3: CONST 0x56456c492930 <e17708> {e68} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:2:2:3:2: VARREF 0x56456c492aa0 <e17710> {e68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [LV] => VARSCOPE 0x56456c280740 <e26991> {c89} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_execute -> VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2:2:3: ASSIGN 0x56456c492bc0 <e33447> {e69} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: SEL 0x56456c492c80 <e17723> {e69} @dt=0x56456bf2afc0@(G/w32) decl[63:0]]
    1:2:2:2:3:1:1: VARREF 0x56456c492d50 <e17712> {e69} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:1:2: CONST 0x56456c492e70 <e15568> {e69} @dt=0x56456c123640@(G/sw6)  6'h0
    1:2:2:2:3:1:3: CONST 0x56456c492fe0 <e17722> {e69} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:2:2:3:2: VARREF 0x56456c493150 <e17724> {e69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [LV] => VARSCOPE 0x56456c280820 <e26994> {c90} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_execute -> VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2:2: CFUNC 0x56456c4ebe80 <e44480> {q39}  _sequent__TOP__4 [STATICU]
    1:2:2:2:3: ASSIGNPRE 0x56456c412ec0 <e44552> {q40} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c412d70 <e43958> {q40} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VARSCOPE 0x56456c281460 <e27036> {c108} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_memory -> VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c412bd0 <e43959> {q40} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__write_data_memory [LV] => VARSCOPE 0x56456c412af0 <e43952> {c108} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__write_data_memory -> VAR 0x56456c412890 <e43949> {c108} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__write_data_memory BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3e8d20 <e44554> {r20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456bf0c000 <e43276> {r20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3:2: VARREF 0x56456bf0c240 <e43277> {r20} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_plus_four_decode [LV] => VARSCOPE 0x56456bf0c480 <e43270> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456bf0c6c0 <e43267> {c52} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_plus_four_decode BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3feb40 <e44556> {s35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3fe9f0 <e44206> {s35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VARSCOPE 0x56456c281a80 <e27057> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:3:2: VARREF 0x56456c3fe850 <e44207> {s35} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_writeback [LV] => VARSCOPE 0x56456c3fe770 <e44200> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c3fe510 <e44197> {c119} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_writeback BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3ef6c0 <e44558> {p52} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3ef570 <e43648> {p52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VARSCOPE 0x56456c280ba0 <e27006> {c94} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_execute -> VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c3ef3f0 <e43649> {p52} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__sign_imm_execute [LV] => VARSCOPE 0x56456c3ef310 <e43642> {c94} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__sign_imm_execute -> VAR 0x56456c3ef130 <e43639> {c94} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__sign_imm_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3fb850 <e44560> {s30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3fb6f0 <e44082> {s30} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VARSCOPE 0x56456c281620 <e27042> {c112} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_writeback -> VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2:2:3:2: VARREF 0x56456c3fb550 <e44083> {s30} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_writeback [LV] => VARSCOPE 0x56456c3fb470 <e44076> {c112} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__hi_lo_register_write_writeback -> VAR 0x56456c3fb210 <e44073> {c112} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_writeback BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3e55b0 <e44562> {q34} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3ed200 <e43803> {q34} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory [RV] <- VARSCOPE 0x56456c280f20 <e27018> {c100} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_memory -> VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c3ed060 <e43804> {q34} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_memory [LV] => VARSCOPE 0x56456c3ecf80 <e43797> {c100} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_write_memory -> VAR 0x56456c3ecd20 <e43794> {c100} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_memory BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3f4e00 <e44564> {p48} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:1: VARREF 0x56456c3f4cb0 <e43431> {p48} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c3f4b10 <e43432> {p48} @dt=0x56456bf38e40@(G/w6)  __Vdly__mips_cpu__DOT__ALU_function_execute [LV] => VARSCOPE 0x56456c3e5c30 <e43425> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->__Vdly__mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c3e5a30 <e43422> {c78} @dt=0x56456bf38e40@(G/w6)  __Vdly__mips_cpu__DOT__ALU_function_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3e7a00 <e44566> {p54} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3e78a0 <e43679> {p54} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VARSCOPE 0x56456c280200 <e26973> {c83} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_execute -> VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c3e7700 <e43680> {p54} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_A_execute [LV] => VARSCOPE 0x56456c3e7620 <e43673> {c83} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file_output_A_execute -> VAR 0x56456c3e73c0 <e43670> {c83} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_A_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3e57f0 <e44568> {p45} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c484ac0 <e43617> {p45} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VARSCOPE 0x56456c27fe80 <e26961> {c77} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_execute -> VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c484920 <e43618> {p45} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__ALU_src_B_execute [LV] => VARSCOPE 0x56456c484840 <e43611> {c77} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__ALU_src_B_execute -> VAR 0x56456c484640 <e43608> {c77} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__ALU_src_B_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3fde90 <e44570> {s34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3fdd40 <e44175> {s34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VARSCOPE 0x56456c2819a0 <e27054> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:3:2: VARREF 0x56456c3fdba0 <e44176> {s34} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_writeback [LV] => VARSCOPE 0x56456c3fdac0 <e44169> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c3fd860 <e44166> {c118} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_writeback BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3e72a0 <e44572> {p46} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3f58e0 <e43493> {p46} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VARSCOPE 0x56456c27fb00 <e26949> {c73} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_execute -> VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c3f5740 <e43494> {p46} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_destination_execute [LV] => VARSCOPE 0x56456c3f5660 <e43487> {c73} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_destination_execute -> VAR 0x56456c3f5460 <e43484> {c73} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_destination_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c400300 <e44574> {p55} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c4001a0 <e43710> {p55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VARSCOPE 0x56456c2802e0 <e26976> {c84} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_execute -> VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c3e83d0 <e43711> {p55} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_B_execute [LV] => VARSCOPE 0x56456c3e82f0 <e43704> {c84} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file_output_B_execute -> VAR 0x56456c3e8090 <e43701> {c84} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_B_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c4854f0 <e44576> {s36} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c4853a0 <e44237> {s36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VARSCOPE 0x56456c281c40 <e27063> {c121} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__read_data_writeback -> VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2:2:3:2: VARREF 0x56456c485200 <e44238> {s36} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__read_data_writeback [LV] => VARSCOPE 0x56456c485120 <e44231> {c121} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__read_data_writeback -> VAR 0x56456c484ec0 <e44228> {c121} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__read_data_writeback BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3fd1d0 <e44578> {s29} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3fd070 <e44144> {s29} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VARSCOPE 0x56456c281700 <e27045> {c113} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_writeback -> VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2:2:3:2: VARREF 0x56456c3fced0 <e44145> {s29} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_writeback [LV] => VARSCOPE 0x56456c3fcdf0 <e44138> {c113} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_to_register_writeback -> VAR 0x56456c3fcb90 <e44135> {c113} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_writeback BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c46aac0 <e44580> {p50} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: VARREF 0x56456c46a970 <e43369> {p50} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VARSCOPE 0x56456c280ac0 <e27003> {c93} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rd_execute -> VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c46db00 <e43370> {p50} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rd_execute [LV] => VARSCOPE 0x56456c3ebdc0 <e43363> {c93} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__Rd_execute -> VAR 0x56456c46d920 <e43360> {c93} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rd_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3edba0 <e44582> {p51} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: VARREF 0x56456c3eda50 <e43338> {p51} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c3ff5b0 <e43339> {p51} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rs_execute [LV] => VARSCOPE 0x56456c3ff4d0 <e43332> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__Rs_execute -> VAR 0x56456c3ff1e0 <e43329> {c91} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rs_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3fab90 <e44584> {s32} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3faa40 <e44051> {s32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VARSCOPE 0x56456c281b60 <e27060> {c120} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_writeback -> VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2:2:3:2: VARREF 0x56456c3fa8a0 <e44052> {s32} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_writeback [LV] => VARSCOPE 0x56456c3fa7c0 <e44045> {c120} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_output_writeback -> VAR 0x56456c3fa560 <e44042> {c120} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_writeback BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3f1b80 <e44586> {p49} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: VARREF 0x56456c3f1a30 <e43400> {p49} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c461b40 <e43401> {p49} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rt_execute [LV] => VARSCOPE 0x56456c461a60 <e43394> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__Rt_execute -> VAR 0x56456c464b60 <e43391> {c92} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rt_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3f9ee0 <e44588> {s33} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: VARREF 0x56456c3f9d90 <e44020> {s33} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VARSCOPE 0x56456c2817e0 <e27048> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_writeback -> VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:2:3:2: VARREF 0x56456c3f9bf0 <e44021> {s33} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_writeback [LV] => VARSCOPE 0x56456c3f9b10 <e44014> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__write_register_writeback -> VAR 0x56456c3f98b0 <e44011> {c116} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_writeback BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3fc510 <e44590> {s28} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3fc3c0 <e44113> {s28} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VARSCOPE 0x56456c281540 <e27039> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_writeback -> VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2:3:2: VARREF 0x56456c3fc220 <e44114> {s28} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_writeback [LV] => VARSCOPE 0x56456c3fc140 <e44107> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_write_writeback -> VAR 0x56456c3fbee0 <e44104> {c111} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_writeback BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4ccdb0 <e45135#> {q31}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c3823f0 <e45137#> {q40} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3824b0 <e18579> {q40} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VARSCOPE 0x56456c280580 <e26985> {c87} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_execute -> VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c4133e0 <e43975> {q40} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__write_data_memory [LV] => VARSCOPE 0x56456c412af0 <e43952> {c108} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__write_data_memory -> VAR 0x56456c412890 <e43949> {c108} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__write_data_memory BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4cce90 <e45143#> {r15}  ALWAYS
    1:2:2:2:3: IF 0x56456c372330 <e45145#> {r17}
    1:2:2:2:3:1: NOT 0x56456c372120 <e33541> {r17} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c3721e0 <e19208> {r17} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VARSCOPE 0x56456c281e00 <e27069> {c125} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_decode -> VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2:2:3:2: ASSIGNDLY 0x56456c3737f0 <e38555> {r20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: COND 0x56456c440ab0 <e38553> {r20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:1: VARREF 0x56456c372a10 <e38549> {r18} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:3:2:1:2: CONST 0x56456c3738b0 <e38550> {r20} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3: ADD 0x56456c440730 <e38551> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:1: CONST 0x56456c4407f0 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:2:2:3:2:1:3:2: VARREF 0x56456c440960 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3:2:2: VARREF 0x56456bf0b940 <e43293> {r20} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_plus_four_decode [LV] => VARSCOPE 0x56456bf0c480 <e43270> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456bf0c6c0 <e43267> {c52} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_plus_four_decode BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4dba10 <e45151#> {s27}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c384b80 <e45153#> {s35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c384c40 <e18664> {s35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VARSCOPE 0x56456c2812a0 <e27030> {c106} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_memory -> VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c484d60 <e44223> {s35} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_writeback [LV] => VARSCOPE 0x56456c3fe770 <e44200> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c3fe510 <e44197> {c119} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_writeback BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4dbaf0 <e45159#> {p40}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c37c8d0 <e45161#> {p52} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c3f0b00 <e41587> {p52} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: VARREF 0x56456c3777c0 <e41583> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3:1:2: CONST 0x56456c37c990 <e41584> {p52} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:1:3: VARREF 0x56456c37f710 <e41585> {p67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3:2: VARREF 0x56456c3efbd0 <e43665> {p52} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__sign_imm_execute [LV] => VARSCOPE 0x56456c3ef310 <e43642> {c94} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__sign_imm_execute -> VAR 0x56456c3ef130 <e43639> {c94} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__sign_imm_execute BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4dbbd0 <e45167#> {s27}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c383de0 <e45169#> {s30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c383ea0 <e18652> {s30} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VARSCOPE 0x56456c281000 <e27021> {c101} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_memory -> VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c3fbd80 <e44099> {s30} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_writeback [LV] => VARSCOPE 0x56456c3fb470 <e44076> {c112} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__hi_lo_register_write_writeback -> VAR 0x56456c3fb210 <e44073> {c112} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_writeback BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4dbcb0 <e45175#> {q31}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c3812f0 <e45177#> {q34} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3813b0 <e18564> {q34} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VARSCOPE 0x56456c27fcc0 <e26955> {c75} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_execute -> VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c3e3b20 <e43820> {q34} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_memory [LV] => VARSCOPE 0x56456c3ecf80 <e43797> {c100} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_write_memory -> VAR 0x56456c3ecd20 <e43794> {c100} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_memory BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4ce2d0 <e45183#> {p40}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c37b9d0 <e45185#> {p48} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:1: COND 0x56456c470650 <e41331> {p48} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:1:1: VARREF 0x56456c379120 <e41327> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3:1:2: CONST 0x56456c37ba90 <e41328> {p48} @dt=0x56456bf38e40@(G/w6)  6'h0
    1:2:2:2:3:1:3: VARREF 0x56456c37e990 <e41329> {p63} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [RV] <- VARSCOPE 0x56456c27c4e0 <e26895> {c45} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_decode -> VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:3:2: VARREF 0x56456c470750 <e43448> {p48} @dt=0x56456bf38e40@(G/w6)  __Vdly__mips_cpu__DOT__ALU_function_execute [LV] => VARSCOPE 0x56456c3e5c30 <e43425> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->__Vdly__mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c3e5a30 <e43422> {c78} @dt=0x56456bf38e40@(G/w6)  __Vdly__mips_cpu__DOT__ALU_function_execute BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4ce3b0 <e45191#> {p40}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c37cc90 <e45193#> {p54} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c3ee9d0 <e41603> {p54} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: VARREF 0x56456c377430 <e41599> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3:1:2: CONST 0x56456c37cd50 <e41600> {p54} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:1:3: VARREF 0x56456c37fa70 <e41601> {p69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3:2: VARREF 0x56456c3e7f30 <e43696> {p54} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_A_execute [LV] => VARSCOPE 0x56456c3e7620 <e43673> {c83} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file_output_A_execute -> VAR 0x56456c3e73c0 <e43670> {c83} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_A_execute BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4ce490 <e45199#> {p40}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c37ae70 <e45201#> {p45} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: AND 0x56456c3f0cb0 <e41575> {p45} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: NOT 0x56456c3f1490 <e41571> {p45} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: VARREF 0x56456c377b50 <e41558> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3:1:2: VARREF 0x56456c37df30 <e41572> {p60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VARSCOPE 0x56456c27c080 <e26880> {c40} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_decode -> VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:3:2: VARREF 0x56456c3eefe0 <e43634> {p45} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__ALU_src_B_execute [LV] => VARSCOPE 0x56456c484840 <e43611> {c77} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__ALU_src_B_execute -> VAR 0x56456c484640 <e43608> {c77} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__ALU_src_B_execute BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4ce570 <e45207#> {s27}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c384820 <e45209#> {s34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3848e0 <e18661> {s34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VARSCOPE 0x56456c2811c0 <e27027> {c105} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_memory -> VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c3fe3b0 <e44192> {s34} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_writeback [LV] => VARSCOPE 0x56456c3fdac0 <e44169> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c3fd860 <e44166> {c118} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_writeback BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c49cf50 <e45215#> {p40}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c37b230 <e45217#> {p46} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: AND 0x56456c3ea210 <e41415> {p46} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: NOT 0x56456bf0c900 <e41411> {p46} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: VARREF 0x56456c3789a0 <e41398> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3:1:2: VARREF 0x56456c37e290 <e41412> {p61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [RV] <- VARSCOPE 0x56456c27c160 <e26883> {c41} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_decode -> VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:3:2: VARREF 0x56456c3f2db0 <e43510> {p46} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_destination_execute [LV] => VARSCOPE 0x56456c3f5660 <e43487> {c73} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_destination_execute -> VAR 0x56456c3f5460 <e43484> {c73} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_destination_execute BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c49d030 <e45223#> {p40}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c37d060 <e45225#> {p55} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c3ee820 <e41619> {p55} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: VARREF 0x56456c377080 <e41615> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3:1:2: CONST 0x56456c37d120 <e41616> {p55} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:1:3: VARREF 0x56456c37fdf0 <e41617> {p70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3:2: VARREF 0x56456c400830 <e43727> {p55} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_B_execute [LV] => VARSCOPE 0x56456c3e82f0 <e43704> {c84} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file_output_B_execute -> VAR 0x56456c3e8090 <e43701> {c84} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_B_execute BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c49d110 <e45231#> {s27}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c384ee0 <e45233#> {s36} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c43cf90 <e38387> {s36} @dt=0x56456bf2afc0@(G/w32)  data_readdata [RV] <- VARSCOPE 0x56456c260240 <e26800> {c22} @dt=0x56456bf2afc0@(G/w32)  TOP->data_readdata -> VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:2:2:3:2: VARREF 0x56456c485a10 <e44254> {s36} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__read_data_writeback [LV] => VARSCOPE 0x56456c485120 <e44231> {c121} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__read_data_writeback -> VAR 0x56456c484ec0 <e44228> {c121} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__read_data_writeback BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c49d1f0 <e45239#> {s27}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c383a60 <e45241#> {s29} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c383b20 <e18649> {s29} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VARSCOPE 0x56456c280e40 <e27015> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c3fd700 <e44161> {s29} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_writeback [LV] => VARSCOPE 0x56456c3fcdf0 <e44138> {c113} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_to_register_writeback -> VAR 0x56456c3fcb90 <e44135> {c113} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_writeback BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c49d2d0 <e45247#> {p40}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c37c150 <e45249#> {p50} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: COND 0x56456c43adb0 <e38324> {p50} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1:1: VARREF 0x56456c379d20 <e38320> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3:1:2: CONST 0x56456c37c210 <e38321> {p50} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:3: SEL 0x56456c43a870 <e38322> {c61} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:3:1: VARREF 0x56456c43a940 <e16915> {c61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:3:2: CONST 0x56456c43aa90 <e16040> {c61} @dt=0x56456c116e00@(G/sw5)  5'hb
    1:2:2:2:3:1:3:3: CONST 0x56456c43ac00 <e16925> {c61} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2: VARREF 0x56456c464a10 <e43386> {p50} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rd_execute [LV] => VARSCOPE 0x56456c3ebdc0 <e43363> {c93} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__Rd_execute -> VAR 0x56456c46d920 <e43360> {c93} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rd_execute BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4db120 <e45255#> {p40}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c37c510 <e45257#> {p51} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: COND 0x56456c385270 <e38225> {p51} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1:1: VARREF 0x56456c37a0e0 <e38221> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3:1:2: CONST 0x56456c37c5d0 <e38222> {p51} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:3: SEL 0x56456c434fb0 <e38223> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:3:1: VARREF 0x56456c435080 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:3:2: CONST 0x56456c4351d0 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:3:3: CONST 0x56456c435340 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2: VARREF 0x56456c3ebc70 <e43355> {p51} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rs_execute [LV] => VARSCOPE 0x56456c3ff4d0 <e43332> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__Rs_execute -> VAR 0x56456c3ff1e0 <e43329> {c91} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rs_execute BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4db200 <e45263#> {s27}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c384160 <e45265#> {s32} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c384220 <e18655> {s32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c3fb0b0 <e44068> {s32} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_writeback [LV] => VARSCOPE 0x56456c3fa7c0 <e44045> {c120} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_output_writeback -> VAR 0x56456c3fa560 <e44042> {c120} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_writeback BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4db2e0 <e45271#> {p40}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c37bd90 <e45273#> {p49} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: COND 0x56456c439c70 <e38295> {p49} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1:1: VARREF 0x56456c3798a0 <e38291> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3:1:2: CONST 0x56456c37be50 <e38292> {p49} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:3: SEL 0x56456c439730 <e38293> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:3:1: VARREF 0x56456c439800 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:3:2: CONST 0x56456c439950 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:3:3: CONST 0x56456c439ac0 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2: VARREF 0x56456c3e5910 <e43417> {p49} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rt_execute [LV] => VARSCOPE 0x56456c461a60 <e43394> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__Rt_execute -> VAR 0x56456c464b60 <e43391> {c92} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rt_execute BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4db3c0 <e45279#> {s27}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c3844c0 <e45281#> {s33} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: VARREF 0x56456c384580 <e18658> {s33} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c3fa400 <e44037> {s33} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_writeback [LV] => VARSCOPE 0x56456c3f9b10 <e44014> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__write_register_writeback -> VAR 0x56456c3f98b0 <e44011> {c116} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_writeback BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4db4a0 <e45287#> {s27}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c383760 <e45289#> {s28} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c383820 <e18646> {s28} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c3fca30 <e44130> {s28} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_writeback [LV] => VARSCOPE 0x56456c3fc140 <e44107> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_write_writeback -> VAR 0x56456c3fbee0 <e44104> {c111} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_writeback BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c413230 <e44632> {q40} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c4130d0 <e43966> {q40} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__write_data_memory [RV] <- VARSCOPE 0x56456c412af0 <e43952> {c108} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__write_data_memory -> VAR 0x56456c412890 <e43949> {c108} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__write_data_memory BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c412f80 <e43967> {q40} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [LV] => VARSCOPE 0x56456c281460 <e27036> {c108} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_memory -> VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3e8ae0 <e44634> {r20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456bf0bb80 <e43284> {r20} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VARSCOPE 0x56456bf0c480 <e43270> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456bf0c6c0 <e43267> {c52} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_plus_four_decode BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456bf0bdc0 <e43285> {r20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [LV] => VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3: ASSIGNPRE 0x56456c3e9620 <e44636> {m11} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3e56d0 <e43245> {m11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3:2: VARREF 0x56456c3e6640 <e43246> {m11} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_fetch [LV] => VARSCOPE 0x56456c3e6880 <e43239> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c3e6e20 <e43236> {c32} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_fetch BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c412210 <e44638> {q39} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c4120c0 <e43927> {q39} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VARSCOPE 0x56456c2812a0 <e27030> {c106} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_memory -> VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c411f20 <e43928> {q39} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_memory [LV] => VARSCOPE 0x56456c411e40 <e43921> {c106} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_LO_output_memory -> VAR 0x56456c411be0 <e43918> {c106} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_memory BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c3e5130 <e44640> {s35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3fed50 <e44214> {s35} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VARSCOPE 0x56456c3fe770 <e44200> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c3fe510 <e44197> {c119} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_writeback BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3fec00 <e44215> {s35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [LV] => VARSCOPE 0x56456c281a80 <e27057> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3efa20 <e44642> {p52} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3ef8d0 <e43656> {p52} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__sign_imm_execute [RV] <- VARSCOPE 0x56456c3ef310 <e43642> {c94} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__sign_imm_execute -> VAR 0x56456c3ef130 <e43639> {c94} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__sign_imm_execute BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3ef780 <e43657> {p52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [LV] => VARSCOPE 0x56456c280ba0 <e27006> {c94} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_execute -> VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3fbbd0 <e44644> {s30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3fba70 <e44090> {s30} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VARSCOPE 0x56456c3fb470 <e44076> {c112} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__hi_lo_register_write_writeback -> VAR 0x56456c3fb210 <e44073> {c112} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_writeback BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3fb910 <e44091> {s30} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [LV] => VARSCOPE 0x56456c281620 <e27042> {c112} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_writeback -> VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2:2:3: ASSIGNPRE 0x56456c3ec690 <e44646> {q35} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3ec530 <e43772> {q35} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VARSCOPE 0x56456c281000 <e27021> {c101} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_memory -> VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c3ec390 <e43773> {q35} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_memory [LV] => VARSCOPE 0x56456c3ec2b0 <e43766> {c101} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__hi_lo_register_write_memory -> VAR 0x56456c3ec050 <e43763> {c101} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_memory BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c3e3970 <e44648> {q34} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3e3810 <e43811> {q34} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_memory [RV] <- VARSCOPE 0x56456c3ecf80 <e43797> {c100} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_write_memory -> VAR 0x56456c3ecd20 <e43794> {c100} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_memory BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3e36c0 <e43812> {q34} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory [LV] => VARSCOPE 0x56456c280f20 <e27018> {c100} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_memory -> VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2:2:3: ASSIGNPRE 0x56456c3e6760 <e44650> {p44} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c402b90 <e43586> {p44} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VARSCOPE 0x56456c27fcc0 <e26955> {c75} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_execute -> VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c4029f0 <e43587> {p44} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_execute [LV] => VARSCOPE 0x56456c402910 <e43580> {c75} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_write_execute -> VAR 0x56456c402710 <e43577> {c75} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c3e9e70 <e44652> {p48} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:1: VARREF 0x56456c3e9d10 <e43439> {p48} @dt=0x56456bf38e40@(G/w6)  __Vdly__mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c3e5c30 <e43425> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->__Vdly__mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c3e5a30 <e43422> {c78} @dt=0x56456bf38e40@(G/w6)  __Vdly__mips_cpu__DOT__ALU_function_execute BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3e9bc0 <e43440> {p48} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [LV] => VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3e7d80 <e44654> {p54} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3e7c20 <e43687> {p54} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_A_execute [RV] <- VARSCOPE 0x56456c3e7620 <e43673> {c83} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file_output_A_execute -> VAR 0x56456c3e73c0 <e43670> {c83} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_A_execute BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3e7ac0 <e43688> {p54} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [LV] => VARSCOPE 0x56456c280200 <e26973> {c83} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_execute -> VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3eee30 <e44656> {p45} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3eecd0 <e43625> {p45} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__ALU_src_B_execute [RV] <- VARSCOPE 0x56456c484840 <e43611> {c77} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__ALU_src_B_execute -> VAR 0x56456c484640 <e43608> {c77} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__ALU_src_B_execute BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3eeb80 <e43626> {p45} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [LV] => VARSCOPE 0x56456c27fe80 <e26961> {c77} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_execute -> VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:2:3: ASSIGNPRE 0x56456c411560 <e44658> {q38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c411410 <e43896> {q38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VARSCOPE 0x56456c2811c0 <e27027> {c105} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_memory -> VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c411270 <e43897> {q38} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_memory [LV] => VARSCOPE 0x56456c411190 <e43890> {c105} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_HI_output_memory -> VAR 0x56456c410f30 <e43887> {c105} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_memory BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c3fe200 <e44660> {s34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3fe0a0 <e44183> {s34} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VARSCOPE 0x56456c3fdac0 <e44169> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c3fd860 <e44166> {c118} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_writeback BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3fdf50 <e44184> {s34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [LV] => VARSCOPE 0x56456c2819a0 <e27054> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3f2c00 <e44662> {p46} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3f2aa0 <e43501> {p46} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_destination_execute [RV] <- VARSCOPE 0x56456c3f5660 <e43487> {c73} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_destination_execute -> VAR 0x56456c3f5460 <e43484> {c73} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_destination_execute BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3f2940 <e43502> {p46} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute [LV] => VARSCOPE 0x56456c27fb00 <e26949> {c73} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_execute -> VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c400680 <e44664> {p55} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c400520 <e43718> {p55} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_B_execute [RV] <- VARSCOPE 0x56456c3e82f0 <e43704> {c84} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file_output_B_execute -> VAR 0x56456c3e8090 <e43701> {c84} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_B_execute BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c4003c0 <e43719> {p55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [LV] => VARSCOPE 0x56456c2802e0 <e26976> {c84} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_execute -> VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c485860 <e44666> {s36} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c485700 <e44245> {s36} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__read_data_writeback [RV] <- VARSCOPE 0x56456c485120 <e44231> {c121} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__read_data_writeback -> VAR 0x56456c484ec0 <e44228> {c121} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__read_data_writeback BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c4855b0 <e44246> {s36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [LV] => VARSCOPE 0x56456c281c40 <e27063> {c121} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__read_data_writeback -> VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3fd550 <e44668> {s29} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3fd3f0 <e44152> {s29} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_writeback [RV] <- VARSCOPE 0x56456c3fcdf0 <e44138> {c113} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_to_register_writeback -> VAR 0x56456c3fcb90 <e44135> {c113} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_writeback BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3fd290 <e44153> {s29} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [LV] => VARSCOPE 0x56456c281700 <e27045> {c113} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_writeback -> VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2:2:3: ASSIGNPRE 0x56456c3e5370 <e44670> {q33} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3e4e10 <e43865> {q33} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VARSCOPE 0x56456c280e40 <e27015> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c3e4c70 <e43866> {q33} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_memory [LV] => VARSCOPE 0x56456c3e4b90 <e43859> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c3e4930 <e43856> {c99} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_memory BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c467b10 <e44672> {p50} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: VARREF 0x56456c4679c0 <e43377> {p50} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rd_execute [RV] <- VARSCOPE 0x56456c3ebdc0 <e43363> {c93} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__Rd_execute -> VAR 0x56456c46d920 <e43360> {c93} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rd_execute BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c46ab80 <e43378> {p50} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute [LV] => VARSCOPE 0x56456c280ac0 <e27003> {c93} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rd_execute -> VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3edc60 <e44674> {p51} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: VARREF 0x56456c3f4110 <e43346> {p51} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rs_execute [RV] <- VARSCOPE 0x56456c3ff4d0 <e43332> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__Rs_execute -> VAR 0x56456c3ff1e0 <e43329> {c91} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rs_execute BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3f3fc0 <e43347> {p51} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [LV] => VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3faf00 <e44676> {s32} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3fada0 <e44059> {s32} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_writeback [RV] <- VARSCOPE 0x56456c3fa7c0 <e44045> {c120} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_output_writeback -> VAR 0x56456c3fa560 <e44042> {c120} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_writeback BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3fac50 <e44060> {s32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [LV] => VARSCOPE 0x56456c281b60 <e27060> {c120} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_writeback -> VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2:2:3: ASSIGNPRE 0x56456c400fc0 <e44678> {q37} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c400e70 <e43741> {q37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c400cd0 <e43742> {q37} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_memory [LV] => VARSCOPE 0x56456c400bf0 <e43735> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c400990 <e43732> {c104} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_memory BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c3eb330 <e44680> {p49} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: VARREF 0x56456c3eb1e0 <e43408> {p49} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c461a60 <e43394> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__Rt_execute -> VAR 0x56456c464b60 <e43391> {c92} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rt_execute BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3f1c40 <e43409> {p49} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [LV] => VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3: ASSIGNPRE 0x56456c3f38a0 <e44682> {r19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3f3780 <e43307> {r19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:2: VARREF 0x56456c401f30 <e43308> {r19} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__instruction_decode [LV] => VARSCOPE 0x56456c401e50 <e43301> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__instruction_decode -> VAR 0x56456c3ff7e0 <e43298> {c51} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__instruction_decode BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c3fa250 <e44684> {s33} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: VARREF 0x56456c3fa0f0 <e44028> {s33} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_writeback [RV] <- VARSCOPE 0x56456c3f9b10 <e44014> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__write_register_writeback -> VAR 0x56456c3f98b0 <e44011> {c116} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_writeback BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3f9fa0 <e44029> {s33} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [LV] => VARSCOPE 0x56456c2817e0 <e27048> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_writeback -> VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:2:3: ASSIGNPRE 0x56456c413b70 <e44686> {q41} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: VARREF 0x56456c413a20 <e43989> {q41} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c413880 <e43990> {q41} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_memory [LV] => VARSCOPE 0x56456c4137a0 <e43983> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__write_register_memory -> VAR 0x56456c413540 <e43980> {c98} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_memory BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c3fc880 <e44688> {s28} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3fc720 <e44121> {s28} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_writeback [RV] <- VARSCOPE 0x56456c3fc140 <e44107> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_write_writeback -> VAR 0x56456c3fbee0 <e44104> {c111} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_writeback BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3fc5d0 <e44122> {s28} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [LV] => VARSCOPE 0x56456c281540 <e27039> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_writeback -> VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2:3: ASSIGNPRE 0x56456c3e42b0 <e44690> {q32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3e4160 <e43834> {q32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c3e3fc0 <e43835> {q32} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_memory [LV] => VARSCOPE 0x56456c3e3ee0 <e43828> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_write_memory -> VAR 0x56456c3e3c80 <e43825> {c97} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_memory BLOCKTEMP
    1:2:2:2:3: ASSIGNW 0x56456c282940 <e44692> {c135} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c282a00 <e16998> {c135} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VARSCOPE 0x56456c281460 <e27036> {c108} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_memory -> VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c282b20 <e16999> {c135} @dt=0x56456bf2afc0@(G/w32)  data_writedata [LV] => VARSCOPE 0x56456c2613f0 <e26797> {c21} @dt=0x56456bf2afc0@(G/w32)  TOP->data_writedata -> VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:2:2:3: COMMENT 0x56456c4ceb70 <e45295#> {m9}  ALWAYS
    1:2:2:2:3: IF 0x56456c3707d0 <e45297#> {m10}
    1:2:2:2:3:1: NOT 0x56456c3705f0 <e33512> {m10} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c3706b0 <e19260> {m10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch [RV] <- VARSCOPE 0x56456c281d20 <e27066> {c124} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_fetch -> VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2:2:3:2: ASSIGNDLY 0x56456c370cd0 <e33519> {m11} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: VARREF 0x56456c370d90 <e18195> {m11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime [RV] <- VARSCOPE 0x56456c27b980 <e26856> {c31} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_prime -> VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:2:2:3:2:2: VARREF 0x56456c3e5010 <e43262> {m11} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_fetch [LV] => VARSCOPE 0x56456c3e6880 <e43239> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c3e6e20 <e43236> {c32} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_fetch BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4cec50 <e45303#> {q31}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c382090 <e45305#> {q39} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c382150 <e18576> {q39} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VARSCOPE 0x56456c280820 <e26994> {c90} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_execute -> VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c412730 <e43944> {q39} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_memory [LV] => VARSCOPE 0x56456c411e40 <e43921> {c106} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_LO_output_memory -> VAR 0x56456c411be0 <e43918> {c106} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_memory BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4ced30 <e45311#> {q31}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c381650 <e45313#> {q35} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c381710 <e18567> {q35} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VARSCOPE 0x56456c280040 <e26967> {c79} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_execute -> VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c3ecbc0 <e43789> {q35} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_memory [LV] => VARSCOPE 0x56456c3ec2b0 <e43766> {c101} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__hi_lo_register_write_memory -> VAR 0x56456c3ec050 <e43763> {c101} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_memory BLOCKTEMP
    1:2:2:2:3: ASSIGNW 0x56456c282c40 <e44700> {c136} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c282d00 <e17001> {c136} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory [RV] <- VARSCOPE 0x56456c280f20 <e27018> {c100} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_memory -> VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c282e20 <e17002> {c136} @dt=0x56456bf0a940@(G/w1)  data_write [LV] => VARSCOPE 0x56456c26e3e0 <e26791> {c19} @dt=0x56456bf0a940@(G/w1)  TOP->data_write -> VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:2:2:3: COMMENT 0x56456c4cee10 <e45319#> {p40}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c37aab0 <e45321#> {p44} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: AND 0x56456c3f3180 <e41535> {p44} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: NOT 0x56456c3f3bd0 <e41531> {p44} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: VARREF 0x56456c377ec0 <e41518> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3:1:2: VARREF 0x56456c37dbd0 <e41532> {p59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [RV] <- VARSCOPE 0x56456c27bfa0 <e26877> {c39} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_decode -> VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:3:2: VARREF 0x56456c4844e0 <e43603> {p44} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_execute [LV] => VARSCOPE 0x56456c402910 <e43580> {c75} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_write_execute -> VAR 0x56456c402710 <e43577> {c75} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_execute BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4ceef0 <e45327#> {q31}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c381d30 <e45329#> {q38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c381df0 <e18573> {q38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VARSCOPE 0x56456c280740 <e26991> {c89} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_execute -> VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c411a80 <e43913> {q38} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_memory [LV] => VARSCOPE 0x56456c411190 <e43890> {c105} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_HI_output_memory -> VAR 0x56456c410f30 <e43887> {c105} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_memory BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c49c670 <e45335#> {q31}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c380f70 <e45337#> {q33} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c381030 <e18561> {q33} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VARSCOPE 0x56456c27fbe0 <e26952> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c410dd0 <e43882> {q33} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_memory [LV] => VARSCOPE 0x56456c3e4b90 <e43859> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c3e4930 <e43856> {c99} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_memory BLOCKTEMP
    1:2:2:2:3: ASSIGNW 0x56456c2e7580 <e44708> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c2e7640 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: VARREF 0x56456c2e7700 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VARSCOPE 0x56456c281700 <e27045> {c113} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_writeback -> VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2:2:3:1:2: VARREF 0x56456c2e7820 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VARSCOPE 0x56456c281b60 <e27060> {c120} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_writeback -> VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2:2:3:1:3: VARREF 0x56456c2e7970 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VARSCOPE 0x56456c281c40 <e27063> {c121} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__read_data_writeback -> VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2:2:3:2: VARREF 0x56456c2e7ac0 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [LV] => VARSCOPE 0x56456c2818c0 <e27051> {c117} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__result_writeback -> VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:3: COMMENT 0x56456c49c750 <e45343#> {q31}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c3819d0 <e45345#> {q37} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c381a90 <e18570> {q37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c3ebef0 <e43758> {q37} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_memory [LV] => VARSCOPE 0x56456c400bf0 <e43735> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c400990 <e43732> {c104} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_memory BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c49c830 <e45351#> {r15}  ALWAYS
    1:2:2:2:3: IF 0x56456c371a70 <e45353#> {r17}
    1:2:2:2:3:1: NOT 0x56456c371860 <e33531> {r17} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c371920 <e19208> {r17} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VARSCOPE 0x56456c281e00 <e27069> {c125} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_decode -> VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2:2:3:2: ASSIGNDLY 0x56456c373450 <e38414> {r19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: COND 0x56456c43d410 <e38412> {r19} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:3:2:1:1: VARREF 0x56456c3731d0 <e38408> {r18} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:3:2:1:2: CONST 0x56456c373510 <e38409> {r19} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:2:2:3:2:1:3: VARREF 0x56456c43d2f0 <e38410> {r22} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [RV] <- VARSCOPE 0x56456c271250 <e26785> {c15} @dt=0x56456bf2afc0@(G/w32)  TOP->instr_readdata -> VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:2:2:3:2:2: VARREF 0x56456c3f5110 <e43324> {r19} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__instruction_decode [LV] => VARSCOPE 0x56456c401e50 <e43301> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__instruction_decode -> VAR 0x56456c3ff7e0 <e43298> {c51} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__instruction_decode BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c49c910 <e45359#> {q31}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c382750 <e45361#> {q41} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: VARREF 0x56456c382810 <e18582> {q41} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VARSCOPE 0x56456c27fda0 <e26958> {c76} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_execute -> VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c3f9750 <e44006> {q41} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_memory [LV] => VARSCOPE 0x56456c4137a0 <e43983> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__write_register_memory -> VAR 0x56456c413540 <e43980> {c98} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_memory BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c49c9f0 <e45367#> {q31}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c380c70 <e45369#> {q32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c380d30 <e18558> {q32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VARSCOPE 0x56456c280120 <e26970> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_execute -> VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c3e47d0 <e43851> {q32} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_memory [LV] => VARSCOPE 0x56456c3e3ee0 <e43828> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_write_memory -> VAR 0x56456c3e3c80 <e43825> {c97} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_memory BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c3e8f60 <e44718> {m11} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3e5250 <e43253> {m11} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c3e6880 <e43239> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c3e6e20 <e43236> {c32} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_fetch BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3e5490 <e43254> {m11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [LV] => VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c412580 <e44720> {q39} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c412420 <e43935> {q39} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_memory [RV] <- VARSCOPE 0x56456c411e40 <e43921> {c106} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_LO_output_memory -> VAR 0x56456c411be0 <e43918> {c106} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_memory BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c4122d0 <e43936> {q39} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [LV] => VARSCOPE 0x56456c2812a0 <e27030> {c106} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_memory -> VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3eca10 <e44722> {q35} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3ec8b0 <e43780> {q35} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VARSCOPE 0x56456c3ec2b0 <e43766> {c101} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__hi_lo_register_write_memory -> VAR 0x56456c3ec050 <e43763> {c101} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_memory BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3ec750 <e43781> {q35} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [LV] => VARSCOPE 0x56456c281000 <e27021> {c101} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_memory -> VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2:2:3: ASSIGNPRE 0x56456c3e5ec0 <e44724> {p47} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3e5d60 <e43462> {p47} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VARSCOPE 0x56456c280040 <e26967> {c79} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_execute -> VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c470b90 <e43463> {p47} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_execute [LV] => VARSCOPE 0x56456c470ab0 <e43456> {c79} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__hi_lo_register_write_execute -> VAR 0x56456c4708b0 <e43453> {c79} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c484330 <e44726> {p44} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c4841d0 <e43594> {p44} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_execute [RV] <- VARSCOPE 0x56456c402910 <e43580> {c75} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_write_execute -> VAR 0x56456c402710 <e43577> {c75} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_execute BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c484080 <e43595> {p44} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute [LV] => VARSCOPE 0x56456c27fcc0 <e26955> {c75} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_execute -> VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c4118d0 <e44728> {q38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c411770 <e43904> {q38} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_memory [RV] <- VARSCOPE 0x56456c411190 <e43890> {c105} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_HI_output_memory -> VAR 0x56456c410f30 <e43887> {c105} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_memory BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c411620 <e43905> {q38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [LV] => VARSCOPE 0x56456c2811c0 <e27027> {c105} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_memory -> VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c410c20 <e44730> {q33} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c410ac0 <e43873> {q33} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_memory [RV] <- VARSCOPE 0x56456c3e4b90 <e43859> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c3e4930 <e43856> {c99} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_memory BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c410960 <e43874> {q33} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [LV] => VARSCOPE 0x56456c280e40 <e27015> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:2:3: ASSIGNPRE 0x56456c3f2570 <e44732> {p43} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3f2410 <e43555> {p43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VARSCOPE 0x56456c27fbe0 <e26952> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c3f2270 <e43556> {p43} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_execute [LV] => VARSCOPE 0x56456c3f2190 <e43549> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c3f1f90 <e43546> {c74} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c401330 <e44734> {q37} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c4011d0 <e43749> {q37} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c400bf0 <e43735> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c400990 <e43732> {c104} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_memory BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c401080 <e43750> {q37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [LV] => VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3e86f0 <e44736> {r19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c401750 <e43315> {r19} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c401e50 <e43301> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__instruction_decode -> VAR 0x56456c3ff7e0 <e43298> {c51} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__instruction_decode BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c401630 <e43316> {r19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [LV] => VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3: ASSIGNW 0x56456c2b5df0 <e44738> {k13} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: COND 0x56456c2b5eb0 <e18130> {k13} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1:1: VARREF 0x56456c2b5f70 <e18127> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VARSCOPE 0x56456c27fb00 <e26949> {c73} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_execute -> VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:2:3:1:2: VARREF 0x56456c2b60d0 <e18128> {k13} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VARSCOPE 0x56456c280ac0 <e27003> {c93} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rd_execute -> VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:2:3:1:3: VARREF 0x56456c2b6220 <e18129> {k13} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c2b6370 <e18131> {k13} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [LV] => VARSCOPE 0x56456c27fda0 <e26958> {c76} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_execute -> VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c413ee0 <e44740> {q41} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:3:1: VARREF 0x56456c413d80 <e43997> {q41} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c4137a0 <e43983> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->__Vdly__mips_cpu__DOT__write_register_memory -> VAR 0x56456c413540 <e43980> {c98} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_memory BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c413c30 <e43998> {q41} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [LV] => VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3: ASSIGNPRE 0x56456c3f8450 <e44742> {p42} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3f8300 <e43524> {p42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VARSCOPE 0x56456c280120 <e26970> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_execute -> VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c3f8160 <e43525> {p42} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_execute [LV] => VARSCOPE 0x56456c3ea020 <e43518> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_write_execute -> VAR 0x56456c3f2f10 <e43515> {c80} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c3e4620 <e44744> {q32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3e44c0 <e43842> {q32} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c3e3ee0 <e43828> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_write_memory -> VAR 0x56456c3e3c80 <e43825> {c97} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_memory BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3e4370 <e43843> {q32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [LV] => VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3: ASSIGNW 0x56456c282f40 <e44746> {c140} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c283000 <e17007> {c140} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3:2: VARREF 0x56456c283120 <e17008> {c140} @dt=0x56456bf2afc0@(G/w32)  instr_address [LV] => VARSCOPE 0x56456c26ddd0 <e26782> {c14} @dt=0x56456bf2afc0@(G/w32)  TOP->instr_address -> VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:2:2:3: COMMENT 0x56456c49cad0 <e45375#> {p40}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c37b600 <e45377#> {p47} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: AND 0x56456c3ed420 <e41375> {p47} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: NOT 0x56456c3f7070 <e41371> {p47} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: VARREF 0x56456c378d60 <e41358> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3:1:2: VARREF 0x56456c37e610 <e41372> {p62} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VARSCOPE 0x56456c27c320 <e26889> {c43} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_decode -> VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:3:2: VARREF 0x56456c3f5300 <e43479> {p47} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_execute [LV] => VARSCOPE 0x56456c470ab0 <e43456> {c79} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__hi_lo_register_write_execute -> VAR 0x56456c4708b0 <e43453> {c79} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_execute BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4cd0b0 <e45383#> {p40}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c37a6e0 <e45385#> {p43} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: AND 0x56456c3f44e0 <e41495> {p43} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: NOT 0x56456c3f9240 <e41491> {p43} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: VARREF 0x56456c378250 <e41478> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3:1:2: VARREF 0x56456c37d850 <e41492> {p58} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VARSCOPE 0x56456c27bec0 <e26874> {c38} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_decode -> VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:3:2: VARREF 0x56456c4025b0 <e43572> {p43} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_execute [LV] => VARSCOPE 0x56456c3f2190 <e43549> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c3f1f90 <e43546> {c74} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_execute BLOCKTEMP
    1:2:2:2:3: ASSIGNW 0x56456c282640 <e44752> {c134} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c282700 <e16995> {c134} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:2: VARREF 0x56456c282820 <e16996> {c134} @dt=0x56456bf2afc0@(G/w32)  data_address [LV] => VARSCOPE 0x56456c26e8b0 <e26788> {c18} @dt=0x56456bf2afc0@(G/w32)  TOP->data_address -> VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:2:2:3: ASSIGNW 0x56456c2a1f50 <e44754> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: CONCAT 0x56456c2a2010 <e19215> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: REPLICATE 0x56456c2a20d0 <e18346> {o6} @dt=0x56456bf455e0@(G/w16)
    1:2:2:2:3:1:1:1: SEL 0x56456c43c700 <e38372> {o6} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1: VARREF 0x56456c43ba80 <e38363> {c63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:1:1:2: CONST 0x56456c43c470 <e38364> {o6} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:2:2:3:1:1:1:3: CONST 0x56456c2a2520 <e38365> {o6} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:1:2: CONST 0x56456c2a2690 <e18345> {o6} @dt=0x56456c128cd0@(G/sw32)  32'sh10
    1:2:2:2:3:1:2: SEL 0x56456c43bef0 <e38345> {c63} @dt=0x56456bf455e0@(G/w16) decl[31:0]]
    1:2:2:2:3:1:2:1: VARREF 0x56456c43bfc0 <e16929> {c63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:2: CONST 0x56456c43c110 <e16095> {c63} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:3:1:2:3: CONST 0x56456c43c2c0 <e16939> {c63} @dt=0x56456bf2afc0@(G/w32)  32'h10
    1:2:2:2:3:2: VARREF 0x56456c2a2950 <e18351> {o6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [LV] => VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3: COMMENT 0x56456c4cd190 <e45391#> {p40}  ALWAYS
    1:2:2:2:3: ASSIGNDLY 0x56456c37a320 <e45393#> {p42} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: AND 0x56456c3f95a0 <e41455> {p42} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: NOT 0x56456c3f7ca0 <e41451> {p42} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: VARREF 0x56456c378610 <e41438> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3:1:2: VARREF 0x56456c37d4f0 <e41452> {p57} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [RV] <- VARSCOPE 0x56456c27bde0 <e26871> {c37} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_decode -> VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:3:2: VARREF 0x56456c3f1e30 <e43541> {p42} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_execute [LV] => VARSCOPE 0x56456c3ea020 <e43518> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_write_execute -> VAR 0x56456c3f2f10 <e43515> {c80} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_execute BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4cd270 <e45399#> {i28}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c365860 <e45401#> {i31} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:3:1: COND 0x56456c365920 <e25886> {i31} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:3:1:1: AND 0x56456c3659e0 <e25882> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: AND 0x56456c365aa0 <e19307> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1: NEQ 0x56456c365b60 <e19297> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1:1: CONST 0x56456c365c20 <e19291> {i30} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:1:1:1:2: VARREF 0x56456c365d90 <e19283> {i30} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2:3:1:1:1:2: EQ 0x56456c365eb0 <e19298> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:2:1: VARREF 0x56456c365f70 <e17920> {i30} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2:3:1:1:1:2:2: VARREF 0x56456c366090 <e17921> {i30} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:1:1:2: VARREF 0x56456c3661b0 <e19308> {i30} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:1:2: CONST 0x56456c3662d0 <e25883> {i31} @dt=0x56456bf6f8e0@(G/w2)  2'h2
    1:2:2:2:3:1:3: COND 0x56456c366440 <e25884> {i33} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:3:1:3:1: AND 0x56456c366500 <e25866> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1: AND 0x56456c3665c0 <e19346> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1:1: NEQ 0x56456c366680 <e19336> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1:1:1: CONST 0x56456c366740 <e19330> {i32} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:3:1:1:1:2: VARREF 0x56456c3668b0 <e19322> {i32} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2:3:1:3:1:1:2: EQ 0x56456c3669d0 <e19337> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1:2:1: VARREF 0x56456c366a90 <e17942> {i32} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VARSCOPE 0x56456c280900 <e26997> {c91} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rs_execute -> VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2:3:1:3:1:1:2:2: VARREF 0x56456c366bb0 <e17943> {i32} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VARSCOPE 0x56456c2817e0 <e27048> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_writeback -> VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:2:3:1:3:1:2: VARREF 0x56456c366cd0 <e19347> {i32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VARSCOPE 0x56456c281540 <e27039> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_writeback -> VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2:3:1:3:2: CONST 0x56456c366df0 <e25867> {i33} @dt=0x56456bf6f8e0@(G/w2)  2'h1
    1:2:2:2:3:1:3:3: CONST 0x56456c366f60 <e25868> {i35} @dt=0x56456bf6f8e0@(G/w2)  2'h0
    1:2:2:2:3:2: VARREF 0x56456c3670d0 <e17927> {i31} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [LV] => VARSCOPE 0x56456c282180 <e27081> {c129} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_A_execute -> VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2:3: COMMENT 0x56456c4cd350 <e45407#> {i28}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c3671f0 <e45409#> {i39} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:3:1: COND 0x56456c3672b0 <e25918> {i39} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:3:1:1: AND 0x56456c367370 <e25914> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: AND 0x56456c367430 <e19385> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1: NEQ 0x56456c3674f0 <e19375> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1:1: CONST 0x56456c3675b0 <e19369> {i38} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:1:1:1:2: VARREF 0x56456c367720 <e19361> {i38} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:1:1:1:2: EQ 0x56456c367840 <e19376> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:2:1: VARREF 0x56456c367900 <e17967> {i38} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:1:1:1:2:2: VARREF 0x56456c367a20 <e17968> {i38} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:1:1:2: VARREF 0x56456c367b40 <e19386> {i38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:1:2: CONST 0x56456c367c60 <e25915> {i39} @dt=0x56456bf6f8e0@(G/w2)  2'h2
    1:2:2:2:3:1:3: COND 0x56456c367dd0 <e25916> {i41} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:2:3:1:3:1: AND 0x56456c367e90 <e25898> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1: AND 0x56456c367f50 <e19424> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1:1: NEQ 0x56456c368010 <e19414> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1:1:1: CONST 0x56456c3680d0 <e19408> {i40} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:3:1:1:1:2: VARREF 0x56456c368240 <e19400> {i40} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:1:3:1:1:2: EQ 0x56456c368360 <e19415> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1:2:1: VARREF 0x56456c368420 <e17989> {i40} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:1:3:1:1:2:2: VARREF 0x56456c368540 <e17990> {i40} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VARSCOPE 0x56456c2817e0 <e27048> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_writeback -> VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:2:3:1:3:1:2: VARREF 0x56456c368660 <e19425> {i40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VARSCOPE 0x56456c281540 <e27039> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_writeback -> VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2:3:1:3:2: CONST 0x56456c368780 <e25899> {i41} @dt=0x56456bf6f8e0@(G/w2)  2'h1
    1:2:2:2:3:1:3:3: CONST 0x56456c3688f0 <e25900> {i43} @dt=0x56456bf6f8e0@(G/w2)  2'h0
    1:2:2:2:3:2: VARREF 0x56456c368a60 <e17974> {i39} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [LV] => VARSCOPE 0x56456c282260 <e27084> {c130} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_B_execute -> VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3e6240 <e44762> {p47} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3e60e0 <e43470> {p47} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VARSCOPE 0x56456c470ab0 <e43456> {c79} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__hi_lo_register_write_execute -> VAR 0x56456c4708b0 <e43453> {c79} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_execute BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3e5f80 <e43471> {p47} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [LV] => VARSCOPE 0x56456c280040 <e26967> {c79} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_execute -> VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c402400 <e44764> {p43} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c4022a0 <e43563> {p43} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_execute [RV] <- VARSCOPE 0x56456c3f2190 <e43549> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c3f1f90 <e43546> {c74} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_execute BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3f2630 <e43564> {p43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [LV] => VARSCOPE 0x56456c27fbe0 <e26952> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3f87c0 <e44766> {p42} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c3f8660 <e43532> {p42} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_execute [RV] <- VARSCOPE 0x56456c3ea020 <e43518> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->__Vdly__mips_cpu__DOT__register_write_execute -> VAR 0x56456c3f2f10 <e43515> {c80} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_execute BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3f8510 <e43533> {p42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [LV] => VARSCOPE 0x56456c280120 <e26970> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_execute -> VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2:3: COMMENT 0x56456c4cd430 <e45415#> {g20}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c3393d0 <e45417#> {g21} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:1: SEL 0x56456c339490 <e17757> {g21} @dt=0x56456bf38e40@(G/w6) decl[31:0]]
    1:2:2:2:3:1:1: VARREF 0x56456c339560 <e17746> {g21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2: CONST 0x56456c339680 <e14145> {g21} @dt=0x56456c116e00@(G/sw5)  5'h1a
    1:2:2:2:3:1:3: CONST 0x56456c3397f0 <e17756> {g21} @dt=0x56456bf2afc0@(G/w32)  32'h6
    1:2:2:2:3:2: VARREF 0x56456c339960 <e17758> {g21} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op [LV] => VARSCOPE 0x56456c293c30 <e27284> {g16} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__op -> VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2:2:3: ASSIGN 0x56456c33a130 <e33229> {g23} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:1: SEL 0x56456c33a1f0 <e17785> {g23} @dt=0x56456bf38e40@(G/w6) decl[31:0]]
    1:2:2:2:3:1:1: VARREF 0x56456c33a2c0 <e17774> {g23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2: CONST 0x56456c33a3e0 <e14239> {g23} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:3:1:3: CONST 0x56456c33a550 <e17784> {g23} @dt=0x56456bf2afc0@(G/w32)  32'h6
    1:2:2:2:3:2: VARREF 0x56456c33a6c0 <e17786> {g23} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [LV] => VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:3: IF 0x56456c33acb0 <e33234> {g25}
    1:2:2:2:3:1: EQ 0x56456c33a960 <e33233> {g25} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:1: CONST 0x56456c33aa20 <e31736> {g25} @dt=0x56456bf38e40@(G/w6)  6'h0
    1:2:2:2:3:1:2: VARREF 0x56456c33ab90 <e31737> {g24} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VARSCOPE 0x56456c293c30 <e27284> {g16} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__op -> VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2:2:3:2: ASSIGN 0x56456c33ad80 <e33235> {g26} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: CONST 0x56456c33ae40 <e17790> {g26} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:3:2:2: VARREF 0x56456c33afb0 <e17791> {g26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VARSCOPE 0x56456c27bde0 <e26871> {c37} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_decode -> VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c33b0d0 <e33236> {g27} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: CONST 0x56456c33b190 <e17793> {g27} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:2:2: VARREF 0x56456c33b300 <e17794> {g27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VARSCOPE 0x56456c27bec0 <e26874> {c38} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_decode -> VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c33b420 <e33237> {g28} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: CONST 0x56456c33b4e0 <e17796> {g28} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:2:2: VARREF 0x56456c33b650 <e17797> {g28} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VARSCOPE 0x56456c27bfa0 <e26877> {c39} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_decode -> VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c33b770 <e33238> {g29} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: CONST 0x56456c33b830 <e17799> {g29} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:2:2: VARREF 0x56456c33b9a0 <e17800> {g29} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VARSCOPE 0x56456c27c080 <e26880> {c40} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_decode -> VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c33bac0 <e33239> {g30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: CONST 0x56456c33bb80 <e17802> {g30} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:3:2:2: VARREF 0x56456c33bcf0 <e17803> {g30} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VARSCOPE 0x56456c27c160 <e26883> {c41} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_decode -> VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c33be10 <e33240> {g31} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: CONST 0x56456c33bed0 <e17805> {g31} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:2:2: VARREF 0x56456c33c040 <e17806> {g31} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c33c160 <e33241> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1: OR 0x56456c33c220 <e19672> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1: OR 0x56456c33c2e0 <e19668> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1: OR 0x56456c33c3a0 <e19654> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1: EQ 0x56456c33c460 <e19640> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:1:1: CONST 0x56456c33c520 <e19631> {g32} @dt=0x56456bf38e40@(G/w6)  6'h18
    1:2:2:2:3:2:1:1:1:1:2: VARREF 0x56456c33c690 <e19632> {g32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:3:2:1:1:1:2: EQ 0x56456c33c7b0 <e19641> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:1:2:1: CONST 0x56456c33c870 <e19635> {g32} @dt=0x56456bf38e40@(G/w6)  6'h19
    1:2:2:2:3:2:1:1:1:2:2: VARREF 0x56456c33c9e0 <e19636> {g32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:3:2:1:1:2: EQ 0x56456c33cb00 <e19655> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:1:2:1: CONST 0x56456c33cbc0 <e19649> {g32} @dt=0x56456bf38e40@(G/w6)  6'h1a
    1:2:2:2:3:2:1:1:2:2: VARREF 0x56456c33cd30 <e19650> {g32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:3:2:1:2: EQ 0x56456c33ce50 <e19669> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:2:1: CONST 0x56456c33cf10 <e19663> {g32} @dt=0x56456bf38e40@(G/w6)  6'h1b
    1:2:2:2:3:2:1:2:2: VARREF 0x56456c33d080 <e19664> {g32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:3:2:2: VARREF 0x56456c33d1a0 <e17823> {g32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VARSCOPE 0x56456c27c320 <e26889> {c43} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_decode -> VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:3:2: ASSIGN 0x56456c33d2c0 <e33242> {g33} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:2:1: VARREF 0x56456c33d380 <e17825> {g33} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VARSCOPE 0x56456c293df0 <e27290> {g18} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__funct -> VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:3:2:2: VARREF 0x56456c33d4a0 <e17826> {g33} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VARSCOPE 0x56456c27c4e0 <e26895> {c45} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_decode -> VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:3:3: IF 0x56456c33da90 <e33247> {g55}
    1:2:2:2:3:3:1: EQ 0x56456c33d740 <e33246> {g55} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:1:1: CONST 0x56456c33d800 <e31740> {g55} @dt=0x56456bf38e40@(G/w6)  6'hf
    1:2:2:2:3:3:1:2: VARREF 0x56456c33d970 <e31741> {g24} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VARSCOPE 0x56456c293c30 <e27284> {g16} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__control_unit__DOT__op -> VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c33db60 <e33248> {g56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c33dc20 <e17829> {g56} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:3:3:2:2: VARREF 0x56456c33dd90 <e17830> {g56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VARSCOPE 0x56456c27bde0 <e26871> {c37} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_decode -> VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c33deb0 <e33249> {g57} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c33df70 <e17832> {g57} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:3:3:2:2: VARREF 0x56456c33e0e0 <e17833> {g57} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VARSCOPE 0x56456c27bec0 <e26874> {c38} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_decode -> VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c33e200 <e33250> {g58} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c33e2c0 <e17835> {g58} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:2:2: VARREF 0x56456c33e430 <e17836> {g58} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VARSCOPE 0x56456c27bfa0 <e26877> {c39} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_decode -> VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c33e550 <e33251> {g59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c33e610 <e17838> {g59} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:3:3:2:2: VARREF 0x56456c33e780 <e17839> {g59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VARSCOPE 0x56456c27c080 <e26880> {c40} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_decode -> VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c33e8a0 <e33252> {g60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c33e960 <e17841> {g60} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:2:2: VARREF 0x56456c33ead0 <e17842> {g60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VARSCOPE 0x56456c27c160 <e26883> {c41} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_decode -> VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c33ebf0 <e33253> {g61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c33ecb0 <e17844> {g61} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:2:2: VARREF 0x56456c33ee20 <e17845> {g61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c33ef40 <e33254> {g62} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:2:1: CONST 0x56456c33f000 <e17847> {g62} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:2:2: VARREF 0x56456c33f170 <e17848> {g62} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VARSCOPE 0x56456c27c320 <e26889> {c43} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_decode -> VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:3:3:2: ASSIGN 0x56456c33f290 <e33255> {g63} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:3:2:1: CONST 0x56456c33f350 <e17850> {g63} @dt=0x56456bf38e40@(G/w6)  6'h3f
    1:2:2:2:3:3:2:2: VARREF 0x56456c33f4c0 <e17851> {g63} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VARSCOPE 0x56456c27c4e0 <e26895> {c45} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_decode -> VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c33f5e0 <e33256> {g78} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c33f6a0 <e20490> {g78} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c33f810 <e17854> {g78} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VARSCOPE 0x56456c27bde0 <e26871> {c37} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_decode -> VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c33f930 <e33257> {g79} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c33f9f0 <e20500> {g79} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c33fb60 <e17857> {g79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VARSCOPE 0x56456c27bec0 <e26874> {c38} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_decode -> VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c33fc80 <e33258> {g80} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c33fd40 <e20510> {g80} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c33feb0 <e17860> {g80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VARSCOPE 0x56456c27bfa0 <e26877> {c39} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_write_decode -> VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c33ffd0 <e33259> {g81} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c340090 <e20520> {g81} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c340200 <e17863> {g81} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VARSCOPE 0x56456c27c080 <e26880> {c40} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_decode -> VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c340320 <e33260> {g82} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c3403e0 <e20530> {g82} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c340550 <e17866> {g82} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VARSCOPE 0x56456c27c160 <e26883> {c41} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_destination_decode -> VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c340670 <e33261> {g83} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c340730 <e20540> {g83} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c3408a0 <e17869> {g83} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c3409c0 <e33262> {g84} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:3:3:1: CONST 0x56456c340a80 <e20550> {g84} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c340bf0 <e17872> {g84} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VARSCOPE 0x56456c27c320 <e26889> {c43} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_decode -> VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c340d10 <e33263> {g85} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:3:3:3:1: CONST 0x56456c340dd0 <e20560> {g85} @dt=0x56456bf38e40@(G/w6)  6'h0
    1:2:2:2:3:3:3:2: VARREF 0x56456c340f40 <e17875> {g85} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VARSCOPE 0x56456c27c4e0 <e26895> {c45} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_decode -> VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:3: COMMENT 0x56456c4cd510 <e45423#> {l15}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c0f9670 <e45425#> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c2e0ce0 <e31817> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: SEL 0x56456c0fa5e0 <e31813> {l16} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:1:1: VARREF 0x56456c0fa4c0 <e30061> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VARSCOPE 0x56456c282180 <e27081> {c129} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_A_execute -> VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2:3:1:1:2: CONST 0x56456c0fa900 <e30062> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:1:3: CONST 0x56456c0fa6b0 <e30063> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:2: COND 0x56456c2e2880 <e31814> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:2:1: SEL 0x56456c0f9a90 <e31774> {l16} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:2:1:1: VARREF 0x56456c0f9970 <e30028> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VARSCOPE 0x56456c282180 <e27081> {c129} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_A_execute -> VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2:3:1:2:1:2: CONST 0x56456c0f9db0 <e30029> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:1:2:1:3: CONST 0x56456c0f9b60 <e30030> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:2:2: VARREF 0x56456c0f9730 <e31775> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VARSCOPE 0x56456c281a80 <e27057> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:3:1:2:3: VARREF 0x56456c0f9430 <e31776> {l19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:1:3: COND 0x56456c2ded70 <e31815> {l18} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:1: SEL 0x56456c0f8940 <e31797> {l16} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:3:1:1: VARREF 0x56456c0f8820 <e29995> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VARSCOPE 0x56456c282180 <e27081> {c129} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_A_execute -> VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2:3:1:3:1:2: CONST 0x56456c0f8c60 <e29996> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:1:3:1:3: CONST 0x56456c0f8a10 <e29997> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:3:2: VARREF 0x56456c0f85e0 <e31798> {l18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VARSCOPE 0x56456c2818c0 <e27051> {c117} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__result_writeback -> VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:3:1:3:3: VARREF 0x56456c0f82e0 <e31799> {l17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VARSCOPE 0x56456c280200 <e26973> {c83} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_execute -> VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c0f9850 <e18186> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3: COMMENT 0x56456c4cd5f0 <e45431#> {l15}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c0fc460 <e45433#> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c2e18b0 <e31886> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: SEL 0x56456c0fd470 <e31882> {l16} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:1:1: VARREF 0x56456c0fd350 <e30187> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VARSCOPE 0x56456c282260 <e27084> {c130} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_B_execute -> VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2:3:1:1:2: CONST 0x56456c30f000 <e30188> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:1:3: CONST 0x56456c0fd540 <e30189> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:2: COND 0x56456c2e10d0 <e31883> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:2:1: SEL 0x56456c0fc880 <e31843> {l16} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:2:1:1: VARREF 0x56456c0fc760 <e30154> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VARSCOPE 0x56456c282260 <e27084> {c130} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_B_execute -> VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2:3:1:2:1:2: CONST 0x56456c0fcbc0 <e30155> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:1:2:1:3: CONST 0x56456c0fc950 <e30156> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:2:2: VARREF 0x56456c0fc520 <e31844> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VARSCOPE 0x56456c2819a0 <e27054> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:3:1:2:3: VARREF 0x56456c0fc220 <e31845> {l19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:1:3: COND 0x56456c2e14c0 <e31884> {l18} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:1: SEL 0x56456c0fb730 <e31866> {l16} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:3:1:1: VARREF 0x56456c0fb610 <e30121> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VARSCOPE 0x56456c282260 <e27084> {c130} @dt=0x56456bf6f8e0@(G/w2)  TOP->mips_cpu__DOT__forward_B_execute -> VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2:3:1:3:1:2: CONST 0x56456c0fba50 <e30122> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:1:3:1:3: CONST 0x56456c0fb800 <e30123> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:1:3:2: VARREF 0x56456c0fb3d0 <e31867> {l18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VARSCOPE 0x56456c2818c0 <e27051> {c117} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__result_writeback -> VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:3:1:3:3: VARREF 0x56456c0fb0d0 <e31868> {l17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VARSCOPE 0x56456c2802e0 <e26976> {c84} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_execute -> VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c0fc640 <e18186> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VARSCOPE 0x56456c280580 <e26985> {c87} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_execute -> VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2:3: COMMENT 0x56456c4cd6d0 <e45439#> {i28}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c368b80 <e45441#> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: AND 0x56456c368c40 <e19448> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: OR 0x56456c368d00 <e19444> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: EQ 0x56456c368dc0 <e19434> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1: SEL 0x56456c433430 <e38193> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:1:1:1:1: VARREF 0x56456c433500 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:1:1:1:2: CONST 0x56456c433650 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:1:1:1:3: CONST 0x56456c4337c0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:1:1:2: VARREF 0x56456c368fa0 <e18002> {i48} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:1:1:2: EQ 0x56456c3690c0 <e19435> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:2:1: SEL 0x56456c4386b0 <e38271> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:1:2:1:1: VARREF 0x56456c438780 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:1:2:1:2: CONST 0x56456c4388d0 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:1:2:1:3: CONST 0x56456c438a40 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:1:2:2: VARREF 0x56456c3692d0 <e18005> {i48} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VARSCOPE 0x56456c2809e0 <e27000> {c92} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__Rt_execute -> VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2:3:1:2: VARREF 0x56456c369420 <e19445> {i48} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VARSCOPE 0x56456c27fbe0 <e26952> {c74} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_execute -> VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c369580 <e18010> {i48} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [LV] => VARSCOPE 0x56456c2ee200 <e27897> {i25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__lwstall -> VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2:3: ASSIGN 0x56456c36ae60 <e33463> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: OR 0x56456c36af20 <e19596> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: AND 0x56456c36afe0 <e19592> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: AND 0x56456c36b0a0 <e19552> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1:1: VARREF 0x56456c36b160 <e19532> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3:1:1:1:2: VARREF 0x56456c36b2b0 <e19533> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VARSCOPE 0x56456c280120 <e26970> {c80} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_execute -> VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2:3:1:1:2: OR 0x56456c36b400 <e19553> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:2:1: EQ 0x56456c36b4c0 <e19542> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:2:1:1: VARREF 0x56456c36b580 <e18057> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VARSCOPE 0x56456c27fda0 <e26958> {c76} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_execute -> VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:2:3:1:1:2:1:2: SEL 0x56456c433970 <e38197> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:1:2:1:2:1: VARREF 0x56456c433a40 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:1:2:1:2:2: CONST 0x56456c433b90 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:1:2:1:2:3: CONST 0x56456c433d40 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:1:2:2: EQ 0x56456c36b820 <e19543> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:2:2:1: VARREF 0x56456c36b8e0 <e18060> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VARSCOPE 0x56456c27fda0 <e26958> {c76} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_execute -> VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:2:3:1:1:2:2:2: SEL 0x56456c438bf0 <e38275> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:1:2:2:2:1: VARREF 0x56456c438cc0 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:1:2:2:2:2: CONST 0x56456c438e10 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:1:2:2:2:3: CONST 0x56456c438fc0 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:2: AND 0x56456c36bb80 <e19593> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1: AND 0x56456c36bc40 <e19582> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1:1: VARREF 0x56456c36bd00 <e19562> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3:1:2:1:2: VARREF 0x56456c36be50 <e19563> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VARSCOPE 0x56456c280e40 <e27015> {c99} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__memory_to_register_memory -> VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:2:3:1:2:2: OR 0x56456c36bfb0 <e19583> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:1: EQ 0x56456c36c070 <e19572> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:1:1: VARREF 0x56456c36c130 <e18068> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:1:2:2:1:2: SEL 0x56456c433ef0 <e38201> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:2:2:1:2:1: VARREF 0x56456c433fc0 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:2:1:2:2: CONST 0x56456c434110 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:2:2:1:2:3: CONST 0x56456c4342c0 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:2:2:2: EQ 0x56456c36c3d0 <e19573> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:2:1: VARREF 0x56456c36c490 <e18071> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:1:2:2:2:2: SEL 0x56456c439170 <e38279> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:2:2:2:2:1: VARREF 0x56456c439240 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:2:2:2:2: CONST 0x56456c439390 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:2:2:2:2:3: CONST 0x56456c439540 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:2: VARREF 0x56456c36c730 <e18077> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [LV] => VARSCOPE 0x56456c2ee360 <e27900> {i26} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__branchstall -> VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:2:3: ASSIGN 0x56456c36c890 <e33464> {i59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: OR 0x56456c36c950 <e19606> {i59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c36ca10 <e19602> {i59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VARSCOPE 0x56456c2ee360 <e27900> {i26} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__branchstall -> VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:2:3:1:2: VARREF 0x56456c36cb70 <e19603> {i59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VARSCOPE 0x56456c2ee200 <e27897> {i25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__lwstall -> VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2:3:2: VARREF 0x56456c36ccd0 <e18082> {i59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch [LV] => VARSCOPE 0x56456c281d20 <e27066> {c124} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_fetch -> VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2:2:3: ASSIGN 0x56456c36ce20 <e33465> {i60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: OR 0x56456c36cee0 <e19616> {i60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c36cfa0 <e19612> {i60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VARSCOPE 0x56456c2ee360 <e27900> {i26} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__branchstall -> VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:2:3:1:2: VARREF 0x56456c36d100 <e19613> {i60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VARSCOPE 0x56456c2ee200 <e27897> {i25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__lwstall -> VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2:3:2: VARREF 0x56456c36d260 <e18087> {i60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode [LV] => VARSCOPE 0x56456c281e00 <e27069> {c125} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__stall_decode -> VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2:2:3: ASSIGN 0x56456c36d3b0 <e33466> {i61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: OR 0x56456c36d470 <e19626> {i61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c36d530 <e19622> {i61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VARSCOPE 0x56456c2ee360 <e27900> {i26} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__branchstall -> VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:2:3:1:2: VARREF 0x56456c36d690 <e19623> {i61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VARSCOPE 0x56456c2ee200 <e27897> {i25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hazard_unit__DOT__lwstall -> VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2:3:2: VARREF 0x56456c36d7f0 <e18092> {i61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [LV] => VARSCOPE 0x56456c2820a0 <e27078> {c128} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__flush_execute_register -> VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2:3: ASSIGNW 0x56456c2bf120 <e44776> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c2bf1e0 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: VARREF 0x56456c2bf2a0 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VARSCOPE 0x56456c27fe80 <e26961> {c77} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__ALU_src_B_execute -> VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:2:3:1:2: VARREF 0x56456c2bf3f0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VARSCOPE 0x56456c280ba0 <e27006> {c94} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_execute -> VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:2:3:1:3: VARREF 0x56456c2bf540 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VARSCOPE 0x56456c280580 <e26985> {c87} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__write_data_execute -> VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2:3:2: VARREF 0x56456c2bf690 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [LV] => VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3: COMMENT 0x56456c30e470 <e45447#> {e29}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c343120 <e45449#> {e30} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: CONST 0x56456c3431e0 <e20228> {e30} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2: VARREF 0x56456c343350 <e17358> {e30} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3: IF 0x56456c3461b0 <e33316> {e32}
    1:2:2:2:3:1: SEL 0x56456c345ce0 <e33315> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:1: VARREF 0x56456c345db0 <e31468> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:1:2: CONST 0x56456c345ed0 <e31469> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:3: CONST 0x56456c346040 <e31470> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2: ASSIGN 0x56456c3469a0 <e33322> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: COND 0x56456c346a60 <e32261> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:1: SEL 0x56456c346b20 <e32257> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:1:1: VARREF 0x56456c346bf0 <e31435> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:1:2: CONST 0x56456c346d10 <e31436> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:2:2:3:2:1:1:3: CONST 0x56456c346e80 <e31437> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2: COND 0x56456c346ff0 <e32258> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:2:1: SEL 0x56456c3470b0 <e31988> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:2:1:1: VARREF 0x56456c347180 <e31402> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:2:1:2: CONST 0x56456c3472a0 <e31403> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:2:2:3:2:1:2:1:3: CONST 0x56456c347410 <e31404> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2:2: COND 0x56456c347580 <e31989> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:2:2:1: SEL 0x56456c347640 <e31972> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:2:2:1:1: VARREF 0x56456c347710 <e31369> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:2:2:1:2: CONST 0x56456c347830 <e31370> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:2:1:2:2:1:3: CONST 0x56456c3479a0 <e31371> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2:2:2: COND 0x56456c347b10 <e31973> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:2:2:2:1: SEL 0x56456c347bd0 <e31956> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:2:2:2:1:1: VARREF 0x56456c347ca0 <e31336> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:2:2:2:1:2: CONST 0x56456c347dc0 <e31337> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2:2:2:1:3: CONST 0x56456c347f30 <e31338> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2:2:2:2: COND 0x56456c3480a0 <e31957> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:2:2:2:2:1: SEL 0x56456c348160 <e31940> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:2:2:2:2:1:1: VARREF 0x56456c348230 <e31303> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:2:2:2:2:1:2: CONST 0x56456c348350 <e31304> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:2:2:2:2:1:3: CONST 0x56456c3484c0 <e31305> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:2:2:2:2:2: VARREF 0x56456c348630 <e31941> {e65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:2:2:2:2:3: CONST 0x56456c348750 <e31942> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:2:2:2:3: CONST 0x56456c3488c0 <e31958> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:2:2:3: CONST 0x56456c348a30 <e31974> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:2:3: CONST 0x56456c348ba0 <e31990> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3: COND 0x56456c348d10 <e32259> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:1: SEL 0x56456c348dd0 <e32241> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:1:1: VARREF 0x56456c348ea0 <e31270> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:1:2: CONST 0x56456c348fc0 <e31271> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:2:2:3:2:1:3:1:3: CONST 0x56456c349130 <e31272> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2: COND 0x56456c3492a0 <e32242> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:2:1: SEL 0x56456c349360 <e32064> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:2:1:1: VARREF 0x56456c349430 <e31237> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:2:1:2: CONST 0x56456c349550 <e31238> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:2:1:3:2:1:3: CONST 0x56456c3496c0 <e31239> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2:2: CONST 0x56456c349830 <e32065> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:2:3: COND 0x56456c3499a0 <e32066> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:2:3:1: SEL 0x56456c349a60 <e32048> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:2:3:1:1: VARREF 0x56456c349b30 <e31204> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:2:3:1:2: CONST 0x56456c349c50 <e31205> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2:3:1:3: CONST 0x56456c349dc0 <e31206> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2:3:2: COND 0x56456c349f30 <e32049> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:2:3:2:1: SEL 0x56456c349ff0 <e32032> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:2:3:2:1:1: VARREF 0x56456c34a0c0 <e31171> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:2:3:2:1:2: CONST 0x56456c34a1e0 <e31172> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:2:3:2:1:3: CONST 0x56456c34a350 <e31173> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2:3:2:2: COND 0x56456c34a4c0 <e32033> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:2:3:2:2:1: LT 0x56456c34a580 <e17649> {e64} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:3:2:3:2:2:1:1: VARREF 0x56456c34a640 <e17647> {e64} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:2:3:2:2:1:2: VARREF 0x56456c34a760 <e17648> {e64} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:2:3:2:2:2: CONST 0x56456c34a880 <e19065> {e64} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2:3:2:2:3: CONST 0x56456c34a9f0 <e19077> {e64} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:2:3:2:3: COND 0x56456c34ab60 <e32034> {e63} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:2:3:2:3:1: LTS 0x56456c34ac20 <e17615> {e63} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:2:1:3:2:3:2:3:1:1: VARREF 0x56456c34ace0 <e17613> {e63} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:2:3:2:3:1:2: VARREF 0x56456c34ae00 <e17614> {e63} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:2:3:2:3:2: CONST 0x56456c34af20 <e19017> {e63} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:2:3:2:3:3: CONST 0x56456c34b090 <e19029> {e63} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:2:3:3: CONST 0x56456c34b200 <e32050> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:3: COND 0x56456c34b370 <e32243> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:1: SEL 0x56456c34b430 <e32225> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:1:1: VARREF 0x56456c34b500 <e31138> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:1:2: CONST 0x56456c34b620 <e31139> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:2:1:3:3:1:3: CONST 0x56456c34b790 <e31140> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:2: COND 0x56456c34b900 <e32226> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:1: SEL 0x56456c34b9c0 <e32140> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:2:1:1: VARREF 0x56456c34ba90 <e31105> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:2:1:2: CONST 0x56456c34bbb0 <e31106> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:2:1:3: CONST 0x56456c34bd20 <e31107> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:2:2: COND 0x56456c34be90 <e32141> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:2:1: SEL 0x56456c34bf50 <e32101> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:2:2:1:1: VARREF 0x56456c34c020 <e31072> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:2:2:1:2: CONST 0x56456c34c140 <e31073> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:3:2:2:1:3: CONST 0x56456c34c2b0 <e31074> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:2:2:2: NOT 0x56456c34c420 <e32102> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:2:2:1: OR 0x56456c34c4e0 <e17608> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:2:2:1:1: VARREF 0x56456c34c5a0 <e17606> {e62} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:2:2:1:2: VARREF 0x56456c34c6c0 <e17607> {e62} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:2:3: XNOR 0x56456c34c7e0 <e32103> {e61} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:2:3:1: VARREF 0x56456c34c8a0 <e17600> {e61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:2:3:2: VARREF 0x56456c34c9c0 <e17601> {e61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:3: COND 0x56456c34cae0 <e32142> {e60} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:3:1: SEL 0x56456c34cba0 <e32124> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:2:3:1:1: VARREF 0x56456c34cc70 <e31039> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:2:3:1:2: CONST 0x56456c34cd90 <e31040> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:3:2:3:1:3: CONST 0x56456c34cf00 <e31041> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:2:3:2: OR 0x56456c34d070 <e32125> {e60} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:3:2:1: VARREF 0x56456c34d130 <e17594> {e60} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:3:2:2: VARREF 0x56456c34d250 <e17595> {e60} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:3:3: AND 0x56456c34d370 <e32126> {e59} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:2:3:3:1: VARREF 0x56456c34d430 <e17588> {e59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:2:3:3:2: VARREF 0x56456c34d550 <e17589> {e59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3: COND 0x56456c34d670 <e32227> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:3:1: SEL 0x56456c34d730 <e32209> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:3:1:1: VARREF 0x56456c34d800 <e31006> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:3:1:2: CONST 0x56456c34d920 <e31007> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:3:1:3: CONST 0x56456c34da90 <e31008> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:3:2: COND 0x56456c34dc00 <e32210> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:3:2:1: SEL 0x56456c34dcc0 <e32170> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:3:2:1:1: VARREF 0x56456c34dd90 <e30973> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:3:2:1:2: CONST 0x56456c34deb0 <e30974> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:3:3:2:1:3: CONST 0x56456c34e020 <e30975> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:3:2:2: SUB 0x56456c34e190 <e32171> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:3:2:2:1: VARREF 0x56456c34e250 <e17582> {e58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:2:2:2: VARREF 0x56456c34e370 <e17583> {e58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:2:3: SUB 0x56456c34e490 <e32172> {e57} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:3:2:1:3:3:3:2:3:1: VARREF 0x56456c34e550 <e17576> {e57} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:2:3:2: VARREF 0x56456c34e670 <e17577> {e57} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:3: COND 0x56456c34e790 <e32211> {e56} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:3:3:1: SEL 0x56456c34e850 <e32193> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:3:3:3:3:1:1: VARREF 0x56456c34e920 <e30940> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:3:3:3:3:1:2: CONST 0x56456c34ea40 <e30941> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:1:3:3:3:3:1:3: CONST 0x56456c34ebb0 <e30942> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:1:3:3:3:3:2: ADD 0x56456c34ed20 <e32194> {e56} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1:3:3:3:3:2:1: VARREF 0x56456c34ede0 <e17570> {e56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:3:2:2: VARREF 0x56456c34ef00 <e17571> {e56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:3:3: ADD 0x56456c34f020 <e32195> {e55} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:3:2:1:3:3:3:3:3:1: VARREF 0x56456c34f0e0 <e17564> {e55} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:1:3:3:3:3:3:2: VARREF 0x56456c34f200 <e17565> {e55} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2: VARREF 0x56456c34f320 <e17682> {e65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3:3: IF 0x56456c350ff0 <e33342> {e32}
    1:2:2:2:3:3:1: SEL 0x56456c350b20 <e33341> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:1:1: VARREF 0x56456c350bf0 <e30907> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:1:2: CONST 0x56456c350d10 <e30908> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:2:2:3:3:1:3: CONST 0x56456c350e80 <e30909> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:2: IF 0x56456c353ab0 <e33372> {e32}
    1:2:2:2:3:3:2:1: SEL 0x56456c3535e0 <e33371> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:2:1:1: VARREF 0x56456c3536b0 <e30874> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:2:1:2: CONST 0x56456c3537d0 <e30875> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:2:2:3:3:2:1:3: CONST 0x56456c353940 <e30876> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:2:2: IF 0x56456c3573f0 <e33412> {e32}
    1:2:2:2:3:3:2:2:1: SEL 0x56456c356ee0 <e33411> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:2:2:1:1: VARREF 0x56456c356fb0 <e30841> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:2:2:1:2: CONST 0x56456c3570d0 <e30842> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:3:2:2:1:3: CONST 0x56456c357240 <e30843> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:2:2:2: ASSIGN 0x56456c3574e0 <e33413> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:2:2:2:1: CONST 0x56456c3575a0 <e20335> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:2:2:2:2: VARREF 0x56456c357750 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3:3:2:3: ASSIGN 0x56456c35d040 <e33444> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:2:3:1: COND 0x56456c35d100 <e32441> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:2:3:1:1: SEL 0x56456c35d1c0 <e32437> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:2:3:1:1:1: VARREF 0x56456c35d290 <e30709> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:2:3:1:1:2: CONST 0x56456c35d3b0 <e30710> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:3:2:3:1:1:3: CONST 0x56456c35d520 <e30711> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:2:3:1:2: CONST 0x56456c35d690 <e32438> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:2:3:1:3: VARREF 0x56456c35d800 <e32439> {e44} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:2:3:2: VARREF 0x56456c35d920 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3:3:3: ASSIGN 0x56456c35da40 <e33445> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1: COND 0x56456c35db00 <e32704> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:1: SEL 0x56456c35dbc0 <e32700> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:1:1: VARREF 0x56456c35dc90 <e30577> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:1:2: CONST 0x56456c35dde0 <e30578> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:2:2:3:3:3:1:1:3: CONST 0x56456c35df50 <e30579> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:2: COND 0x56456c35e0c0 <e32701> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:2:1: SEL 0x56456c35e180 <e32523> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:2:1:1: VARREF 0x56456c35e250 <e30544> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:2:1:2: CONST 0x56456c35e3a0 <e30545> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:3:3:1:2:1:3: CONST 0x56456c35e510 <e30546> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:2:2: CONST 0x56456c35e6a0 <e32524> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:2:3: COND 0x56456c35e850 <e32525> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:2:3:1: SEL 0x56456c35e910 <e32507> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:2:3:1:1: VARREF 0x56456c35e9e0 <e30511> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:2:3:1:2: CONST 0x56456c35eb30 <e30512> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:2:3:1:3: CONST 0x56456c35ece0 <e30513> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:2:3:2: CONST 0x56456c35ee90 <e32508> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:2:3:3: VARREF 0x56456c35f040 <e32509> {e40} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3: COND 0x56456c35f190 <e32702> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:1: SEL 0x56456c35f250 <e32684> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:1:1: VARREF 0x56456c35f320 <e30445> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:1:2: CONST 0x56456c35f470 <e30446> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:3:3:1:3:1:3: CONST 0x56456c35f620 <e30447> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:2: COND 0x56456c35f7d0 <e32685> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:2:1: SEL 0x56456c35f890 <e32599> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:2:1:1: VARREF 0x56456c35f960 <e30412> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:2:1:2: CONST 0x56456c35fab0 <e30413> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:2:1:3: CONST 0x56456c35fc60 <e30414> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:2:2: COND 0x56456c35fe10 <e32600> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:2:2:1: SEL 0x56456c35fed0 <e32560> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:2:2:1:1: VARREF 0x56456c35ffa0 <e30379> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:2:2:1:2: CONST 0x56456c3600f0 <e30380> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:3:2:2:1:3: CONST 0x56456c3602a0 <e30381> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:2:2:2: SHIFTR 0x56456c360450 <e32561> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:2:2:2:1: VARREF 0x56456c360510 <e17428> {e38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:2:2:2:2: SEL 0x56456c360660 <e17440> {e38} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:3:3:1:3:2:2:2:2:1: VARREF 0x56456c360730 <e17429> {e38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:2:2:2:2:2: CONST 0x56456c360880 <e15067> {e38} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:3:3:3:1:3:2:2:2:2:3: CONST 0x56456c360a30 <e17439> {e38} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:3:3:1:3:2:2:3: SHIFTR 0x56456c360be0 <e32562> {e37} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:2:2:3:1: VARREF 0x56456c360ca0 <e17411> {e37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:2:2:3:2: SEL 0x56456c360df0 <e17423> {e37} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:3:3:1:3:2:2:3:2:1: VARREF 0x56456c360ec0 <e17412> {e37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:2:2:3:2:2: CONST 0x56456c361010 <e15016> {e37} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:3:3:3:1:3:2:2:3:2:3: CONST 0x56456c3611c0 <e17422> {e37} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:3:3:1:3:2:3: COND 0x56456c361370 <e32601> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:2:3:1: SEL 0x56456c361430 <e32583> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:2:3:1:1: VARREF 0x56456c361500 <e30346> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:2:3:1:2: CONST 0x56456c361650 <e30347> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:3:2:3:1:3: CONST 0x56456c361800 <e30348> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:2:3:2: CONST 0x56456c3619b0 <e32584> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:3:2:3:3: SHIFTL 0x56456c361b60 <e32585> {e36} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:2:3:3:1: VARREF 0x56456c361c20 <e17394> {e36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:2:3:3:2: SEL 0x56456c361d70 <e17406> {e36} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:3:3:1:3:2:3:3:2:1: VARREF 0x56456c361e40 <e17395> {e36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:2:3:3:2:2: CONST 0x56456c361f90 <e14965> {e36} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:3:3:3:1:3:2:3:3:2:3: CONST 0x56456c362140 <e17405> {e36} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:3:3:1:3:3: COND 0x56456c3622f0 <e32686> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:3:1: SEL 0x56456c3623b0 <e32668> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:3:1:1: VARREF 0x56456c362480 <e30313> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:3:1:2: CONST 0x56456c3625d0 <e30314> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:3:1:3: CONST 0x56456c362780 <e30315> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:3:2: COND 0x56456c362930 <e32669> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:3:2:1: SEL 0x56456c3629f0 <e32629> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:3:2:1:1: VARREF 0x56456c362ac0 <e30280> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:3:2:1:2: CONST 0x56456c362c10 <e30281> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:3:3:2:1:3: CONST 0x56456c362dc0 <e30282> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:3:2:2: SHIFTR 0x56456c362f70 <e32630> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:3:2:2:1: VARREF 0x56456c363030 <e17388> {e35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:3:2:2:2: SEL 0x56456c3f7800 <e39068> {e21} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:3:3:1:3:3:2:2:2:1: VARREF 0x56456c3f78d0 <e17218> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:3:2:2:2:2: CONST 0x56456c424e90 <e14638> {e21} @dt=0x56456c116e00@(G/sw5)  5'h6
    1:2:2:2:3:3:3:1:3:3:2:2:2:3: CONST 0x56456c425000 <e17228> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:3:3:1:3:3:2:3: CONST 0x56456c3632d0 <e32631> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:3:3:3: COND 0x56456c363480 <e32670> {e34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:3:3:1: SEL 0x56456c363540 <e32652> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:3:3:1:3:3:3:1:1: VARREF 0x56456c363610 <e30247> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:3:3:1:3:3:3:1:2: CONST 0x56456c363760 <e30248> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:3:3:1:3:3:3:1:3: CONST 0x56456c363910 <e30249> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:3:3:1:3:3:3:2: SHIFTR 0x56456c363ac0 <e32653> {e34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:3:3:2:1: VARREF 0x56456c363b80 <e17382> {e34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:3:3:2:2: SEL 0x56456c425170 <e39072> {e21} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:3:3:1:3:3:3:2:2:1: VARREF 0x56456c425240 <e17218> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:3:3:2:2:2: CONST 0x56456c3ea300 <e14638> {e21} @dt=0x56456c116e00@(G/sw5)  5'h6
    1:2:2:2:3:3:3:1:3:3:3:2:2:3: CONST 0x56456c3ea470 <e17228> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:3:3:1:3:3:3:3: SHIFTL 0x56456c363e20 <e32654> {e33} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:3:3:1:3:3:3:3:1: VARREF 0x56456c363ee0 <e17376> {e33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:3:3:3:2: SEL 0x56456c3ea5e0 <e39076> {e21} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:3:3:1:3:3:3:3:2:1: VARREF 0x56456c3ea6b0 <e17218> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:3:3:1:3:3:3:3:2:2: CONST 0x56456c3f5e50 <e14638> {e21} @dt=0x56456c116e00@(G/sw5)  5'h6
    1:2:2:2:3:3:3:1:3:3:3:3:2:3: CONST 0x56456c3f5fc0 <e17228> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:3:3:2: VARREF 0x56456c364180 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VARSCOPE 0x56456c280660 <e26988> {c88} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_execute -> VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2:3: COMMENT 0x56456c30e550 <e45455#> {e29}  ALWAYS
    1:2:2:2:3: ASSIGN 0x56456c343470 <e45457#> {e31} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:1: CONST 0x56456c343530 <e20238> {e31} @dt=0x56456bfbbe90@(G/w64)  64'h0
    1:2:2:2:3:2: VARREF 0x56456c3436a0 <e17372> {e31} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3: IF 0x56456c341b10 <e33291> {e32}
    1:2:2:2:3:1: NOT 0x56456c426ba0 <e39118> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:1: SEL 0x56456c341780 <e39116> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:1:1:1: VARREF 0x56456c341d20 <e31468> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:1:1:2: CONST 0x56456c3410c0 <e31469> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:1:3: CONST 0x56456c341960 <e31470> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2: IF 0x56456c351e30 <e39099> {e32}
    1:2:2:2:3:2:1: SEL 0x56456c351960 <e33351> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:1:1: VARREF 0x56456c351a30 <e30907> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:1:2: CONST 0x56456c351b50 <e30908> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:2:2:3:2:1:3: CONST 0x56456c351cc0 <e30909> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2: IF 0x56456c3541d0 <e33377> {e32}
    1:2:2:2:3:2:2:1: SEL 0x56456c353d00 <e33376> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:2:1:1: VARREF 0x56456c353dd0 <e30874> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:2:1:2: CONST 0x56456c353ef0 <e30875> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:2:2:3:2:2:1:3: CONST 0x56456c354060 <e30876> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2: IF 0x56456c355730 <e33392> {e32}
    1:2:2:2:3:2:2:2:1: NOT 0x56456c426c60 <e39126> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:2:2:1:1: SEL 0x56456c355260 <e39124> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:2:2:1:1:1: VARREF 0x56456c355330 <e30841> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:2:2:1:1:2: CONST 0x56456c355450 <e30842> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:2:2:3:2:2:2:1:1:3: CONST 0x56456c3555c0 <e30843> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2: IF 0x56456c357fa0 <e39089> {e32}
    1:2:2:2:3:2:2:2:2:1: SEL 0x56456c357a20 <e33417> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:2:2:2:1:1: VARREF 0x56456c357af0 <e30808> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:2:2:2:1:2: CONST 0x56456c357c40 <e30809> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2:1:3: CONST 0x56456c357df0 <e30810> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2:2: IF 0x56456c3597a0 <e33433> {e32}
    1:2:2:2:3:2:2:2:2:2:1: SEL 0x56456c359240 <e33432> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:2:2:2:2:1:1: VARREF 0x56456c359310 <e30775> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:2:2:2:2:1:2: CONST 0x56456c359460 <e30776> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:2:2:2:2:1:3: CONST 0x56456c3595f0 <e30777> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2:2:2: ASSIGN 0x56456c35a0a0 <e33439> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:2:1: CONCAT 0x56456c35a160 <e19767> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:2:1:1: DIV 0x56456c35a220 <e17523> {e52} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:2:2:2:2:1:1:1: VARREF 0x56456c35a2e0 <e17521> {e52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:2:1:1:2: VARREF 0x56456c35a430 <e17522> {e52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:2:1:2: CONST 0x56456c35a580 <e18969> {e52} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:2:2:2:2:2:2: VARREF 0x56456c35a730 <e17539> {e52} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:2:2:2:2:2:2: ASSIGN 0x56456c35a890 <e33440> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:2:1: ADD 0x56456c35a950 <e17560> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:2:1:1: VARREF 0x56456c35aa10 <e17541> {e53} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:2:2:2:2:2:2:1:2: EXTEND 0x56456c35ab70 <e19783> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:2:1:2:1: MODDIV 0x56456c35ac30 <e19774> {e53} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:2:2:2:2:1:2:1:1: VARREF 0x56456c35acf0 <e17554> {e53} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:2:1:2:1:2: VARREF 0x56456c35ae40 <e17555> {e53} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:2:2: VARREF 0x56456c35af90 <e17561> {e53} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:2:2:2:2:2:3: ASSIGN 0x56456c35b0f0 <e33441> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:3:1: CONCAT 0x56456c35b1b0 <e19745> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:3:1:1: DIVS 0x56456c35b270 <e17480> {e48} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:3:2:2:2:2:2:3:1:1:1: VARREF 0x56456c35b330 <e17478> {e48} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:3:1:1:2: VARREF 0x56456c35b480 <e17479> {e48} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:3:1:2: CONST 0x56456c35b5d0 <e18945> {e48} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:2:2:2:2:3:2: VARREF 0x56456c35b780 <e17496> {e48} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:2:2:2:2:2:3: ASSIGN 0x56456c35b8e0 <e33442> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:3:1: ADD 0x56456c35b9a0 <e17517> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:3:1:1: VARREF 0x56456c35ba60 <e17498> {e49} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:2:2:2:2:2:3:1:2: EXTEND 0x56456c35bbc0 <e19761> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:2:3:1:2:1: MODDIVS 0x56456c35bc80 <e19752> {e49} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:3:2:2:2:2:2:3:1:2:1:1: VARREF 0x56456c35bd40 <e17511> {e49} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:3:1:2:1:2: VARREF 0x56456c35be90 <e17512> {e49} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:2:3:2: VARREF 0x56456c35bfe0 <e17518> {e49} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:2:2:2:2:3: ASSIGN 0x56456c35c140 <e33443> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1: COND 0x56456c35c200 <e32319> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1:1: SEL 0x56456c35c2c0 <e32315> {e32} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:2:2:3:2:2:2:2:3:1:1:1: VARREF 0x56456c35c390 <e30742> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VARSCOPE 0x56456c27ff60 <e26964> {c78} @dt=0x56456bf38e40@(G/w6)  TOP->mips_cpu__DOT__ALU_function_execute -> VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2:3:2:2:2:2:3:1:1:2: CONST 0x56456c35c4e0 <e30743> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2:2:2:2:3:1:1:3: CONST 0x56456c35c650 <e30744> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2:3:1:2: MUL 0x56456c35c7e0 <e32316> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1:2:1: EXTEND 0x56456c424510 <e39085> {e24} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1:2:1:1: VARREF 0x56456c3f6730 <e19714> {e24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:3:1:2:2: EXTEND 0x56456c3f6cf0 <e39110> {e25} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1:2:2:1: VARREF 0x56456c426a50 <e19730> {e25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:3:1:3: MULS 0x56456c35cb60 <e32317> {e45} @dt=0x56456c11fd60@(G/sw64)
    1:2:2:2:3:2:2:2:2:3:1:3:1: CONCAT 0x56456c46dc90 <e39653> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1:3:1:1: REPLICATE 0x56456c46dd50 <e17254> {e22} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:2:2:3:1:3:1:1:1: SEL 0x56456c46de10 <e17243> {e22} @dt=0x56456bf0a940@(G/w1) decl[31:0]]
    1:2:2:2:3:2:2:2:2:3:1:3:1:1:1:1: VARREF 0x56456c46dee0 <e17232> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:3:1:3:1:1:1:2: CONST 0x56456c46e000 <e14682> {e22} @dt=0x56456c116e00@(G/sw5)  5'h1f
    1:2:2:2:3:2:2:2:2:3:1:3:1:1:1:3: CONST 0x56456c46e170 <e17242> {e22} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2:3:1:3:1:1:2: CONST 0x56456c46e2e0 <e17253> {e22} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:2:2:3:2:2:2:2:3:1:3:1:2: VARREF 0x56456c46e450 <e19687> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VARSCOPE 0x56456c2803c0 <e26979> {c85} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_A_ALU_execute -> VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:3:1:3:2: CONCAT 0x56456c46efd0 <e39662> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:3:2:2:2:2:3:1:3:2:1: REPLICATE 0x56456c46f090 <e17292> {e23} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:2:2:3:1:3:2:1:1: SEL 0x56456c46f150 <e17281> {e23} @dt=0x56456bf0a940@(G/w1) decl[31:0]]
    1:2:2:2:3:2:2:2:2:3:1:3:2:1:1:1: VARREF 0x56456c46f220 <e17270> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:3:1:3:2:1:1:2: CONST 0x56456c46f370 <e14777> {e23} @dt=0x56456c116e00@(G/sw5)  5'h1f
    1:2:2:2:3:2:2:2:2:3:1:3:2:1:1:3: CONST 0x56456c46f4e0 <e17280> {e23} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:3:2:2:2:2:3:1:3:2:1:2: CONST 0x56456c46f690 <e17291> {e23} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:2:2:3:2:2:2:2:3:1:3:2:2: VARREF 0x56456c46f840 <e19700> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VARSCOPE 0x56456c2804a0 <e26982> {c86} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__source_B_ALU_execute -> VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:3:2:2:2:2:3:2: VARREF 0x56456c35cee0 <e17475> {e46} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3: ASSIGN 0x56456c3642d0 <e33446> {e68} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: SEL 0x56456c364390 <e17709> {e68} @dt=0x56456bf2afc0@(G/w32) decl[63:0]]
    1:2:2:2:3:1:1: VARREF 0x56456c364460 <e17698> {e68} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:1:2: CONST 0x56456c3645c0 <e15521> {e68} @dt=0x56456c123640@(G/sw6)  6'h20
    1:2:2:2:3:1:3: CONST 0x56456c364730 <e17708> {e68} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:2:2:3:2: VARREF 0x56456c3648a0 <e17710> {e68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [LV] => VARSCOPE 0x56456c280740 <e26991> {c89} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_execute -> VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2:2:3: ASSIGN 0x56456c3649f0 <e33447> {e69} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: SEL 0x56456c364ab0 <e17723> {e69} @dt=0x56456bf2afc0@(G/w32) decl[63:0]]
    1:2:2:2:3:1:1: VARREF 0x56456c364b80 <e17712> {e69} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VARSCOPE 0x56456c2c1a20 <e27642> {e19} @dt=0x56456bfbbe90@(G/w64)  TOP->mips_cpu__DOT__alu__DOT__ALU_HI_LO_output -> VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:3:1:2: CONST 0x56456c364ce0 <e15568> {e69} @dt=0x56456c123640@(G/sw6)  6'h0
    1:2:2:2:3:1:3: CONST 0x56456c364e50 <e17722> {e69} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:2:2:3:2: VARREF 0x56456c364fc0 <e17724> {e69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [LV] => VARSCOPE 0x56456c280820 <e26994> {c90} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_execute -> VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2:2: CFUNC 0x56456c4ec200 <e44782> {n34}  _sequent__TOP__5 [STATICU]
    1:2:2:2:3: ASSIGNPRE 0x56456c3e9aa0 <e44794> {n34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3e8c00 <e43214> {n34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VARSCOPE 0x56456c2872b0 <e27152> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file__DOT__LO_reg -> VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:2:2:3:2: VARREF 0x56456c3e8e40 <e43215> {n34} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__LO_reg [LV] => VARSCOPE 0x56456c3e9080 <e43208> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file__DOT__LO_reg -> VAR 0x56456c3e92c0 <e43205> {n13} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__LO_reg BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3eb0c0 <e44796> {n33} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3eaa00 <e43183> {n33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VARSCOPE 0x56456c2871d0 <e27149> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file__DOT__HI_reg -> VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:2:2:3:2: VARREF 0x56456c3eafa0 <e43184> {n33} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__HI_reg [LV] => VARSCOPE 0x56456c3eb940 <e43177> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file__DOT__HI_reg -> VAR 0x56456c3edd70 <e43174> {n13} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__HI_reg BLOCKTEMP
    1:2:2:2:3: ASSIGNPRE 0x56456c3f47b0 <e44798> {n31} @dt=0x56456c3f49b0@(G/w1)
    1:2:2:2:3:1: CONST 0x56456c3f0e60 <e43137> {n31} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:3:2: VARREF 0x56456c3f10a0 <e43138> {n31} @dt=0x56456c3f49b0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VARSCOPE 0x56456c3f17f0 <e43127> {n12} @dt=0x56456c3f49b0@(G/w1)  TOP->__Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 -> VAR 0x56456c3f3330 <e43124> {n12} @dt=0x56456c3f49b0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4d8250 <e45521#> {n30}  ALWAYS
    1:2:2:2:3: IF 0x56456c36f1c0 <e45523#> {n32}
    1:2:2:2:3:1: VARREF 0x56456c36f060 <e33491> {n32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VARSCOPE 0x56456c281620 <e27042> {c112} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_writeback -> VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2:2:3:2: ASSIGNDLY 0x56456c36fdb0 <e33504> {n34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: VARREF 0x56456c36fe70 <e18319> {n34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VARSCOPE 0x56456c281a80 <e27057> {c119} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_LO_output_writeback -> VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:3:2:2: VARREF 0x56456c3e7180 <e43231> {n34} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__LO_reg [LV] => VARSCOPE 0x56456c3e9080 <e43208> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file__DOT__LO_reg -> VAR 0x56456c3e92c0 <e43205> {n13} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__LO_reg BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4d8330 <e45529#> {n30}  ALWAYS
    1:2:2:2:3: IF 0x56456c36f920 <e45531#> {n32}
    1:2:2:2:3:1: VARREF 0x56456c36f7c0 <e33501> {n32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VARSCOPE 0x56456c281620 <e27042> {c112} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__hi_lo_register_write_writeback -> VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2:2:3:2: ASSIGNDLY 0x56456c36fa40 <e33503> {n33} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: VARREF 0x56456c36fb00 <e18316> {n33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VARSCOPE 0x56456c2819a0 <e27054> {c118} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_HI_output_writeback -> VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:3:2:2: VARREF 0x56456c3e9500 <e43200> {n33} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__HI_reg [LV] => VARSCOPE 0x56456c3eb940 <e43177> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file__DOT__HI_reg -> VAR 0x56456c3edd70 <e43174> {n13} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__HI_reg BLOCKTEMP
    1:2:2:2:3: COMMENT 0x56456c4d8410 <e45537#> {n30}  ALWAYS
    1:2:2:2:3: IF 0x56456c36e490 <e45539#> {n31}
    1:2:2:2:3:1: VARREF 0x56456c36e370 <e33480> {n31} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VARSCOPE 0x56456c281540 <e27039> {c111} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_writeback -> VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2:3:2: ASSIGNDLY 0x56456c36e960 <e33487> {n31} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: VARREF 0x56456c36ea20 <e18311> {n31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VARSCOPE 0x56456c2818c0 <e27051> {c117} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__result_writeback -> VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:3:2:2: VARREF 0x56456c3f4690 <e43169> {n31} @dt=0x56456bf2afc0@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VARSCOPE 0x56456c3f48d0 <e43114> {n12} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 -> VAR 0x56456c3f89d0 <e43111> {n12} @dt=0x56456bf2afc0@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2:2:3:2: ASSIGN 0x56456c3f0520 <e43152> {n31} @dt=0x56456c3f49b0@(G/w1)
    1:2:2:2:3:2:1: CONST 0x56456c3f0680 <e43149> {n31} @dt=0x56456c2fe8d0@(G/nw1)  1'h1
    1:2:2:2:3:2:2: VARREF 0x56456c3f08c0 <e43150> {n31} @dt=0x56456c3f49b0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VARSCOPE 0x56456c3f17f0 <e43127> {n12} @dt=0x56456c3f49b0@(G/w1)  TOP->__Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 -> VAR 0x56456c3f3330 <e43124> {n12} @dt=0x56456c3f49b0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2:2:3:2: ASSIGN 0x56456c3e6490 <e43106> {n31} @dt=0x56456c3f90e0@(G/w5)
    1:2:2:2:3:2:1: VARREF 0x56456c36ed90 <e43103> {n31} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VARSCOPE 0x56456c2817e0 <e27048> {c116} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_writeback -> VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:2:3:2:2: VARREF 0x56456c3e3510 <e43104> {n31} @dt=0x56456c3f90e0@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VARSCOPE 0x56456c3e3000 <e43099> {n12} @dt=0x56456c3f90e0@(G/w5)  TOP->__Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 -> VAR 0x56456c3f8c10 <e43096> {n12} @dt=0x56456c3f90e0@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2:2:3: ASSIGNPOST 0x56456c3e9860 <e44806> {n34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3e85d0 <e43222> {n34} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VARSCOPE 0x56456c3e9080 <e43208> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file__DOT__LO_reg -> VAR 0x56456c3e92c0 <e43205> {n13} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__LO_reg BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3e89c0 <e43223> {n34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [LV] => VARSCOPE 0x56456c2872b0 <e27152> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file__DOT__LO_reg -> VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:2:2:3: ASSIGNPOST 0x56456c3eab20 <e44808> {n33} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c3e9740 <e43191> {n33} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VARSCOPE 0x56456c3eb940 <e43177> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdly__mips_cpu__DOT__register_file__DOT__HI_reg -> VAR 0x56456c3edd70 <e43174> {n13} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__HI_reg BLOCKTEMP
    1:2:2:2:3:2: VARREF 0x56456c3e9980 <e43192> {n33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [LV] => VARSCOPE 0x56456c2871d0 <e27149> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file__DOT__HI_reg -> VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:2:2:3: COMMENT 0x56456c4d84f0 <e45545#> {n31}  ALWAYSPOST
    1:2:2:2:3: IF 0x56456c3efea0 <e45547#> {n31}
    1:2:2:2:3:1: VARREF 0x56456c3efd80 <e43164> {n31} @dt=0x56456c3f49b0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 [RV] <- VARSCOPE 0x56456c3f17f0 <e43127> {n12} @dt=0x56456c3f49b0@(G/w1)  TOP->__Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 -> VAR 0x56456c3f3330 <e43124> {n12} @dt=0x56456c3f49b0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2:2:3:2: ASSIGN 0x56456c3f00b0 <e43168> {n31} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:1: VARREF 0x56456c3f3d80 <e43166> {n31} @dt=0x56456bf2afc0@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 [RV] <- VARSCOPE 0x56456c3f48d0 <e43114> {n12} @dt=0x56456bf2afc0@(G/w32)  TOP->__Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 -> VAR 0x56456c3f89d0 <e43111> {n12} @dt=0x56456bf2afc0@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2:2:3:2:2: ARRAYSEL 0x56456c3f0200 <e43167> {n31} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:2:2:1: VARREF 0x56456c36ec30 <e43154> {n31} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [LV] => VARSCOPE 0x56456c2870f0 <e27146> {n12} @dt=0x56456c05a540@(w32)u[31:0]  TOP->mips_cpu__DOT__register_file__DOT__registers -> VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:2:2:3:2:2:2: VARREF 0x56456c3e2e50 <e43155> {n31} @dt=0x56456c3f90e0@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 [RV] <- VARSCOPE 0x56456c3e3000 <e43099> {n12} @dt=0x56456c3f90e0@(G/w5)  TOP->__Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 -> VAR 0x56456c3f8c10 <e43096> {n12} @dt=0x56456c3f90e0@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2:2: CFUNC 0x56456c4ec580 <e44812> {n21}  _multiclk__TOP__6 [STATICU]
    1:2:2:2:3: ASSIGNW 0x56456c288a10 <e44815> {n21} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c288ad0 <e18294> {n21} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: VARREF 0x56456c288b90 <e18291> {n21} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VARSCOPE 0x56456c27b8a0 <e26853> {c27} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__HI_LO_output -> VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:2:2:3:1:2: VARREF 0x56456c288cb0 <e18292> {n21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VARSCOPE 0x56456c2872b0 <e27152> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file__DOT__LO_reg -> VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:2:2:3:1:3: COND 0x56456c42b4d0 <e39445> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:1: NEQ 0x56456c42b590 <e18247> {n19} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1: CONST 0x56456c42b650 <e19235> {n19} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:3:1:2: SEL 0x56456c42b7c0 <e38172> {c55} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:3:1:2:1: VARREF 0x56456c42b890 <e16858> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:3:1:2:2: CONST 0x56456c42b9e0 <e15828> {c55} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:3:1:2:3: CONST 0x56456c42bb70 <e16868> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:3:2: ARRAYSEL 0x56456c42bd20 <e18249> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:2:1: VARREF 0x56456c42bde0 <e13078> {n19} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VARSCOPE 0x56456c2870f0 <e27146> {n12} @dt=0x56456c05a540@(w32)u[31:0]  TOP->mips_cpu__DOT__register_file__DOT__registers -> VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:2:2:3:1:3:2:2: SEL 0x56456c42bf40 <e38176> {c55} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:3:2:2:1: VARREF 0x56456c42c010 <e16858> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:3:2:2:2: CONST 0x56456c42c160 <e15828> {c55} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:3:2:2:3: CONST 0x56456c42c310 <e16868> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:3:3: CONST 0x56456c42c4c0 <e18259> {n19} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:2:2:3:2: VARREF 0x56456c288ef0 <e18295> {n21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [LV] => VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3: ASSIGNW 0x56456c289010 <e44818> {n22} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c2890d0 <e18300> {n22} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: VARREF 0x56456c289190 <e18297> {n22} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VARSCOPE 0x56456c27b8a0 <e26853> {c27} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__HI_LO_output -> VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:2:2:3:1:2: VARREF 0x56456c2892b0 <e18298> {n22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VARSCOPE 0x56456c2871d0 <e27149> {n13} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file__DOT__HI_reg -> VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:2:2:3:1:3: COND 0x56456c42d8d0 <e39454> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:1: NEQ 0x56456c42d990 <e18275> {n20} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:3:1:1: CONST 0x56456c42da50 <e19254> {n20} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:3:1:2: SEL 0x56456c42dbc0 <e38242> {c58} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:3:1:2:1: VARREF 0x56456c42dc90 <e16886> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:3:1:2:2: CONST 0x56456c42dde0 <e15938> {c58} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:3:1:2:3: CONST 0x56456c42df70 <e16896> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:3:2: ARRAYSEL 0x56456c42e120 <e18277> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:2:1: VARREF 0x56456c42e1e0 <e13119> {n20} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VARSCOPE 0x56456c2870f0 <e27146> {n12} @dt=0x56456c05a540@(w32)u[31:0]  TOP->mips_cpu__DOT__register_file__DOT__registers -> VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:2:2:3:1:3:2:2: SEL 0x56456c42e340 <e38246> {c58} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:3:2:2:1: VARREF 0x56456c42e410 <e16886> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:3:2:2:2: CONST 0x56456c42e560 <e15938> {c58} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:3:2:2:3: CONST 0x56456c42e710 <e16896> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:3:3: CONST 0x56456c42e8c0 <e18287> {n20} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:2:2:3:2: VARREF 0x56456c2894f0 <e18301> {n22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [LV] => VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3: ASSIGNW 0x56456c2a0f00 <e44820> {f8} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: AND 0x56456c2a0fc0 <e19682> {f8} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c2a1080 <e19678> {f8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VARSCOPE 0x56456c27c240 <e26886> {c42} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__branch_decode -> VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:3:1:2: EQ 0x56456c461ec0 <e39636> {h8} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1: COND 0x56456c461f80 <e39561> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:2:1:1: AND 0x56456c462040 <e39532> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1:1:1: AND 0x56456c462100 <e19483> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1:1:1:1: NEQ 0x56456c4621c0 <e19473> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1:1:1:1:1: CONST 0x56456c462280 <e19467> {i53} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:2:1:1:1:1:2: SEL 0x56456c4623f0 <e38205> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:2:1:1:1:1:2:1: VARREF 0x56456c4624c0 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:1:1:1:1:2:2: CONST 0x56456c4625e0 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:2:1:1:1:1:2:3: CONST 0x56456c462750 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:2:1:1:1:2: EQ 0x56456c4628c0 <e19474> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1:1:1:2:1: SEL 0x56456c462980 <e38209> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:2:1:1:1:2:1:1: VARREF 0x56456c462a50 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:1:1:1:2:1:2: CONST 0x56456c462ba0 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:2:2:3:1:2:1:1:1:2:1:3: CONST 0x56456c462d50 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:2:1:1:1:2:2: VARREF 0x56456c462f00 <e18026> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:1:2:1:1:2: VARREF 0x56456c463050 <e19484> {i53} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:1:2:1:2: VARREF 0x56456c4631a0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:1:2:1:3: VARREF 0x56456c4632f0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VARSCOPE 0x56456c27f6a0 <e26934> {c66} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_A_decode -> VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:2:3:1:2:2: COND 0x56456c463450 <e39611> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:2:2:1: AND 0x56456c463510 <e39582> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:1:1: AND 0x56456c4635d0 <e19522> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:1:1:1: NEQ 0x56456c463690 <e19512> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:1:1:1:1: CONST 0x56456c463750 <e19506> {i54} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:3:1:2:2:1:1:1:2: SEL 0x56456c463900 <e38263> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:2:2:1:1:1:2:1: VARREF 0x56456c4639d0 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:2:1:1:1:2:2: CONST 0x56456c463b20 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:2:2:1:1:1:2:3: CONST 0x56456c463cd0 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:2:2:1:1:2: EQ 0x56456c463e80 <e19513> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:2:1:1:2:1: SEL 0x56456c463f40 <e38267> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:3:1:2:2:1:1:2:1:1: VARREF 0x56456c464010 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VARSCOPE 0x56456c27c6a0 <e26901> {c51} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__instruction_decode -> VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3:1:2:2:1:1:2:1:2: CONST 0x56456c464160 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:2:3:1:2:2:1:1:2:1:3: CONST 0x56456c464310 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:3:1:2:2:1:1:2:2: VARREF 0x56456c4644c0 <e18047> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VARSCOPE 0x56456c280d60 <e27012> {c98} @dt=0x56456bf3d380@(G/w5)  TOP->mips_cpu__DOT__write_register_memory -> VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:3:1:2:2:1:2: VARREF 0x56456c464610 <e19523> {i54} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VARSCOPE 0x56456c280c80 <e27009> {c97} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__register_write_memory -> VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:3:1:2:2:2: VARREF 0x56456c464760 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VARSCOPE 0x56456c2810e0 <e27024> {c104} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__ALU_output_memory -> VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:3:1:2:2:3: VARREF 0x56456c4648b0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VARSCOPE 0x56456c27f780 <e26937> {c67} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__register_file_output_B_decode -> VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:2:3:2: VARREF 0x56456c2a1320 <e17732> {f8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [LV] => VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:3: ASSIGNW 0x56456c28e390 <e44822> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: COND 0x56456c28e450 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:1: VARREF 0x56456c28e510 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VARSCOPE 0x56456c27bd00 <e26868> {c36} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__program_counter_source_decode -> VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:3:1:2: ADD 0x56456c416410 <e39487> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:2:1: SHIFTL 0x56456c4164d0 <e38769> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:2:1:1: VARREF 0x56456c416590 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VARSCOPE 0x56456c27fa20 <e26946> {c70} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__sign_imm_decode -> VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:2:3:1:2:1:2: CONST 0x56456c4166e0 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2:2:3:1:2:2: VARREF 0x56456c416850 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VARSCOPE 0x56456c27c780 <e26904> {c52} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_plus_four_decode -> VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3:1:3: ADD 0x56456c43ffb0 <e38533> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1:3:1: CONST 0x56456c440070 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:2:2:3:1:3:2: VARREF 0x56456c4401e0 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VARSCOPE 0x56456c27ba60 <e26859> {c32} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_fetch -> VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2:3:2: VARREF 0x56456c28e870 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime [LV] => VARSCOPE 0x56456c27b980 <e26856> {c31} @dt=0x56456bf2afc0@(G/w32)  TOP->mips_cpu__DOT__program_counter_prime -> VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:2:2: CFUNC 0x56456c4d7ae0 <e44865#> {c4}  _eval [STATIC]
    1:2:2:2:3: IF 0x56456c4dc2d0 <e44957#> {c402}
    1:2:2:2:3:1: AND 0x56456c4dc210 <e44958#> {c402} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c4d9e50 <e44954#> {c402} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VARSCOPE 0x56456c278640 <e26767> {c5} @dt=0x56456bf0a940@(G/w1)  TOP->clk -> VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:2:2:3:1:2: NOT 0x56456c4dc150 <e44955#> {c402} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1: VARREF 0x56456c4d9f70 <e44952#> {c402} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP__clk [RV] <- VARSCOPE 0x56456c4dabe0 <e44928#> {c5} @dt=0x56456bf0a940@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x56456c4ce780 <e44925#> {c5} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2:3:2: CCALL 0x56456c4cdf80 <e44918#> {c402} _sequent__TOP__2 => CFUNC 0x56456c4cdd10 <e44422> {c402}  _sequent__TOP__2 [STATICU]
    1:2:2:2:3: IF 0x56456c4d8180 <e45502#> {m9}
    1:2:2:2:3:1: AND 0x56456c4d80c0 <e45501#> {m9} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c30edf0 <e45497#> {m9} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c4cdb40 <e44837> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__VinpClk__TOP__mips_cpu__DOT__internal_clk -> VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:2:2:3:1:2: NOT 0x56456c4d8000 <e45498#> {m9} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:2:1: VARREF 0x56456c4d7ee0 <e45495#> {m9} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c30e890 <e45470#> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk -> VAR 0x56456c30e630 <e45467#> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:2:2:3:2: CCALL 0x56456c4ec0f0 <e45460#> {q39} _sequent__TOP__4 => CFUNC 0x56456c4ebe80 <e44480> {q39}  _sequent__TOP__4 [STATICU]
    1:2:2:2:3: IF 0x56456c4d8990 <e45564#> {n30}
    1:2:2:2:3:1: AND 0x56456c4d88d0 <e45563#> {n30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: NOT 0x56456c4d86f0 <e45559#> {n30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1:1: VARREF 0x56456c4d85d0 <e45555#> {n30} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c4cdb40 <e44837> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__VinpClk__TOP__mips_cpu__DOT__internal_clk -> VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:2:2:3:1:2: VARREF 0x56456c4d87b0 <e45560#> {n30} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c30e890 <e45470#> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk -> VAR 0x56456c30e630 <e45467#> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:2:2:3:2: CCALL 0x56456c4ec470 <e45550#> {n34} _sequent__TOP__5 => CFUNC 0x56456c4ec200 <e44782> {n34}  _sequent__TOP__5 [STATICU]
    1:2:2:2:3: IF 0x56456c4d8d60 <e45579#> {n30}
    1:2:2:2:3:1: XOR 0x56456c4d8ca0 <e45578#> {m9} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x56456c4d8a60 <e45574#> {m9} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c4cdb40 <e44837> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__VinpClk__TOP__mips_cpu__DOT__internal_clk -> VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:2:2:3:1:2: VARREF 0x56456c4d8b80 <e45575#> {m9} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c30e890 <e45470#> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk -> VAR 0x56456c30e630 <e45467#> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:2:2:3:2: CCALL 0x56456c4ec7f0 <e45568#> {n21} _multiclk__TOP__6 => CFUNC 0x56456c4ec580 <e44812> {n21}  _multiclk__TOP__6 [STATICU]
    1:2:2:2:4: ASSIGN 0x56456c4ddac0 <e44945#> {c5} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:4:1: VARREF 0x56456c4dd9a0 <e44943#> {c5} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VARSCOPE 0x56456c278640 <e26767> {c5} @dt=0x56456bf0a940@(G/w1)  TOP->clk -> VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:2:2:4:2: VARREF 0x56456c4d99d0 <e44944#> {c5} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x56456c4dabe0 <e44928#> {c5} @dt=0x56456bf0a940@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x56456c4ce780 <e44925#> {c5} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2:4: ASSIGN 0x56456c4cefd0 <e45488#> {c25} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:4:1: VARREF 0x56456c30ecd0 <e45485#> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c4cdb40 <e44837> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__VinpClk__TOP__mips_cpu__DOT__internal_clk -> VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:2:2:4:2: VARREF 0x56456c30ebb0 <e45486#> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk [LV] => VARSCOPE 0x56456c30e890 <e45470#> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk -> VAR 0x56456c30e630 <e45467#> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:2:2:4: ASSIGN 0x56456c4d7a20 <e45584#> {c25} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:4:1: VARREF 0x56456c4dafc0 <e44843> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c27b7c0 <e26850> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->mips_cpu__DOT__internal_clk [CIRC] -> VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:2:2:4:2: VARREF 0x56456bf11070 <e44844> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk [LV] => VARSCOPE 0x56456c4cdb40 <e44837> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__VinpClk__TOP__mips_cpu__DOT__internal_clk -> VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:2:2: CFUNC 0x56456c4dadb0 <e44867#> {c4}  _eval_initial [SLOW] [STATIC]
    1:2:2:2:3: CCALL 0x56456c470ec0 <e44900#> {c137} _initial__TOP__1 => CFUNC 0x56456c4cd9c0 <e44416> {c137}  _initial__TOP__1 [SLOW] [STATICU]
    1:2:2:2:3: ASSIGN 0x56456c4d9910 <e44937#> {c5} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c4eba40 <e44934#> {c5} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VARSCOPE 0x56456c278640 <e26767> {c5} @dt=0x56456bf0a940@(G/w1)  TOP->clk -> VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:2:2:3:2: VARREF 0x56456c4ebb60 <e44935#> {c5} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x56456c4dabe0 <e44928#> {c5} @dt=0x56456bf0a940@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x56456c4ce780 <e44925#> {c5} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2:3: ASSIGN 0x56456c4ce650 <e45479#> {c25} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:3:1: VARREF 0x56456c30e970 <e45476#> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VARSCOPE 0x56456c4cdb40 <e44837> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__VinpClk__TOP__mips_cpu__DOT__internal_clk -> VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:2:2:3:2: VARREF 0x56456c30ea90 <e45477#> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk [LV] => VARSCOPE 0x56456c30e890 <e45470#> {c25} @dt=0x56456bf0a940@(G/w1)  TOP->__Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk -> VAR 0x56456c30e630 <e45467#> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:2:2: CFUNC 0x56456c4ddc60 <e44874#> {c4}  final [SLOW]
    1:2:2:2:2: CSTMT 0x56456c339010 <e44869#> {c4}
    1:2:2:2:2:1: TEXT 0x56456c4dc630 <e44870#> {c4} "MIPS_Harvard_TB__Syms* __restrict vlSymsp = this->__VlSymsp;..."
    1:2:2:2:2: CSTMT 0x56456c342320 <e44873#> {c4}
    1:2:2:2:2:1: TEXT 0x56456c3423e0 <e44872#> {c4} "MIPS_Harvard_TB* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;..."
    1:2:2:2: CFUNC 0x56456bf07710 <e44876#> {c4}  _eval_settle [SLOW] [STATIC]
    1:2:2:2:3: CCALL 0x56456c4ebd70 <e45026#> {c135} _settle__TOP__3 => CFUNC 0x56456c4ce090 <e44436> {c135}  _settle__TOP__3 [SLOW] [STATICU]
    1:2: VAR 0x56456c3ffcd0 <e43059> {c25} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__internal_clk BLOCKTEMP
    1:2: VAR 0x56456c3f8c10 <e43096> {n12} @dt=0x56456c3f90e0@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2: VAR 0x56456c3f89d0 <e43111> {n12} @dt=0x56456bf2afc0@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2: VAR 0x56456c3f3330 <e43124> {n12} @dt=0x56456c3f49b0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2: VAR 0x56456c3edd70 <e43174> {n13} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__HI_reg BLOCKTEMP
    1:2: VAR 0x56456c3e92c0 <e43205> {n13} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file__DOT__LO_reg BLOCKTEMP
    1:2: VAR 0x56456c3e6e20 <e43236> {c32} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_fetch BLOCKTEMP
    1:2: VAR 0x56456bf0c6c0 <e43267> {c52} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__program_counter_plus_four_decode BLOCKTEMP
    1:2: VAR 0x56456c3ff7e0 <e43298> {c51} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__instruction_decode BLOCKTEMP
    1:2: VAR 0x56456c3ff1e0 <e43329> {c91} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rs_execute BLOCKTEMP
    1:2: VAR 0x56456c46d920 <e43360> {c93} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rd_execute BLOCKTEMP
    1:2: VAR 0x56456c464b60 <e43391> {c92} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__Rt_execute BLOCKTEMP
    1:2: VAR 0x56456c3e5a30 <e43422> {c78} @dt=0x56456bf38e40@(G/w6)  __Vdly__mips_cpu__DOT__ALU_function_execute BLOCKTEMP
    1:2: VAR 0x56456c4708b0 <e43453> {c79} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_execute BLOCKTEMP
    1:2: VAR 0x56456c3f5460 <e43484> {c73} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_destination_execute BLOCKTEMP
    1:2: VAR 0x56456c3f2f10 <e43515> {c80} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_execute BLOCKTEMP
    1:2: VAR 0x56456c3f1f90 <e43546> {c74} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_execute BLOCKTEMP
    1:2: VAR 0x56456c402710 <e43577> {c75} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_execute BLOCKTEMP
    1:2: VAR 0x56456c484640 <e43608> {c77} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__ALU_src_B_execute BLOCKTEMP
    1:2: VAR 0x56456c3ef130 <e43639> {c94} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__sign_imm_execute BLOCKTEMP
    1:2: VAR 0x56456c3e73c0 <e43670> {c83} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_A_execute BLOCKTEMP
    1:2: VAR 0x56456c3e8090 <e43701> {c84} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__register_file_output_B_execute BLOCKTEMP
    1:2: VAR 0x56456c400990 <e43732> {c104} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_memory BLOCKTEMP
    1:2: VAR 0x56456c3ec050 <e43763> {c101} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_memory BLOCKTEMP
    1:2: VAR 0x56456c3ecd20 <e43794> {c100} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_write_memory BLOCKTEMP
    1:2: VAR 0x56456c3e3c80 <e43825> {c97} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_memory BLOCKTEMP
    1:2: VAR 0x56456c3e4930 <e43856> {c99} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_memory BLOCKTEMP
    1:2: VAR 0x56456c410f30 <e43887> {c105} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_memory BLOCKTEMP
    1:2: VAR 0x56456c411be0 <e43918> {c106} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_memory BLOCKTEMP
    1:2: VAR 0x56456c412890 <e43949> {c108} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__write_data_memory BLOCKTEMP
    1:2: VAR 0x56456c413540 <e43980> {c98} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_memory BLOCKTEMP
    1:2: VAR 0x56456c3f98b0 <e44011> {c116} @dt=0x56456bf3d380@(G/w5)  __Vdly__mips_cpu__DOT__write_register_writeback BLOCKTEMP
    1:2: VAR 0x56456c3fa560 <e44042> {c120} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_output_writeback BLOCKTEMP
    1:2: VAR 0x56456c3fb210 <e44073> {c112} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__hi_lo_register_write_writeback BLOCKTEMP
    1:2: VAR 0x56456c3fbee0 <e44104> {c111} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__register_write_writeback BLOCKTEMP
    1:2: VAR 0x56456c3fcb90 <e44135> {c113} @dt=0x56456bf0a940@(G/w1)  __Vdly__mips_cpu__DOT__memory_to_register_writeback BLOCKTEMP
    1:2: VAR 0x56456c3fd860 <e44166> {c118} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_HI_output_writeback BLOCKTEMP
    1:2: VAR 0x56456c3fe510 <e44197> {c119} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__ALU_LO_output_writeback BLOCKTEMP
    1:2: VAR 0x56456c484ec0 <e44228> {c121} @dt=0x56456bf2afc0@(G/w32)  __Vdly__mips_cpu__DOT__read_data_writeback BLOCKTEMP
    1:2: VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2: VAR 0x56456c4ce780 <e44925#> {c5} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: VAR 0x56456c30e630 <e45467#> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    3: TYPETABLE 0x56456bef75f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x56456c2fe8d0 <e29933> {g25} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456c3f49b0 <e43122> {n12} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
		detailed  ->  BASICDTYPE 0x56456bf0a940 <e15608> {c5} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456c2fe8d0 <e29933> {g25} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456bf6f8e0 <e16411> {c129} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x56456c3f90e0 <e43094> {n12} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
		detailed  ->  BASICDTYPE 0x56456bf3d380 <e15771> {c54} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56456c116e00 <e14136> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56456bf38e40 <e15739> {c45} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56456c123640 <e15512> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56456bf455e0 <e16046> {c62} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x56456bf2afc0 <e15617> {c8} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c128cd0 <e17034> {c167} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456bfbbe90 <e14557> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x56456c11fd60 <e15106> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: UNPACKARRAYDTYPE 0x56456c05a540 <e13027> {n12} @dt=this@(w32)u[31:0] refdt=0x56456bf2afc0(G/w32) [31:0]
    3:1:2: RANGE 0x56456c059f40 <e6472> {n12}
    3:1:2:2: CONST 0x56456c12e590 <e18220> {n12} @dt=0x56456c128cd0@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x56456c12e7e0 <e18230> {n12} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x56456c116e00 <e14136> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bfbbe90 <e14557> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456c11fd60 <e15106> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456c123640 <e15512> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bf0a940 <e15608> {c5} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56456bf2afc0 <e15617> {c8} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf38e40 <e15739> {c45} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bf3d380 <e15771> {c54} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf455e0 <e16046> {c62} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x56456bf6f8e0 <e16411> {c129} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456c128cd0 <e17034> {c167} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c2fe8d0 <e29933> {g25} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56456c3f90e0 <e43094> {n12} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
    3:1: BASICDTYPE 0x56456c3f49b0 <e43122> {n12} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
