{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666289431292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666289431292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 12:10:31 2022 " "Processing started: Thu Oct 20 12:10:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666289431292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666289431292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off module_test_environment -c module_test_environment " "Command: quartus_map --read_settings_files=on --write_settings_files=off module_test_environment -c module_test_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666289431292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666289431865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666289431865 ""}
{ "Warning" "WSGN_SEARCH_FILE" "module_test_environment.bdf 1 1 " "Using design file module_test_environment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 module_test_environment " "Found entity 1: module_test_environment" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289439544 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289439544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "module_test_environment " "Elaborating entity \"module_test_environment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666289439544 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289439903 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289439903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289439903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst2 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst2\"" {  } { { "module_test_environment.bdf" "inst2" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 192 2688 2832 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289439913 ""}
{ "Warning" "WSGN_SEARCH_FILE" "in_mod.bdf 1 1 " "Using design file in_mod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 in_mod " "Found entity 1: in_mod" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289439924 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_mod in_mod:inst " "Elaborating entity \"in_mod\" for hierarchy \"in_mod:inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 216 616 832 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst16 " "Primitive \"NOT\" of instance \"inst16\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 960 2112 2160 992 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst17 " "Primitive \"NOT\" of instance \"inst17\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 960 2192 2240 992 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst18 " "Primitive \"NOT\" of instance \"inst18\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2336 2384 984 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst19 " "Primitive \"NOT\" of instance \"inst19\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2416 2464 984 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst20 " "Primitive \"NOT\" of instance \"inst20\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2496 2544 984 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst21 " "Primitive \"NOT\" of instance \"inst21\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2576 2624 984 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst22 " "Primitive \"NOT\" of instance \"inst22\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2696 2744 984 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst23 " "Primitive \"NOT\" of instance \"inst23\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2776 2824 984 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst24 " "Primitive \"NOT\" of instance \"inst24\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2856 2904 984 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst25 " "Primitive \"NOT\" of instance \"inst25\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2936 2984 984 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst71 " "Primitive \"AND2\" of instance \"inst71\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 2568 3968 4032 2616 "inst71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst72 " "Primitive \"AND2\" of instance \"inst72\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 2616 3968 4032 2664 "inst72" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289439924 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289439934 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289439934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289439934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out in_mod:inst\|bus_split_out:inst13 " "Elaborating entity \"bus_split_out\" for hierarchy \"in_mod:inst\|bus_split_out:inst13\"" {  } { { "in_mod.bdf" "inst13" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 1528 5352 5496 1832 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289439934 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbitff.bdf 1 1 " "Using design file eightbitff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitff " "Found entity 1: eightbitff" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289439944 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289439944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitff in_mod:inst\|eightbitff:inst4 " "Elaborating entity \"eightbitff\" for hierarchy \"in_mod:inst\|eightbitff:inst4\"" {  } { { "in_mod.bdf" "inst4" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 1368 4480 4656 1464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289439944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC38 in_mod:inst\|DEC38:inst81 " "Elaborating entity \"DEC38\" for hierarchy \"in_mod:inst\|DEC38:inst81\"" {  } { { "in_mod.bdf" "inst81" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 640 6752 6856 800 "inst81" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289439954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_mod:inst\|DEC38:inst81 " "Elaborated megafunction instantiation \"in_mod:inst\|DEC38:inst81\"" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 640 6752 6856 800 "inst81" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289439954 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_en.vhd 2 1 " "Using design file b16_en.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_en-LogicFunc " "Found design unit 1: b16_en-LogicFunc" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16_en.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289439974 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_en " "Found entity 1: b16_en" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16_en.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289439974 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289439974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_en in_mod:inst\|b16_en:inst84 " "Elaborating entity \"b16_en\" for hierarchy \"in_mod:inst\|b16_en:inst84\"" {  } { { "in_mod.bdf" "inst84" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 2360 4112 4272 2440 "inst84" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289439974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_or.vhd 2 1 " "Using design file b16_or.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_or-LogicFunc " "Found design unit 1: b16_or-LogicFunc" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16_or.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289439984 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_or " "Found entity 1: b16_or" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16_or.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289439984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289439984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_or in_mod:inst\|b16_or:inst85 " "Elaborating entity \"b16_or\" for hierarchy \"in_mod:inst\|b16_or:inst85\"" {  } { { "in_mod.bdf" "inst85" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 2360 4352 4512 2440 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289439984 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockmod2.bdf 1 1 " "Using design file clockmod2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clockmod2 " "Found entity 1: clockmod2" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289439994 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289439994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockmod2 clockmod2:inst36 " "Elaborating entity \"clockmod2\" for hierarchy \"clockmod2:inst36\"" {  } { { "module_test_environment.bdf" "inst36" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 376 1208 1552 568 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289439994 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR8 inst17 " "Block or symbol \"OR8\" of instance \"inst17\" overlaps another block or symbol" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 376 2936 3000 520 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666289439994 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst13 " "Block or symbol \"bus_split_out\" of instance \"inst13\" overlaps another block or symbol" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 304 2040 2184 608 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666289439994 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1536 5312 5328 1712 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1666289439994 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 216 5304 5320 384 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666289439994 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s0 " "Pin \"s0\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 112 288 304 280 "s0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666289439994 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s1 " "Pin \"s1\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 104 264 280 272 "s1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666289439994 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s2 " "Pin \"s2\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 104 240 256 272 "s2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666289439994 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s3 " "Pin \"s3\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 112 216 232 280 "s3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666289439994 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16w_and.vhd 2 1 " "Using design file b16w_and.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16w_and-LogicFunc " "Found design unit 1: b16w_and-LogicFunc" {  } { { "b16w_and.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16w_and.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289440004 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16w_and " "Found entity 1: b16w_and" {  } { { "b16w_and.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16w_and.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289440004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289440004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16w_and clockmod2:inst36\|b16w_and:inst11 " "Elaborating entity \"b16w_and\" for hierarchy \"clockmod2:inst36\|b16w_and:inst11\"" {  } { { "clockmod2.bdf" "inst11" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 304 2352 2528 384 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289440004 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_32.vhd 2 1 " "Using design file bus_split_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_32-LogicFunc " "Found design unit 1: bus_split_32-LogicFunc" {  } { { "bus_split_32.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_32.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289440014 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_32 " "Found entity 1: bus_split_32" {  } { { "bus_split_32.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289440014 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289440014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_32 clockmod2:inst36\|bus_split_32:inst1 " "Elaborating entity \"bus_split_32\" for hierarchy \"clockmod2:inst36\|bus_split_32:inst1\"" {  } { { "clockmod2.bdf" "inst1" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 304 744 896 864 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289440014 ""}
{ "Warning" "WSGN_SEARCH_FILE" "count.vhd 2 1 " "Using design file count.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-SYN " "Found design unit 1: count-SYN" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289440024 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289440024 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289440024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count clockmod2:inst36\|count:inst " "Elaborating entity \"count\" for hierarchy \"clockmod2:inst36\|count:inst\"" {  } { { "clockmod2.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 296 568 712 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289440034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count.vhd" "LPM_COUNTER_component" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289440064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289440064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666289440064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666289440064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666289440064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666289440064 ""}  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666289440064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djh " "Found entity 1: cntr_djh" {  } { { "db/cntr_djh.tdf" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/db/cntr_djh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289440106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666289440106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djh clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component\|cntr_djh:auto_generated " "Elaborating entity \"cntr_djh\" for hierarchy \"clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component\|cntr_djh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289440106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 clockmod2:inst36\|74154:inst24 " "Elaborating entity \"74154\" for hierarchy \"clockmod2:inst36\|74154:inst24\"" {  } { { "clockmod2.bdf" "inst24" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1544 1112 1232 1832 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289440126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockmod2:inst36\|74154:inst24 " "Elaborated megafunction instantiation \"clockmod2:inst36\|74154:inst24\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1544 1112 1232 1832 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289440126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR5 GND " "Pin \"LEDR5\" is stuck at GND" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1248 3744 3920 1264 "LEDR5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|LEDR5"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX23 VCC " "Pin \"HEX23\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 952 3408 3584 968 "HEX23" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX23"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX26 VCC " "Pin \"HEX26\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 976 3408 3584 992 "HEX26" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX26"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX20 VCC " "Pin \"HEX20\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1000 3408 3584 1016 "HEX20" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX20"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX22 VCC " "Pin \"HEX22\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1152 3728 3904 1168 "HEX22" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX22"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX24 VCC " "Pin \"HEX24\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1176 3736 3912 1192 "HEX24" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX24"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX21 VCC " "Pin \"HEX21\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1200 3736 3912 1216 "HEX21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX21"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX25 VCC " "Pin \"HEX25\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1224 3736 3912 1240 "HEX25" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX25"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX33 VCC " "Pin \"HEX33\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1272 3736 3912 1288 "HEX33" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX33"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX36 VCC " "Pin \"HEX36\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1296 3744 3920 1312 "HEX36" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX36"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX30 VCC " "Pin \"HEX30\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1320 3752 3928 1336 "HEX30" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX30"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX32 VCC " "Pin \"HEX32\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1344 3752 3928 1360 "HEX32" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX32"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX34 VCC " "Pin \"HEX34\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1368 3760 3936 1384 "HEX34" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX34"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX31 VCC " "Pin \"HEX31\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1408 3752 3928 1424 "HEX31" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX31"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX35 VCC " "Pin \"HEX35\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1456 3760 3936 1472 "HEX35" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX35"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX43 VCC " "Pin \"HEX43\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1792 3408 3584 1808 "HEX43" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX43"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX46 VCC " "Pin \"HEX46\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1816 3408 3584 1832 "HEX46" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX46"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX40 VCC " "Pin \"HEX40\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1840 3408 3584 1856 "HEX40" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX40"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX42 VCC " "Pin \"HEX42\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1992 3728 3904 2008 "HEX42" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX42"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX44 VCC " "Pin \"HEX44\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2016 3736 3912 2032 "HEX44" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX44"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX41 VCC " "Pin \"HEX41\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2040 3736 3912 2056 "HEX41" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX41"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX45 VCC " "Pin \"HEX45\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2064 3736 3912 2080 "HEX45" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX45"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR8 GND " "Pin \"LEDR8\" is stuck at GND" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2088 3744 3920 2104 "LEDR8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|LEDR8"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX53 VCC " "Pin \"HEX53\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2112 3736 3912 2128 "HEX53" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX53"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX56 VCC " "Pin \"HEX56\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2136 3744 3920 2152 "HEX56" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX56"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX50 VCC " "Pin \"HEX50\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2160 3752 3928 2176 "HEX50" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX50"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX52 VCC " "Pin \"HEX52\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2184 3752 3928 2200 "HEX52" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX52"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX54 VCC " "Pin \"HEX54\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2208 3760 3936 2224 "HEX54" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX54"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX51 VCC " "Pin \"HEX51\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2248 3752 3928 2264 "HEX51" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX51"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX55 VCC " "Pin \"HEX55\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2296 3760 3936 2312 "HEX55" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289440507 "|module_test_environment|HEX55"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666289440507 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666289440571 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666289440690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666289440812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289440812 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 304 -72 96 320 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666289440852 "|module_test_environment|KEY3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666289440852 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666289440852 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666289440852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666289440852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666289440852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666289440873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 12:10:40 2022 " "Processing ended: Thu Oct 20 12:10:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666289440873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666289440873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666289440873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666289440873 ""}
