  0.100000  0.074257  
  0.300000  0.314660  
  0.600000  0.526449  
  0.500000  0.472584  
  1.000000  0.771579  

C:\Users\chait\OneDrive\Desktop\FPGA\Project\tanh\cordic_tanh\solution1\sim\verilog>set PATH= 

C:\Users\chait\OneDrive\Desktop\FPGA\Project\tanh\cordic_tanh\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_tanh_custom_top glbl -Oenable_linking_all_libraries  -prj tanh_custom.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s tanh_custom  
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_tanh_custom_top glbl -Oenable_linking_all_libraries -prj tanh_custom.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s tanh_custom 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/ip/xil_defaultlib/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/ip/xil_defaultlib/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/ip/xil_defaultlib/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/ip/xil_defaultlib/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/ip/xil_defaultlib/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_tanh_custom_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1_tanh_custom_tanh_in_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1_tanh_custom_tanh_in_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.tanh_custom_tanh_custom_Pipeline...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a35t...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27)\]
Compiling architecture synth of entity floating_point_v7_1_15.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.tanh_custom_faddfsub_32ns_32ns_3...
Compiling module xil_defaultlib.tanh_custom_faddfsub_32ns_32ns_3...
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.tanh_custom_fadd_32ns_32ns_32_7_...
Compiling module xil_defaultlib.tanh_custom_fadd_32ns_32ns_32_7_...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.tanh_custom_fmul_32ns_32ns_32_4_...
Compiling module xil_defaultlib.tanh_custom_fmul_32ns_32ns_32_4_...
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.tanh_custom_fcmp_32ns_32ns_1_2_n...
Compiling module xil_defaultlib.tanh_custom_fcmp_32ns_32ns_1_2_n...
Compiling module xil_defaultlib.tanh_custom_flow_control_loop_pi...
Compiling module xil_defaultlib.tanh_custom_tanh_custom_Pipeline...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.tanh_custom_fdiv_32ns_32ns_32_16...
Compiling module xil_defaultlib.tanh_custom_fdiv_32ns_32ns_32_16...
Compiling module xil_defaultlib.tanh_custom
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=15)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_tanh_custom_top
Compiling module work.glbl
Built simulation snapshot tanh_custom

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/tanh_custom/xsim_script.tcl
# xsim {tanh_custom} -autoloadwcfg -tclbatch {tanh_custom.tcl}
Time resolution is 1 ps
source tanh_custom.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 565 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 595 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 715 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 745 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 865 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 895 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 5 [100.00%] @ "1095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1225 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1255 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1375 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1405 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1525 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1555 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1675 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1705 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1825 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1855 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 5 [100.00%] @ "2055000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2185 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2215 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2335 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2365 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2485 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2515 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2635 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2665 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2785 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2815 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 5 [100.00%] @ "3015000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3145 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3175 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3295 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3445 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3475 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3595 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3625 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3745 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3775 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 4 / 5 [100.00%] @ "3975000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4105 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4135 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4255 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4285 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4405 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4435 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4555 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4585 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4705 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4735 ns  Iteration: 8  Process: /apatb_tanh_custom_top/AESL_inst_tanh_custom/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 5 / 5 [100.00%] @ "4935000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4995 ns : File "C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/sim/verilog/tanh_custom.autotb.v" Line 260
## quit
INFO: [Common 17-206] Exiting xsim at Mon Nov  4 00:28:22 2024...
  0.100000  0.074257  
  0.300000  0.314660  
  0.600000  0.526449  
  0.500000  0.472584  
  1.000000  0.771579  
