
Clock Cycle 1:
 Current CPU Blocking 

addi$t2,$t0,1072
$t2 = 1072

Clock Cycle 2:
 Current CPU Blocking 

addi$t3,$t0,3064
$t3 = 3064

Clock Cycle 3:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1964 3064 on Line 3

Clock Cycle 4:
 Current CPU Blocking 
(sw, 1964, 3064, 0, 0, 3, )
Started sw 1964 3064 on Line 3
Row 1 will be activated
Completed 1/12
add$t4,$t4,$t2
$t4 = 1072

Clock Cycle 5:
 Current CPU Blocking 
(sw, 1964, 3064, 1, 12, 3, )
Completed 2/12
add$t3,$t0,$t0
$t3 = 0

Clock Cycle 6:
 Current CPU Blocking 
(sw, 1964, 3064, 2, 12, 3, )
Completed 3/12
add$t4,$t3,$t4
$t4 = 1072

Clock Cycle 7:
 Current CPU Blocking 
(sw, 1964, 3064, 3, 12, 3, )
Completed 4/12
addi$t4,$t1,2740
$t4 = 2740

Clock Cycle 8:
 Current CPU Blocking 
(sw, 1964, 3064, 4, 12, 3, )
Completed 5/12
addi$t3,$t4,3632
$t3 = 6372

Clock Cycle 9:
 Current CPU Blocking 
(sw, 1964, 3064, 5, 12, 3, )
Completed 6/12
slt$t2,$t0,$t4
$t2 = 1

Clock Cycle 10:
 Current CPU Blocking 
(sw, 1964, 3064, 6, 12, 3, )
Completed 7/12
mul$t2,$t4,$t0
$t2 = 0

Clock Cycle 11:
 Current CPU Blocking 
(sw, 1964, 3064, 7, 12, 3, )
Completed 8/12
mul$t4,$t2,$t0
$t4 = 0

Clock Cycle 12:
 Current CPU Blocking 
(sw, 1964, 3064, 8, 12, 3, )
Completed 9/12
DRAM Request(Read) Issued for lw 76 $t1 on Line 12

Clock Cycle 13:
 Current CPU Blocking 
(sw, 1964, 3064, 9, 12, 3, )(lw, 76, $t1, 0, 0, 12, )
Completed 10/12
sub$t0,$t3,$t3
$t0 = 0

Clock Cycle 14:
 Current CPU Blocking 
(sw, 1964, 3064, 10, 12, 3, )(lw, 76, $t1, 0, 0, 12, )
Completed 11/12
slt$t2,$t0,$t3
$t2 = 1

Clock Cycle 15:
 Current CPU Blocking 
(sw, 1964, 3064, 11, 12, 3, )(lw, 76, $t1, 0, 0, 12, )
Completed 12/12
Finished Instruction sw 1964 3064 on Line 3
mul$t3,$t2,$t4
$t3 = 0

Clock Cycle 16:
 Current CPU Blocking 
(lw, 76, $t1, 0, 0, 12, )
Started lw 76 $t1 on Line 12
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3524 0 on Line 16

Clock Cycle 17:
 Current CPU Blocking 
(lw, 76, $t1, 1, 22, 12, )(sw, 3524, 0, 0, 0, 16, )
Completed 2/22
DRAM Request(Write) Issued for sw 2964 0 on Line 17

Clock Cycle 18:
 Current CPU Blocking 
(lw, 76, $t1, 2, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 3/22

Clock Cycle 19:
 Current CPU Blocking $t1
(lw, 76, $t1, 3, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 4/22

Clock Cycle 20:
 Current CPU Blocking $t1
(lw, 76, $t1, 4, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 5/22

Clock Cycle 21:
 Current CPU Blocking $t1
(lw, 76, $t1, 5, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 6/22

Clock Cycle 22:
 Current CPU Blocking $t1
(lw, 76, $t1, 6, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 7/22

Clock Cycle 23:
 Current CPU Blocking $t1
(lw, 76, $t1, 7, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 8/22

Clock Cycle 24:
 Current CPU Blocking $t1
(lw, 76, $t1, 8, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 9/22

Clock Cycle 25:
 Current CPU Blocking $t1
(lw, 76, $t1, 9, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 10/22
Memory at 1964 = 3064

Clock Cycle 26:
 Current CPU Blocking $t1
(lw, 76, $t1, 10, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 11/22

Clock Cycle 27:
 Current CPU Blocking $t1
(lw, 76, $t1, 11, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 12/22

Clock Cycle 28:
 Current CPU Blocking $t1
(lw, 76, $t1, 12, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 13/22

Clock Cycle 29:
 Current CPU Blocking $t1
(lw, 76, $t1, 13, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 14/22

Clock Cycle 30:
 Current CPU Blocking $t1
(lw, 76, $t1, 14, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 15/22

Clock Cycle 31:
 Current CPU Blocking $t1
(lw, 76, $t1, 15, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 16/22

Clock Cycle 32:
 Current CPU Blocking $t1
(lw, 76, $t1, 16, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 17/22

Clock Cycle 33:
 Current CPU Blocking $t1
(lw, 76, $t1, 17, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 18/22

Clock Cycle 34:
 Current CPU Blocking $t1
(lw, 76, $t1, 18, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 19/22

Clock Cycle 35:
 Current CPU Blocking $t1
(lw, 76, $t1, 19, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 20/22

Clock Cycle 36:
 Current CPU Blocking $t1
(lw, 76, $t1, 20, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 21/22

Clock Cycle 37:
 Current CPU Blocking $t1
(lw, 76, $t1, 21, 22, 12, )(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 22/22
$t1 = 0
Finished Instruction lw 76 $t1 on Line 12

Clock Cycle 38:
 Current CPU Blocking $t1
(sw, 3524, 0, 0, 0, 16, )(sw, 2964, 0, 0, 0, 17, )
Started sw 3524 0 on Line 16
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sub$t1,$t1,$t0
$t1 = 0

Clock Cycle 39:
 Current CPU Blocking 
(sw, 3524, 0, 1, 12, 16, )(sw, 2964, 0, 0, 0, 17, )
Completed 2/12
DRAM Request(Read) Issued for lw 1416 $t0 on Line 19

Clock Cycle 40:
 Current CPU Blocking 
(sw, 3524, 0, 2, 12, 16, )(sw, 2964, 0, 0, 0, 17, )(lw, 1416, $t0, 0, 0, 19, )
Completed 3/12

Clock Cycle 41:
 Current CPU Blocking $t0
(sw, 3524, 0, 3, 12, 16, )(lw, 1416, $t0, 0, 0, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 4/12

Clock Cycle 42:
 Current CPU Blocking $t0
(sw, 3524, 0, 4, 12, 16, )(lw, 1416, $t0, 0, 0, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 5/12

Clock Cycle 43:
 Current CPU Blocking $t0
(sw, 3524, 0, 5, 12, 16, )(lw, 1416, $t0, 0, 0, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 6/12

Clock Cycle 44:
 Current CPU Blocking $t0
(sw, 3524, 0, 6, 12, 16, )(lw, 1416, $t0, 0, 0, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 7/12

Clock Cycle 45:
 Current CPU Blocking $t0
(sw, 3524, 0, 7, 12, 16, )(lw, 1416, $t0, 0, 0, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 8/12

Clock Cycle 46:
 Current CPU Blocking $t0
(sw, 3524, 0, 8, 12, 16, )(lw, 1416, $t0, 0, 0, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 9/12

Clock Cycle 47:
 Current CPU Blocking $t0
(sw, 3524, 0, 9, 12, 16, )(lw, 1416, $t0, 0, 0, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 10/12

Clock Cycle 48:
 Current CPU Blocking $t0
(sw, 3524, 0, 10, 12, 16, )(lw, 1416, $t0, 0, 0, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 11/12

Clock Cycle 49:
 Current CPU Blocking $t0
(sw, 3524, 0, 11, 12, 16, )(lw, 1416, $t0, 0, 0, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 12/12
Finished Instruction sw 3524 0 on Line 16

Clock Cycle 50:
 Current CPU Blocking $t0
(lw, 1416, $t0, 0, 0, 19, )(sw, 2964, 0, 0, 0, 17, )
Started lw 1416 $t0 on Line 19
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 51:
 Current CPU Blocking $t0
(lw, 1416, $t0, 1, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 2/22

Clock Cycle 52:
 Current CPU Blocking $t0
(lw, 1416, $t0, 2, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 3/22

Clock Cycle 53:
 Current CPU Blocking $t0
(lw, 1416, $t0, 3, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 4/22

Clock Cycle 54:
 Current CPU Blocking $t0
(lw, 1416, $t0, 4, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 5/22

Clock Cycle 55:
 Current CPU Blocking $t0
(lw, 1416, $t0, 5, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 6/22

Clock Cycle 56:
 Current CPU Blocking $t0
(lw, 1416, $t0, 6, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 7/22

Clock Cycle 57:
 Current CPU Blocking $t0
(lw, 1416, $t0, 7, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 8/22

Clock Cycle 58:
 Current CPU Blocking $t0
(lw, 1416, $t0, 8, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 9/22

Clock Cycle 59:
 Current CPU Blocking $t0
(lw, 1416, $t0, 9, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 10/22

Clock Cycle 60:
 Current CPU Blocking $t0
(lw, 1416, $t0, 10, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 11/22

Clock Cycle 61:
 Current CPU Blocking $t0
(lw, 1416, $t0, 11, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 12/22

Clock Cycle 62:
 Current CPU Blocking $t0
(lw, 1416, $t0, 12, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 13/22

Clock Cycle 63:
 Current CPU Blocking $t0
(lw, 1416, $t0, 13, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 14/22

Clock Cycle 64:
 Current CPU Blocking $t0
(lw, 1416, $t0, 14, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 15/22

Clock Cycle 65:
 Current CPU Blocking $t0
(lw, 1416, $t0, 15, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 16/22

Clock Cycle 66:
 Current CPU Blocking $t0
(lw, 1416, $t0, 16, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 17/22

Clock Cycle 67:
 Current CPU Blocking $t0
(lw, 1416, $t0, 17, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 18/22

Clock Cycle 68:
 Current CPU Blocking $t0
(lw, 1416, $t0, 18, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 19/22

Clock Cycle 69:
 Current CPU Blocking $t0
(lw, 1416, $t0, 19, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 20/22

Clock Cycle 70:
 Current CPU Blocking $t0
(lw, 1416, $t0, 20, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 21/22

Clock Cycle 71:
 Current CPU Blocking $t0
(lw, 1416, $t0, 21, 22, 19, )(sw, 2964, 0, 0, 0, 17, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1416 $t0 on Line 19

Clock Cycle 72:
 Current CPU Blocking $t0
(sw, 2964, 0, 0, 0, 17, )
Started sw 2964 0 on Line 17
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
mul$t0,$t1,$t4
$t0 = 0

Clock Cycle 73:
 Current CPU Blocking 
(sw, 2964, 0, 1, 12, 17, )
Completed 2/12
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 74:
 Current CPU Blocking 
(sw, 2964, 0, 2, 12, 17, )
Completed 3/12
addi$t1,$t3,1176
$t1 = 1176

Clock Cycle 75:
 Current CPU Blocking 
(sw, 2964, 0, 3, 12, 17, )
Completed 4/12
slt$t1,$t3,$t3
$t1 = 0

Clock Cycle 76:
 Current CPU Blocking 
(sw, 2964, 0, 4, 12, 17, )
Completed 5/12
DRAM Request(Read) Issued for lw 1208 $t0 on Line 24

Clock Cycle 77:
 Current CPU Blocking 
(sw, 2964, 0, 5, 12, 17, )(lw, 1208, $t0, 0, 0, 24, )
Completed 6/12
mul$t3,$t1,$t3
$t3 = 0

Clock Cycle 78:
 Current CPU Blocking 
(sw, 2964, 0, 6, 12, 17, )(lw, 1208, $t0, 0, 0, 24, )
Completed 7/12

Clock Cycle 79:
 Current CPU Blocking $t0
(sw, 2964, 0, 7, 12, 17, )(lw, 1208, $t0, 0, 0, 24, )
Completed 8/12

Clock Cycle 80:
 Current CPU Blocking $t0
(sw, 2964, 0, 8, 12, 17, )(lw, 1208, $t0, 0, 0, 24, )
Completed 9/12

Clock Cycle 81:
 Current CPU Blocking $t0
(sw, 2964, 0, 9, 12, 17, )(lw, 1208, $t0, 0, 0, 24, )
Completed 10/12

Clock Cycle 82:
 Current CPU Blocking $t0
(sw, 2964, 0, 10, 12, 17, )(lw, 1208, $t0, 0, 0, 24, )
Completed 11/12

Clock Cycle 83:
 Current CPU Blocking $t0
(sw, 2964, 0, 11, 12, 17, )(lw, 1208, $t0, 0, 0, 24, )
Completed 12/12
Finished Instruction sw 2964 0 on Line 17

Clock Cycle 84:
 Current CPU Blocking $t0
(lw, 1208, $t0, 0, 0, 24, )
Started lw 1208 $t0 on Line 24
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 85:
 Current CPU Blocking $t0
(lw, 1208, $t0, 1, 22, 24, )
Completed 2/22

Clock Cycle 86:
 Current CPU Blocking $t0
(lw, 1208, $t0, 2, 22, 24, )
Completed 3/22

Clock Cycle 87:
 Current CPU Blocking $t0
(lw, 1208, $t0, 3, 22, 24, )
Completed 4/22

Clock Cycle 88:
 Current CPU Blocking $t0
(lw, 1208, $t0, 4, 22, 24, )
Completed 5/22

Clock Cycle 89:
 Current CPU Blocking $t0
(lw, 1208, $t0, 5, 22, 24, )
Completed 6/22

Clock Cycle 90:
 Current CPU Blocking $t0
(lw, 1208, $t0, 6, 22, 24, )
Completed 7/22

Clock Cycle 91:
 Current CPU Blocking $t0
(lw, 1208, $t0, 7, 22, 24, )
Completed 8/22

Clock Cycle 92:
 Current CPU Blocking $t0
(lw, 1208, $t0, 8, 22, 24, )
Completed 9/22

Clock Cycle 93:
 Current CPU Blocking $t0
(lw, 1208, $t0, 9, 22, 24, )
Completed 10/22

Clock Cycle 94:
 Current CPU Blocking $t0
(lw, 1208, $t0, 10, 22, 24, )
Completed 11/22

Clock Cycle 95:
 Current CPU Blocking $t0
(lw, 1208, $t0, 11, 22, 24, )
Completed 12/22

Clock Cycle 96:
 Current CPU Blocking $t0
(lw, 1208, $t0, 12, 22, 24, )
Completed 13/22

Clock Cycle 97:
 Current CPU Blocking $t0
(lw, 1208, $t0, 13, 22, 24, )
Completed 14/22

Clock Cycle 98:
 Current CPU Blocking $t0
(lw, 1208, $t0, 14, 22, 24, )
Completed 15/22

Clock Cycle 99:
 Current CPU Blocking $t0
(lw, 1208, $t0, 15, 22, 24, )
Completed 16/22

Clock Cycle 100:
 Current CPU Blocking $t0
(lw, 1208, $t0, 16, 22, 24, )
Completed 17/22

Clock Cycle 101:
 Current CPU Blocking $t0
(lw, 1208, $t0, 17, 22, 24, )
Completed 18/22

Clock Cycle 102:
 Current CPU Blocking $t0
(lw, 1208, $t0, 18, 22, 24, )
Completed 19/22

Clock Cycle 103:
 Current CPU Blocking $t0
(lw, 1208, $t0, 19, 22, 24, )
Completed 20/22

Clock Cycle 104:
 Current CPU Blocking $t0
(lw, 1208, $t0, 20, 22, 24, )
Completed 21/22

Clock Cycle 105:
 Current CPU Blocking $t0
(lw, 1208, $t0, 21, 22, 24, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1208 $t0 on Line 24

Clock Cycle 106:
 Current CPU Blocking $t0

add$t2,$t0,$t4
$t2 = 0

Clock Cycle 107:
 Current CPU Blocking 

add$t4,$t3,$t2
$t4 = 0

Clock Cycle 108:
 Current CPU Blocking 

sub$t2,$t1,$t2
$t2 = 0

Clock Cycle 109:
 Current CPU Blocking 

mul$t2,$t3,$t3
$t2 = 0

Clock Cycle 110:
 Current CPU Blocking 

mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 111:
 Current CPU Blocking 

sub$t4,$t4,$t1
$t4 = 0

Clock Cycle 112:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3544 0 on Line 32

Clock Cycle 113:
 Current CPU Blocking 
(sw, 3544, 0, 0, 0, 32, )
Started sw 3544 0 on Line 32
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t3,3740
$t4 = 3740

Clock Cycle 114:
 Current CPU Blocking 
(sw, 3544, 0, 1, 12, 32, )
Completed 2/12
DRAM Request(Read) Issued for lw 1128 $t1 on Line 34

Clock Cycle 115:
 Current CPU Blocking 
(sw, 3544, 0, 2, 12, 32, )(lw, 1128, $t1, 0, 0, 34, )
Completed 3/12

Clock Cycle 116:
 Current CPU Blocking $t1
(sw, 3544, 0, 3, 12, 32, )(lw, 1128, $t1, 0, 0, 34, )
Completed 4/12

Clock Cycle 117:
 Current CPU Blocking $t1
(sw, 3544, 0, 4, 12, 32, )(lw, 1128, $t1, 0, 0, 34, )
Completed 5/12

Clock Cycle 118:
 Current CPU Blocking $t1
(sw, 3544, 0, 5, 12, 32, )(lw, 1128, $t1, 0, 0, 34, )
Completed 6/12

Clock Cycle 119:
 Current CPU Blocking $t1
(sw, 3544, 0, 6, 12, 32, )(lw, 1128, $t1, 0, 0, 34, )
Completed 7/12

Clock Cycle 120:
 Current CPU Blocking $t1
(sw, 3544, 0, 7, 12, 32, )(lw, 1128, $t1, 0, 0, 34, )
Completed 8/12

Clock Cycle 121:
 Current CPU Blocking $t1
(sw, 3544, 0, 8, 12, 32, )(lw, 1128, $t1, 0, 0, 34, )
Completed 9/12

Clock Cycle 122:
 Current CPU Blocking $t1
(sw, 3544, 0, 9, 12, 32, )(lw, 1128, $t1, 0, 0, 34, )
Completed 10/12

Clock Cycle 123:
 Current CPU Blocking $t1
(sw, 3544, 0, 10, 12, 32, )(lw, 1128, $t1, 0, 0, 34, )
Completed 11/12

Clock Cycle 124:
 Current CPU Blocking $t1
(sw, 3544, 0, 11, 12, 32, )(lw, 1128, $t1, 0, 0, 34, )
Completed 12/12
Finished Instruction sw 3544 0 on Line 32

Clock Cycle 125:
 Current CPU Blocking $t1
(lw, 1128, $t1, 0, 0, 34, )
Started lw 1128 $t1 on Line 34
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 126:
 Current CPU Blocking $t1
(lw, 1128, $t1, 1, 22, 34, )
Completed 2/22

Clock Cycle 127:
 Current CPU Blocking $t1
(lw, 1128, $t1, 2, 22, 34, )
Completed 3/22

Clock Cycle 128:
 Current CPU Blocking $t1
(lw, 1128, $t1, 3, 22, 34, )
Completed 4/22

Clock Cycle 129:
 Current CPU Blocking $t1
(lw, 1128, $t1, 4, 22, 34, )
Completed 5/22

Clock Cycle 130:
 Current CPU Blocking $t1
(lw, 1128, $t1, 5, 22, 34, )
Completed 6/22

Clock Cycle 131:
 Current CPU Blocking $t1
(lw, 1128, $t1, 6, 22, 34, )
Completed 7/22

Clock Cycle 132:
 Current CPU Blocking $t1
(lw, 1128, $t1, 7, 22, 34, )
Completed 8/22

Clock Cycle 133:
 Current CPU Blocking $t1
(lw, 1128, $t1, 8, 22, 34, )
Completed 9/22

Clock Cycle 134:
 Current CPU Blocking $t1
(lw, 1128, $t1, 9, 22, 34, )
Completed 10/22

Clock Cycle 135:
 Current CPU Blocking $t1
(lw, 1128, $t1, 10, 22, 34, )
Completed 11/22

Clock Cycle 136:
 Current CPU Blocking $t1
(lw, 1128, $t1, 11, 22, 34, )
Completed 12/22

Clock Cycle 137:
 Current CPU Blocking $t1
(lw, 1128, $t1, 12, 22, 34, )
Completed 13/22

Clock Cycle 138:
 Current CPU Blocking $t1
(lw, 1128, $t1, 13, 22, 34, )
Completed 14/22

Clock Cycle 139:
 Current CPU Blocking $t1
(lw, 1128, $t1, 14, 22, 34, )
Completed 15/22

Clock Cycle 140:
 Current CPU Blocking $t1
(lw, 1128, $t1, 15, 22, 34, )
Completed 16/22

Clock Cycle 141:
 Current CPU Blocking $t1
(lw, 1128, $t1, 16, 22, 34, )
Completed 17/22

Clock Cycle 142:
 Current CPU Blocking $t1
(lw, 1128, $t1, 17, 22, 34, )
Completed 18/22

Clock Cycle 143:
 Current CPU Blocking $t1
(lw, 1128, $t1, 18, 22, 34, )
Completed 19/22

Clock Cycle 144:
 Current CPU Blocking $t1
(lw, 1128, $t1, 19, 22, 34, )
Completed 20/22

Clock Cycle 145:
 Current CPU Blocking $t1
(lw, 1128, $t1, 20, 22, 34, )
Completed 21/22

Clock Cycle 146:
 Current CPU Blocking $t1
(lw, 1128, $t1, 21, 22, 34, )
Completed 22/22
$t1 = 0
Finished Instruction lw 1128 $t1 on Line 34

Clock Cycle 147:
 Current CPU Blocking $t1

sub$t2,$t4,$t1
$t2 = 3740

Clock Cycle 148:
 Current CPU Blocking 

addi$t4,$t1,1208
$t4 = 1208

Clock Cycle 149:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2312 $t4 on Line 37

Clock Cycle 150:
 Current CPU Blocking 
(lw, 2312, $t4, 0, 0, 37, )
Started lw 2312 $t4 on Line 37
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 151:
 Current CPU Blocking $t4
(lw, 2312, $t4, 1, 12, 37, )
Completed 2/12

Clock Cycle 152:
 Current CPU Blocking $t4
(lw, 2312, $t4, 2, 12, 37, )
Completed 3/12

Clock Cycle 153:
 Current CPU Blocking $t4
(lw, 2312, $t4, 3, 12, 37, )
Completed 4/12

Clock Cycle 154:
 Current CPU Blocking $t4
(lw, 2312, $t4, 4, 12, 37, )
Completed 5/12

Clock Cycle 155:
 Current CPU Blocking $t4
(lw, 2312, $t4, 5, 12, 37, )
Completed 6/12

Clock Cycle 156:
 Current CPU Blocking $t4
(lw, 2312, $t4, 6, 12, 37, )
Completed 7/12

Clock Cycle 157:
 Current CPU Blocking $t4
(lw, 2312, $t4, 7, 12, 37, )
Completed 8/12

Clock Cycle 158:
 Current CPU Blocking $t4
(lw, 2312, $t4, 8, 12, 37, )
Completed 9/12

Clock Cycle 159:
 Current CPU Blocking $t4
(lw, 2312, $t4, 9, 12, 37, )
Completed 10/12

Clock Cycle 160:
 Current CPU Blocking $t4
(lw, 2312, $t4, 10, 12, 37, )
Completed 11/12

Clock Cycle 161:
 Current CPU Blocking $t4
(lw, 2312, $t4, 11, 12, 37, )
Completed 12/12
$t4 = 0
Finished Instruction lw 2312 $t4 on Line 37

Clock Cycle 162:
 Current CPU Blocking $t4

DRAM Request(Write) Issued for sw 1024 0 on Line 38

Clock Cycle 163:
 Current CPU Blocking 
(sw, 1024, 0, 0, 0, 38, )
Started sw 1024 0 on Line 38
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt$t3,$t3,$t0
$t3 = 0

Clock Cycle 164:
 Current CPU Blocking 
(sw, 1024, 0, 1, 12, 38, )
Completed 2/12
sub$t0,$t3,$t2
$t0 = -3740

Clock Cycle 165:
 Current CPU Blocking 
(sw, 1024, 0, 2, 12, 38, )
Completed 3/12
DRAM Request(Write) Issued for sw 2736 0 on Line 41

Clock Cycle 166:
 Current CPU Blocking 
(sw, 1024, 0, 3, 12, 38, )(sw, 2736, 0, 0, 0, 41, )
Completed 4/12
DRAM Request(Read) Issued for lw 3976 $t1 on Line 42

Clock Cycle 167:
 Current CPU Blocking 
(sw, 1024, 0, 4, 12, 38, )(sw, 2736, 0, 0, 0, 41, )(lw, 3976, $t1, 0, 0, 42, )
Completed 5/12

Clock Cycle 168:
 Current CPU Blocking $t1
(sw, 1024, 0, 5, 12, 38, )(lw, 3976, $t1, 0, 0, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 6/12

Clock Cycle 169:
 Current CPU Blocking $t1
(sw, 1024, 0, 6, 12, 38, )(lw, 3976, $t1, 0, 0, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 7/12

Clock Cycle 170:
 Current CPU Blocking $t1
(sw, 1024, 0, 7, 12, 38, )(lw, 3976, $t1, 0, 0, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 8/12

Clock Cycle 171:
 Current CPU Blocking $t1
(sw, 1024, 0, 8, 12, 38, )(lw, 3976, $t1, 0, 0, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 9/12

Clock Cycle 172:
 Current CPU Blocking $t1
(sw, 1024, 0, 9, 12, 38, )(lw, 3976, $t1, 0, 0, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 10/12

Clock Cycle 173:
 Current CPU Blocking $t1
(sw, 1024, 0, 10, 12, 38, )(lw, 3976, $t1, 0, 0, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 11/12

Clock Cycle 174:
 Current CPU Blocking $t1
(sw, 1024, 0, 11, 12, 38, )(lw, 3976, $t1, 0, 0, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 12/12
Finished Instruction sw 1024 0 on Line 38

Clock Cycle 175:
 Current CPU Blocking $t1
(lw, 3976, $t1, 0, 0, 42, )(sw, 2736, 0, 0, 0, 41, )
Started lw 3976 $t1 on Line 42
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 176:
 Current CPU Blocking $t1
(lw, 3976, $t1, 1, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 2/22

Clock Cycle 177:
 Current CPU Blocking $t1
(lw, 3976, $t1, 2, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 3/22

Clock Cycle 178:
 Current CPU Blocking $t1
(lw, 3976, $t1, 3, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 4/22

Clock Cycle 179:
 Current CPU Blocking $t1
(lw, 3976, $t1, 4, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 5/22

Clock Cycle 180:
 Current CPU Blocking $t1
(lw, 3976, $t1, 5, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 6/22

Clock Cycle 181:
 Current CPU Blocking $t1
(lw, 3976, $t1, 6, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 7/22

Clock Cycle 182:
 Current CPU Blocking $t1
(lw, 3976, $t1, 7, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 8/22

Clock Cycle 183:
 Current CPU Blocking $t1
(lw, 3976, $t1, 8, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 9/22

Clock Cycle 184:
 Current CPU Blocking $t1
(lw, 3976, $t1, 9, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 10/22

Clock Cycle 185:
 Current CPU Blocking $t1
(lw, 3976, $t1, 10, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 11/22

Clock Cycle 186:
 Current CPU Blocking $t1
(lw, 3976, $t1, 11, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 12/22

Clock Cycle 187:
 Current CPU Blocking $t1
(lw, 3976, $t1, 12, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 13/22

Clock Cycle 188:
 Current CPU Blocking $t1
(lw, 3976, $t1, 13, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 14/22

Clock Cycle 189:
 Current CPU Blocking $t1
(lw, 3976, $t1, 14, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 15/22

Clock Cycle 190:
 Current CPU Blocking $t1
(lw, 3976, $t1, 15, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 16/22

Clock Cycle 191:
 Current CPU Blocking $t1
(lw, 3976, $t1, 16, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 17/22

Clock Cycle 192:
 Current CPU Blocking $t1
(lw, 3976, $t1, 17, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 18/22

Clock Cycle 193:
 Current CPU Blocking $t1
(lw, 3976, $t1, 18, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 19/22

Clock Cycle 194:
 Current CPU Blocking $t1
(lw, 3976, $t1, 19, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 20/22

Clock Cycle 195:
 Current CPU Blocking $t1
(lw, 3976, $t1, 20, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 21/22

Clock Cycle 196:
 Current CPU Blocking $t1
(lw, 3976, $t1, 21, 22, 42, )(sw, 2736, 0, 0, 0, 41, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3976 $t1 on Line 42

Clock Cycle 197:
 Current CPU Blocking $t1
(sw, 2736, 0, 0, 0, 41, )
Started sw 2736 0 on Line 41
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t0,$t1,$t4
$t0 = 0

Clock Cycle 198:
 Current CPU Blocking 
(sw, 2736, 0, 1, 12, 41, )
Completed 2/12
sub$t3,$t3,$t0
$t3 = 0

Clock Cycle 199:
 Current CPU Blocking 
(sw, 2736, 0, 2, 12, 41, )
Completed 3/12
DRAM Request(Write) Issued for sw 2988 0 on Line 45

Clock Cycle 200:
 Current CPU Blocking 
(sw, 2736, 0, 3, 12, 41, )(sw, 2988, 0, 0, 0, 45, )
Completed 4/12
mul$t0,$t4,$t1
$t0 = 0

Clock Cycle 201:
 Current CPU Blocking 
(sw, 2736, 0, 4, 12, 41, )(sw, 2988, 0, 0, 0, 45, )
Completed 5/12
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 202:
 Current CPU Blocking 
(sw, 2736, 0, 5, 12, 41, )(sw, 2988, 0, 0, 0, 45, )
Completed 6/12
DRAM Request(Write) Issued for sw 2500 0 on Line 48

Clock Cycle 203:
 Current CPU Blocking 
(sw, 2736, 0, 6, 12, 41, )(sw, 2988, 0, 0, 0, 45, )(sw, 2500, 0, 0, 0, 48, )
Completed 7/12
addi$t1,$t1,4
$t1 = 4

Clock Cycle 204:
 Current CPU Blocking 
(sw, 2736, 0, 7, 12, 41, )(sw, 2988, 0, 0, 0, 45, )(sw, 2500, 0, 0, 0, 48, )
Completed 8/12
slt$t0,$t0,$t3
$t0 = 0

Clock Cycle 205:
 Current CPU Blocking 
(sw, 2736, 0, 8, 12, 41, )(sw, 2988, 0, 0, 0, 45, )(sw, 2500, 0, 0, 0, 48, )
Completed 9/12
slt$t1,$t1,$t0
$t1 = 0

Clock Cycle 206:
 Current CPU Blocking 
(sw, 2736, 0, 9, 12, 41, )(sw, 2988, 0, 0, 0, 45, )(sw, 2500, 0, 0, 0, 48, )
Completed 10/12
addi$t4,$t1,3892
$t4 = 3892

Clock Cycle 207:
 Current CPU Blocking 
(sw, 2736, 0, 10, 12, 41, )(sw, 2988, 0, 0, 0, 45, )(sw, 2500, 0, 0, 0, 48, )
Completed 11/12
addi$t2,$t4,56
$t2 = 3948

Clock Cycle 208:
 Current CPU Blocking 
(sw, 2736, 0, 11, 12, 41, )(sw, 2988, 0, 0, 0, 45, )(sw, 2500, 0, 0, 0, 48, )
Completed 12/12
Finished Instruction sw 2736 0 on Line 41
add$t4,$t2,$t3
$t4 = 3948

Clock Cycle 209:
 Current CPU Blocking 
(sw, 2988, 0, 0, 0, 45, )(sw, 2500, 0, 0, 0, 48, )
Started sw 2988 0 on Line 45
Completed 1/2
sub$t0,$t4,$t3
$t0 = 3948

Clock Cycle 210:
 Current CPU Blocking 
(sw, 2988, 0, 1, 2, 45, )(sw, 2500, 0, 0, 0, 48, )
Completed 2/2
Finished Instruction sw 2988 0 on Line 45
add$t2,$t0,$t2
$t2 = 7896

Clock Cycle 211:
 Current CPU Blocking 
(sw, 2500, 0, 0, 0, 48, )
Started sw 2500 0 on Line 48
Completed 1/2
DRAM Request(Read) Issued for lw 1884 $t4 on Line 57

Clock Cycle 212:
 Current CPU Blocking 
(sw, 2500, 0, 1, 2, 48, )(lw, 1884, $t4, 0, 0, 57, )
Completed 2/2
Finished Instruction sw 2500 0 on Line 48
DRAM Request(Write) Issued for sw 3072 0 on Line 58

Clock Cycle 213:
 Current CPU Blocking 
(lw, 1884, $t4, 0, 0, 57, )(sw, 3072, 0, 0, 0, 58, )
Started lw 1884 $t4 on Line 57
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 214:
 Current CPU Blocking $t4
(lw, 1884, $t4, 1, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 2/22

Clock Cycle 215:
 Current CPU Blocking $t4
(lw, 1884, $t4, 2, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 3/22

Clock Cycle 216:
 Current CPU Blocking $t4
(lw, 1884, $t4, 3, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 4/22

Clock Cycle 217:
 Current CPU Blocking $t4
(lw, 1884, $t4, 4, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 5/22

Clock Cycle 218:
 Current CPU Blocking $t4
(lw, 1884, $t4, 5, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 6/22

Clock Cycle 219:
 Current CPU Blocking $t4
(lw, 1884, $t4, 6, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 7/22

Clock Cycle 220:
 Current CPU Blocking $t4
(lw, 1884, $t4, 7, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 8/22

Clock Cycle 221:
 Current CPU Blocking $t4
(lw, 1884, $t4, 8, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 9/22

Clock Cycle 222:
 Current CPU Blocking $t4
(lw, 1884, $t4, 9, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 10/22

Clock Cycle 223:
 Current CPU Blocking $t4
(lw, 1884, $t4, 10, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 11/22

Clock Cycle 224:
 Current CPU Blocking $t4
(lw, 1884, $t4, 11, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 12/22

Clock Cycle 225:
 Current CPU Blocking $t4
(lw, 1884, $t4, 12, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 13/22

Clock Cycle 226:
 Current CPU Blocking $t4
(lw, 1884, $t4, 13, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 14/22

Clock Cycle 227:
 Current CPU Blocking $t4
(lw, 1884, $t4, 14, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 15/22

Clock Cycle 228:
 Current CPU Blocking $t4
(lw, 1884, $t4, 15, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 16/22

Clock Cycle 229:
 Current CPU Blocking $t4
(lw, 1884, $t4, 16, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 17/22

Clock Cycle 230:
 Current CPU Blocking $t4
(lw, 1884, $t4, 17, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 18/22

Clock Cycle 231:
 Current CPU Blocking $t4
(lw, 1884, $t4, 18, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 19/22

Clock Cycle 232:
 Current CPU Blocking $t4
(lw, 1884, $t4, 19, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 20/22

Clock Cycle 233:
 Current CPU Blocking $t4
(lw, 1884, $t4, 20, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 21/22

Clock Cycle 234:
 Current CPU Blocking $t4
(lw, 1884, $t4, 21, 22, 57, )(sw, 3072, 0, 0, 0, 58, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1884 $t4 on Line 57

Clock Cycle 235:
 Current CPU Blocking $t4
(sw, 3072, 0, 0, 0, 58, )
Started sw 3072 0 on Line 58
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t4,3624
$t2 = 3624

Clock Cycle 236:
 Current CPU Blocking 
(sw, 3072, 0, 1, 12, 58, )
Completed 2/12
DRAM Request(Write) Issued for sw 1660 0 on Line 60

Clock Cycle 237:
 Current CPU Blocking 
(sw, 3072, 0, 2, 12, 58, )(sw, 1660, 0, 0, 0, 60, )
Completed 3/12
DRAM Request(Write) Issued for sw 2732 0 on Line 61

Clock Cycle 238:
 Current CPU Blocking 
(sw, 3072, 0, 3, 12, 58, )(sw, 1660, 0, 0, 0, 60, )(sw, 2732, 0, 0, 0, 61, )
Completed 4/12
DRAM Request(Read) Issued for lw 1520 $t1 on Line 62

Clock Cycle 239:
 Current CPU Blocking 
(sw, 3072, 0, 4, 12, 58, )(sw, 1660, 0, 0, 0, 60, )(sw, 2732, 0, 0, 0, 61, )(lw, 1520, $t1, 0, 0, 62, )
Completed 5/12
DRAM Request(Write) Issued for sw 1264 0 on Line 63

Clock Cycle 240:
 Current CPU Blocking 
(sw, 3072, 0, 5, 12, 58, )(sw, 1660, 0, 0, 0, 60, )(sw, 2732, 0, 0, 0, 61, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )
Completed 6/12
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 241:
 Current CPU Blocking 
(sw, 3072, 0, 6, 12, 58, )(sw, 1660, 0, 0, 0, 60, )(sw, 2732, 0, 0, 0, 61, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )
Completed 7/12
DRAM Request(Read) Issued for lw 112 $t3 on Line 65

Clock Cycle 242:
 Current CPU Blocking 
(sw, 3072, 0, 7, 12, 58, )(sw, 1660, 0, 0, 0, 60, )(sw, 2732, 0, 0, 0, 61, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 8/12
DRAM Request(Read) Issued for lw 2848 $t2 on Line 66

Clock Cycle 243:
 Current CPU Blocking 
(sw, 3072, 0, 8, 12, 58, )(sw, 1660, 0, 0, 0, 60, )(sw, 2732, 0, 0, 0, 61, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )(lw, 2848, $t2, 0, 0, 66, )
Completed 9/12

Clock Cycle 244:
 Current CPU Blocking $t2
(sw, 3072, 0, 9, 12, 58, )(sw, 2732, 0, 0, 0, 61, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )(lw, 2848, $t2, 0, 0, 66, )
Completed 10/12

Clock Cycle 245:
 Current CPU Blocking $t2
(sw, 3072, 0, 10, 12, 58, )(sw, 2732, 0, 0, 0, 61, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )(lw, 2848, $t2, 0, 0, 66, )
Completed 11/12

Clock Cycle 246:
 Current CPU Blocking $t2
(sw, 3072, 0, 11, 12, 58, )(sw, 2732, 0, 0, 0, 61, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )(lw, 2848, $t2, 0, 0, 66, )
Completed 12/12
Finished Instruction sw 3072 0 on Line 58

Clock Cycle 247:
 Current CPU Blocking $t2
(sw, 2732, 0, 0, 0, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Started sw 2732 0 on Line 61
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 248:
 Current CPU Blocking $t2
(sw, 2732, 0, 1, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 2/22

Clock Cycle 249:
 Current CPU Blocking $t2
(sw, 2732, 0, 2, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 3/22

Clock Cycle 250:
 Current CPU Blocking $t2
(sw, 2732, 0, 3, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 4/22

Clock Cycle 251:
 Current CPU Blocking $t2
(sw, 2732, 0, 4, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 5/22

Clock Cycle 252:
 Current CPU Blocking $t2
(sw, 2732, 0, 5, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 6/22

Clock Cycle 253:
 Current CPU Blocking $t2
(sw, 2732, 0, 6, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 7/22

Clock Cycle 254:
 Current CPU Blocking $t2
(sw, 2732, 0, 7, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 8/22

Clock Cycle 255:
 Current CPU Blocking $t2
(sw, 2732, 0, 8, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 9/22

Clock Cycle 256:
 Current CPU Blocking $t2
(sw, 2732, 0, 9, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 10/22

Clock Cycle 257:
 Current CPU Blocking $t2
(sw, 2732, 0, 10, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 11/22

Clock Cycle 258:
 Current CPU Blocking $t2
(sw, 2732, 0, 11, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 12/22

Clock Cycle 259:
 Current CPU Blocking $t2
(sw, 2732, 0, 12, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 13/22

Clock Cycle 260:
 Current CPU Blocking $t2
(sw, 2732, 0, 13, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 14/22

Clock Cycle 261:
 Current CPU Blocking $t2
(sw, 2732, 0, 14, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 15/22

Clock Cycle 262:
 Current CPU Blocking $t2
(sw, 2732, 0, 15, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 16/22

Clock Cycle 263:
 Current CPU Blocking $t2
(sw, 2732, 0, 16, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 17/22

Clock Cycle 264:
 Current CPU Blocking $t2
(sw, 2732, 0, 17, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 18/22

Clock Cycle 265:
 Current CPU Blocking $t2
(sw, 2732, 0, 18, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 19/22

Clock Cycle 266:
 Current CPU Blocking $t2
(sw, 2732, 0, 19, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 20/22

Clock Cycle 267:
 Current CPU Blocking $t2
(sw, 2732, 0, 20, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 21/22

Clock Cycle 268:
 Current CPU Blocking $t2
(sw, 2732, 0, 21, 22, 61, )(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 22/22
Finished Instruction sw 2732 0 on Line 61

Clock Cycle 269:
 Current CPU Blocking $t2
(lw, 2848, $t2, 0, 0, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Started lw 2848 $t2 on Line 66
Completed 1/2

Clock Cycle 270:
 Current CPU Blocking $t2
(lw, 2848, $t2, 1, 2, 66, )(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2848 $t2 on Line 66

Clock Cycle 271:
 Current CPU Blocking $t2
(sw, 1660, 0, 0, 0, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Started sw 1660 0 on Line 60
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub$t2,$t2,$t4
$t2 = 0

Clock Cycle 272:
 Current CPU Blocking 
(sw, 1660, 0, 1, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 2/22
slt$t4,$t2,$t2
$t4 = 0

Clock Cycle 273:
 Current CPU Blocking 
(sw, 1660, 0, 2, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 3/22

Clock Cycle 274:
 Current CPU Blocking $t3
(sw, 1660, 0, 3, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 4/22

Clock Cycle 275:
 Current CPU Blocking $t3
(sw, 1660, 0, 4, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 5/22

Clock Cycle 276:
 Current CPU Blocking $t3
(sw, 1660, 0, 5, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 6/22

Clock Cycle 277:
 Current CPU Blocking $t3
(sw, 1660, 0, 6, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 7/22

Clock Cycle 278:
 Current CPU Blocking $t3
(sw, 1660, 0, 7, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 8/22

Clock Cycle 279:
 Current CPU Blocking $t3
(sw, 1660, 0, 8, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 9/22

Clock Cycle 280:
 Current CPU Blocking $t3
(sw, 1660, 0, 9, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 10/22

Clock Cycle 281:
 Current CPU Blocking $t3
(sw, 1660, 0, 10, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 11/22

Clock Cycle 282:
 Current CPU Blocking $t3
(sw, 1660, 0, 11, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 12/22

Clock Cycle 283:
 Current CPU Blocking $t3
(sw, 1660, 0, 12, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 13/22

Clock Cycle 284:
 Current CPU Blocking $t3
(sw, 1660, 0, 13, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 14/22

Clock Cycle 285:
 Current CPU Blocking $t3
(sw, 1660, 0, 14, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 15/22

Clock Cycle 286:
 Current CPU Blocking $t3
(sw, 1660, 0, 15, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 16/22

Clock Cycle 287:
 Current CPU Blocking $t3
(sw, 1660, 0, 16, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 17/22

Clock Cycle 288:
 Current CPU Blocking $t3
(sw, 1660, 0, 17, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 18/22

Clock Cycle 289:
 Current CPU Blocking $t3
(sw, 1660, 0, 18, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 19/22

Clock Cycle 290:
 Current CPU Blocking $t3
(sw, 1660, 0, 19, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 20/22

Clock Cycle 291:
 Current CPU Blocking $t3
(sw, 1660, 0, 20, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 21/22

Clock Cycle 292:
 Current CPU Blocking $t3
(sw, 1660, 0, 21, 22, 60, )(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 22/22
Finished Instruction sw 1660 0 on Line 60

Clock Cycle 293:
 Current CPU Blocking $t3
(lw, 1520, $t1, 0, 0, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Started lw 1520 $t1 on Line 62
Completed 1/2

Clock Cycle 294:
 Current CPU Blocking $t3
(lw, 1520, $t1, 1, 2, 62, )(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1520 $t1 on Line 62

Clock Cycle 295:
 Current CPU Blocking $t3
(sw, 1264, 0, 0, 0, 63, )(lw, 112, $t3, 0, 0, 65, )
Started sw 1264 0 on Line 63
Completed 1/2

Clock Cycle 296:
 Current CPU Blocking $t3
(sw, 1264, 0, 1, 2, 63, )(lw, 112, $t3, 0, 0, 65, )
Completed 2/2
Finished Instruction sw 1264 0 on Line 63

Clock Cycle 297:
 Current CPU Blocking $t3
(lw, 112, $t3, 0, 0, 65, )
Started lw 112 $t3 on Line 65
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 298:
 Current CPU Blocking $t3
(lw, 112, $t3, 1, 22, 65, )
Completed 2/22

Clock Cycle 299:
 Current CPU Blocking $t3
(lw, 112, $t3, 2, 22, 65, )
Completed 3/22

Clock Cycle 300:
 Current CPU Blocking $t3
(lw, 112, $t3, 3, 22, 65, )
Completed 4/22

Clock Cycle 301:
 Current CPU Blocking $t3
(lw, 112, $t3, 4, 22, 65, )
Completed 5/22

Clock Cycle 302:
 Current CPU Blocking $t3
(lw, 112, $t3, 5, 22, 65, )
Completed 6/22

Clock Cycle 303:
 Current CPU Blocking $t3
(lw, 112, $t3, 6, 22, 65, )
Completed 7/22

Clock Cycle 304:
 Current CPU Blocking $t3
(lw, 112, $t3, 7, 22, 65, )
Completed 8/22

Clock Cycle 305:
 Current CPU Blocking $t3
(lw, 112, $t3, 8, 22, 65, )
Completed 9/22

Clock Cycle 306:
 Current CPU Blocking $t3
(lw, 112, $t3, 9, 22, 65, )
Completed 10/22

Clock Cycle 307:
 Current CPU Blocking $t3
(lw, 112, $t3, 10, 22, 65, )
Completed 11/22

Clock Cycle 308:
 Current CPU Blocking $t3
(lw, 112, $t3, 11, 22, 65, )
Completed 12/22

Clock Cycle 309:
 Current CPU Blocking $t3
(lw, 112, $t3, 12, 22, 65, )
Completed 13/22

Clock Cycle 310:
 Current CPU Blocking $t3
(lw, 112, $t3, 13, 22, 65, )
Completed 14/22

Clock Cycle 311:
 Current CPU Blocking $t3
(lw, 112, $t3, 14, 22, 65, )
Completed 15/22

Clock Cycle 312:
 Current CPU Blocking $t3
(lw, 112, $t3, 15, 22, 65, )
Completed 16/22

Clock Cycle 313:
 Current CPU Blocking $t3
(lw, 112, $t3, 16, 22, 65, )
Completed 17/22

Clock Cycle 314:
 Current CPU Blocking $t3
(lw, 112, $t3, 17, 22, 65, )
Completed 18/22

Clock Cycle 315:
 Current CPU Blocking $t3
(lw, 112, $t3, 18, 22, 65, )
Completed 19/22

Clock Cycle 316:
 Current CPU Blocking $t3
(lw, 112, $t3, 19, 22, 65, )
Completed 20/22

Clock Cycle 317:
 Current CPU Blocking $t3
(lw, 112, $t3, 20, 22, 65, )
Completed 21/22

Clock Cycle 318:
 Current CPU Blocking $t3
(lw, 112, $t3, 21, 22, 65, )
Completed 22/22
$t3 = 0
Finished Instruction lw 112 $t3 on Line 65

Clock Cycle 319:
 Current CPU Blocking $t3

add$t0,$t3,$t4
$t0 = 0

Clock Cycle 320:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3864 0 on Line 70

Clock Cycle 321:
 Current CPU Blocking 
(sw, 3864, 0, 0, 0, 70, )
Started sw 3864 0 on Line 70
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2048 $t0 on Line 71

Clock Cycle 322:
 Current CPU Blocking 
(sw, 3864, 0, 1, 12, 70, )(lw, 2048, $t0, 0, 0, 71, )
Completed 2/12

Clock Cycle 323:
 Current CPU Blocking $t0
(sw, 3864, 0, 2, 12, 70, )(lw, 2048, $t0, 0, 0, 71, )
Completed 3/12

Clock Cycle 324:
 Current CPU Blocking $t0
(sw, 3864, 0, 3, 12, 70, )(lw, 2048, $t0, 0, 0, 71, )
Completed 4/12

Clock Cycle 325:
 Current CPU Blocking $t0
(sw, 3864, 0, 4, 12, 70, )(lw, 2048, $t0, 0, 0, 71, )
Completed 5/12

Clock Cycle 326:
 Current CPU Blocking $t0
(sw, 3864, 0, 5, 12, 70, )(lw, 2048, $t0, 0, 0, 71, )
Completed 6/12

Clock Cycle 327:
 Current CPU Blocking $t0
(sw, 3864, 0, 6, 12, 70, )(lw, 2048, $t0, 0, 0, 71, )
Completed 7/12

Clock Cycle 328:
 Current CPU Blocking $t0
(sw, 3864, 0, 7, 12, 70, )(lw, 2048, $t0, 0, 0, 71, )
Completed 8/12

Clock Cycle 329:
 Current CPU Blocking $t0
(sw, 3864, 0, 8, 12, 70, )(lw, 2048, $t0, 0, 0, 71, )
Completed 9/12

Clock Cycle 330:
 Current CPU Blocking $t0
(sw, 3864, 0, 9, 12, 70, )(lw, 2048, $t0, 0, 0, 71, )
Completed 10/12

Clock Cycle 331:
 Current CPU Blocking $t0
(sw, 3864, 0, 10, 12, 70, )(lw, 2048, $t0, 0, 0, 71, )
Completed 11/12

Clock Cycle 332:
 Current CPU Blocking $t0
(sw, 3864, 0, 11, 12, 70, )(lw, 2048, $t0, 0, 0, 71, )
Completed 12/12
Finished Instruction sw 3864 0 on Line 70

Clock Cycle 333:
 Current CPU Blocking $t0
(lw, 2048, $t0, 0, 0, 71, )
Started lw 2048 $t0 on Line 71
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 334:
 Current CPU Blocking $t0
(lw, 2048, $t0, 1, 22, 71, )
Completed 2/22

Clock Cycle 335:
 Current CPU Blocking $t0
(lw, 2048, $t0, 2, 22, 71, )
Completed 3/22

Clock Cycle 336:
 Current CPU Blocking $t0
(lw, 2048, $t0, 3, 22, 71, )
Completed 4/22

Clock Cycle 337:
 Current CPU Blocking $t0
(lw, 2048, $t0, 4, 22, 71, )
Completed 5/22

Clock Cycle 338:
 Current CPU Blocking $t0
(lw, 2048, $t0, 5, 22, 71, )
Completed 6/22

Clock Cycle 339:
 Current CPU Blocking $t0
(lw, 2048, $t0, 6, 22, 71, )
Completed 7/22

Clock Cycle 340:
 Current CPU Blocking $t0
(lw, 2048, $t0, 7, 22, 71, )
Completed 8/22

Clock Cycle 341:
 Current CPU Blocking $t0
(lw, 2048, $t0, 8, 22, 71, )
Completed 9/22

Clock Cycle 342:
 Current CPU Blocking $t0
(lw, 2048, $t0, 9, 22, 71, )
Completed 10/22

Clock Cycle 343:
 Current CPU Blocking $t0
(lw, 2048, $t0, 10, 22, 71, )
Completed 11/22

Clock Cycle 344:
 Current CPU Blocking $t0
(lw, 2048, $t0, 11, 22, 71, )
Completed 12/22

Clock Cycle 345:
 Current CPU Blocking $t0
(lw, 2048, $t0, 12, 22, 71, )
Completed 13/22

Clock Cycle 346:
 Current CPU Blocking $t0
(lw, 2048, $t0, 13, 22, 71, )
Completed 14/22

Clock Cycle 347:
 Current CPU Blocking $t0
(lw, 2048, $t0, 14, 22, 71, )
Completed 15/22

Clock Cycle 348:
 Current CPU Blocking $t0
(lw, 2048, $t0, 15, 22, 71, )
Completed 16/22

Clock Cycle 349:
 Current CPU Blocking $t0
(lw, 2048, $t0, 16, 22, 71, )
Completed 17/22

Clock Cycle 350:
 Current CPU Blocking $t0
(lw, 2048, $t0, 17, 22, 71, )
Completed 18/22

Clock Cycle 351:
 Current CPU Blocking $t0
(lw, 2048, $t0, 18, 22, 71, )
Completed 19/22

Clock Cycle 352:
 Current CPU Blocking $t0
(lw, 2048, $t0, 19, 22, 71, )
Completed 20/22

Clock Cycle 353:
 Current CPU Blocking $t0
(lw, 2048, $t0, 20, 22, 71, )
Completed 21/22

Clock Cycle 354:
 Current CPU Blocking $t0
(lw, 2048, $t0, 21, 22, 71, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2048 $t0 on Line 71

Clock Cycle 355:
 Current CPU Blocking $t0

mul$t0,$t2,$t1
$t0 = 0

Clock Cycle 356:
 Current CPU Blocking 

addi$t4,$t0,928
$t4 = 928

Clock Cycle 357:
 Current CPU Blocking 

sub$t2,$t3,$t2
$t2 = 0

Clock Cycle 358:
 Current CPU Blocking 

mul$t4,$t4,$t0
$t4 = 0

Clock Cycle 359:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3520 $t2 on Line 76

Clock Cycle 360:
 Current CPU Blocking 
(lw, 3520, $t2, 0, 0, 76, )
Started lw 3520 $t2 on Line 76
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 361:
 Current CPU Blocking $t2
(lw, 3520, $t2, 1, 12, 76, )
Completed 2/12

Clock Cycle 362:
 Current CPU Blocking $t2
(lw, 3520, $t2, 2, 12, 76, )
Completed 3/12

Clock Cycle 363:
 Current CPU Blocking $t2
(lw, 3520, $t2, 3, 12, 76, )
Completed 4/12

Clock Cycle 364:
 Current CPU Blocking $t2
(lw, 3520, $t2, 4, 12, 76, )
Completed 5/12

Clock Cycle 365:
 Current CPU Blocking $t2
(lw, 3520, $t2, 5, 12, 76, )
Completed 6/12

Clock Cycle 366:
 Current CPU Blocking $t2
(lw, 3520, $t2, 6, 12, 76, )
Completed 7/12

Clock Cycle 367:
 Current CPU Blocking $t2
(lw, 3520, $t2, 7, 12, 76, )
Completed 8/12

Clock Cycle 368:
 Current CPU Blocking $t2
(lw, 3520, $t2, 8, 12, 76, )
Completed 9/12

Clock Cycle 369:
 Current CPU Blocking $t2
(lw, 3520, $t2, 9, 12, 76, )
Completed 10/12

Clock Cycle 370:
 Current CPU Blocking $t2
(lw, 3520, $t2, 10, 12, 76, )
Completed 11/12

Clock Cycle 371:
 Current CPU Blocking $t2
(lw, 3520, $t2, 11, 12, 76, )
Completed 12/12
$t2 = 0
Finished Instruction lw 3520 $t2 on Line 76

Clock Cycle 372:
 Current CPU Blocking $t2

mul$t0,$t3,$t2
$t0 = 0

Clock Cycle 373:
 Current CPU Blocking 

sub$t4,$t4,$t0
$t4 = 0

Clock Cycle 374:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 816 $t1 on Line 79

Clock Cycle 375:
 Current CPU Blocking 
(lw, 816, $t1, 0, 0, 79, )
Started lw 816 $t1 on Line 79
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t0,$t2,$t3
$t0 = 0

Clock Cycle 376:
 Current CPU Blocking 
(lw, 816, $t1, 1, 12, 79, )
Completed 2/12
sub$t4,$t2,$t4
$t4 = 0

Clock Cycle 377:
 Current CPU Blocking 
(lw, 816, $t1, 2, 12, 79, )
Completed 3/12
DRAM Request(Read) Issued for lw 1776 $t3 on Line 82

Clock Cycle 378:
 Current CPU Blocking 
(lw, 816, $t1, 3, 12, 79, )(lw, 1776, $t3, 0, 0, 82, )
Completed 4/12

Clock Cycle 379:
 Current CPU Blocking $t1
(lw, 816, $t1, 4, 12, 79, )(lw, 1776, $t3, 0, 0, 82, )
Completed 5/12

Clock Cycle 380:
 Current CPU Blocking $t1
(lw, 816, $t1, 5, 12, 79, )(lw, 1776, $t3, 0, 0, 82, )
Completed 6/12

Clock Cycle 381:
 Current CPU Blocking $t1
(lw, 816, $t1, 6, 12, 79, )(lw, 1776, $t3, 0, 0, 82, )
Completed 7/12

Clock Cycle 382:
 Current CPU Blocking $t1
(lw, 816, $t1, 7, 12, 79, )(lw, 1776, $t3, 0, 0, 82, )
Completed 8/12

Clock Cycle 383:
 Current CPU Blocking $t1
(lw, 816, $t1, 8, 12, 79, )(lw, 1776, $t3, 0, 0, 82, )
Completed 9/12

Clock Cycle 384:
 Current CPU Blocking $t1
(lw, 816, $t1, 9, 12, 79, )(lw, 1776, $t3, 0, 0, 82, )
Completed 10/12

Clock Cycle 385:
 Current CPU Blocking $t1
(lw, 816, $t1, 10, 12, 79, )(lw, 1776, $t3, 0, 0, 82, )
Completed 11/12

Clock Cycle 386:
 Current CPU Blocking $t1
(lw, 816, $t1, 11, 12, 79, )(lw, 1776, $t3, 0, 0, 82, )
Completed 12/12
$t1 = 0
Finished Instruction lw 816 $t1 on Line 79

Clock Cycle 387:
 Current CPU Blocking $t1
(lw, 1776, $t3, 0, 0, 82, )
Started lw 1776 $t3 on Line 82
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub$t0,$t0,$t1
$t0 = 0

Clock Cycle 388:
 Current CPU Blocking 
(lw, 1776, $t3, 1, 12, 82, )
Completed 2/12
addi$t2,$t2,2384
$t2 = 2384

Clock Cycle 389:
 Current CPU Blocking 
(lw, 1776, $t3, 2, 12, 82, )
Completed 3/12

Clock Cycle 390:
 Current CPU Blocking $t3
(lw, 1776, $t3, 3, 12, 82, )
Completed 4/12

Clock Cycle 391:
 Current CPU Blocking $t3
(lw, 1776, $t3, 4, 12, 82, )
Completed 5/12

Clock Cycle 392:
 Current CPU Blocking $t3
(lw, 1776, $t3, 5, 12, 82, )
Completed 6/12

Clock Cycle 393:
 Current CPU Blocking $t3
(lw, 1776, $t3, 6, 12, 82, )
Completed 7/12

Clock Cycle 394:
 Current CPU Blocking $t3
(lw, 1776, $t3, 7, 12, 82, )
Completed 8/12

Clock Cycle 395:
 Current CPU Blocking $t3
(lw, 1776, $t3, 8, 12, 82, )
Completed 9/12

Clock Cycle 396:
 Current CPU Blocking $t3
(lw, 1776, $t3, 9, 12, 82, )
Completed 10/12

Clock Cycle 397:
 Current CPU Blocking $t3
(lw, 1776, $t3, 10, 12, 82, )
Completed 11/12

Clock Cycle 398:
 Current CPU Blocking $t3
(lw, 1776, $t3, 11, 12, 82, )
Completed 12/12
$t3 = 0
Finished Instruction lw 1776 $t3 on Line 82

Clock Cycle 399:
 Current CPU Blocking $t3

mul$t3,$t2,$t2
$t3 = 5683456

Clock Cycle 400:
 Current CPU Blocking 

mul$t1,$t1,$t3
$t1 = 0

Clock Cycle 401:
 Current CPU Blocking 

addi$t2,$t4,1296
$t2 = 1296

Clock Cycle 402:
 Current CPU Blocking 

mul$t3,$t3,$t3
$t3 = -776929280

Clock Cycle 403:
 Current CPU Blocking 

sub$t0,$t1,$t4
$t0 = 0

Clock Cycle 404:
 Current CPU Blocking 

sub$t3,$t0,$t3
$t3 = 776929280

Clock Cycle 405:
 Current CPU Blocking 

add$t3,$t0,$t2
$t3 = 1296

Clock Cycle 406:
 Current CPU Blocking 

slt$t0,$t0,$t4
$t0 = 0

Clock Cycle 407:
 Current CPU Blocking 

add$t1,$t0,$t0
$t1 = 0

Clock Cycle 408:
 Current CPU Blocking 

slt$t0,$t2,$t1
$t0 = 0

Clock Cycle 409:
 Current CPU Blocking 

slt$t0,$t4,$t0
$t0 = 0

Clock Cycle 410:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3264 $t3 on Line 96

Clock Cycle 411:
 Current CPU Blocking 
(lw, 3264, $t3, 0, 0, 96, )
Started lw 3264 $t3 on Line 96
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 412:
 Current CPU Blocking $t3
(lw, 3264, $t3, 1, 12, 96, )
Completed 2/12

Clock Cycle 413:
 Current CPU Blocking $t3
(lw, 3264, $t3, 2, 12, 96, )
Completed 3/12

Clock Cycle 414:
 Current CPU Blocking $t3
(lw, 3264, $t3, 3, 12, 96, )
Completed 4/12

Clock Cycle 415:
 Current CPU Blocking $t3
(lw, 3264, $t3, 4, 12, 96, )
Completed 5/12

Clock Cycle 416:
 Current CPU Blocking $t3
(lw, 3264, $t3, 5, 12, 96, )
Completed 6/12

Clock Cycle 417:
 Current CPU Blocking $t3
(lw, 3264, $t3, 6, 12, 96, )
Completed 7/12

Clock Cycle 418:
 Current CPU Blocking $t3
(lw, 3264, $t3, 7, 12, 96, )
Completed 8/12

Clock Cycle 419:
 Current CPU Blocking $t3
(lw, 3264, $t3, 8, 12, 96, )
Completed 9/12

Clock Cycle 420:
 Current CPU Blocking $t3
(lw, 3264, $t3, 9, 12, 96, )
Completed 10/12

Clock Cycle 421:
 Current CPU Blocking $t3
(lw, 3264, $t3, 10, 12, 96, )
Completed 11/12

Clock Cycle 422:
 Current CPU Blocking $t3
(lw, 3264, $t3, 11, 12, 96, )
Completed 12/12
$t3 = 0
Finished Instruction lw 3264 $t3 on Line 96

Clock Cycle 423:
 Current CPU Blocking $t3

addi$t0,$t3,3772
$t0 = 3772

Clock Cycle 424:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1884 $t3 on Line 98

Clock Cycle 425:
 Current CPU Blocking 
(lw, 1884, $t3, 0, 0, 98, )
Started lw 1884 $t3 on Line 98
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 426:
 Current CPU Blocking $t3
(lw, 1884, $t3, 1, 12, 98, )
Completed 2/12

Clock Cycle 427:
 Current CPU Blocking $t3
(lw, 1884, $t3, 2, 12, 98, )
Completed 3/12

Clock Cycle 428:
 Current CPU Blocking $t3
(lw, 1884, $t3, 3, 12, 98, )
Completed 4/12

Clock Cycle 429:
 Current CPU Blocking $t3
(lw, 1884, $t3, 4, 12, 98, )
Completed 5/12

Clock Cycle 430:
 Current CPU Blocking $t3
(lw, 1884, $t3, 5, 12, 98, )
Completed 6/12

Clock Cycle 431:
 Current CPU Blocking $t3
(lw, 1884, $t3, 6, 12, 98, )
Completed 7/12

Clock Cycle 432:
 Current CPU Blocking $t3
(lw, 1884, $t3, 7, 12, 98, )
Completed 8/12

Clock Cycle 433:
 Current CPU Blocking $t3
(lw, 1884, $t3, 8, 12, 98, )
Completed 9/12

Clock Cycle 434:
 Current CPU Blocking $t3
(lw, 1884, $t3, 9, 12, 98, )
Completed 10/12

Clock Cycle 435:
 Current CPU Blocking $t3
(lw, 1884, $t3, 10, 12, 98, )
Completed 11/12

Clock Cycle 436:
 Current CPU Blocking $t3
(lw, 1884, $t3, 11, 12, 98, )
Completed 12/12
$t3 = 0
Finished Instruction lw 1884 $t3 on Line 98

Clock Cycle 437:
 Current CPU Blocking $t3

slt$t0,$t3,$t2
$t0 = 1

Clock Cycle 438:
 Current CPU Blocking 

slt$t0,$t2,$t0
$t0 = 0

Clock Cycle 439:
 Current CPU Blocking 

slt$t3,$t0,$t1
$t3 = 0

Clock Cycle 440:
 Current CPU Blocking 

slt$t0,$t2,$t0
$t0 = 0

Clock Cycle 441:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2868 $t2 on Line 103

Clock Cycle 442:
 Current CPU Blocking 
(lw, 2868, $t2, 0, 0, 103, )
Started lw 2868 $t2 on Line 103
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3300 $t4 on Line 104

Clock Cycle 443:
 Current CPU Blocking 
(lw, 2868, $t2, 1, 12, 103, )(lw, 3300, $t4, 0, 0, 104, )
Completed 2/12
DRAM Request(Write) Issued for sw 176 0 on Line 105

Clock Cycle 444:
 Current CPU Blocking 
(lw, 2868, $t2, 2, 12, 103, )(lw, 3300, $t4, 0, 0, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 3/12

Clock Cycle 445:
 Current CPU Blocking $t4
(lw, 2868, $t2, 3, 12, 103, )(lw, 3300, $t4, 0, 0, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 4/12

Clock Cycle 446:
 Current CPU Blocking $t4
(lw, 2868, $t2, 4, 12, 103, )(lw, 3300, $t4, 0, 0, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 5/12

Clock Cycle 447:
 Current CPU Blocking $t4
(lw, 2868, $t2, 5, 12, 103, )(lw, 3300, $t4, 0, 0, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 6/12

Clock Cycle 448:
 Current CPU Blocking $t4
(lw, 2868, $t2, 6, 12, 103, )(lw, 3300, $t4, 0, 0, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 7/12

Clock Cycle 449:
 Current CPU Blocking $t4
(lw, 2868, $t2, 7, 12, 103, )(lw, 3300, $t4, 0, 0, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 8/12

Clock Cycle 450:
 Current CPU Blocking $t4
(lw, 2868, $t2, 8, 12, 103, )(lw, 3300, $t4, 0, 0, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 9/12

Clock Cycle 451:
 Current CPU Blocking $t4
(lw, 2868, $t2, 9, 12, 103, )(lw, 3300, $t4, 0, 0, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 10/12

Clock Cycle 452:
 Current CPU Blocking $t4
(lw, 2868, $t2, 10, 12, 103, )(lw, 3300, $t4, 0, 0, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 11/12

Clock Cycle 453:
 Current CPU Blocking $t4
(lw, 2868, $t2, 11, 12, 103, )(lw, 3300, $t4, 0, 0, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 12/12
$t2 = 0
Finished Instruction lw 2868 $t2 on Line 103

Clock Cycle 454:
 Current CPU Blocking $t4
(lw, 3300, $t4, 0, 0, 104, )(sw, 176, 0, 0, 0, 105, )
Started lw 3300 $t4 on Line 104
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 455:
 Current CPU Blocking $t4
(lw, 3300, $t4, 1, 12, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 2/12

Clock Cycle 456:
 Current CPU Blocking $t4
(lw, 3300, $t4, 2, 12, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 3/12

Clock Cycle 457:
 Current CPU Blocking $t4
(lw, 3300, $t4, 3, 12, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 4/12

Clock Cycle 458:
 Current CPU Blocking $t4
(lw, 3300, $t4, 4, 12, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 5/12

Clock Cycle 459:
 Current CPU Blocking $t4
(lw, 3300, $t4, 5, 12, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 6/12

Clock Cycle 460:
 Current CPU Blocking $t4
(lw, 3300, $t4, 6, 12, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 7/12

Clock Cycle 461:
 Current CPU Blocking $t4
(lw, 3300, $t4, 7, 12, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 8/12

Clock Cycle 462:
 Current CPU Blocking $t4
(lw, 3300, $t4, 8, 12, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 9/12

Clock Cycle 463:
 Current CPU Blocking $t4
(lw, 3300, $t4, 9, 12, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 10/12

Clock Cycle 464:
 Current CPU Blocking $t4
(lw, 3300, $t4, 10, 12, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 11/12

Clock Cycle 465:
 Current CPU Blocking $t4
(lw, 3300, $t4, 11, 12, 104, )(sw, 176, 0, 0, 0, 105, )
Completed 12/12
$t4 = 0
Finished Instruction lw 3300 $t4 on Line 104

Clock Cycle 466:
 Current CPU Blocking $t4
(sw, 176, 0, 0, 0, 105, )
Started sw 176 0 on Line 105
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t2,2368
$t4 = 2368

Clock Cycle 467:
 Current CPU Blocking 
(sw, 176, 0, 1, 12, 105, )
Completed 2/12
add$t1,$t3,$t4
$t1 = 2368

Clock Cycle 468:
 Current CPU Blocking 
(sw, 176, 0, 2, 12, 105, )
Completed 3/12
sub$t0,$t0,$t1
$t0 = -2368

Clock Cycle 469:
 Current CPU Blocking 
(sw, 176, 0, 3, 12, 105, )
Completed 4/12
addi$t0,$t2,308
$t0 = 308

Clock Cycle 470:
 Current CPU Blocking 
(sw, 176, 0, 4, 12, 105, )
Completed 5/12
DRAM Request(Write) Issued for sw 1824 308 on Line 110

Clock Cycle 471:
 Current CPU Blocking 
(sw, 176, 0, 5, 12, 105, )(sw, 1824, 308, 0, 0, 110, )
Completed 6/12
slt$t3,$t4,$t1
$t3 = 0

Clock Cycle 472:
 Current CPU Blocking 
(sw, 176, 0, 6, 12, 105, )(sw, 1824, 308, 0, 0, 110, )
Completed 7/12
DRAM Request(Read) Issued for lw 2036 $t0 on Line 112

Clock Cycle 473:
 Current CPU Blocking 
(sw, 176, 0, 7, 12, 105, )(sw, 1824, 308, 0, 0, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 8/12

Clock Cycle 474:
 Current CPU Blocking $t0
(sw, 176, 0, 8, 12, 105, )(sw, 1824, 308, 0, 0, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 9/12

Clock Cycle 475:
 Current CPU Blocking $t0
(sw, 176, 0, 9, 12, 105, )(sw, 1824, 308, 0, 0, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 10/12

Clock Cycle 476:
 Current CPU Blocking $t0
(sw, 176, 0, 10, 12, 105, )(sw, 1824, 308, 0, 0, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 11/12

Clock Cycle 477:
 Current CPU Blocking $t0
(sw, 176, 0, 11, 12, 105, )(sw, 1824, 308, 0, 0, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 12/12
Finished Instruction sw 176 0 on Line 105

Clock Cycle 478:
 Current CPU Blocking $t0
(sw, 1824, 308, 0, 0, 110, )(lw, 2036, $t0, 0, 0, 112, )
Started sw 1824 308 on Line 110
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 479:
 Current CPU Blocking $t0
(sw, 1824, 308, 1, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 2/22

Clock Cycle 480:
 Current CPU Blocking $t0
(sw, 1824, 308, 2, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 3/22

Clock Cycle 481:
 Current CPU Blocking $t0
(sw, 1824, 308, 3, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 4/22

Clock Cycle 482:
 Current CPU Blocking $t0
(sw, 1824, 308, 4, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 5/22

Clock Cycle 483:
 Current CPU Blocking $t0
(sw, 1824, 308, 5, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 6/22

Clock Cycle 484:
 Current CPU Blocking $t0
(sw, 1824, 308, 6, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 7/22

Clock Cycle 485:
 Current CPU Blocking $t0
(sw, 1824, 308, 7, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 8/22

Clock Cycle 486:
 Current CPU Blocking $t0
(sw, 1824, 308, 8, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 9/22

Clock Cycle 487:
 Current CPU Blocking $t0
(sw, 1824, 308, 9, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 10/22

Clock Cycle 488:
 Current CPU Blocking $t0
(sw, 1824, 308, 10, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 11/22

Clock Cycle 489:
 Current CPU Blocking $t0
(sw, 1824, 308, 11, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 12/22

Clock Cycle 490:
 Current CPU Blocking $t0
(sw, 1824, 308, 12, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 13/22

Clock Cycle 491:
 Current CPU Blocking $t0
(sw, 1824, 308, 13, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 14/22

Clock Cycle 492:
 Current CPU Blocking $t0
(sw, 1824, 308, 14, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 15/22

Clock Cycle 493:
 Current CPU Blocking $t0
(sw, 1824, 308, 15, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 16/22

Clock Cycle 494:
 Current CPU Blocking $t0
(sw, 1824, 308, 16, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 17/22

Clock Cycle 495:
 Current CPU Blocking $t0
(sw, 1824, 308, 17, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 18/22

Clock Cycle 496:
 Current CPU Blocking $t0
(sw, 1824, 308, 18, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 19/22

Clock Cycle 497:
 Current CPU Blocking $t0
(sw, 1824, 308, 19, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 20/22

Clock Cycle 498:
 Current CPU Blocking $t0
(sw, 1824, 308, 20, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 21/22

Clock Cycle 499:
 Current CPU Blocking $t0
(sw, 1824, 308, 21, 22, 110, )(lw, 2036, $t0, 0, 0, 112, )
Completed 22/22
Finished Instruction sw 1824 308 on Line 110

Clock Cycle 500:
 Current CPU Blocking $t0
(lw, 2036, $t0, 0, 0, 112, )
Started lw 2036 $t0 on Line 112
Completed 1/2

Clock Cycle 501:
 Current CPU Blocking $t0
(lw, 2036, $t0, 1, 2, 112, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2036 $t0 on Line 112

Clock Cycle 502:
 Current CPU Blocking $t0

add$t0,$t4,$t3
$t0 = 2368

Clock Cycle 503:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2832 $t1 on Line 114

Clock Cycle 504:
 Current CPU Blocking 
(lw, 2832, $t1, 0, 0, 114, )
Started lw 2832 $t1 on Line 114
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub$t2,$t4,$t0
$t2 = 0

Clock Cycle 505:
 Current CPU Blocking 
(lw, 2832, $t1, 1, 22, 114, )
Completed 2/22
DRAM Request(Write) Issued for sw 1712 0 on Line 116

Clock Cycle 506:
 Current CPU Blocking 
(lw, 2832, $t1, 2, 22, 114, )(sw, 1712, 0, 0, 0, 116, )
Completed 3/22
addi$t3,$t3,3068
$t3 = 3068

Clock Cycle 507:
 Current CPU Blocking 
(lw, 2832, $t1, 3, 22, 114, )(sw, 1712, 0, 0, 0, 116, )
Completed 4/22
addi$t0,$t0,3236
$t0 = 5604

Clock Cycle 508:
 Current CPU Blocking 
(lw, 2832, $t1, 4, 22, 114, )(sw, 1712, 0, 0, 0, 116, )
Completed 5/22
addi$t4,$t4,684
$t4 = 3052

Clock Cycle 509:
 Current CPU Blocking 
(lw, 2832, $t1, 5, 22, 114, )(sw, 1712, 0, 0, 0, 116, )
Completed 6/22
mul$t0,$t0,$t0
$t0 = 31404816

Clock Cycle 510:
 Current CPU Blocking 
(lw, 2832, $t1, 6, 22, 114, )(sw, 1712, 0, 0, 0, 116, )
Completed 7/22
DRAM Request(Write) Issued for sw 276 0 on Line 121

Clock Cycle 511:
 Current CPU Blocking 
(lw, 2832, $t1, 7, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 8/22

Clock Cycle 512:
 Current CPU Blocking $t1
(lw, 2832, $t1, 8, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 9/22

Clock Cycle 513:
 Current CPU Blocking $t1
(lw, 2832, $t1, 9, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 10/22
Memory at 1824 = 308

Clock Cycle 514:
 Current CPU Blocking $t1
(lw, 2832, $t1, 10, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 11/22

Clock Cycle 515:
 Current CPU Blocking $t1
(lw, 2832, $t1, 11, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 12/22

Clock Cycle 516:
 Current CPU Blocking $t1
(lw, 2832, $t1, 12, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 13/22

Clock Cycle 517:
 Current CPU Blocking $t1
(lw, 2832, $t1, 13, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 14/22

Clock Cycle 518:
 Current CPU Blocking $t1
(lw, 2832, $t1, 14, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 15/22

Clock Cycle 519:
 Current CPU Blocking $t1
(lw, 2832, $t1, 15, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 16/22

Clock Cycle 520:
 Current CPU Blocking $t1
(lw, 2832, $t1, 16, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 17/22

Clock Cycle 521:
 Current CPU Blocking $t1
(lw, 2832, $t1, 17, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 18/22

Clock Cycle 522:
 Current CPU Blocking $t1
(lw, 2832, $t1, 18, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 19/22

Clock Cycle 523:
 Current CPU Blocking $t1
(lw, 2832, $t1, 19, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 20/22

Clock Cycle 524:
 Current CPU Blocking $t1
(lw, 2832, $t1, 20, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 21/22

Clock Cycle 525:
 Current CPU Blocking $t1
(lw, 2832, $t1, 21, 22, 114, )(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2832 $t1 on Line 114

Clock Cycle 526:
 Current CPU Blocking $t1
(sw, 1712, 0, 0, 0, 116, )(sw, 276, 0, 0, 0, 121, )
Started sw 1712 0 on Line 116
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
add$t1,$t3,$t1
$t1 = 3068

Clock Cycle 527:
 Current CPU Blocking 
(sw, 1712, 0, 1, 12, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 2/12
mul$t3,$t3,$t2
$t3 = 0

Clock Cycle 528:
 Current CPU Blocking 
(sw, 1712, 0, 2, 12, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 3/12
sub$t0,$t1,$t4
$t0 = 16

Clock Cycle 529:
 Current CPU Blocking 
(sw, 1712, 0, 3, 12, 116, )(sw, 276, 0, 0, 0, 121, )
Completed 4/12
DRAM Request(Read) Issued for lw 1756 $t2 on Line 125

Clock Cycle 530:
 Current CPU Blocking 
(sw, 1712, 0, 4, 12, 116, )(lw, 1756, $t2, 0, 0, 125, )(sw, 276, 0, 0, 0, 121, )
Completed 5/12
addi$t0,$t1,3540
$t0 = 6608

Clock Cycle 531:
 Current CPU Blocking 
(sw, 1712, 0, 5, 12, 116, )(lw, 1756, $t2, 0, 0, 125, )(sw, 276, 0, 0, 0, 121, )
Completed 6/12
DRAM Request(Read) Issued for lw 1864 $t3 on Line 127

Clock Cycle 532:
 Current CPU Blocking 
(sw, 1712, 0, 6, 12, 116, )(lw, 1756, $t2, 0, 0, 125, )(lw, 1864, $t3, 0, 0, 127, )(sw, 276, 0, 0, 0, 121, )
Completed 7/12
sub$t1,$t1,$t0
$t1 = -3540

Clock Cycle 533:
 Current CPU Blocking 
(sw, 1712, 0, 7, 12, 116, )(lw, 1756, $t2, 0, 0, 125, )(lw, 1864, $t3, 0, 0, 127, )(sw, 276, 0, 0, 0, 121, )
Completed 8/12

Clock Cycle 534:
 Current CPU Blocking $t2
(sw, 1712, 0, 8, 12, 116, )(lw, 1756, $t2, 0, 0, 125, )(lw, 1864, $t3, 0, 0, 127, )(sw, 276, 0, 0, 0, 121, )
Completed 9/12

Clock Cycle 535:
 Current CPU Blocking $t2
(sw, 1712, 0, 9, 12, 116, )(lw, 1756, $t2, 0, 0, 125, )(lw, 1864, $t3, 0, 0, 127, )(sw, 276, 0, 0, 0, 121, )
Completed 10/12

Clock Cycle 536:
 Current CPU Blocking $t2
(sw, 1712, 0, 10, 12, 116, )(lw, 1756, $t2, 0, 0, 125, )(lw, 1864, $t3, 0, 0, 127, )(sw, 276, 0, 0, 0, 121, )
Completed 11/12

Clock Cycle 537:
 Current CPU Blocking $t2
(sw, 1712, 0, 11, 12, 116, )(lw, 1756, $t2, 0, 0, 125, )(lw, 1864, $t3, 0, 0, 127, )(sw, 276, 0, 0, 0, 121, )
Completed 12/12
Finished Instruction sw 1712 0 on Line 116

Clock Cycle 538:
 Current CPU Blocking $t2
(lw, 1756, $t2, 0, 0, 125, )(lw, 1864, $t3, 0, 0, 127, )(sw, 276, 0, 0, 0, 121, )
Started lw 1756 $t2 on Line 125
Completed 1/2

Clock Cycle 539:
 Current CPU Blocking $t2
(lw, 1756, $t2, 1, 2, 125, )(lw, 1864, $t3, 0, 0, 127, )(sw, 276, 0, 0, 0, 121, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1756 $t2 on Line 125

Clock Cycle 540:
 Current CPU Blocking $t2
(lw, 1864, $t3, 0, 0, 127, )(sw, 276, 0, 0, 0, 121, )
Started lw 1864 $t3 on Line 127
Completed 1/2
add$t1,$t2,$t2
$t1 = 0

Clock Cycle 541:
 Current CPU Blocking 
(lw, 1864, $t3, 1, 2, 127, )(sw, 276, 0, 0, 0, 121, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1864 $t3 on Line 127
slt$t0,$t1,$t4
$t0 = 1

Clock Cycle 542:
 Current CPU Blocking 
(sw, 276, 0, 0, 0, 121, )
Started sw 276 0 on Line 121
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sub$t4,$t0,$t1
$t4 = 1

Clock Cycle 543:
 Current CPU Blocking 
(sw, 276, 0, 1, 22, 121, )
Completed 2/22
add$t0,$t0,$t0
$t0 = 2

Clock Cycle 544:
 Current CPU Blocking 
(sw, 276, 0, 2, 22, 121, )
Completed 3/22
DRAM Request(Write) Issued for sw 2000 0 on Line 133

Clock Cycle 545:
 Current CPU Blocking 
(sw, 276, 0, 3, 22, 121, )(sw, 2000, 0, 0, 0, 133, )
Completed 4/22
DRAM Request(Read) Issued for lw 3428 $t2 on Line 134

Clock Cycle 546:
 Current CPU Blocking 
(sw, 276, 0, 4, 22, 121, )(sw, 2000, 0, 0, 0, 133, )(lw, 3428, $t2, 0, 0, 134, )
Completed 5/22
slt$t4,$t0,$t1
$t4 = 0

Clock Cycle 547:
 Current CPU Blocking 
(sw, 276, 0, 5, 22, 121, )(sw, 2000, 0, 0, 0, 133, )(lw, 3428, $t2, 0, 0, 134, )
Completed 6/22
sub$t0,$t4,$t0
$t0 = -2

Clock Cycle 548:
 Current CPU Blocking 
(sw, 276, 0, 6, 22, 121, )(sw, 2000, 0, 0, 0, 133, )(lw, 3428, $t2, 0, 0, 134, )
Completed 7/22
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 549:
 Current CPU Blocking 
(sw, 276, 0, 7, 22, 121, )(sw, 2000, 0, 0, 0, 133, )(lw, 3428, $t2, 0, 0, 134, )
Completed 8/22
addi$t0,$t1,2112
$t0 = 2112

Clock Cycle 550:
 Current CPU Blocking 
(sw, 276, 0, 8, 22, 121, )(sw, 2000, 0, 0, 0, 133, )(lw, 3428, $t2, 0, 0, 134, )
Completed 9/22
add$t3,$t1,$t0
$t3 = 2112

Clock Cycle 551:
 Current CPU Blocking 
(sw, 276, 0, 9, 22, 121, )(sw, 2000, 0, 0, 0, 133, )(lw, 3428, $t2, 0, 0, 134, )
Completed 10/22

Clock Cycle 552:
 Current CPU Blocking $t2
(sw, 276, 0, 10, 22, 121, )(lw, 3428, $t2, 0, 0, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 11/22

Clock Cycle 553:
 Current CPU Blocking $t2
(sw, 276, 0, 11, 22, 121, )(lw, 3428, $t2, 0, 0, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 12/22

Clock Cycle 554:
 Current CPU Blocking $t2
(sw, 276, 0, 12, 22, 121, )(lw, 3428, $t2, 0, 0, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 13/22

Clock Cycle 555:
 Current CPU Blocking $t2
(sw, 276, 0, 13, 22, 121, )(lw, 3428, $t2, 0, 0, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 14/22

Clock Cycle 556:
 Current CPU Blocking $t2
(sw, 276, 0, 14, 22, 121, )(lw, 3428, $t2, 0, 0, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 15/22

Clock Cycle 557:
 Current CPU Blocking $t2
(sw, 276, 0, 15, 22, 121, )(lw, 3428, $t2, 0, 0, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 16/22

Clock Cycle 558:
 Current CPU Blocking $t2
(sw, 276, 0, 16, 22, 121, )(lw, 3428, $t2, 0, 0, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 17/22

Clock Cycle 559:
 Current CPU Blocking $t2
(sw, 276, 0, 17, 22, 121, )(lw, 3428, $t2, 0, 0, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 18/22

Clock Cycle 560:
 Current CPU Blocking $t2
(sw, 276, 0, 18, 22, 121, )(lw, 3428, $t2, 0, 0, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 19/22

Clock Cycle 561:
 Current CPU Blocking $t2
(sw, 276, 0, 19, 22, 121, )(lw, 3428, $t2, 0, 0, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 20/22

Clock Cycle 562:
 Current CPU Blocking $t2
(sw, 276, 0, 20, 22, 121, )(lw, 3428, $t2, 0, 0, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 21/22

Clock Cycle 563:
 Current CPU Blocking $t2
(sw, 276, 0, 21, 22, 121, )(lw, 3428, $t2, 0, 0, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 22/22
Finished Instruction sw 276 0 on Line 121

Clock Cycle 564:
 Current CPU Blocking $t2
(lw, 3428, $t2, 0, 0, 134, )(sw, 2000, 0, 0, 0, 133, )
Started lw 3428 $t2 on Line 134
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 565:
 Current CPU Blocking $t2
(lw, 3428, $t2, 1, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 2/22

Clock Cycle 566:
 Current CPU Blocking $t2
(lw, 3428, $t2, 2, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 3/22

Clock Cycle 567:
 Current CPU Blocking $t2
(lw, 3428, $t2, 3, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 4/22

Clock Cycle 568:
 Current CPU Blocking $t2
(lw, 3428, $t2, 4, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 5/22

Clock Cycle 569:
 Current CPU Blocking $t2
(lw, 3428, $t2, 5, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 6/22

Clock Cycle 570:
 Current CPU Blocking $t2
(lw, 3428, $t2, 6, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 7/22

Clock Cycle 571:
 Current CPU Blocking $t2
(lw, 3428, $t2, 7, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 8/22

Clock Cycle 572:
 Current CPU Blocking $t2
(lw, 3428, $t2, 8, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 9/22

Clock Cycle 573:
 Current CPU Blocking $t2
(lw, 3428, $t2, 9, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 10/22

Clock Cycle 574:
 Current CPU Blocking $t2
(lw, 3428, $t2, 10, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 11/22

Clock Cycle 575:
 Current CPU Blocking $t2
(lw, 3428, $t2, 11, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 12/22

Clock Cycle 576:
 Current CPU Blocking $t2
(lw, 3428, $t2, 12, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 13/22

Clock Cycle 577:
 Current CPU Blocking $t2
(lw, 3428, $t2, 13, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 14/22

Clock Cycle 578:
 Current CPU Blocking $t2
(lw, 3428, $t2, 14, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 15/22

Clock Cycle 579:
 Current CPU Blocking $t2
(lw, 3428, $t2, 15, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 16/22

Clock Cycle 580:
 Current CPU Blocking $t2
(lw, 3428, $t2, 16, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 17/22

Clock Cycle 581:
 Current CPU Blocking $t2
(lw, 3428, $t2, 17, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 18/22

Clock Cycle 582:
 Current CPU Blocking $t2
(lw, 3428, $t2, 18, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 19/22

Clock Cycle 583:
 Current CPU Blocking $t2
(lw, 3428, $t2, 19, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 20/22

Clock Cycle 584:
 Current CPU Blocking $t2
(lw, 3428, $t2, 20, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 21/22

Clock Cycle 585:
 Current CPU Blocking $t2
(lw, 3428, $t2, 21, 22, 134, )(sw, 2000, 0, 0, 0, 133, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3428 $t2 on Line 134

Clock Cycle 586:
 Current CPU Blocking $t2
(sw, 2000, 0, 0, 0, 133, )
Started sw 2000 0 on Line 133
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3344 $t2 on Line 140

Clock Cycle 587:
 Current CPU Blocking 
(sw, 2000, 0, 1, 12, 133, )(lw, 3344, $t2, 0, 0, 140, )
Completed 2/12
mul$t1,$t3,$t4
$t1 = 0

Clock Cycle 588:
 Current CPU Blocking 
(sw, 2000, 0, 2, 12, 133, )(lw, 3344, $t2, 0, 0, 140, )
Completed 3/12

Clock Cycle 589:
 Current CPU Blocking $t2
(sw, 2000, 0, 3, 12, 133, )(lw, 3344, $t2, 0, 0, 140, )
Completed 4/12

Clock Cycle 590:
 Current CPU Blocking $t2
(sw, 2000, 0, 4, 12, 133, )(lw, 3344, $t2, 0, 0, 140, )
Completed 5/12

Clock Cycle 591:
 Current CPU Blocking $t2
(sw, 2000, 0, 5, 12, 133, )(lw, 3344, $t2, 0, 0, 140, )
Completed 6/12

Clock Cycle 592:
 Current CPU Blocking $t2
(sw, 2000, 0, 6, 12, 133, )(lw, 3344, $t2, 0, 0, 140, )
Completed 7/12

Clock Cycle 593:
 Current CPU Blocking $t2
(sw, 2000, 0, 7, 12, 133, )(lw, 3344, $t2, 0, 0, 140, )
Completed 8/12

Clock Cycle 594:
 Current CPU Blocking $t2
(sw, 2000, 0, 8, 12, 133, )(lw, 3344, $t2, 0, 0, 140, )
Completed 9/12

Clock Cycle 595:
 Current CPU Blocking $t2
(sw, 2000, 0, 9, 12, 133, )(lw, 3344, $t2, 0, 0, 140, )
Completed 10/12

Clock Cycle 596:
 Current CPU Blocking $t2
(sw, 2000, 0, 10, 12, 133, )(lw, 3344, $t2, 0, 0, 140, )
Completed 11/12

Clock Cycle 597:
 Current CPU Blocking $t2
(sw, 2000, 0, 11, 12, 133, )(lw, 3344, $t2, 0, 0, 140, )
Completed 12/12
Finished Instruction sw 2000 0 on Line 133

Clock Cycle 598:
 Current CPU Blocking $t2
(lw, 3344, $t2, 0, 0, 140, )
Started lw 3344 $t2 on Line 140
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 599:
 Current CPU Blocking $t2
(lw, 3344, $t2, 1, 22, 140, )
Completed 2/22

Clock Cycle 600:
 Current CPU Blocking $t2
(lw, 3344, $t2, 2, 22, 140, )
Completed 3/22

Clock Cycle 601:
 Current CPU Blocking $t2
(lw, 3344, $t2, 3, 22, 140, )
Completed 4/22

Clock Cycle 602:
 Current CPU Blocking $t2
(lw, 3344, $t2, 4, 22, 140, )
Completed 5/22

Clock Cycle 603:
 Current CPU Blocking $t2
(lw, 3344, $t2, 5, 22, 140, )
Completed 6/22

Clock Cycle 604:
 Current CPU Blocking $t2
(lw, 3344, $t2, 6, 22, 140, )
Completed 7/22

Clock Cycle 605:
 Current CPU Blocking $t2
(lw, 3344, $t2, 7, 22, 140, )
Completed 8/22

Clock Cycle 606:
 Current CPU Blocking $t2
(lw, 3344, $t2, 8, 22, 140, )
Completed 9/22

Clock Cycle 607:
 Current CPU Blocking $t2
(lw, 3344, $t2, 9, 22, 140, )
Completed 10/22

Clock Cycle 608:
 Current CPU Blocking $t2
(lw, 3344, $t2, 10, 22, 140, )
Completed 11/22

Clock Cycle 609:
 Current CPU Blocking $t2
(lw, 3344, $t2, 11, 22, 140, )
Completed 12/22

Clock Cycle 610:
 Current CPU Blocking $t2
(lw, 3344, $t2, 12, 22, 140, )
Completed 13/22

Clock Cycle 611:
 Current CPU Blocking $t2
(lw, 3344, $t2, 13, 22, 140, )
Completed 14/22

Clock Cycle 612:
 Current CPU Blocking $t2
(lw, 3344, $t2, 14, 22, 140, )
Completed 15/22

Clock Cycle 613:
 Current CPU Blocking $t2
(lw, 3344, $t2, 15, 22, 140, )
Completed 16/22

Clock Cycle 614:
 Current CPU Blocking $t2
(lw, 3344, $t2, 16, 22, 140, )
Completed 17/22

Clock Cycle 615:
 Current CPU Blocking $t2
(lw, 3344, $t2, 17, 22, 140, )
Completed 18/22

Clock Cycle 616:
 Current CPU Blocking $t2
(lw, 3344, $t2, 18, 22, 140, )
Completed 19/22

Clock Cycle 617:
 Current CPU Blocking $t2
(lw, 3344, $t2, 19, 22, 140, )
Completed 20/22

Clock Cycle 618:
 Current CPU Blocking $t2
(lw, 3344, $t2, 20, 22, 140, )
Completed 21/22

Clock Cycle 619:
 Current CPU Blocking $t2
(lw, 3344, $t2, 21, 22, 140, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3344 $t2 on Line 140

Clock Cycle 620:
 Current CPU Blocking $t2

mul$t3,$t3,$t2
$t3 = 0

Clock Cycle 621:
 Current CPU Blocking 

add$t2,$t3,$t3
$t2 = 0

Clock Cycle 622:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 176 $t1 on Line 144

Clock Cycle 623:
 Current CPU Blocking 
(lw, 176, $t1, 0, 0, 144, )
Started lw 176 $t1 on Line 144
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 624:
 Current CPU Blocking $t1
(lw, 176, $t1, 1, 12, 144, )
Completed 2/12

Clock Cycle 625:
 Current CPU Blocking $t1
(lw, 176, $t1, 2, 12, 144, )
Completed 3/12

Clock Cycle 626:
 Current CPU Blocking $t1
(lw, 176, $t1, 3, 12, 144, )
Completed 4/12

Clock Cycle 627:
 Current CPU Blocking $t1
(lw, 176, $t1, 4, 12, 144, )
Completed 5/12

Clock Cycle 628:
 Current CPU Blocking $t1
(lw, 176, $t1, 5, 12, 144, )
Completed 6/12

Clock Cycle 629:
 Current CPU Blocking $t1
(lw, 176, $t1, 6, 12, 144, )
Completed 7/12

Clock Cycle 630:
 Current CPU Blocking $t1
(lw, 176, $t1, 7, 12, 144, )
Completed 8/12

Clock Cycle 631:
 Current CPU Blocking $t1
(lw, 176, $t1, 8, 12, 144, )
Completed 9/12

Clock Cycle 632:
 Current CPU Blocking $t1
(lw, 176, $t1, 9, 12, 144, )
Completed 10/12

Clock Cycle 633:
 Current CPU Blocking $t1
(lw, 176, $t1, 10, 12, 144, )
Completed 11/12

Clock Cycle 634:
 Current CPU Blocking $t1
(lw, 176, $t1, 11, 12, 144, )
Completed 12/12
$t1 = 0
Finished Instruction lw 176 $t1 on Line 144

Clock Cycle 635:
 Current CPU Blocking $t1

slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 636:
 Current CPU Blocking 

slt$t1,$t3,$t0
$t1 = 0

Clock Cycle 637:
 Current CPU Blocking 

slt$t0,$t3,$t4
$t0 = 0

Clock Cycle 638:
 Current CPU Blocking 

slt$t0,$t2,$t3
$t0 = 0

Clock Cycle 639:
 Current CPU Blocking 

slt$t3,$t4,$t3
$t3 = 0

Clock Cycle 640:
 Current CPU Blocking 

sub$t1,$t1,$t2
$t1 = 0

Clock Cycle 641:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1372 $t0 on Line 151

Clock Cycle 642:
 Current CPU Blocking 
(lw, 1372, $t0, 0, 0, 151, )
Started lw 1372 $t0 on Line 151
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 643:
 Current CPU Blocking $t0
(lw, 1372, $t0, 1, 12, 151, )
Completed 2/12

Clock Cycle 644:
 Current CPU Blocking $t0
(lw, 1372, $t0, 2, 12, 151, )
Completed 3/12

Clock Cycle 645:
 Current CPU Blocking $t0
(lw, 1372, $t0, 3, 12, 151, )
Completed 4/12

Clock Cycle 646:
 Current CPU Blocking $t0
(lw, 1372, $t0, 4, 12, 151, )
Completed 5/12

Clock Cycle 647:
 Current CPU Blocking $t0
(lw, 1372, $t0, 5, 12, 151, )
Completed 6/12

Clock Cycle 648:
 Current CPU Blocking $t0
(lw, 1372, $t0, 6, 12, 151, )
Completed 7/12

Clock Cycle 649:
 Current CPU Blocking $t0
(lw, 1372, $t0, 7, 12, 151, )
Completed 8/12

Clock Cycle 650:
 Current CPU Blocking $t0
(lw, 1372, $t0, 8, 12, 151, )
Completed 9/12

Clock Cycle 651:
 Current CPU Blocking $t0
(lw, 1372, $t0, 9, 12, 151, )
Completed 10/12

Clock Cycle 652:
 Current CPU Blocking $t0
(lw, 1372, $t0, 10, 12, 151, )
Completed 11/12

Clock Cycle 653:
 Current CPU Blocking $t0
(lw, 1372, $t0, 11, 12, 151, )
Completed 12/12
$t0 = 0
Finished Instruction lw 1372 $t0 on Line 151

Clock Cycle 654:
 Current CPU Blocking $t0

mul$t4,$t0,$t0
$t4 = 0

Clock Cycle 655:
 Current CPU Blocking 

mul$t1,$t1,$t0
$t1 = 0

Clock Cycle 656:
 Current CPU Blocking 

mul$t0,$t1,$t0
$t0 = 0

Clock Cycle 657:
 Current CPU Blocking 

addi$t0,$t2,976
$t0 = 976

Clock Cycle 658:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3820 976 on Line 156

Clock Cycle 659:
 Current CPU Blocking 
(sw, 3820, 976, 0, 0, 156, )
Started sw 3820 976 on Line 156
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t1,1864
$t4 = 1864

Clock Cycle 660:
 Current CPU Blocking 
(sw, 3820, 976, 1, 12, 156, )
Completed 2/12
DRAM Request(Write) Issued for sw 2012 0 on Line 158

Clock Cycle 661:
 Current CPU Blocking 
(sw, 3820, 976, 2, 12, 156, )(sw, 2012, 0, 0, 0, 158, )
Completed 3/12
DRAM Request(Read) Issued for lw 3344 $t3 on Line 159

Clock Cycle 662:
 Current CPU Blocking 
(sw, 3820, 976, 3, 12, 156, )(lw, 3344, $t3, 0, 0, 159, )(sw, 2012, 0, 0, 0, 158, )
Completed 4/12
DRAM Request(Write) Issued for sw 1072 976 on Line 160

Clock Cycle 663:
 Current CPU Blocking 
(sw, 3820, 976, 4, 12, 156, )(lw, 3344, $t3, 0, 0, 159, )(sw, 2012, 0, 0, 0, 158, )(sw, 1072, 976, 0, 0, 160, )
Completed 5/12
slt$t4,$t0,$t2
$t4 = 0

Clock Cycle 664:
 Current CPU Blocking 
(sw, 3820, 976, 5, 12, 156, )(lw, 3344, $t3, 0, 0, 159, )(sw, 2012, 0, 0, 0, 158, )(sw, 1072, 976, 0, 0, 160, )
Completed 6/12
DRAM Request(Read) Issued for lw 476 $t1 on Line 162

Clock Cycle 665:
 Current CPU Blocking 
(sw, 3820, 976, 6, 12, 156, )(lw, 3344, $t3, 0, 0, 159, )(sw, 2012, 0, 0, 0, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )
Completed 7/12

Clock Cycle 666:
 Current CPU Blocking $t3
(sw, 3820, 976, 7, 12, 156, )(lw, 3344, $t3, 0, 0, 159, )(sw, 2012, 0, 0, 0, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )
Completed 8/12

Clock Cycle 667:
 Current CPU Blocking $t3
(sw, 3820, 976, 8, 12, 156, )(lw, 3344, $t3, 0, 0, 159, )(sw, 2012, 0, 0, 0, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )
Completed 9/12

Clock Cycle 668:
 Current CPU Blocking $t3
(sw, 3820, 976, 9, 12, 156, )(lw, 3344, $t3, 0, 0, 159, )(sw, 2012, 0, 0, 0, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )
Completed 10/12

Clock Cycle 669:
 Current CPU Blocking $t3
(sw, 3820, 976, 10, 12, 156, )(lw, 3344, $t3, 0, 0, 159, )(sw, 2012, 0, 0, 0, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )
Completed 11/12

Clock Cycle 670:
 Current CPU Blocking $t3
(sw, 3820, 976, 11, 12, 156, )(lw, 3344, $t3, 0, 0, 159, )(sw, 2012, 0, 0, 0, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )
Completed 12/12
Finished Instruction sw 3820 976 on Line 156

Clock Cycle 671:
 Current CPU Blocking $t3
(lw, 3344, $t3, 0, 0, 159, )(sw, 2012, 0, 0, 0, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )
Started lw 3344 $t3 on Line 159
Completed 1/2

Clock Cycle 672:
 Current CPU Blocking $t3
(lw, 3344, $t3, 1, 2, 159, )(sw, 2012, 0, 0, 0, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3344 $t3 on Line 159

Clock Cycle 673:
 Current CPU Blocking $t3
(sw, 2012, 0, 0, 0, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )
Started sw 2012 0 on Line 158
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3040 $t3 on Line 163

Clock Cycle 674:
 Current CPU Blocking 
(sw, 2012, 0, 1, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 2/22

Clock Cycle 675:
 Current CPU Blocking $t1
(sw, 2012, 0, 2, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 3/22

Clock Cycle 676:
 Current CPU Blocking $t1
(sw, 2012, 0, 3, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 4/22

Clock Cycle 677:
 Current CPU Blocking $t1
(sw, 2012, 0, 4, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 5/22

Clock Cycle 678:
 Current CPU Blocking $t1
(sw, 2012, 0, 5, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 6/22

Clock Cycle 679:
 Current CPU Blocking $t1
(sw, 2012, 0, 6, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 7/22

Clock Cycle 680:
 Current CPU Blocking $t1
(sw, 2012, 0, 7, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 8/22

Clock Cycle 681:
 Current CPU Blocking $t1
(sw, 2012, 0, 8, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 9/22

Clock Cycle 682:
 Current CPU Blocking $t1
(sw, 2012, 0, 9, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 10/22
Memory at 3820 = 976

Clock Cycle 683:
 Current CPU Blocking $t1
(sw, 2012, 0, 10, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 11/22

Clock Cycle 684:
 Current CPU Blocking $t1
(sw, 2012, 0, 11, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 12/22

Clock Cycle 685:
 Current CPU Blocking $t1
(sw, 2012, 0, 12, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 13/22

Clock Cycle 686:
 Current CPU Blocking $t1
(sw, 2012, 0, 13, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 14/22

Clock Cycle 687:
 Current CPU Blocking $t1
(sw, 2012, 0, 14, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 15/22

Clock Cycle 688:
 Current CPU Blocking $t1
(sw, 2012, 0, 15, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 16/22

Clock Cycle 689:
 Current CPU Blocking $t1
(sw, 2012, 0, 16, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 17/22

Clock Cycle 690:
 Current CPU Blocking $t1
(sw, 2012, 0, 17, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 18/22

Clock Cycle 691:
 Current CPU Blocking $t1
(sw, 2012, 0, 18, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 19/22

Clock Cycle 692:
 Current CPU Blocking $t1
(sw, 2012, 0, 19, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 20/22

Clock Cycle 693:
 Current CPU Blocking $t1
(sw, 2012, 0, 20, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 21/22

Clock Cycle 694:
 Current CPU Blocking $t1
(sw, 2012, 0, 21, 22, 158, )(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 22/22
Finished Instruction sw 2012 0 on Line 158

Clock Cycle 695:
 Current CPU Blocking $t1
(sw, 1072, 976, 0, 0, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Started sw 1072 976 on Line 160
Completed 1/2

Clock Cycle 696:
 Current CPU Blocking $t1
(sw, 1072, 976, 1, 2, 160, )(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 2/2
Finished Instruction sw 1072 976 on Line 160

Clock Cycle 697:
 Current CPU Blocking $t1
(lw, 476, $t1, 0, 0, 162, )(lw, 3040, $t3, 0, 0, 163, )
Started lw 476 $t1 on Line 162
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 698:
 Current CPU Blocking $t1
(lw, 476, $t1, 1, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 2/22

Clock Cycle 699:
 Current CPU Blocking $t1
(lw, 476, $t1, 2, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 3/22

Clock Cycle 700:
 Current CPU Blocking $t1
(lw, 476, $t1, 3, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 4/22

Clock Cycle 701:
 Current CPU Blocking $t1
(lw, 476, $t1, 4, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 5/22

Clock Cycle 702:
 Current CPU Blocking $t1
(lw, 476, $t1, 5, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 6/22

Clock Cycle 703:
 Current CPU Blocking $t1
(lw, 476, $t1, 6, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 7/22

Clock Cycle 704:
 Current CPU Blocking $t1
(lw, 476, $t1, 7, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 8/22

Clock Cycle 705:
 Current CPU Blocking $t1
(lw, 476, $t1, 8, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 9/22

Clock Cycle 706:
 Current CPU Blocking $t1
(lw, 476, $t1, 9, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 10/22
Memory at 1072 = 976

Clock Cycle 707:
 Current CPU Blocking $t1
(lw, 476, $t1, 10, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 11/22

Clock Cycle 708:
 Current CPU Blocking $t1
(lw, 476, $t1, 11, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 12/22

Clock Cycle 709:
 Current CPU Blocking $t1
(lw, 476, $t1, 12, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 13/22

Clock Cycle 710:
 Current CPU Blocking $t1
(lw, 476, $t1, 13, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 14/22

Clock Cycle 711:
 Current CPU Blocking $t1
(lw, 476, $t1, 14, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 15/22

Clock Cycle 712:
 Current CPU Blocking $t1
(lw, 476, $t1, 15, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 16/22

Clock Cycle 713:
 Current CPU Blocking $t1
(lw, 476, $t1, 16, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 17/22

Clock Cycle 714:
 Current CPU Blocking $t1
(lw, 476, $t1, 17, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 18/22

Clock Cycle 715:
 Current CPU Blocking $t1
(lw, 476, $t1, 18, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 19/22

Clock Cycle 716:
 Current CPU Blocking $t1
(lw, 476, $t1, 19, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 20/22

Clock Cycle 717:
 Current CPU Blocking $t1
(lw, 476, $t1, 20, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 21/22

Clock Cycle 718:
 Current CPU Blocking $t1
(lw, 476, $t1, 21, 22, 162, )(lw, 3040, $t3, 0, 0, 163, )
Completed 22/22
$t1 = 0
Finished Instruction lw 476 $t1 on Line 162

Clock Cycle 719:
 Current CPU Blocking $t1
(lw, 3040, $t3, 0, 0, 163, )
Started lw 3040 $t3 on Line 163
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 720:
 Current CPU Blocking 
(lw, 3040, $t3, 1, 12, 163, )
Completed 2/12

Clock Cycle 721:
 Current CPU Blocking $t3
(lw, 3040, $t3, 2, 12, 163, )
Completed 3/12

Clock Cycle 722:
 Current CPU Blocking $t3
(lw, 3040, $t3, 3, 12, 163, )
Completed 4/12

Clock Cycle 723:
 Current CPU Blocking $t3
(lw, 3040, $t3, 4, 12, 163, )
Completed 5/12

Clock Cycle 724:
 Current CPU Blocking $t3
(lw, 3040, $t3, 5, 12, 163, )
Completed 6/12

Clock Cycle 725:
 Current CPU Blocking $t3
(lw, 3040, $t3, 6, 12, 163, )
Completed 7/12

Clock Cycle 726:
 Current CPU Blocking $t3
(lw, 3040, $t3, 7, 12, 163, )
Completed 8/12

Clock Cycle 727:
 Current CPU Blocking $t3
(lw, 3040, $t3, 8, 12, 163, )
Completed 9/12

Clock Cycle 728:
 Current CPU Blocking $t3
(lw, 3040, $t3, 9, 12, 163, )
Completed 10/12

Clock Cycle 729:
 Current CPU Blocking $t3
(lw, 3040, $t3, 10, 12, 163, )
Completed 11/12

Clock Cycle 730:
 Current CPU Blocking $t3
(lw, 3040, $t3, 11, 12, 163, )
Completed 12/12
$t3 = 0
Finished Instruction lw 3040 $t3 on Line 163

Clock Cycle 731:
 Current CPU Blocking $t3

mul$t2,$t3,$t2
$t2 = 0

Clock Cycle 732:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1644 0 on Line 166

Clock Cycle 733:
 Current CPU Blocking 
(sw, 1644, 0, 0, 0, 166, )
Started sw 1644 0 on Line 166
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub$t0,$t2,$t1
$t0 = 0

Clock Cycle 734:
 Current CPU Blocking 
(sw, 1644, 0, 1, 12, 166, )
Completed 2/12
DRAM Request(Write) Issued for sw 1780 0 on Line 168

Clock Cycle 735:
 Current CPU Blocking 
(sw, 1644, 0, 2, 12, 166, )(sw, 1780, 0, 0, 0, 168, )
Completed 3/12
DRAM Request(Read) Issued for lw 2332 $t4 on Line 169

Clock Cycle 736:
 Current CPU Blocking 
(sw, 1644, 0, 3, 12, 166, )(sw, 1780, 0, 0, 0, 168, )(lw, 2332, $t4, 0, 0, 169, )
Completed 4/12

Clock Cycle 737:
 Current CPU Blocking $t4
(sw, 1644, 0, 4, 12, 166, )(sw, 1780, 0, 0, 0, 168, )(lw, 2332, $t4, 0, 0, 169, )
Completed 5/12

Clock Cycle 738:
 Current CPU Blocking $t4
(sw, 1644, 0, 5, 12, 166, )(sw, 1780, 0, 0, 0, 168, )(lw, 2332, $t4, 0, 0, 169, )
Completed 6/12

Clock Cycle 739:
 Current CPU Blocking $t4
(sw, 1644, 0, 6, 12, 166, )(sw, 1780, 0, 0, 0, 168, )(lw, 2332, $t4, 0, 0, 169, )
Completed 7/12

Clock Cycle 740:
 Current CPU Blocking $t4
(sw, 1644, 0, 7, 12, 166, )(sw, 1780, 0, 0, 0, 168, )(lw, 2332, $t4, 0, 0, 169, )
Completed 8/12

Clock Cycle 741:
 Current CPU Blocking $t4
(sw, 1644, 0, 8, 12, 166, )(sw, 1780, 0, 0, 0, 168, )(lw, 2332, $t4, 0, 0, 169, )
Completed 9/12

Clock Cycle 742:
 Current CPU Blocking $t4
(sw, 1644, 0, 9, 12, 166, )(sw, 1780, 0, 0, 0, 168, )(lw, 2332, $t4, 0, 0, 169, )
Completed 10/12

Clock Cycle 743:
 Current CPU Blocking $t4
(sw, 1644, 0, 10, 12, 166, )(sw, 1780, 0, 0, 0, 168, )(lw, 2332, $t4, 0, 0, 169, )
Completed 11/12

Clock Cycle 744:
 Current CPU Blocking $t4
(sw, 1644, 0, 11, 12, 166, )(sw, 1780, 0, 0, 0, 168, )(lw, 2332, $t4, 0, 0, 169, )
Completed 12/12
Finished Instruction sw 1644 0 on Line 166

Clock Cycle 745:
 Current CPU Blocking $t4
(sw, 1780, 0, 0, 0, 168, )(lw, 2332, $t4, 0, 0, 169, )
Started sw 1780 0 on Line 168
Completed 1/2

Clock Cycle 746:
 Current CPU Blocking $t4
(sw, 1780, 0, 1, 2, 168, )(lw, 2332, $t4, 0, 0, 169, )
Completed 2/2
Finished Instruction sw 1780 0 on Line 168

Clock Cycle 747:
 Current CPU Blocking $t4
(lw, 2332, $t4, 0, 0, 169, )
Started lw 2332 $t4 on Line 169
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 748:
 Current CPU Blocking $t4
(lw, 2332, $t4, 1, 22, 169, )
Completed 2/22

Clock Cycle 749:
 Current CPU Blocking $t4
(lw, 2332, $t4, 2, 22, 169, )
Completed 3/22

Clock Cycle 750:
 Current CPU Blocking $t4
(lw, 2332, $t4, 3, 22, 169, )
Completed 4/22

Clock Cycle 751:
 Current CPU Blocking $t4
(lw, 2332, $t4, 4, 22, 169, )
Completed 5/22

Clock Cycle 752:
 Current CPU Blocking $t4
(lw, 2332, $t4, 5, 22, 169, )
Completed 6/22

Clock Cycle 753:
 Current CPU Blocking $t4
(lw, 2332, $t4, 6, 22, 169, )
Completed 7/22

Clock Cycle 754:
 Current CPU Blocking $t4
(lw, 2332, $t4, 7, 22, 169, )
Completed 8/22

Clock Cycle 755:
 Current CPU Blocking $t4
(lw, 2332, $t4, 8, 22, 169, )
Completed 9/22

Clock Cycle 756:
 Current CPU Blocking $t4
(lw, 2332, $t4, 9, 22, 169, )
Completed 10/22

Clock Cycle 757:
 Current CPU Blocking $t4
(lw, 2332, $t4, 10, 22, 169, )
Completed 11/22

Clock Cycle 758:
 Current CPU Blocking $t4
(lw, 2332, $t4, 11, 22, 169, )
Completed 12/22

Clock Cycle 759:
 Current CPU Blocking $t4
(lw, 2332, $t4, 12, 22, 169, )
Completed 13/22

Clock Cycle 760:
 Current CPU Blocking $t4
(lw, 2332, $t4, 13, 22, 169, )
Completed 14/22

Clock Cycle 761:
 Current CPU Blocking $t4
(lw, 2332, $t4, 14, 22, 169, )
Completed 15/22

Clock Cycle 762:
 Current CPU Blocking $t4
(lw, 2332, $t4, 15, 22, 169, )
Completed 16/22

Clock Cycle 763:
 Current CPU Blocking $t4
(lw, 2332, $t4, 16, 22, 169, )
Completed 17/22

Clock Cycle 764:
 Current CPU Blocking $t4
(lw, 2332, $t4, 17, 22, 169, )
Completed 18/22

Clock Cycle 765:
 Current CPU Blocking $t4
(lw, 2332, $t4, 18, 22, 169, )
Completed 19/22

Clock Cycle 766:
 Current CPU Blocking $t4
(lw, 2332, $t4, 19, 22, 169, )
Completed 20/22

Clock Cycle 767:
 Current CPU Blocking $t4
(lw, 2332, $t4, 20, 22, 169, )
Completed 21/22

Clock Cycle 768:
 Current CPU Blocking $t4
(lw, 2332, $t4, 21, 22, 169, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2332 $t4 on Line 169

Clock Cycle 769:
 Current CPU Blocking $t4

add$t2,$t2,$t4
$t2 = 0

Clock Cycle 770:
 Current CPU Blocking 

addi$t4,$t2,940
$t4 = 940

Clock Cycle 771:
 Current CPU Blocking 

sub$t0,$t0,$t3
$t0 = 0

Clock Cycle 772:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3848 0 on Line 173

Clock Cycle 773:
 Current CPU Blocking 
(sw, 3848, 0, 0, 0, 173, )
Started sw 3848 0 on Line 173
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t3,1612
$t3 = 1612

Clock Cycle 774:
 Current CPU Blocking 
(sw, 3848, 0, 1, 12, 173, )
Completed 2/12
slt$t1,$t0,$t1
$t1 = 0

Clock Cycle 775:
 Current CPU Blocking 
(sw, 3848, 0, 2, 12, 173, )
Completed 3/12
slt$t0,$t4,$t3
$t0 = 1

Clock Cycle 776:
 Current CPU Blocking 
(sw, 3848, 0, 3, 12, 173, )
Completed 4/12
slt$t4,$t0,$t2
$t4 = 0

Clock Cycle 777:
 Current CPU Blocking 
(sw, 3848, 0, 4, 12, 173, )
Completed 5/12
sub$t2,$t2,$t3
$t2 = -1612

Clock Cycle 778:
 Current CPU Blocking 
(sw, 3848, 0, 5, 12, 173, )
Completed 6/12
addi$t3,$t0,2864
$t3 = 2865

Clock Cycle 779:
 Current CPU Blocking 
(sw, 3848, 0, 6, 12, 173, )
Completed 7/12
DRAM Request(Write) Issued for sw 764 1 on Line 180

Clock Cycle 780:
 Current CPU Blocking 
(sw, 3848, 0, 7, 12, 173, )(sw, 764, 1, 0, 0, 180, )
Completed 8/12
DRAM Request(Write) Issued for sw 1816 -1612 on Line 181

Clock Cycle 781:
 Current CPU Blocking 
(sw, 3848, 0, 8, 12, 173, )(sw, 764, 1, 0, 0, 180, )(sw, 1816, -1612, 0, 0, 181, )
Completed 9/12
addi$t2,$t2,104
$t2 = -1508

Clock Cycle 782:
 Current CPU Blocking 
(sw, 3848, 0, 9, 12, 173, )(sw, 764, 1, 0, 0, 180, )(sw, 1816, -1612, 0, 0, 181, )
Completed 10/12
slt$t4,$t1,$t1
$t4 = 0

Clock Cycle 783:
 Current CPU Blocking 
(sw, 3848, 0, 10, 12, 173, )(sw, 764, 1, 0, 0, 180, )(sw, 1816, -1612, 0, 0, 181, )
Completed 11/12
DRAM Request(Read) Issued for lw 3872 $t0 on Line 184

Clock Cycle 784:
 Current CPU Blocking 
(sw, 3848, 0, 11, 12, 173, )(lw, 3872, $t0, 0, 0, 184, )(sw, 764, 1, 0, 0, 180, )(sw, 1816, -1612, 0, 0, 181, )
Completed 12/12
Finished Instruction sw 3848 0 on Line 173
DRAM Request(Write) Issued for sw 624 0 on Line 185

Clock Cycle 785:
 Current CPU Blocking 
(lw, 3872, $t0, 0, 0, 184, )(sw, 764, 1, 0, 0, 180, )(sw, 1816, -1612, 0, 0, 181, )(sw, 624, 0, 0, 0, 185, )
Started lw 3872 $t0 on Line 184
Completed 1/2

Clock Cycle 786:
 Current CPU Blocking $t0
(lw, 3872, $t0, 1, 2, 184, )(sw, 764, 1, 0, 0, 180, )(sw, 1816, -1612, 0, 0, 181, )(sw, 624, 0, 0, 0, 185, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3872 $t0 on Line 184

Clock Cycle 787:
 Current CPU Blocking $t0
(sw, 764, 1, 0, 0, 180, )(sw, 624, 0, 0, 0, 185, )(sw, 1816, -1612, 0, 0, 181, )
Started sw 764 1 on Line 180
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
add$t2,$t2,$t0
$t2 = -1508

Clock Cycle 788:
 Current CPU Blocking 
(sw, 764, 1, 1, 22, 180, )(sw, 624, 0, 0, 0, 185, )(sw, 1816, -1612, 0, 0, 181, )
Completed 2/22
DRAM Request(Read) Issued for lw 3396 $t4 on Line 187

Clock Cycle 789:
 Current CPU Blocking 
(sw, 764, 1, 2, 22, 180, )(sw, 624, 0, 0, 0, 185, )(sw, 1816, -1612, 0, 0, 181, )(lw, 3396, $t4, 0, 0, 187, )
Completed 3/22

Clock Cycle 790:
 Current CPU Blocking $t4
(sw, 764, 1, 3, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 4/22

Clock Cycle 791:
 Current CPU Blocking $t4
(sw, 764, 1, 4, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 5/22

Clock Cycle 792:
 Current CPU Blocking $t4
(sw, 764, 1, 5, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 6/22

Clock Cycle 793:
 Current CPU Blocking $t4
(sw, 764, 1, 6, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 7/22

Clock Cycle 794:
 Current CPU Blocking $t4
(sw, 764, 1, 7, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 8/22

Clock Cycle 795:
 Current CPU Blocking $t4
(sw, 764, 1, 8, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 9/22

Clock Cycle 796:
 Current CPU Blocking $t4
(sw, 764, 1, 9, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 10/22

Clock Cycle 797:
 Current CPU Blocking $t4
(sw, 764, 1, 10, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 11/22

Clock Cycle 798:
 Current CPU Blocking $t4
(sw, 764, 1, 11, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 12/22

Clock Cycle 799:
 Current CPU Blocking $t4
(sw, 764, 1, 12, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 13/22

Clock Cycle 800:
 Current CPU Blocking $t4
(sw, 764, 1, 13, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 14/22

Clock Cycle 801:
 Current CPU Blocking $t4
(sw, 764, 1, 14, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 15/22

Clock Cycle 802:
 Current CPU Blocking $t4
(sw, 764, 1, 15, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 16/22

Clock Cycle 803:
 Current CPU Blocking $t4
(sw, 764, 1, 16, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 17/22

Clock Cycle 804:
 Current CPU Blocking $t4
(sw, 764, 1, 17, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 18/22

Clock Cycle 805:
 Current CPU Blocking $t4
(sw, 764, 1, 18, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 19/22

Clock Cycle 806:
 Current CPU Blocking $t4
(sw, 764, 1, 19, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 20/22

Clock Cycle 807:
 Current CPU Blocking $t4
(sw, 764, 1, 20, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 21/22

Clock Cycle 808:
 Current CPU Blocking $t4
(sw, 764, 1, 21, 22, 180, )(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 22/22
Finished Instruction sw 764 1 on Line 180

Clock Cycle 809:
 Current CPU Blocking $t4
(sw, 624, 0, 0, 0, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Started sw 624 0 on Line 185
Completed 1/2

Clock Cycle 810:
 Current CPU Blocking $t4
(sw, 624, 0, 1, 2, 185, )(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 2/2
Finished Instruction sw 624 0 on Line 185

Clock Cycle 811:
 Current CPU Blocking $t4
(lw, 3396, $t4, 0, 0, 187, )(sw, 1816, -1612, 0, 0, 181, )
Started lw 3396 $t4 on Line 187
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 812:
 Current CPU Blocking $t4
(lw, 3396, $t4, 1, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 2/22

Clock Cycle 813:
 Current CPU Blocking $t4
(lw, 3396, $t4, 2, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 3/22

Clock Cycle 814:
 Current CPU Blocking $t4
(lw, 3396, $t4, 3, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 4/22

Clock Cycle 815:
 Current CPU Blocking $t4
(lw, 3396, $t4, 4, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 5/22

Clock Cycle 816:
 Current CPU Blocking $t4
(lw, 3396, $t4, 5, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 6/22

Clock Cycle 817:
 Current CPU Blocking $t4
(lw, 3396, $t4, 6, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 7/22

Clock Cycle 818:
 Current CPU Blocking $t4
(lw, 3396, $t4, 7, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 8/22

Clock Cycle 819:
 Current CPU Blocking $t4
(lw, 3396, $t4, 8, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 9/22

Clock Cycle 820:
 Current CPU Blocking $t4
(lw, 3396, $t4, 9, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 10/22
Memory at 764 = 1

Clock Cycle 821:
 Current CPU Blocking $t4
(lw, 3396, $t4, 10, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 11/22

Clock Cycle 822:
 Current CPU Blocking $t4
(lw, 3396, $t4, 11, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 12/22

Clock Cycle 823:
 Current CPU Blocking $t4
(lw, 3396, $t4, 12, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 13/22

Clock Cycle 824:
 Current CPU Blocking $t4
(lw, 3396, $t4, 13, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 14/22

Clock Cycle 825:
 Current CPU Blocking $t4
(lw, 3396, $t4, 14, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 15/22

Clock Cycle 826:
 Current CPU Blocking $t4
(lw, 3396, $t4, 15, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 16/22

Clock Cycle 827:
 Current CPU Blocking $t4
(lw, 3396, $t4, 16, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 17/22

Clock Cycle 828:
 Current CPU Blocking $t4
(lw, 3396, $t4, 17, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 18/22

Clock Cycle 829:
 Current CPU Blocking $t4
(lw, 3396, $t4, 18, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 19/22

Clock Cycle 830:
 Current CPU Blocking $t4
(lw, 3396, $t4, 19, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 20/22

Clock Cycle 831:
 Current CPU Blocking $t4
(lw, 3396, $t4, 20, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 21/22

Clock Cycle 832:
 Current CPU Blocking $t4
(lw, 3396, $t4, 21, 22, 187, )(sw, 1816, -1612, 0, 0, 181, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3396 $t4 on Line 187

Clock Cycle 833:
 Current CPU Blocking $t4
(sw, 1816, -1612, 0, 0, 181, )
Started sw 1816 -1612 on Line 181
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
mul$t4,$t1,$t4
$t4 = 0

Clock Cycle 834:
 Current CPU Blocking 
(sw, 1816, -1612, 1, 12, 181, )
Completed 2/12
add$t2,$t2,$t2
$t2 = -3016

Clock Cycle 835:
 Current CPU Blocking 
(sw, 1816, -1612, 2, 12, 181, )
Completed 3/12
DRAM Request(Read) Issued for lw 132 $t3 on Line 190

Clock Cycle 836:
 Current CPU Blocking 
(sw, 1816, -1612, 3, 12, 181, )(lw, 132, $t3, 0, 0, 190, )
Completed 4/12
sub$t1,$t0,$t4
$t1 = 0

Clock Cycle 837:
 Current CPU Blocking 
(sw, 1816, -1612, 4, 12, 181, )(lw, 132, $t3, 0, 0, 190, )
Completed 5/12
DRAM Request(Write) Issued for sw 3952 -3016 on Line 192

Clock Cycle 838:
 Current CPU Blocking 
(sw, 1816, -1612, 5, 12, 181, )(lw, 132, $t3, 0, 0, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 6/12
mul$t1,$t0,$t2
$t1 = 0

Clock Cycle 839:
 Current CPU Blocking 
(sw, 1816, -1612, 6, 12, 181, )(lw, 132, $t3, 0, 0, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 7/12
mul$t2,$t1,$t2
$t2 = 0

Clock Cycle 840:
 Current CPU Blocking 
(sw, 1816, -1612, 7, 12, 181, )(lw, 132, $t3, 0, 0, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 8/12

Clock Cycle 841:
 Current CPU Blocking $t3
(sw, 1816, -1612, 8, 12, 181, )(lw, 132, $t3, 0, 0, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 9/12

Clock Cycle 842:
 Current CPU Blocking $t3
(sw, 1816, -1612, 9, 12, 181, )(lw, 132, $t3, 0, 0, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 10/12

Clock Cycle 843:
 Current CPU Blocking $t3
(sw, 1816, -1612, 10, 12, 181, )(lw, 132, $t3, 0, 0, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 11/12

Clock Cycle 844:
 Current CPU Blocking $t3
(sw, 1816, -1612, 11, 12, 181, )(lw, 132, $t3, 0, 0, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 12/12
Finished Instruction sw 1816 -1612 on Line 181

Clock Cycle 845:
 Current CPU Blocking $t3
(lw, 132, $t3, 0, 0, 190, )(sw, 3952, -3016, 0, 0, 192, )
Started lw 132 $t3 on Line 190
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 846:
 Current CPU Blocking $t3
(lw, 132, $t3, 1, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 2/22

Clock Cycle 847:
 Current CPU Blocking $t3
(lw, 132, $t3, 2, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 3/22

Clock Cycle 848:
 Current CPU Blocking $t3
(lw, 132, $t3, 3, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 4/22

Clock Cycle 849:
 Current CPU Blocking $t3
(lw, 132, $t3, 4, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 5/22

Clock Cycle 850:
 Current CPU Blocking $t3
(lw, 132, $t3, 5, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 6/22

Clock Cycle 851:
 Current CPU Blocking $t3
(lw, 132, $t3, 6, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 7/22

Clock Cycle 852:
 Current CPU Blocking $t3
(lw, 132, $t3, 7, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 8/22

Clock Cycle 853:
 Current CPU Blocking $t3
(lw, 132, $t3, 8, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 9/22

Clock Cycle 854:
 Current CPU Blocking $t3
(lw, 132, $t3, 9, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 10/22
Memory at 1816 = -1612

Clock Cycle 855:
 Current CPU Blocking $t3
(lw, 132, $t3, 10, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 11/22

Clock Cycle 856:
 Current CPU Blocking $t3
(lw, 132, $t3, 11, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 12/22

Clock Cycle 857:
 Current CPU Blocking $t3
(lw, 132, $t3, 12, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 13/22

Clock Cycle 858:
 Current CPU Blocking $t3
(lw, 132, $t3, 13, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 14/22

Clock Cycle 859:
 Current CPU Blocking $t3
(lw, 132, $t3, 14, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 15/22

Clock Cycle 860:
 Current CPU Blocking $t3
(lw, 132, $t3, 15, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 16/22

Clock Cycle 861:
 Current CPU Blocking $t3
(lw, 132, $t3, 16, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 17/22

Clock Cycle 862:
 Current CPU Blocking $t3
(lw, 132, $t3, 17, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 18/22

Clock Cycle 863:
 Current CPU Blocking $t3
(lw, 132, $t3, 18, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 19/22

Clock Cycle 864:
 Current CPU Blocking $t3
(lw, 132, $t3, 19, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 20/22

Clock Cycle 865:
 Current CPU Blocking $t3
(lw, 132, $t3, 20, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 21/22

Clock Cycle 866:
 Current CPU Blocking $t3
(lw, 132, $t3, 21, 22, 190, )(sw, 3952, -3016, 0, 0, 192, )
Completed 22/22
$t3 = 0
Finished Instruction lw 132 $t3 on Line 190

Clock Cycle 867:
 Current CPU Blocking $t3
(sw, 3952, -3016, 0, 0, 192, )
Started sw 3952 -3016 on Line 192
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt$t4,$t3,$t2
$t4 = 0

Clock Cycle 868:
 Current CPU Blocking 
(sw, 3952, -3016, 1, 12, 192, )
Completed 2/12
sub$t1,$t4,$t0
$t1 = 0

Clock Cycle 869:
 Current CPU Blocking 
(sw, 3952, -3016, 2, 12, 192, )
Completed 3/12
mul$t2,$t3,$t2
$t2 = 0

Clock Cycle 870:
 Current CPU Blocking 
(sw, 3952, -3016, 3, 12, 192, )
Completed 4/12
addi$t1,$t2,1604
$t1 = 1604

Clock Cycle 871:
 Current CPU Blocking 
(sw, 3952, -3016, 4, 12, 192, )
Completed 5/12
add$t0,$t2,$t3
$t0 = 0

Clock Cycle 872:
 Current CPU Blocking 
(sw, 3952, -3016, 5, 12, 192, )
Completed 6/12
mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 873:
 Current CPU Blocking 
(sw, 3952, -3016, 6, 12, 192, )
Completed 7/12
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 874:
 Current CPU Blocking 
(sw, 3952, -3016, 7, 12, 192, )
Completed 8/12
slt$t0,$t4,$t1
$t0 = 0

Clock Cycle 875:
 Current CPU Blocking 
(sw, 3952, -3016, 8, 12, 192, )
Completed 9/12
DRAM Request(Write) Issued for sw 2512 0 on Line 203

Clock Cycle 876:
 Current CPU Blocking 
(sw, 3952, -3016, 9, 12, 192, )(sw, 2512, 0, 0, 0, 203, )
Completed 10/12
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 877:
 Current CPU Blocking 
(sw, 3952, -3016, 10, 12, 192, )(sw, 2512, 0, 0, 0, 203, )
Completed 11/12
DRAM Request(Write) Issued for sw 3032 0 on Line 205

Clock Cycle 878:
 Current CPU Blocking 
(sw, 3952, -3016, 11, 12, 192, )(sw, 2512, 0, 0, 0, 203, )(sw, 3032, 0, 0, 0, 205, )
Completed 12/12
Finished Instruction sw 3952 -3016 on Line 192
add$t2,$t3,$t2
$t2 = 0

Clock Cycle 879:
 Current CPU Blocking 
(sw, 2512, 0, 0, 0, 203, )(sw, 3032, 0, 0, 0, 205, )
Started sw 2512 0 on Line 203
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt$t3,$t0,$t1
$t3 = 0

Clock Cycle 880:
 Current CPU Blocking 
(sw, 2512, 0, 1, 22, 203, )(sw, 3032, 0, 0, 0, 205, )
Completed 2/22
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 881:
 Current CPU Blocking 
(sw, 2512, 0, 2, 22, 203, )(sw, 3032, 0, 0, 0, 205, )
Completed 3/22
addi$t0,$t0,2016
$t0 = 2016

Clock Cycle 882:
 Current CPU Blocking 
(sw, 2512, 0, 3, 22, 203, )(sw, 3032, 0, 0, 0, 205, )
Completed 4/22
sub$t0,$t2,$t2
$t0 = 0

Clock Cycle 883:
 Current CPU Blocking 
(sw, 2512, 0, 4, 22, 203, )(sw, 3032, 0, 0, 0, 205, )
Completed 5/22
DRAM Request(Write) Issued for sw 904 0 on Line 211

Clock Cycle 884:
 Current CPU Blocking 
(sw, 2512, 0, 5, 22, 203, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )
Completed 6/22
add$t2,$t2,$t2
$t2 = 0

Clock Cycle 885:
 Current CPU Blocking 
(sw, 2512, 0, 6, 22, 203, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )
Completed 7/22
DRAM Request(Read) Issued for lw 2080 $t3 on Line 213

Clock Cycle 886:
 Current CPU Blocking 
(sw, 2512, 0, 7, 22, 203, )(sw, 3032, 0, 0, 0, 205, )(lw, 2080, $t3, 0, 0, 213, )(sw, 904, 0, 0, 0, 211, )
Completed 8/22
addi$t2,$t4,3564
$t2 = 3564

Clock Cycle 887:
 Current CPU Blocking 
(sw, 2512, 0, 8, 22, 203, )(sw, 3032, 0, 0, 0, 205, )(lw, 2080, $t3, 0, 0, 213, )(sw, 904, 0, 0, 0, 211, )
Completed 9/22
DRAM Request(Write) Issued for sw 1632 3564 on Line 215

Clock Cycle 888:
 Current CPU Blocking 
(sw, 2512, 0, 9, 22, 203, )(sw, 3032, 0, 0, 0, 205, )(lw, 2080, $t3, 0, 0, 213, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )
Completed 10/22
Memory at 3952 = -3016
DRAM Request(Write) Issued for sw 1916 0 on Line 216

Clock Cycle 889:
 Current CPU Blocking 
(sw, 2512, 0, 10, 22, 203, )(sw, 3032, 0, 0, 0, 205, )(lw, 2080, $t3, 0, 0, 213, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 11/22

Clock Cycle 890:
 Current CPU Blocking $t3
(sw, 2512, 0, 11, 22, 203, )(lw, 2080, $t3, 0, 0, 213, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 12/22

Clock Cycle 891:
 Current CPU Blocking $t3
(sw, 2512, 0, 12, 22, 203, )(lw, 2080, $t3, 0, 0, 213, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 13/22

Clock Cycle 892:
 Current CPU Blocking $t3
(sw, 2512, 0, 13, 22, 203, )(lw, 2080, $t3, 0, 0, 213, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 14/22

Clock Cycle 893:
 Current CPU Blocking $t3
(sw, 2512, 0, 14, 22, 203, )(lw, 2080, $t3, 0, 0, 213, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 15/22

Clock Cycle 894:
 Current CPU Blocking $t3
(sw, 2512, 0, 15, 22, 203, )(lw, 2080, $t3, 0, 0, 213, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 16/22

Clock Cycle 895:
 Current CPU Blocking $t3
(sw, 2512, 0, 16, 22, 203, )(lw, 2080, $t3, 0, 0, 213, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 17/22

Clock Cycle 896:
 Current CPU Blocking $t3
(sw, 2512, 0, 17, 22, 203, )(lw, 2080, $t3, 0, 0, 213, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 18/22

Clock Cycle 897:
 Current CPU Blocking $t3
(sw, 2512, 0, 18, 22, 203, )(lw, 2080, $t3, 0, 0, 213, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 19/22

Clock Cycle 898:
 Current CPU Blocking $t3
(sw, 2512, 0, 19, 22, 203, )(lw, 2080, $t3, 0, 0, 213, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 20/22

Clock Cycle 899:
 Current CPU Blocking $t3
(sw, 2512, 0, 20, 22, 203, )(lw, 2080, $t3, 0, 0, 213, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 21/22

Clock Cycle 900:
 Current CPU Blocking $t3
(sw, 2512, 0, 21, 22, 203, )(lw, 2080, $t3, 0, 0, 213, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 22/22
Finished Instruction sw 2512 0 on Line 203

Clock Cycle 901:
 Current CPU Blocking $t3
(lw, 2080, $t3, 0, 0, 213, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Started lw 2080 $t3 on Line 213
Completed 1/2

Clock Cycle 902:
 Current CPU Blocking $t3
(lw, 2080, $t3, 1, 2, 213, )(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2080 $t3 on Line 213

Clock Cycle 903:
 Current CPU Blocking $t3
(sw, 3032, 0, 0, 0, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Started sw 3032 0 on Line 205
Completed 1/2
add$t1,$t1,$t3
$t1 = 0

Clock Cycle 904:
 Current CPU Blocking 
(sw, 3032, 0, 1, 2, 205, )(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 2/2
Finished Instruction sw 3032 0 on Line 205
addi$t4,$t0,3792
$t4 = 3792

Clock Cycle 905:
 Current CPU Blocking 
(sw, 904, 0, 0, 0, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Started sw 904 0 on Line 211
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t2,$t0,2496
$t2 = 2496

Clock Cycle 906:
 Current CPU Blocking 
(sw, 904, 0, 1, 22, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 2/22
sub$t4,$t3,$t0
$t4 = 0

Clock Cycle 907:
 Current CPU Blocking 
(sw, 904, 0, 2, 22, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )
Completed 3/22
DRAM Request(Write) Issued for sw 1048 0 on Line 221

Clock Cycle 908:
 Current CPU Blocking 
(sw, 904, 0, 3, 22, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )
Completed 4/22
sub$t3,$t3,$t2
$t3 = -2496

Clock Cycle 909:
 Current CPU Blocking 
(sw, 904, 0, 4, 22, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )
Completed 5/22
slt$t3,$t4,$t0
$t3 = 0

Clock Cycle 910:
 Current CPU Blocking 
(sw, 904, 0, 5, 22, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )
Completed 6/22
add$t1,$t3,$t1
$t1 = 0

Clock Cycle 911:
 Current CPU Blocking 
(sw, 904, 0, 6, 22, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )
Completed 7/22
mul$t4,$t1,$t1
$t4 = 0

Clock Cycle 912:
 Current CPU Blocking 
(sw, 904, 0, 7, 22, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )
Completed 8/22
sub$t1,$t4,$t1
$t1 = 0

Clock Cycle 913:
 Current CPU Blocking 
(sw, 904, 0, 8, 22, 211, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )
Completed 9/22
DRAM Request(Read) Issued for lw 312 $t3 on Line 227

Clock Cycle 914:
 Current CPU Blocking 
(sw, 904, 0, 9, 22, 211, )(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )
Completed 10/22
DRAM Request(Read) Issued for lw 2380 $t4 on Line 228

Clock Cycle 915:
 Current CPU Blocking 
(sw, 904, 0, 10, 22, 211, )(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 11/22

Clock Cycle 916:
 Current CPU Blocking $t3
(sw, 904, 0, 11, 22, 211, )(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 12/22

Clock Cycle 917:
 Current CPU Blocking $t3
(sw, 904, 0, 12, 22, 211, )(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 13/22

Clock Cycle 918:
 Current CPU Blocking $t3
(sw, 904, 0, 13, 22, 211, )(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 14/22

Clock Cycle 919:
 Current CPU Blocking $t3
(sw, 904, 0, 14, 22, 211, )(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 15/22

Clock Cycle 920:
 Current CPU Blocking $t3
(sw, 904, 0, 15, 22, 211, )(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 16/22

Clock Cycle 921:
 Current CPU Blocking $t3
(sw, 904, 0, 16, 22, 211, )(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 17/22

Clock Cycle 922:
 Current CPU Blocking $t3
(sw, 904, 0, 17, 22, 211, )(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 18/22

Clock Cycle 923:
 Current CPU Blocking $t3
(sw, 904, 0, 18, 22, 211, )(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 19/22

Clock Cycle 924:
 Current CPU Blocking $t3
(sw, 904, 0, 19, 22, 211, )(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 20/22

Clock Cycle 925:
 Current CPU Blocking $t3
(sw, 904, 0, 20, 22, 211, )(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 21/22

Clock Cycle 926:
 Current CPU Blocking $t3
(sw, 904, 0, 21, 22, 211, )(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 22/22
Finished Instruction sw 904 0 on Line 211

Clock Cycle 927:
 Current CPU Blocking $t3
(lw, 312, $t3, 0, 0, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Started lw 312 $t3 on Line 227
Completed 1/2

Clock Cycle 928:
 Current CPU Blocking $t3
(lw, 312, $t3, 1, 2, 227, )(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 2/2
$t3 = 0
Finished Instruction lw 312 $t3 on Line 227

Clock Cycle 929:
 Current CPU Blocking $t3
(sw, 1632, 3564, 0, 0, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Started sw 1632 3564 on Line 215
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t0,$t3,3792
$t0 = 3792

Clock Cycle 930:
 Current CPU Blocking 
(sw, 1632, 3564, 1, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )
Completed 2/22
DRAM Request(Read) Issued for lw 2716 $t1 on Line 230

Clock Cycle 931:
 Current CPU Blocking 
(sw, 1632, 3564, 2, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )
Completed 3/22
DRAM Request(Write) Issued for sw 3140 0 on Line 231

Clock Cycle 932:
 Current CPU Blocking 
(sw, 1632, 3564, 3, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )
Completed 4/22
DRAM Request(Write) Issued for sw 2904 2496 on Line 232

Clock Cycle 933:
 Current CPU Blocking 
(sw, 1632, 3564, 4, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 5/22

Clock Cycle 934:
 Current CPU Blocking $t1
(sw, 1632, 3564, 5, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 6/22

Clock Cycle 935:
 Current CPU Blocking $t1
(sw, 1632, 3564, 6, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 7/22

Clock Cycle 936:
 Current CPU Blocking $t1
(sw, 1632, 3564, 7, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 8/22

Clock Cycle 937:
 Current CPU Blocking $t1
(sw, 1632, 3564, 8, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 9/22

Clock Cycle 938:
 Current CPU Blocking $t1
(sw, 1632, 3564, 9, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 10/22

Clock Cycle 939:
 Current CPU Blocking $t1
(sw, 1632, 3564, 10, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 11/22

Clock Cycle 940:
 Current CPU Blocking $t1
(sw, 1632, 3564, 11, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 12/22

Clock Cycle 941:
 Current CPU Blocking $t1
(sw, 1632, 3564, 12, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 13/22

Clock Cycle 942:
 Current CPU Blocking $t1
(sw, 1632, 3564, 13, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 14/22

Clock Cycle 943:
 Current CPU Blocking $t1
(sw, 1632, 3564, 14, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 15/22

Clock Cycle 944:
 Current CPU Blocking $t1
(sw, 1632, 3564, 15, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 16/22

Clock Cycle 945:
 Current CPU Blocking $t1
(sw, 1632, 3564, 16, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 17/22

Clock Cycle 946:
 Current CPU Blocking $t1
(sw, 1632, 3564, 17, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 18/22

Clock Cycle 947:
 Current CPU Blocking $t1
(sw, 1632, 3564, 18, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 19/22

Clock Cycle 948:
 Current CPU Blocking $t1
(sw, 1632, 3564, 19, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 20/22

Clock Cycle 949:
 Current CPU Blocking $t1
(sw, 1632, 3564, 20, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 21/22

Clock Cycle 950:
 Current CPU Blocking $t1
(sw, 1632, 3564, 21, 22, 215, )(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 22/22
Finished Instruction sw 1632 3564 on Line 215

Clock Cycle 951:
 Current CPU Blocking $t1
(sw, 1916, 0, 0, 0, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Started sw 1916 0 on Line 216
Completed 1/2

Clock Cycle 952:
 Current CPU Blocking $t1
(sw, 1916, 0, 1, 2, 216, )(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 2/2
Finished Instruction sw 1916 0 on Line 216

Clock Cycle 953:
 Current CPU Blocking $t1
(sw, 1048, 0, 0, 0, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Started sw 1048 0 on Line 221
Completed 1/2

Clock Cycle 954:
 Current CPU Blocking $t1
(sw, 1048, 0, 1, 2, 221, )(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 3140, 0, 0, 0, 231, )(sw, 2904, 2496, 0, 0, 232, )
Completed 2/2
Finished Instruction sw 1048 0 on Line 221

Clock Cycle 955:
 Current CPU Blocking $t1
(lw, 2380, $t4, 0, 0, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Started lw 2380 $t4 on Line 228
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 956:
 Current CPU Blocking $t1
(lw, 2380, $t4, 1, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 2/22

Clock Cycle 957:
 Current CPU Blocking $t1
(lw, 2380, $t4, 2, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 3/22

Clock Cycle 958:
 Current CPU Blocking $t1
(lw, 2380, $t4, 3, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 4/22

Clock Cycle 959:
 Current CPU Blocking $t1
(lw, 2380, $t4, 4, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 5/22

Clock Cycle 960:
 Current CPU Blocking $t1
(lw, 2380, $t4, 5, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 6/22

Clock Cycle 961:
 Current CPU Blocking $t1
(lw, 2380, $t4, 6, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 7/22

Clock Cycle 962:
 Current CPU Blocking $t1
(lw, 2380, $t4, 7, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 8/22

Clock Cycle 963:
 Current CPU Blocking $t1
(lw, 2380, $t4, 8, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 9/22

Clock Cycle 964:
 Current CPU Blocking $t1
(lw, 2380, $t4, 9, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 10/22
Memory at 1632 = 3564

Clock Cycle 965:
 Current CPU Blocking $t1
(lw, 2380, $t4, 10, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 11/22

Clock Cycle 966:
 Current CPU Blocking $t1
(lw, 2380, $t4, 11, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 12/22

Clock Cycle 967:
 Current CPU Blocking $t1
(lw, 2380, $t4, 12, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 13/22

Clock Cycle 968:
 Current CPU Blocking $t1
(lw, 2380, $t4, 13, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 14/22

Clock Cycle 969:
 Current CPU Blocking $t1
(lw, 2380, $t4, 14, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 15/22

Clock Cycle 970:
 Current CPU Blocking $t1
(lw, 2380, $t4, 15, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 16/22

Clock Cycle 971:
 Current CPU Blocking $t1
(lw, 2380, $t4, 16, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 17/22

Clock Cycle 972:
 Current CPU Blocking $t1
(lw, 2380, $t4, 17, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 18/22

Clock Cycle 973:
 Current CPU Blocking $t1
(lw, 2380, $t4, 18, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 19/22

Clock Cycle 974:
 Current CPU Blocking $t1
(lw, 2380, $t4, 19, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 20/22

Clock Cycle 975:
 Current CPU Blocking $t1
(lw, 2380, $t4, 20, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 21/22

Clock Cycle 976:
 Current CPU Blocking $t1
(lw, 2380, $t4, 21, 22, 228, )(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2380 $t4 on Line 228

Clock Cycle 977:
 Current CPU Blocking $t1
(lw, 2716, $t1, 0, 0, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Started lw 2716 $t1 on Line 230
Completed 1/2

Clock Cycle 978:
 Current CPU Blocking $t1
(lw, 2716, $t1, 1, 2, 230, )(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2716 $t1 on Line 230

Clock Cycle 979:
 Current CPU Blocking $t1
(sw, 2904, 2496, 0, 0, 232, )(sw, 3140, 0, 0, 0, 231, )
Started sw 2904 2496 on Line 232
Completed 1/2
DRAM Request(Read) Issued for lw 2784 $t1 on Line 233

Clock Cycle 980:
 Current CPU Blocking 
(sw, 2904, 2496, 1, 2, 232, )(lw, 2784, $t1, 0, 0, 233, )(sw, 3140, 0, 0, 0, 231, )
Completed 2/2
Finished Instruction sw 2904 2496 on Line 232

Clock Cycle 981:
 Current CPU Blocking $t1
(lw, 2784, $t1, 0, 0, 233, )(sw, 3140, 0, 0, 0, 231, )
Started lw 2784 $t1 on Line 233
Completed 1/2

Clock Cycle 982:
 Current CPU Blocking $t1
(lw, 2784, $t1, 1, 2, 233, )(sw, 3140, 0, 0, 0, 231, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2784 $t1 on Line 233

Clock Cycle 983:
 Current CPU Blocking $t1
(sw, 3140, 0, 0, 0, 231, )
Started sw 3140 0 on Line 231
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sub$t3,$t3,$t1
$t3 = 0

Clock Cycle 984:
 Current CPU Blocking 
(sw, 3140, 0, 1, 22, 231, )
Completed 2/22
add$t4,$t4,$t1
$t4 = 0

Clock Cycle 985:
 Current CPU Blocking 
(sw, 3140, 0, 2, 22, 231, )
Completed 3/22
DRAM Request(Write) Issued for sw 1636 2496 on Line 236

Clock Cycle 986:
 Current CPU Blocking 
(sw, 3140, 0, 3, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )
Completed 4/22
slt$t2,$t3,$t1
$t2 = 0

Clock Cycle 987:
 Current CPU Blocking 
(sw, 3140, 0, 4, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )
Completed 5/22
add$t2,$t4,$t3
$t2 = 0

Clock Cycle 988:
 Current CPU Blocking 
(sw, 3140, 0, 5, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )
Completed 6/22
slt$t4,$t1,$t0
$t4 = 1

Clock Cycle 989:
 Current CPU Blocking 
(sw, 3140, 0, 6, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )
Completed 7/22
mul$t3,$t1,$t2
$t3 = 0

Clock Cycle 990:
 Current CPU Blocking 
(sw, 3140, 0, 7, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )
Completed 8/22
mul$t2,$t4,$t1
$t2 = 0

Clock Cycle 991:
 Current CPU Blocking 
(sw, 3140, 0, 8, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )
Completed 9/22
sub$t0,$t1,$t0
$t0 = -3792

Clock Cycle 992:
 Current CPU Blocking 
(sw, 3140, 0, 9, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )
Completed 10/22
Memory at 2904 = 2496
sub$t3,$t0,$t0
$t3 = 0

Clock Cycle 993:
 Current CPU Blocking 
(sw, 3140, 0, 10, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )
Completed 11/22
sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 994:
 Current CPU Blocking 
(sw, 3140, 0, 11, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )
Completed 12/22
sub$t2,$t4,$t1
$t2 = 0

Clock Cycle 995:
 Current CPU Blocking 
(sw, 3140, 0, 12, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )
Completed 13/22
add$t0,$t1,$t0
$t0 = -3792

Clock Cycle 996:
 Current CPU Blocking 
(sw, 3140, 0, 13, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )
Completed 14/22
addi$t1,$t2,3136
$t1 = 3136

Clock Cycle 997:
 Current CPU Blocking 
(sw, 3140, 0, 14, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )
Completed 15/22
DRAM Request(Read) Issued for lw 344 $t0 on Line 248

Clock Cycle 998:
 Current CPU Blocking 
(sw, 3140, 0, 15, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )(lw, 344, $t0, 0, 0, 248, )
Completed 16/22
DRAM Request(Write) Issued for sw 2708 3136 on Line 249

Clock Cycle 999:
 Current CPU Blocking 
(sw, 3140, 0, 16, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )
Completed 17/22
add$t3,$t3,$t3
$t3 = 0

Clock Cycle 1000:
 Current CPU Blocking 
(sw, 3140, 0, 17, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )
Completed 18/22
DRAM Request(Write) Issued for sw 2616 0 on Line 251

Clock Cycle 1001:
 Current CPU Blocking 
(sw, 3140, 0, 18, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 19/22
addi$t2,$t4,3292
$t2 = 3292

Clock Cycle 1002:
 Current CPU Blocking 
(sw, 3140, 0, 19, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 20/22
slt$t1,$t4,$t2
$t1 = 1

Clock Cycle 1003:
 Current CPU Blocking 
(sw, 3140, 0, 20, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 21/22
sub$t2,$t4,$t4
$t2 = 0

Clock Cycle 1004:
 Current CPU Blocking 
(sw, 3140, 0, 21, 22, 231, )(sw, 1636, 2496, 0, 0, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 22/22
Finished Instruction sw 3140 0 on Line 231
slt$t3,$t2,$t4
$t3 = 0

Clock Cycle 1005:
 Current CPU Blocking 
(sw, 1636, 2496, 0, 0, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Started sw 1636 2496 on Line 236
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub$t4,$t1,$t2
$t4 = 1

Clock Cycle 1006:
 Current CPU Blocking 
(sw, 1636, 2496, 1, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 2/22

Clock Cycle 1007:
 Current CPU Blocking $t0
(sw, 1636, 2496, 2, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 3/22

Clock Cycle 1008:
 Current CPU Blocking $t0
(sw, 1636, 2496, 3, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 4/22

Clock Cycle 1009:
 Current CPU Blocking $t0
(sw, 1636, 2496, 4, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 5/22

Clock Cycle 1010:
 Current CPU Blocking $t0
(sw, 1636, 2496, 5, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 6/22

Clock Cycle 1011:
 Current CPU Blocking $t0
(sw, 1636, 2496, 6, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 7/22

Clock Cycle 1012:
 Current CPU Blocking $t0
(sw, 1636, 2496, 7, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 8/22

Clock Cycle 1013:
 Current CPU Blocking $t0
(sw, 1636, 2496, 8, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 9/22

Clock Cycle 1014:
 Current CPU Blocking $t0
(sw, 1636, 2496, 9, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 10/22

Clock Cycle 1015:
 Current CPU Blocking $t0
(sw, 1636, 2496, 10, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 11/22

Clock Cycle 1016:
 Current CPU Blocking $t0
(sw, 1636, 2496, 11, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 12/22

Clock Cycle 1017:
 Current CPU Blocking $t0
(sw, 1636, 2496, 12, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 13/22

Clock Cycle 1018:
 Current CPU Blocking $t0
(sw, 1636, 2496, 13, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 14/22

Clock Cycle 1019:
 Current CPU Blocking $t0
(sw, 1636, 2496, 14, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 15/22

Clock Cycle 1020:
 Current CPU Blocking $t0
(sw, 1636, 2496, 15, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 16/22

Clock Cycle 1021:
 Current CPU Blocking $t0
(sw, 1636, 2496, 16, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 17/22

Clock Cycle 1022:
 Current CPU Blocking $t0
(sw, 1636, 2496, 17, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 18/22

Clock Cycle 1023:
 Current CPU Blocking $t0
(sw, 1636, 2496, 18, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 19/22

Clock Cycle 1024:
 Current CPU Blocking $t0
(sw, 1636, 2496, 19, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 20/22

Clock Cycle 1025:
 Current CPU Blocking $t0
(sw, 1636, 2496, 20, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 21/22

Clock Cycle 1026:
 Current CPU Blocking $t0
(sw, 1636, 2496, 21, 22, 236, )(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 22/22
Finished Instruction sw 1636 2496 on Line 236

Clock Cycle 1027:
 Current CPU Blocking $t0
(lw, 344, $t0, 0, 0, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Started lw 344 $t0 on Line 248
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1028:
 Current CPU Blocking $t0
(lw, 344, $t0, 1, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 2/22

Clock Cycle 1029:
 Current CPU Blocking $t0
(lw, 344, $t0, 2, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 3/22

Clock Cycle 1030:
 Current CPU Blocking $t0
(lw, 344, $t0, 3, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 4/22

Clock Cycle 1031:
 Current CPU Blocking $t0
(lw, 344, $t0, 4, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 5/22

Clock Cycle 1032:
 Current CPU Blocking $t0
(lw, 344, $t0, 5, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 6/22

Clock Cycle 1033:
 Current CPU Blocking $t0
(lw, 344, $t0, 6, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 7/22

Clock Cycle 1034:
 Current CPU Blocking $t0
(lw, 344, $t0, 7, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 8/22

Clock Cycle 1035:
 Current CPU Blocking $t0
(lw, 344, $t0, 8, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 9/22

Clock Cycle 1036:
 Current CPU Blocking $t0
(lw, 344, $t0, 9, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 10/22
Memory at 1636 = 2496

Clock Cycle 1037:
 Current CPU Blocking $t0
(lw, 344, $t0, 10, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 11/22

Clock Cycle 1038:
 Current CPU Blocking $t0
(lw, 344, $t0, 11, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 12/22

Clock Cycle 1039:
 Current CPU Blocking $t0
(lw, 344, $t0, 12, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 13/22

Clock Cycle 1040:
 Current CPU Blocking $t0
(lw, 344, $t0, 13, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 14/22

Clock Cycle 1041:
 Current CPU Blocking $t0
(lw, 344, $t0, 14, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 15/22

Clock Cycle 1042:
 Current CPU Blocking $t0
(lw, 344, $t0, 15, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 16/22

Clock Cycle 1043:
 Current CPU Blocking $t0
(lw, 344, $t0, 16, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 17/22

Clock Cycle 1044:
 Current CPU Blocking $t0
(lw, 344, $t0, 17, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 18/22

Clock Cycle 1045:
 Current CPU Blocking $t0
(lw, 344, $t0, 18, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 19/22

Clock Cycle 1046:
 Current CPU Blocking $t0
(lw, 344, $t0, 19, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 20/22

Clock Cycle 1047:
 Current CPU Blocking $t0
(lw, 344, $t0, 20, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 21/22

Clock Cycle 1048:
 Current CPU Blocking $t0
(lw, 344, $t0, 21, 22, 248, )(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 22/22
$t0 = 0
Finished Instruction lw 344 $t0 on Line 248

Clock Cycle 1049:
 Current CPU Blocking $t0
(sw, 2708, 3136, 0, 0, 249, )(sw, 2616, 0, 0, 0, 251, )
Started sw 2708 3136 on Line 249
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t0,$t0,$t4
$t0 = 1

Clock Cycle 1050:
 Current CPU Blocking 
(sw, 2708, 3136, 1, 12, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 2/12
mul$t2,$t1,$t1
$t2 = 1

Clock Cycle 1051:
 Current CPU Blocking 
(sw, 2708, 3136, 2, 12, 249, )(sw, 2616, 0, 0, 0, 251, )
Completed 3/12
DRAM Request(Read) Issued for lw 3876 $t2 on Line 259

Clock Cycle 1052:
 Current CPU Blocking 
(sw, 2708, 3136, 3, 12, 249, )(sw, 2616, 0, 0, 0, 251, )(lw, 3876, $t2, 0, 0, 259, )
Completed 4/12
add$t3,$t4,$t3
$t3 = 1

Clock Cycle 1053:
 Current CPU Blocking 
(sw, 2708, 3136, 4, 12, 249, )(sw, 2616, 0, 0, 0, 251, )(lw, 3876, $t2, 0, 0, 259, )
Completed 5/12
addi$t4,$t4,3804
$t4 = 3805

Clock Cycle 1054:
 Current CPU Blocking 
(sw, 2708, 3136, 5, 12, 249, )(sw, 2616, 0, 0, 0, 251, )(lw, 3876, $t2, 0, 0, 259, )
Completed 6/12
add$t1,$t4,$t4
$t1 = 7610

Clock Cycle 1055:
 Current CPU Blocking 
(sw, 2708, 3136, 6, 12, 249, )(sw, 2616, 0, 0, 0, 251, )(lw, 3876, $t2, 0, 0, 259, )
Completed 7/12

Clock Cycle 1056:
 Current CPU Blocking $t2
(sw, 2708, 3136, 7, 12, 249, )(sw, 2616, 0, 0, 0, 251, )(lw, 3876, $t2, 0, 0, 259, )
Completed 8/12

Clock Cycle 1057:
 Current CPU Blocking $t2
(sw, 2708, 3136, 8, 12, 249, )(sw, 2616, 0, 0, 0, 251, )(lw, 3876, $t2, 0, 0, 259, )
Completed 9/12

Clock Cycle 1058:
 Current CPU Blocking $t2
(sw, 2708, 3136, 9, 12, 249, )(sw, 2616, 0, 0, 0, 251, )(lw, 3876, $t2, 0, 0, 259, )
Completed 10/12

Clock Cycle 1059:
 Current CPU Blocking $t2
(sw, 2708, 3136, 10, 12, 249, )(sw, 2616, 0, 0, 0, 251, )(lw, 3876, $t2, 0, 0, 259, )
Completed 11/12

Clock Cycle 1060:
 Current CPU Blocking $t2
(sw, 2708, 3136, 11, 12, 249, )(sw, 2616, 0, 0, 0, 251, )(lw, 3876, $t2, 0, 0, 259, )
Completed 12/12
Finished Instruction sw 2708 3136 on Line 249

Clock Cycle 1061:
 Current CPU Blocking $t2
(sw, 2616, 0, 0, 0, 251, )(lw, 3876, $t2, 0, 0, 259, )
Started sw 2616 0 on Line 251
Completed 1/2

Clock Cycle 1062:
 Current CPU Blocking $t2
(sw, 2616, 0, 1, 2, 251, )(lw, 3876, $t2, 0, 0, 259, )
Completed 2/2
Finished Instruction sw 2616 0 on Line 251

Clock Cycle 1063:
 Current CPU Blocking $t2
(lw, 3876, $t2, 0, 0, 259, )
Started lw 3876 $t2 on Line 259
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1064:
 Current CPU Blocking $t2
(lw, 3876, $t2, 1, 22, 259, )
Completed 2/22

Clock Cycle 1065:
 Current CPU Blocking $t2
(lw, 3876, $t2, 2, 22, 259, )
Completed 3/22

Clock Cycle 1066:
 Current CPU Blocking $t2
(lw, 3876, $t2, 3, 22, 259, )
Completed 4/22

Clock Cycle 1067:
 Current CPU Blocking $t2
(lw, 3876, $t2, 4, 22, 259, )
Completed 5/22

Clock Cycle 1068:
 Current CPU Blocking $t2
(lw, 3876, $t2, 5, 22, 259, )
Completed 6/22

Clock Cycle 1069:
 Current CPU Blocking $t2
(lw, 3876, $t2, 6, 22, 259, )
Completed 7/22

Clock Cycle 1070:
 Current CPU Blocking $t2
(lw, 3876, $t2, 7, 22, 259, )
Completed 8/22

Clock Cycle 1071:
 Current CPU Blocking $t2
(lw, 3876, $t2, 8, 22, 259, )
Completed 9/22

Clock Cycle 1072:
 Current CPU Blocking $t2
(lw, 3876, $t2, 9, 22, 259, )
Completed 10/22
Memory at 2708 = 3136

Clock Cycle 1073:
 Current CPU Blocking $t2
(lw, 3876, $t2, 10, 22, 259, )
Completed 11/22

Clock Cycle 1074:
 Current CPU Blocking $t2
(lw, 3876, $t2, 11, 22, 259, )
Completed 12/22

Clock Cycle 1075:
 Current CPU Blocking $t2
(lw, 3876, $t2, 12, 22, 259, )
Completed 13/22

Clock Cycle 1076:
 Current CPU Blocking $t2
(lw, 3876, $t2, 13, 22, 259, )
Completed 14/22

Clock Cycle 1077:
 Current CPU Blocking $t2
(lw, 3876, $t2, 14, 22, 259, )
Completed 15/22

Clock Cycle 1078:
 Current CPU Blocking $t2
(lw, 3876, $t2, 15, 22, 259, )
Completed 16/22

Clock Cycle 1079:
 Current CPU Blocking $t2
(lw, 3876, $t2, 16, 22, 259, )
Completed 17/22

Clock Cycle 1080:
 Current CPU Blocking $t2
(lw, 3876, $t2, 17, 22, 259, )
Completed 18/22

Clock Cycle 1081:
 Current CPU Blocking $t2
(lw, 3876, $t2, 18, 22, 259, )
Completed 19/22

Clock Cycle 1082:
 Current CPU Blocking $t2
(lw, 3876, $t2, 19, 22, 259, )
Completed 20/22

Clock Cycle 1083:
 Current CPU Blocking $t2
(lw, 3876, $t2, 20, 22, 259, )
Completed 21/22

Clock Cycle 1084:
 Current CPU Blocking $t2
(lw, 3876, $t2, 21, 22, 259, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3876 $t2 on Line 259

Clock Cycle 1085:
 Current CPU Blocking $t2

slt$t2,$t0,$t4
$t2 = 1

Clock Cycle 1086:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3696 7610 on Line 264

Clock Cycle 1087:
 Current CPU Blocking 
(sw, 3696, 7610, 0, 0, 264, )
Started sw 3696 7610 on Line 264
Completed 1/2
add$t0,$t3,$t2
$t0 = 2

Clock Cycle 1088:
 Current CPU Blocking 
(sw, 3696, 7610, 1, 2, 264, )
Completed 2/2
Finished Instruction sw 3696 7610 on Line 264
add$t0,$t1,$t1
$t0 = 15220

Clock Cycle 1089:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3936 $t4 on Line 267

Clock Cycle 1090:
 Current CPU Blocking 
(lw, 3936, $t4, 0, 0, 267, )
Started lw 3936 $t4 on Line 267
Completed 1/2

Clock Cycle 1091:
 Current CPU Blocking $t4
(lw, 3936, $t4, 1, 2, 267, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3936 $t4 on Line 267

Clock Cycle 1092:
 Current CPU Blocking $t4

mul$t2,$t4,$t0
$t2 = 0

Clock Cycle 1093:
 Current CPU Blocking 

sub$t3,$t1,$t4
$t3 = 7610

Clock Cycle 1094:
 Current CPU Blocking 

sub$t0,$t0,$t2
$t0 = 15220

Clock Cycle 1095:
 Current CPU Blocking 

addi$t2,$t0,3284
$t2 = 18504

Clock Cycle 1096:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2544 0 on Line 272

Clock Cycle 1097:
 Current CPU Blocking 
(sw, 2544, 0, 0, 0, 272, )
Started sw 2544 0 on Line 272
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt$t0,$t2,$t0
$t0 = 0

Clock Cycle 1098:
 Current CPU Blocking 
(sw, 2544, 0, 1, 22, 272, )
Completed 2/22
mul$t0,$t0,$t4
$t0 = 0

Clock Cycle 1099:
 Current CPU Blocking 
(sw, 2544, 0, 2, 22, 272, )
Completed 3/22
addi$t0,$t3,3584
$t0 = 11194

Clock Cycle 1100:
 Current CPU Blocking 
(sw, 2544, 0, 3, 22, 272, )
Completed 4/22
mul$t1,$t1,$t4
$t1 = 0

Clock Cycle 1101:
 Current CPU Blocking 
(sw, 2544, 0, 4, 22, 272, )
Completed 5/22
sub$t4,$t3,$t4
$t4 = 7610

Clock Cycle 1102:
 Current CPU Blocking 
(sw, 2544, 0, 5, 22, 272, )
Completed 6/22
DRAM Request(Write) Issued for sw 380 11194 on Line 278

Clock Cycle 1103:
 Current CPU Blocking 
(sw, 2544, 0, 6, 22, 272, )(sw, 380, 11194, 0, 0, 278, )
Completed 7/22
slt$t0,$t0,$t3
$t0 = 0

Clock Cycle 1104:
 Current CPU Blocking 
(sw, 2544, 0, 7, 22, 272, )(sw, 380, 11194, 0, 0, 278, )
Completed 8/22
sub$t2,$t2,$t1
$t2 = 18504

Clock Cycle 1105:
 Current CPU Blocking 
(sw, 2544, 0, 8, 22, 272, )(sw, 380, 11194, 0, 0, 278, )
Completed 9/22
addi$t2,$t2,2192
$t2 = 20696

Clock Cycle 1106:
 Current CPU Blocking 
(sw, 2544, 0, 9, 22, 272, )(sw, 380, 11194, 0, 0, 278, )
Completed 10/22
Memory at 3696 = 7610
mul$t1,$t4,$t3
$t1 = 57912100

Clock Cycle 1107:
 Current CPU Blocking 
(sw, 2544, 0, 10, 22, 272, )(sw, 380, 11194, 0, 0, 278, )
Completed 11/22
DRAM Request(Write) Issued for sw 2116 7610 on Line 283

Clock Cycle 1108:
 Current CPU Blocking 
(sw, 2544, 0, 11, 22, 272, )(sw, 2116, 7610, 0, 0, 283, )(sw, 380, 11194, 0, 0, 278, )
Completed 12/22
addi$t4,$t0,3548
$t4 = 3548

Clock Cycle 1109:
 Current CPU Blocking 
(sw, 2544, 0, 12, 22, 272, )(sw, 2116, 7610, 0, 0, 283, )(sw, 380, 11194, 0, 0, 278, )
Completed 13/22
slt$t0,$t3,$t0
$t0 = 0

Clock Cycle 1110:
 Current CPU Blocking 
(sw, 2544, 0, 13, 22, 272, )(sw, 2116, 7610, 0, 0, 283, )(sw, 380, 11194, 0, 0, 278, )
Completed 14/22
add$t4,$t0,$t4
$t4 = 3548

Clock Cycle 1111:
 Current CPU Blocking 
(sw, 2544, 0, 14, 22, 272, )(sw, 2116, 7610, 0, 0, 283, )(sw, 380, 11194, 0, 0, 278, )
Completed 15/22
add$t3,$t2,$t2
$t3 = 41392

Clock Cycle 1112:
 Current CPU Blocking 
(sw, 2544, 0, 15, 22, 272, )(sw, 2116, 7610, 0, 0, 283, )(sw, 380, 11194, 0, 0, 278, )
Completed 16/22
DRAM Request(Write) Issued for sw 192 3548 on Line 288

Clock Cycle 1113:
 Current CPU Blocking 
(sw, 2544, 0, 16, 22, 272, )(sw, 2116, 7610, 0, 0, 283, )(sw, 380, 11194, 0, 0, 278, )(sw, 192, 3548, 0, 0, 288, )
Completed 17/22
DRAM Request(Read) Issued for lw 2656 $t1 on Line 289

Clock Cycle 1114:
 Current CPU Blocking 
(sw, 2544, 0, 17, 22, 272, )(sw, 2116, 7610, 0, 0, 283, )(lw, 2656, $t1, 0, 0, 289, )(sw, 380, 11194, 0, 0, 278, )(sw, 192, 3548, 0, 0, 288, )
Completed 18/22

Clock Cycle 1115:
 Current CPU Blocking $t1
(sw, 2544, 0, 18, 22, 272, )(lw, 2656, $t1, 0, 0, 289, )(sw, 2116, 7610, 0, 0, 283, )(sw, 380, 11194, 0, 0, 278, )(sw, 192, 3548, 0, 0, 288, )
Completed 19/22

Clock Cycle 1116:
 Current CPU Blocking $t1
(sw, 2544, 0, 19, 22, 272, )(lw, 2656, $t1, 0, 0, 289, )(sw, 2116, 7610, 0, 0, 283, )(sw, 380, 11194, 0, 0, 278, )(sw, 192, 3548, 0, 0, 288, )
Completed 20/22

Clock Cycle 1117:
 Current CPU Blocking $t1
(sw, 2544, 0, 20, 22, 272, )(lw, 2656, $t1, 0, 0, 289, )(sw, 2116, 7610, 0, 0, 283, )(sw, 380, 11194, 0, 0, 278, )(sw, 192, 3548, 0, 0, 288, )
Completed 21/22

Clock Cycle 1118:
 Current CPU Blocking $t1
(sw, 2544, 0, 21, 22, 272, )(lw, 2656, $t1, 0, 0, 289, )(sw, 2116, 7610, 0, 0, 283, )(sw, 380, 11194, 0, 0, 278, )(sw, 192, 3548, 0, 0, 288, )
Completed 22/22
Finished Instruction sw 2544 0 on Line 272

Clock Cycle 1119:
 Current CPU Blocking $t1
(lw, 2656, $t1, 0, 0, 289, )(sw, 2116, 7610, 0, 0, 283, )(sw, 380, 11194, 0, 0, 278, )(sw, 192, 3548, 0, 0, 288, )
Started lw 2656 $t1 on Line 289
Completed 1/2

Clock Cycle 1120:
 Current CPU Blocking $t1
(lw, 2656, $t1, 1, 2, 289, )(sw, 2116, 7610, 0, 0, 283, )(sw, 380, 11194, 0, 0, 278, )(sw, 192, 3548, 0, 0, 288, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2656 $t1 on Line 289

Clock Cycle 1121:
 Current CPU Blocking $t1
(sw, 2116, 7610, 0, 0, 283, )(sw, 380, 11194, 0, 0, 278, )(sw, 192, 3548, 0, 0, 288, )
Started sw 2116 7610 on Line 283
Completed 1/2
add$t1,$t4,$t1
$t1 = 3548

Clock Cycle 1122:
 Current CPU Blocking 
(sw, 2116, 7610, 1, 2, 283, )(sw, 380, 11194, 0, 0, 278, )(sw, 192, 3548, 0, 0, 288, )
Completed 2/2
Finished Instruction sw 2116 7610 on Line 283
sub$t2,$t4,$t0
$t2 = 3548

Clock Cycle 1123:
 Current CPU Blocking 
(sw, 380, 11194, 0, 0, 278, )(sw, 192, 3548, 0, 0, 288, )
Started sw 380 11194 on Line 278
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2468 3548 on Line 292

Clock Cycle 1124:
 Current CPU Blocking 
(sw, 380, 11194, 1, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )
Completed 2/22
mul$t4,$t3,$t1
$t4 = 146858816

Clock Cycle 1125:
 Current CPU Blocking 
(sw, 380, 11194, 2, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )
Completed 3/22
slt$t4,$t2,$t4
$t4 = 1

Clock Cycle 1126:
 Current CPU Blocking 
(sw, 380, 11194, 3, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )
Completed 4/22
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 1127:
 Current CPU Blocking 
(sw, 380, 11194, 4, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )
Completed 5/22
DRAM Request(Write) Issued for sw 3600 0 on Line 296

Clock Cycle 1128:
 Current CPU Blocking 
(sw, 380, 11194, 5, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 6/22
mul$t4,$t3,$t2
$t4 = 146858816

Clock Cycle 1129:
 Current CPU Blocking 
(sw, 380, 11194, 6, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 7/22
sub$t2,$t1,$t0
$t2 = 0

Clock Cycle 1130:
 Current CPU Blocking 
(sw, 380, 11194, 7, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 8/22
DRAM Request(Write) Issued for sw 1716 0 on Line 299

Clock Cycle 1131:
 Current CPU Blocking 
(sw, 380, 11194, 8, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(sw, 1716, 0, 0, 0, 299, )
Completed 9/22
mul$t0,$t3,$t4
$t0 = 1401388032

Clock Cycle 1132:
 Current CPU Blocking 
(sw, 380, 11194, 9, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(sw, 1716, 0, 0, 0, 299, )
Completed 10/22
Memory at 2116 = 7610
mul$t3,$t3,$t4
$t3 = 1401388032

Clock Cycle 1133:
 Current CPU Blocking 
(sw, 380, 11194, 10, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(sw, 1716, 0, 0, 0, 299, )
Completed 11/22
sub$t3,$t3,$t2
$t3 = 1401388032

Clock Cycle 1134:
 Current CPU Blocking 
(sw, 380, 11194, 11, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(sw, 1716, 0, 0, 0, 299, )
Completed 12/22
mul$t0,$t4,$t2
$t0 = 0

Clock Cycle 1135:
 Current CPU Blocking 
(sw, 380, 11194, 12, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(sw, 1716, 0, 0, 0, 299, )
Completed 13/22
DRAM Request(Read) Issued for lw 1364 $t3 on Line 304

Clock Cycle 1136:
 Current CPU Blocking 
(sw, 380, 11194, 13, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(sw, 1716, 0, 0, 0, 299, )(lw, 1364, $t3, 0, 0, 304, )
Completed 14/22
slt$t2,$t2,$t2
$t2 = 0

Clock Cycle 1137:
 Current CPU Blocking 
(sw, 380, 11194, 14, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(sw, 1716, 0, 0, 0, 299, )(lw, 1364, $t3, 0, 0, 304, )
Completed 15/22

Clock Cycle 1138:
 Current CPU Blocking $t3
(sw, 380, 11194, 15, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 1716, 0, 0, 0, 299, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(lw, 1364, $t3, 0, 0, 304, )
Completed 16/22

Clock Cycle 1139:
 Current CPU Blocking $t3
(sw, 380, 11194, 16, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 1716, 0, 0, 0, 299, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(lw, 1364, $t3, 0, 0, 304, )
Completed 17/22

Clock Cycle 1140:
 Current CPU Blocking $t3
(sw, 380, 11194, 17, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 1716, 0, 0, 0, 299, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(lw, 1364, $t3, 0, 0, 304, )
Completed 18/22

Clock Cycle 1141:
 Current CPU Blocking $t3
(sw, 380, 11194, 18, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 1716, 0, 0, 0, 299, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(lw, 1364, $t3, 0, 0, 304, )
Completed 19/22

Clock Cycle 1142:
 Current CPU Blocking $t3
(sw, 380, 11194, 19, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 1716, 0, 0, 0, 299, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(lw, 1364, $t3, 0, 0, 304, )
Completed 20/22

Clock Cycle 1143:
 Current CPU Blocking $t3
(sw, 380, 11194, 20, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 1716, 0, 0, 0, 299, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(lw, 1364, $t3, 0, 0, 304, )
Completed 21/22

Clock Cycle 1144:
 Current CPU Blocking $t3
(sw, 380, 11194, 21, 22, 278, )(sw, 192, 3548, 0, 0, 288, )(sw, 1716, 0, 0, 0, 299, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(lw, 1364, $t3, 0, 0, 304, )
Completed 22/22
Finished Instruction sw 380 11194 on Line 278

Clock Cycle 1145:
 Current CPU Blocking $t3
(sw, 192, 3548, 0, 0, 288, )(sw, 1716, 0, 0, 0, 299, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(lw, 1364, $t3, 0, 0, 304, )
Started sw 192 3548 on Line 288
Completed 1/2

Clock Cycle 1146:
 Current CPU Blocking $t3
(sw, 192, 3548, 1, 2, 288, )(sw, 1716, 0, 0, 0, 299, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )(lw, 1364, $t3, 0, 0, 304, )
Completed 2/2
Finished Instruction sw 192 3548 on Line 288

Clock Cycle 1147:
 Current CPU Blocking $t3
(sw, 1716, 0, 0, 0, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Started sw 1716 0 on Line 299
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1148:
 Current CPU Blocking $t3
(sw, 1716, 0, 1, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 2/22

Clock Cycle 1149:
 Current CPU Blocking $t3
(sw, 1716, 0, 2, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 3/22

Clock Cycle 1150:
 Current CPU Blocking $t3
(sw, 1716, 0, 3, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 4/22

Clock Cycle 1151:
 Current CPU Blocking $t3
(sw, 1716, 0, 4, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 5/22

Clock Cycle 1152:
 Current CPU Blocking $t3
(sw, 1716, 0, 5, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 6/22

Clock Cycle 1153:
 Current CPU Blocking $t3
(sw, 1716, 0, 6, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 7/22

Clock Cycle 1154:
 Current CPU Blocking $t3
(sw, 1716, 0, 7, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 8/22

Clock Cycle 1155:
 Current CPU Blocking $t3
(sw, 1716, 0, 8, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 9/22

Clock Cycle 1156:
 Current CPU Blocking $t3
(sw, 1716, 0, 9, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 10/22
Memory at 192 = 3548
Memory at 380 = 11194

Clock Cycle 1157:
 Current CPU Blocking $t3
(sw, 1716, 0, 10, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 11/22

Clock Cycle 1158:
 Current CPU Blocking $t3
(sw, 1716, 0, 11, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 12/22

Clock Cycle 1159:
 Current CPU Blocking $t3
(sw, 1716, 0, 12, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 13/22

Clock Cycle 1160:
 Current CPU Blocking $t3
(sw, 1716, 0, 13, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 14/22

Clock Cycle 1161:
 Current CPU Blocking $t3
(sw, 1716, 0, 14, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 15/22

Clock Cycle 1162:
 Current CPU Blocking $t3
(sw, 1716, 0, 15, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 16/22

Clock Cycle 1163:
 Current CPU Blocking $t3
(sw, 1716, 0, 16, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 17/22

Clock Cycle 1164:
 Current CPU Blocking $t3
(sw, 1716, 0, 17, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 18/22

Clock Cycle 1165:
 Current CPU Blocking $t3
(sw, 1716, 0, 18, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 19/22

Clock Cycle 1166:
 Current CPU Blocking $t3
(sw, 1716, 0, 19, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 20/22

Clock Cycle 1167:
 Current CPU Blocking $t3
(sw, 1716, 0, 20, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 21/22

Clock Cycle 1168:
 Current CPU Blocking $t3
(sw, 1716, 0, 21, 22, 299, )(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 22/22
Finished Instruction sw 1716 0 on Line 299

Clock Cycle 1169:
 Current CPU Blocking $t3
(lw, 1364, $t3, 0, 0, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Started lw 1364 $t3 on Line 304
Completed 1/2

Clock Cycle 1170:
 Current CPU Blocking $t3
(lw, 1364, $t3, 1, 2, 304, )(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1364 $t3 on Line 304

Clock Cycle 1171:
 Current CPU Blocking $t3
(sw, 2468, 3548, 0, 0, 292, )(sw, 3600, 0, 0, 0, 296, )
Started sw 2468 3548 on Line 292
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t3,$t2,2956
$t3 = 2956

Clock Cycle 1172:
 Current CPU Blocking 
(sw, 2468, 3548, 1, 22, 292, )(sw, 3600, 0, 0, 0, 296, )
Completed 2/22
DRAM Request(Read) Issued for lw 1456 $t2 on Line 307

Clock Cycle 1173:
 Current CPU Blocking 
(sw, 2468, 3548, 2, 22, 292, )(sw, 3600, 0, 0, 0, 296, )(lw, 1456, $t2, 0, 0, 307, )
Completed 3/22

Clock Cycle 1174:
 Current CPU Blocking $t2
(sw, 2468, 3548, 3, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 4/22

Clock Cycle 1175:
 Current CPU Blocking $t2
(sw, 2468, 3548, 4, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 5/22

Clock Cycle 1176:
 Current CPU Blocking $t2
(sw, 2468, 3548, 5, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 6/22

Clock Cycle 1177:
 Current CPU Blocking $t2
(sw, 2468, 3548, 6, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 7/22

Clock Cycle 1178:
 Current CPU Blocking $t2
(sw, 2468, 3548, 7, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 8/22

Clock Cycle 1179:
 Current CPU Blocking $t2
(sw, 2468, 3548, 8, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 9/22

Clock Cycle 1180:
 Current CPU Blocking $t2
(sw, 2468, 3548, 9, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 10/22

Clock Cycle 1181:
 Current CPU Blocking $t2
(sw, 2468, 3548, 10, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 11/22

Clock Cycle 1182:
 Current CPU Blocking $t2
(sw, 2468, 3548, 11, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 12/22

Clock Cycle 1183:
 Current CPU Blocking $t2
(sw, 2468, 3548, 12, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 13/22

Clock Cycle 1184:
 Current CPU Blocking $t2
(sw, 2468, 3548, 13, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 14/22

Clock Cycle 1185:
 Current CPU Blocking $t2
(sw, 2468, 3548, 14, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 15/22

Clock Cycle 1186:
 Current CPU Blocking $t2
(sw, 2468, 3548, 15, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 16/22

Clock Cycle 1187:
 Current CPU Blocking $t2
(sw, 2468, 3548, 16, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 17/22

Clock Cycle 1188:
 Current CPU Blocking $t2
(sw, 2468, 3548, 17, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 18/22

Clock Cycle 1189:
 Current CPU Blocking $t2
(sw, 2468, 3548, 18, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 19/22

Clock Cycle 1190:
 Current CPU Blocking $t2
(sw, 2468, 3548, 19, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 20/22

Clock Cycle 1191:
 Current CPU Blocking $t2
(sw, 2468, 3548, 20, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 21/22

Clock Cycle 1192:
 Current CPU Blocking $t2
(sw, 2468, 3548, 21, 22, 292, )(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 22/22
Finished Instruction sw 2468 3548 on Line 292

Clock Cycle 1193:
 Current CPU Blocking $t2
(lw, 1456, $t2, 0, 0, 307, )(sw, 3600, 0, 0, 0, 296, )
Started lw 1456 $t2 on Line 307
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1194:
 Current CPU Blocking $t2
(lw, 1456, $t2, 1, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 2/22

Clock Cycle 1195:
 Current CPU Blocking $t2
(lw, 1456, $t2, 2, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 3/22

Clock Cycle 1196:
 Current CPU Blocking $t2
(lw, 1456, $t2, 3, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 4/22

Clock Cycle 1197:
 Current CPU Blocking $t2
(lw, 1456, $t2, 4, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 5/22

Clock Cycle 1198:
 Current CPU Blocking $t2
(lw, 1456, $t2, 5, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 6/22

Clock Cycle 1199:
 Current CPU Blocking $t2
(lw, 1456, $t2, 6, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 7/22

Clock Cycle 1200:
 Current CPU Blocking $t2
(lw, 1456, $t2, 7, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 8/22

Clock Cycle 1201:
 Current CPU Blocking $t2
(lw, 1456, $t2, 8, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 9/22

Clock Cycle 1202:
 Current CPU Blocking $t2
(lw, 1456, $t2, 9, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 10/22
Memory at 2468 = 3548

Clock Cycle 1203:
 Current CPU Blocking $t2
(lw, 1456, $t2, 10, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 11/22

Clock Cycle 1204:
 Current CPU Blocking $t2
(lw, 1456, $t2, 11, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 12/22

Clock Cycle 1205:
 Current CPU Blocking $t2
(lw, 1456, $t2, 12, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 13/22

Clock Cycle 1206:
 Current CPU Blocking $t2
(lw, 1456, $t2, 13, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 14/22

Clock Cycle 1207:
 Current CPU Blocking $t2
(lw, 1456, $t2, 14, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 15/22

Clock Cycle 1208:
 Current CPU Blocking $t2
(lw, 1456, $t2, 15, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 16/22

Clock Cycle 1209:
 Current CPU Blocking $t2
(lw, 1456, $t2, 16, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 17/22

Clock Cycle 1210:
 Current CPU Blocking $t2
(lw, 1456, $t2, 17, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 18/22

Clock Cycle 1211:
 Current CPU Blocking $t2
(lw, 1456, $t2, 18, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 19/22

Clock Cycle 1212:
 Current CPU Blocking $t2
(lw, 1456, $t2, 19, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 20/22

Clock Cycle 1213:
 Current CPU Blocking $t2
(lw, 1456, $t2, 20, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 21/22

Clock Cycle 1214:
 Current CPU Blocking $t2
(lw, 1456, $t2, 21, 22, 307, )(sw, 3600, 0, 0, 0, 296, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1456 $t2 on Line 307

Clock Cycle 1215:
 Current CPU Blocking $t2
(sw, 3600, 0, 0, 0, 296, )
Started sw 3600 0 on Line 296
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt$t1,$t1,$t2
$t1 = 0

Clock Cycle 1216:
 Current CPU Blocking 
(sw, 3600, 0, 1, 12, 296, )
Completed 2/12
mul$t1,$t2,$t1
$t1 = 0

Clock Cycle 1217:
 Current CPU Blocking 
(sw, 3600, 0, 2, 12, 296, )
Completed 3/12
sub$t3,$t2,$t4
$t3 = -146858816

Clock Cycle 1218:
 Current CPU Blocking 
(sw, 3600, 0, 3, 12, 296, )
Completed 4/12
slt$t0,$t1,$t3
$t0 = 0

Clock Cycle 1219:
 Current CPU Blocking 
(sw, 3600, 0, 4, 12, 296, )
Completed 5/12
addi$t3,$t0,3384
$t3 = 3384

Clock Cycle 1220:
 Current CPU Blocking 
(sw, 3600, 0, 5, 12, 296, )
Completed 6/12
slt$t2,$t2,$t1
$t2 = 0

Clock Cycle 1221:
 Current CPU Blocking 
(sw, 3600, 0, 6, 12, 296, )
Completed 7/12
add$t2,$t3,$t2
$t2 = 3384

Clock Cycle 1222:
 Current CPU Blocking 
(sw, 3600, 0, 7, 12, 296, )
Completed 8/12
sub$t2,$t0,$t4
$t2 = -146858816

Clock Cycle 1223:
 Current CPU Blocking 
(sw, 3600, 0, 8, 12, 296, )
Completed 9/12
slt$t2,$t4,$t3
$t2 = 0

Clock Cycle 1224:
 Current CPU Blocking 
(sw, 3600, 0, 9, 12, 296, )
Completed 10/12
add$t0,$t0,$t2
$t0 = 0

Clock Cycle 1225:
 Current CPU Blocking 
(sw, 3600, 0, 10, 12, 296, )
Completed 11/12
DRAM Request(Read) Issued for lw 1696 $t3 on Line 318

Clock Cycle 1226:
 Current CPU Blocking 
(sw, 3600, 0, 11, 12, 296, )(lw, 1696, $t3, 0, 0, 318, )
Completed 12/12
Finished Instruction sw 3600 0 on Line 296

Clock Cycle 1227:
 Current CPU Blocking $t3
(lw, 1696, $t3, 0, 0, 318, )
Started lw 1696 $t3 on Line 318
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1228:
 Current CPU Blocking $t3
(lw, 1696, $t3, 1, 22, 318, )
Completed 2/22

Clock Cycle 1229:
 Current CPU Blocking $t3
(lw, 1696, $t3, 2, 22, 318, )
Completed 3/22

Clock Cycle 1230:
 Current CPU Blocking $t3
(lw, 1696, $t3, 3, 22, 318, )
Completed 4/22

Clock Cycle 1231:
 Current CPU Blocking $t3
(lw, 1696, $t3, 4, 22, 318, )
Completed 5/22

Clock Cycle 1232:
 Current CPU Blocking $t3
(lw, 1696, $t3, 5, 22, 318, )
Completed 6/22

Clock Cycle 1233:
 Current CPU Blocking $t3
(lw, 1696, $t3, 6, 22, 318, )
Completed 7/22

Clock Cycle 1234:
 Current CPU Blocking $t3
(lw, 1696, $t3, 7, 22, 318, )
Completed 8/22

Clock Cycle 1235:
 Current CPU Blocking $t3
(lw, 1696, $t3, 8, 22, 318, )
Completed 9/22

Clock Cycle 1236:
 Current CPU Blocking $t3
(lw, 1696, $t3, 9, 22, 318, )
Completed 10/22

Clock Cycle 1237:
 Current CPU Blocking $t3
(lw, 1696, $t3, 10, 22, 318, )
Completed 11/22

Clock Cycle 1238:
 Current CPU Blocking $t3
(lw, 1696, $t3, 11, 22, 318, )
Completed 12/22

Clock Cycle 1239:
 Current CPU Blocking $t3
(lw, 1696, $t3, 12, 22, 318, )
Completed 13/22

Clock Cycle 1240:
 Current CPU Blocking $t3
(lw, 1696, $t3, 13, 22, 318, )
Completed 14/22

Clock Cycle 1241:
 Current CPU Blocking $t3
(lw, 1696, $t3, 14, 22, 318, )
Completed 15/22

Clock Cycle 1242:
 Current CPU Blocking $t3
(lw, 1696, $t3, 15, 22, 318, )
Completed 16/22

Clock Cycle 1243:
 Current CPU Blocking $t3
(lw, 1696, $t3, 16, 22, 318, )
Completed 17/22

Clock Cycle 1244:
 Current CPU Blocking $t3
(lw, 1696, $t3, 17, 22, 318, )
Completed 18/22

Clock Cycle 1245:
 Current CPU Blocking $t3
(lw, 1696, $t3, 18, 22, 318, )
Completed 19/22

Clock Cycle 1246:
 Current CPU Blocking $t3
(lw, 1696, $t3, 19, 22, 318, )
Completed 20/22

Clock Cycle 1247:
 Current CPU Blocking $t3
(lw, 1696, $t3, 20, 22, 318, )
Completed 21/22

Clock Cycle 1248:
 Current CPU Blocking $t3
(lw, 1696, $t3, 21, 22, 318, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1696 $t3 on Line 318

Clock Cycle 1249:
 Current CPU Blocking $t3

DRAM Request(Write) Issued for sw 528 0 on Line 319

Clock Cycle 1250:
 Current CPU Blocking 
(sw, 528, 0, 0, 0, 319, )
Started sw 528 0 on Line 319
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t3,2220
$t3 = 2220

Clock Cycle 1251:
 Current CPU Blocking 
(sw, 528, 0, 1, 12, 319, )
Completed 2/12
mul$t2,$t0,$t1
$t2 = 0

Clock Cycle 1252:
 Current CPU Blocking 
(sw, 528, 0, 2, 12, 319, )
Completed 3/12
sub$t2,$t2,$t1
$t2 = 0

Clock Cycle 1253:
 Current CPU Blocking 
(sw, 528, 0, 3, 12, 319, )
Completed 4/12
add$t0,$t2,$t3
$t0 = 2220

Clock Cycle 1254:
 Current CPU Blocking 
(sw, 528, 0, 4, 12, 319, )
Completed 5/12
addi$t1,$t3,1836
$t1 = 4056

Clock Cycle 1255:
 Current CPU Blocking 
(sw, 528, 0, 5, 12, 319, )
Completed 6/12
add$t3,$t4,$t0
$t3 = 146861036

Clock Cycle 1256:
 Current CPU Blocking 
(sw, 528, 0, 6, 12, 319, )
Completed 7/12
DRAM Request(Write) Issued for sw 1448 2220 on Line 326

Clock Cycle 1257:
 Current CPU Blocking 
(sw, 528, 0, 7, 12, 319, )(sw, 1448, 2220, 0, 0, 326, )
Completed 8/12
sub$t0,$t1,$t0
$t0 = 1836

Clock Cycle 1258:
 Current CPU Blocking 
(sw, 528, 0, 8, 12, 319, )(sw, 1448, 2220, 0, 0, 326, )
Completed 9/12
addi$t2,$t2,2612
$t2 = 2612

Clock Cycle 1259:
 Current CPU Blocking 
(sw, 528, 0, 9, 12, 319, )(sw, 1448, 2220, 0, 0, 326, )
Completed 10/12
mul$t4,$t1,$t3
$t4 = -1332092128

Clock Cycle 1260:
 Current CPU Blocking 
(sw, 528, 0, 10, 12, 319, )(sw, 1448, 2220, 0, 0, 326, )
Completed 11/12
sub$t1,$t4,$t2
$t1 = -1332094740

Clock Cycle 1261:
 Current CPU Blocking 
(sw, 528, 0, 11, 12, 319, )(sw, 1448, 2220, 0, 0, 326, )
Completed 12/12
Finished Instruction sw 528 0 on Line 319
DRAM Request(Read) Issued for lw 2144 $t4 on Line 331

Clock Cycle 1262:
 Current CPU Blocking 
(sw, 1448, 2220, 0, 0, 326, )(lw, 2144, $t4, 0, 0, 331, )
Started sw 1448 2220 on Line 326
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2360 $t3 on Line 332

Clock Cycle 1263:
 Current CPU Blocking 
(sw, 1448, 2220, 1, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )
Completed 2/22
DRAM Request(Write) Issued for sw 3112 2612 on Line 333

Clock Cycle 1264:
 Current CPU Blocking 
(sw, 1448, 2220, 2, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 3/22

Clock Cycle 1265:
 Current CPU Blocking $t3
(sw, 1448, 2220, 3, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 4/22

Clock Cycle 1266:
 Current CPU Blocking $t3
(sw, 1448, 2220, 4, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 5/22

Clock Cycle 1267:
 Current CPU Blocking $t3
(sw, 1448, 2220, 5, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 6/22

Clock Cycle 1268:
 Current CPU Blocking $t3
(sw, 1448, 2220, 6, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 7/22

Clock Cycle 1269:
 Current CPU Blocking $t3
(sw, 1448, 2220, 7, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 8/22

Clock Cycle 1270:
 Current CPU Blocking $t3
(sw, 1448, 2220, 8, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 9/22

Clock Cycle 1271:
 Current CPU Blocking $t3
(sw, 1448, 2220, 9, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 10/22

Clock Cycle 1272:
 Current CPU Blocking $t3
(sw, 1448, 2220, 10, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 11/22

Clock Cycle 1273:
 Current CPU Blocking $t3
(sw, 1448, 2220, 11, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 12/22

Clock Cycle 1274:
 Current CPU Blocking $t3
(sw, 1448, 2220, 12, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 13/22

Clock Cycle 1275:
 Current CPU Blocking $t3
(sw, 1448, 2220, 13, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 14/22

Clock Cycle 1276:
 Current CPU Blocking $t3
(sw, 1448, 2220, 14, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 15/22

Clock Cycle 1277:
 Current CPU Blocking $t3
(sw, 1448, 2220, 15, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 16/22

Clock Cycle 1278:
 Current CPU Blocking $t3
(sw, 1448, 2220, 16, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 17/22

Clock Cycle 1279:
 Current CPU Blocking $t3
(sw, 1448, 2220, 17, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 18/22

Clock Cycle 1280:
 Current CPU Blocking $t3
(sw, 1448, 2220, 18, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 19/22

Clock Cycle 1281:
 Current CPU Blocking $t3
(sw, 1448, 2220, 19, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 20/22

Clock Cycle 1282:
 Current CPU Blocking $t3
(sw, 1448, 2220, 20, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 21/22

Clock Cycle 1283:
 Current CPU Blocking $t3
(sw, 1448, 2220, 21, 22, 326, )(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 22/22
Finished Instruction sw 1448 2220 on Line 326

Clock Cycle 1284:
 Current CPU Blocking $t3
(lw, 2144, $t4, 0, 0, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Started lw 2144 $t4 on Line 331
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1285:
 Current CPU Blocking $t3
(lw, 2144, $t4, 1, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 2/22

Clock Cycle 1286:
 Current CPU Blocking $t3
(lw, 2144, $t4, 2, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 3/22

Clock Cycle 1287:
 Current CPU Blocking $t3
(lw, 2144, $t4, 3, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 4/22

Clock Cycle 1288:
 Current CPU Blocking $t3
(lw, 2144, $t4, 4, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 5/22

Clock Cycle 1289:
 Current CPU Blocking $t3
(lw, 2144, $t4, 5, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 6/22

Clock Cycle 1290:
 Current CPU Blocking $t3
(lw, 2144, $t4, 6, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 7/22

Clock Cycle 1291:
 Current CPU Blocking $t3
(lw, 2144, $t4, 7, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 8/22

Clock Cycle 1292:
 Current CPU Blocking $t3
(lw, 2144, $t4, 8, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 9/22

Clock Cycle 1293:
 Current CPU Blocking $t3
(lw, 2144, $t4, 9, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 10/22
Memory at 1448 = 2220

Clock Cycle 1294:
 Current CPU Blocking $t3
(lw, 2144, $t4, 10, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 11/22

Clock Cycle 1295:
 Current CPU Blocking $t3
(lw, 2144, $t4, 11, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 12/22

Clock Cycle 1296:
 Current CPU Blocking $t3
(lw, 2144, $t4, 12, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 13/22

Clock Cycle 1297:
 Current CPU Blocking $t3
(lw, 2144, $t4, 13, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 14/22

Clock Cycle 1298:
 Current CPU Blocking $t3
(lw, 2144, $t4, 14, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 15/22

Clock Cycle 1299:
 Current CPU Blocking $t3
(lw, 2144, $t4, 15, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 16/22

Clock Cycle 1300:
 Current CPU Blocking $t3
(lw, 2144, $t4, 16, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 17/22

Clock Cycle 1301:
 Current CPU Blocking $t3
(lw, 2144, $t4, 17, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 18/22

Clock Cycle 1302:
 Current CPU Blocking $t3
(lw, 2144, $t4, 18, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 19/22

Clock Cycle 1303:
 Current CPU Blocking $t3
(lw, 2144, $t4, 19, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 20/22

Clock Cycle 1304:
 Current CPU Blocking $t3
(lw, 2144, $t4, 20, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 21/22

Clock Cycle 1305:
 Current CPU Blocking $t3
(lw, 2144, $t4, 21, 22, 331, )(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2144 $t4 on Line 331

Clock Cycle 1306:
 Current CPU Blocking $t3
(lw, 2360, $t3, 0, 0, 332, )(sw, 3112, 2612, 0, 0, 333, )
Started lw 2360 $t3 on Line 332
Completed 1/2

Clock Cycle 1307:
 Current CPU Blocking $t3
(lw, 2360, $t3, 1, 2, 332, )(sw, 3112, 2612, 0, 0, 333, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2360 $t3 on Line 332

Clock Cycle 1308:
 Current CPU Blocking $t3
(sw, 3112, 2612, 0, 0, 333, )
Started sw 3112 2612 on Line 333
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t2,580
$t3 = 3192

Clock Cycle 1309:
 Current CPU Blocking 
(sw, 3112, 2612, 1, 12, 333, )
Completed 2/12
DRAM Request(Write) Issued for sw 3088 2612 on Line 335

Clock Cycle 1310:
 Current CPU Blocking 
(sw, 3112, 2612, 2, 12, 333, )(sw, 3088, 2612, 0, 0, 335, )
Completed 3/12
add$t1,$t2,$t4
$t1 = 2612

Clock Cycle 1311:
 Current CPU Blocking 
(sw, 3112, 2612, 3, 12, 333, )(sw, 3088, 2612, 0, 0, 335, )
Completed 4/12
DRAM Request(Read) Issued for lw 2224 $t0 on Line 337

Clock Cycle 1312:
 Current CPU Blocking 
(sw, 3112, 2612, 4, 12, 333, )(sw, 3088, 2612, 0, 0, 335, )(lw, 2224, $t0, 0, 0, 337, )
Completed 5/12
slt$t2,$t3,$t2
$t2 = 0

Clock Cycle 1313:
 Current CPU Blocking 
(sw, 3112, 2612, 5, 12, 333, )(sw, 3088, 2612, 0, 0, 335, )(lw, 2224, $t0, 0, 0, 337, )
Completed 6/12

Clock Cycle 1314:
 Current CPU Blocking $t0
(sw, 3112, 2612, 6, 12, 333, )(sw, 3088, 2612, 0, 0, 335, )(lw, 2224, $t0, 0, 0, 337, )
Completed 7/12

Clock Cycle 1315:
 Current CPU Blocking $t0
(sw, 3112, 2612, 7, 12, 333, )(sw, 3088, 2612, 0, 0, 335, )(lw, 2224, $t0, 0, 0, 337, )
Completed 8/12

Clock Cycle 1316:
 Current CPU Blocking $t0
(sw, 3112, 2612, 8, 12, 333, )(sw, 3088, 2612, 0, 0, 335, )(lw, 2224, $t0, 0, 0, 337, )
Completed 9/12

Clock Cycle 1317:
 Current CPU Blocking $t0
(sw, 3112, 2612, 9, 12, 333, )(sw, 3088, 2612, 0, 0, 335, )(lw, 2224, $t0, 0, 0, 337, )
Completed 10/12

Clock Cycle 1318:
 Current CPU Blocking $t0
(sw, 3112, 2612, 10, 12, 333, )(sw, 3088, 2612, 0, 0, 335, )(lw, 2224, $t0, 0, 0, 337, )
Completed 11/12

Clock Cycle 1319:
 Current CPU Blocking $t0
(sw, 3112, 2612, 11, 12, 333, )(sw, 3088, 2612, 0, 0, 335, )(lw, 2224, $t0, 0, 0, 337, )
Completed 12/12
Finished Instruction sw 3112 2612 on Line 333

Clock Cycle 1320:
 Current CPU Blocking $t0
(sw, 3088, 2612, 0, 0, 335, )(lw, 2224, $t0, 0, 0, 337, )
Started sw 3088 2612 on Line 335
Completed 1/2

Clock Cycle 1321:
 Current CPU Blocking $t0
(sw, 3088, 2612, 1, 2, 335, )(lw, 2224, $t0, 0, 0, 337, )
Completed 2/2
Finished Instruction sw 3088 2612 on Line 335

Clock Cycle 1322:
 Current CPU Blocking $t0
(lw, 2224, $t0, 0, 0, 337, )
Started lw 2224 $t0 on Line 337
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1323:
 Current CPU Blocking $t0
(lw, 2224, $t0, 1, 22, 337, )
Completed 2/22

Clock Cycle 1324:
 Current CPU Blocking $t0
(lw, 2224, $t0, 2, 22, 337, )
Completed 3/22

Clock Cycle 1325:
 Current CPU Blocking $t0
(lw, 2224, $t0, 3, 22, 337, )
Completed 4/22

Clock Cycle 1326:
 Current CPU Blocking $t0
(lw, 2224, $t0, 4, 22, 337, )
Completed 5/22

Clock Cycle 1327:
 Current CPU Blocking $t0
(lw, 2224, $t0, 5, 22, 337, )
Completed 6/22

Clock Cycle 1328:
 Current CPU Blocking $t0
(lw, 2224, $t0, 6, 22, 337, )
Completed 7/22

Clock Cycle 1329:
 Current CPU Blocking $t0
(lw, 2224, $t0, 7, 22, 337, )
Completed 8/22

Clock Cycle 1330:
 Current CPU Blocking $t0
(lw, 2224, $t0, 8, 22, 337, )
Completed 9/22

Clock Cycle 1331:
 Current CPU Blocking $t0
(lw, 2224, $t0, 9, 22, 337, )
Completed 10/22
Memory at 3088 = 2612
Memory at 3112 = 2612

Clock Cycle 1332:
 Current CPU Blocking $t0
(lw, 2224, $t0, 10, 22, 337, )
Completed 11/22

Clock Cycle 1333:
 Current CPU Blocking $t0
(lw, 2224, $t0, 11, 22, 337, )
Completed 12/22

Clock Cycle 1334:
 Current CPU Blocking $t0
(lw, 2224, $t0, 12, 22, 337, )
Completed 13/22

Clock Cycle 1335:
 Current CPU Blocking $t0
(lw, 2224, $t0, 13, 22, 337, )
Completed 14/22

Clock Cycle 1336:
 Current CPU Blocking $t0
(lw, 2224, $t0, 14, 22, 337, )
Completed 15/22

Clock Cycle 1337:
 Current CPU Blocking $t0
(lw, 2224, $t0, 15, 22, 337, )
Completed 16/22

Clock Cycle 1338:
 Current CPU Blocking $t0
(lw, 2224, $t0, 16, 22, 337, )
Completed 17/22

Clock Cycle 1339:
 Current CPU Blocking $t0
(lw, 2224, $t0, 17, 22, 337, )
Completed 18/22

Clock Cycle 1340:
 Current CPU Blocking $t0
(lw, 2224, $t0, 18, 22, 337, )
Completed 19/22

Clock Cycle 1341:
 Current CPU Blocking $t0
(lw, 2224, $t0, 19, 22, 337, )
Completed 20/22

Clock Cycle 1342:
 Current CPU Blocking $t0
(lw, 2224, $t0, 20, 22, 337, )
Completed 21/22

Clock Cycle 1343:
 Current CPU Blocking $t0
(lw, 2224, $t0, 21, 22, 337, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2224 $t0 on Line 337

Clock Cycle 1344:
 Current CPU Blocking $t0

slt$t0,$t0,$t2
$t0 = 0

Clock Cycle 1345:
 Current CPU Blocking 

sub$t1,$t1,$t2
$t1 = 2612

Clock Cycle 1346:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 940 $t4 on Line 341

Clock Cycle 1347:
 Current CPU Blocking 
(lw, 940, $t4, 0, 0, 341, )
Started lw 940 $t4 on Line 341
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add$t3,$t2,$t2
$t3 = 0

Clock Cycle 1348:
 Current CPU Blocking 
(lw, 940, $t4, 1, 12, 341, )
Completed 2/12
add$t0,$t3,$t2
$t0 = 0

Clock Cycle 1349:
 Current CPU Blocking 
(lw, 940, $t4, 2, 12, 341, )
Completed 3/12
addi$t0,$t2,816
$t0 = 816

Clock Cycle 1350:
 Current CPU Blocking 
(lw, 940, $t4, 3, 12, 341, )
Completed 4/12
add$t1,$t1,$t3
$t1 = 2612

Clock Cycle 1351:
 Current CPU Blocking 
(lw, 940, $t4, 4, 12, 341, )
Completed 5/12
add$t3,$t2,$t2
$t3 = 0

Clock Cycle 1352:
 Current CPU Blocking 
(lw, 940, $t4, 5, 12, 341, )
Completed 6/12

Clock Cycle 1353:
 Current CPU Blocking $t4
(lw, 940, $t4, 6, 12, 341, )
Completed 7/12

Clock Cycle 1354:
 Current CPU Blocking $t4
(lw, 940, $t4, 7, 12, 341, )
Completed 8/12

Clock Cycle 1355:
 Current CPU Blocking $t4
(lw, 940, $t4, 8, 12, 341, )
Completed 9/12

Clock Cycle 1356:
 Current CPU Blocking $t4
(lw, 940, $t4, 9, 12, 341, )
Completed 10/12

Clock Cycle 1357:
 Current CPU Blocking $t4
(lw, 940, $t4, 10, 12, 341, )
Completed 11/12

Clock Cycle 1358:
 Current CPU Blocking $t4
(lw, 940, $t4, 11, 12, 341, )
Completed 12/12
$t4 = 0
Finished Instruction lw 940 $t4 on Line 341

Clock Cycle 1359:
 Current CPU Blocking $t4

sub$t4,$t3,$t4
$t4 = 0

Clock Cycle 1360:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1156 $t4 on Line 348

Clock Cycle 1361:
 Current CPU Blocking 
(lw, 1156, $t4, 0, 0, 348, )
Started lw 1156 $t4 on Line 348
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub$t3,$t3,$t3
$t3 = 0

Clock Cycle 1362:
 Current CPU Blocking 
(lw, 1156, $t4, 1, 12, 348, )
Completed 2/12
mul$t2,$t2,$t2
$t2 = 0

Clock Cycle 1363:
 Current CPU Blocking 
(lw, 1156, $t4, 2, 12, 348, )
Completed 3/12
sub$t0,$t2,$t3
$t0 = 0

Clock Cycle 1364:
 Current CPU Blocking 
(lw, 1156, $t4, 3, 12, 348, )
Completed 4/12
DRAM Request(Read) Issued for lw 2900 $t0 on Line 352

Clock Cycle 1365:
 Current CPU Blocking 
(lw, 1156, $t4, 4, 12, 348, )(lw, 2900, $t0, 0, 0, 352, )
Completed 5/12
addi$t2,$t1,2096
$t2 = 4708

Clock Cycle 1366:
 Current CPU Blocking 
(lw, 1156, $t4, 5, 12, 348, )(lw, 2900, $t0, 0, 0, 352, )
Completed 6/12
DRAM Request(Write) Issued for sw 2848 0 on Line 354

Clock Cycle 1367:
 Current CPU Blocking 
(lw, 1156, $t4, 6, 12, 348, )(lw, 2900, $t0, 0, 0, 352, )(sw, 2848, 0, 0, 0, 354, )
Completed 7/12

Clock Cycle 1368:
 Current CPU Blocking $t4
(lw, 1156, $t4, 7, 12, 348, )(lw, 2900, $t0, 0, 0, 352, )(sw, 2848, 0, 0, 0, 354, )
Completed 8/12

Clock Cycle 1369:
 Current CPU Blocking $t4
(lw, 1156, $t4, 8, 12, 348, )(lw, 2900, $t0, 0, 0, 352, )(sw, 2848, 0, 0, 0, 354, )
Completed 9/12

Clock Cycle 1370:
 Current CPU Blocking $t4
(lw, 1156, $t4, 9, 12, 348, )(lw, 2900, $t0, 0, 0, 352, )(sw, 2848, 0, 0, 0, 354, )
Completed 10/12

Clock Cycle 1371:
 Current CPU Blocking $t4
(lw, 1156, $t4, 10, 12, 348, )(lw, 2900, $t0, 0, 0, 352, )(sw, 2848, 0, 0, 0, 354, )
Completed 11/12

Clock Cycle 1372:
 Current CPU Blocking $t4
(lw, 1156, $t4, 11, 12, 348, )(lw, 2900, $t0, 0, 0, 352, )(sw, 2848, 0, 0, 0, 354, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1156 $t4 on Line 348

Clock Cycle 1373:
 Current CPU Blocking $t4
(lw, 2900, $t0, 0, 0, 352, )(sw, 2848, 0, 0, 0, 354, )
Started lw 2900 $t0 on Line 352
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
add$t1,$t4,$t2
$t1 = 4708

Clock Cycle 1374:
 Current CPU Blocking 
(lw, 2900, $t0, 1, 12, 352, )(sw, 2848, 0, 0, 0, 354, )
Completed 2/12
addi$t4,$t1,2776
$t4 = 7484

Clock Cycle 1375:
 Current CPU Blocking 
(lw, 2900, $t0, 2, 12, 352, )(sw, 2848, 0, 0, 0, 354, )
Completed 3/12
DRAM Request(Write) Issued for sw 1796 7484 on Line 357

Clock Cycle 1376:
 Current CPU Blocking 
(lw, 2900, $t0, 3, 12, 352, )(sw, 2848, 0, 0, 0, 354, )(sw, 1796, 7484, 0, 0, 357, )
Completed 4/12
DRAM Request(Write) Issued for sw 760 4708 on Line 358

Clock Cycle 1377:
 Current CPU Blocking 
(lw, 2900, $t0, 4, 12, 352, )(sw, 2848, 0, 0, 0, 354, )(sw, 1796, 7484, 0, 0, 357, )(sw, 760, 4708, 0, 0, 358, )
Completed 5/12
DRAM Request(Read) Issued for lw 3140 $t3 on Line 359

Clock Cycle 1378:
 Current CPU Blocking 
(lw, 2900, $t0, 5, 12, 352, )(sw, 2848, 0, 0, 0, 354, )(sw, 1796, 7484, 0, 0, 357, )(sw, 760, 4708, 0, 0, 358, )(lw, 3140, $t3, 0, 0, 359, )
Completed 6/12

Clock Cycle 1379:
 Current CPU Blocking $t0
(lw, 2900, $t0, 6, 12, 352, )(sw, 2848, 0, 0, 0, 354, )(sw, 1796, 7484, 0, 0, 357, )(sw, 760, 4708, 0, 0, 358, )(lw, 3140, $t3, 0, 0, 359, )
Completed 7/12

Clock Cycle 1380:
 Current CPU Blocking $t0
(lw, 2900, $t0, 7, 12, 352, )(sw, 2848, 0, 0, 0, 354, )(sw, 1796, 7484, 0, 0, 357, )(sw, 760, 4708, 0, 0, 358, )(lw, 3140, $t3, 0, 0, 359, )
Completed 8/12

Clock Cycle 1381:
 Current CPU Blocking $t0
(lw, 2900, $t0, 8, 12, 352, )(sw, 2848, 0, 0, 0, 354, )(sw, 1796, 7484, 0, 0, 357, )(sw, 760, 4708, 0, 0, 358, )(lw, 3140, $t3, 0, 0, 359, )
Completed 9/12

Clock Cycle 1382:
 Current CPU Blocking $t0
(lw, 2900, $t0, 9, 12, 352, )(sw, 2848, 0, 0, 0, 354, )(sw, 1796, 7484, 0, 0, 357, )(sw, 760, 4708, 0, 0, 358, )(lw, 3140, $t3, 0, 0, 359, )
Completed 10/12

Clock Cycle 1383:
 Current CPU Blocking $t0
(lw, 2900, $t0, 10, 12, 352, )(sw, 2848, 0, 0, 0, 354, )(sw, 1796, 7484, 0, 0, 357, )(sw, 760, 4708, 0, 0, 358, )(lw, 3140, $t3, 0, 0, 359, )
Completed 11/12

Clock Cycle 1384:
 Current CPU Blocking $t0
(lw, 2900, $t0, 11, 12, 352, )(sw, 2848, 0, 0, 0, 354, )(sw, 1796, 7484, 0, 0, 357, )(sw, 760, 4708, 0, 0, 358, )(lw, 3140, $t3, 0, 0, 359, )
Completed 12/12
$t0 = 0
Finished Instruction lw 2900 $t0 on Line 352

Clock Cycle 1385:
 Current CPU Blocking $t0
(sw, 2848, 0, 0, 0, 354, )(sw, 1796, 7484, 0, 0, 357, )(sw, 760, 4708, 0, 0, 358, )(lw, 3140, $t3, 0, 0, 359, )
Started sw 2848 0 on Line 354
Completed 1/2
slt$t4,$t0,$t4
$t4 = 1

Clock Cycle 1386:
 Current CPU Blocking 
(sw, 2848, 0, 1, 2, 354, )(sw, 1796, 7484, 0, 0, 357, )(sw, 760, 4708, 0, 0, 358, )(lw, 3140, $t3, 0, 0, 359, )
Completed 2/2
Finished Instruction sw 2848 0 on Line 354
DRAM Request(Write) Issued for sw 3916 0 on Line 361

Clock Cycle 1387:
 Current CPU Blocking 
(sw, 1796, 7484, 0, 0, 357, )(sw, 760, 4708, 0, 0, 358, )(lw, 3140, $t3, 0, 0, 359, )(sw, 3916, 0, 0, 0, 361, )
Started sw 1796 7484 on Line 357
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub$t4,$t4,$t1
$t4 = -4707

Clock Cycle 1388:
 Current CPU Blocking 
(sw, 1796, 7484, 1, 22, 357, )(sw, 760, 4708, 0, 0, 358, )(lw, 3140, $t3, 0, 0, 359, )(sw, 3916, 0, 0, 0, 361, )
Completed 2/22
DRAM Request(Write) Issued for sw 2176 4708 on Line 363

Clock Cycle 1389:
 Current CPU Blocking 
(sw, 1796, 7484, 2, 22, 357, )(sw, 760, 4708, 0, 0, 358, )(lw, 3140, $t3, 0, 0, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 3/22
DRAM Request(Read) Issued for lw 1744 $t1 on Line 364

Clock Cycle 1390:
 Current CPU Blocking 
(sw, 1796, 7484, 3, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(sw, 760, 4708, 0, 0, 358, )(lw, 3140, $t3, 0, 0, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 4/22

Clock Cycle 1391:
 Current CPU Blocking $t3
(sw, 1796, 7484, 4, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 5/22

Clock Cycle 1392:
 Current CPU Blocking $t3
(sw, 1796, 7484, 5, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 6/22

Clock Cycle 1393:
 Current CPU Blocking $t3
(sw, 1796, 7484, 6, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 7/22

Clock Cycle 1394:
 Current CPU Blocking $t3
(sw, 1796, 7484, 7, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 8/22

Clock Cycle 1395:
 Current CPU Blocking $t3
(sw, 1796, 7484, 8, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 9/22

Clock Cycle 1396:
 Current CPU Blocking $t3
(sw, 1796, 7484, 9, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 10/22

Clock Cycle 1397:
 Current CPU Blocking $t3
(sw, 1796, 7484, 10, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 11/22

Clock Cycle 1398:
 Current CPU Blocking $t3
(sw, 1796, 7484, 11, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 12/22

Clock Cycle 1399:
 Current CPU Blocking $t3
(sw, 1796, 7484, 12, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 13/22

Clock Cycle 1400:
 Current CPU Blocking $t3
(sw, 1796, 7484, 13, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 14/22

Clock Cycle 1401:
 Current CPU Blocking $t3
(sw, 1796, 7484, 14, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 15/22

Clock Cycle 1402:
 Current CPU Blocking $t3
(sw, 1796, 7484, 15, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 16/22

Clock Cycle 1403:
 Current CPU Blocking $t3
(sw, 1796, 7484, 16, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 17/22

Clock Cycle 1404:
 Current CPU Blocking $t3
(sw, 1796, 7484, 17, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 18/22

Clock Cycle 1405:
 Current CPU Blocking $t3
(sw, 1796, 7484, 18, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 19/22

Clock Cycle 1406:
 Current CPU Blocking $t3
(sw, 1796, 7484, 19, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 20/22

Clock Cycle 1407:
 Current CPU Blocking $t3
(sw, 1796, 7484, 20, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 21/22

Clock Cycle 1408:
 Current CPU Blocking $t3
(sw, 1796, 7484, 21, 22, 357, )(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 22/22
Finished Instruction sw 1796 7484 on Line 357

Clock Cycle 1409:
 Current CPU Blocking $t3
(lw, 1744, $t1, 0, 0, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Started lw 1744 $t1 on Line 364
Completed 1/2

Clock Cycle 1410:
 Current CPU Blocking $t3
(lw, 1744, $t1, 1, 2, 364, )(lw, 3140, $t3, 0, 0, 359, )(sw, 760, 4708, 0, 0, 358, )(sw, 3916, 0, 0, 0, 361, )(sw, 2176, 4708, 0, 0, 363, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1744 $t1 on Line 364

Clock Cycle 1411:
 Current CPU Blocking $t3
(lw, 3140, $t3, 0, 0, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Started lw 3140 $t3 on Line 359
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1412:
 Current CPU Blocking $t3
(lw, 3140, $t3, 1, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 2/22

Clock Cycle 1413:
 Current CPU Blocking $t3
(lw, 3140, $t3, 2, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 3/22

Clock Cycle 1414:
 Current CPU Blocking $t3
(lw, 3140, $t3, 3, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 4/22

Clock Cycle 1415:
 Current CPU Blocking $t3
(lw, 3140, $t3, 4, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 5/22

Clock Cycle 1416:
 Current CPU Blocking $t3
(lw, 3140, $t3, 5, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 6/22

Clock Cycle 1417:
 Current CPU Blocking $t3
(lw, 3140, $t3, 6, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 7/22

Clock Cycle 1418:
 Current CPU Blocking $t3
(lw, 3140, $t3, 7, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 8/22

Clock Cycle 1419:
 Current CPU Blocking $t3
(lw, 3140, $t3, 8, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 9/22

Clock Cycle 1420:
 Current CPU Blocking $t3
(lw, 3140, $t3, 9, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 10/22
Memory at 1796 = 7484

Clock Cycle 1421:
 Current CPU Blocking $t3
(lw, 3140, $t3, 10, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 11/22

Clock Cycle 1422:
 Current CPU Blocking $t3
(lw, 3140, $t3, 11, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 12/22

Clock Cycle 1423:
 Current CPU Blocking $t3
(lw, 3140, $t3, 12, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 13/22

Clock Cycle 1424:
 Current CPU Blocking $t3
(lw, 3140, $t3, 13, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 14/22

Clock Cycle 1425:
 Current CPU Blocking $t3
(lw, 3140, $t3, 14, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 15/22

Clock Cycle 1426:
 Current CPU Blocking $t3
(lw, 3140, $t3, 15, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 16/22

Clock Cycle 1427:
 Current CPU Blocking $t3
(lw, 3140, $t3, 16, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 17/22

Clock Cycle 1428:
 Current CPU Blocking $t3
(lw, 3140, $t3, 17, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 18/22

Clock Cycle 1429:
 Current CPU Blocking $t3
(lw, 3140, $t3, 18, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 19/22

Clock Cycle 1430:
 Current CPU Blocking $t3
(lw, 3140, $t3, 19, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 20/22

Clock Cycle 1431:
 Current CPU Blocking $t3
(lw, 3140, $t3, 20, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 21/22

Clock Cycle 1432:
 Current CPU Blocking $t3
(lw, 3140, $t3, 21, 22, 359, )(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3140 $t3 on Line 359

Clock Cycle 1433:
 Current CPU Blocking $t3
(sw, 3916, 0, 0, 0, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Started sw 3916 0 on Line 361
Completed 1/2
sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 1434:
 Current CPU Blocking 
(sw, 3916, 0, 1, 2, 361, )(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )
Completed 2/2
Finished Instruction sw 3916 0 on Line 361
DRAM Request(Write) Issued for sw 1232 0 on Line 366

Clock Cycle 1435:
 Current CPU Blocking 
(sw, 760, 4708, 0, 0, 358, )(sw, 2176, 4708, 0, 0, 363, )(sw, 1232, 0, 0, 0, 366, )
Started sw 760 4708 on Line 358
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
slt$t2,$t1,$t2
$t2 = 1

Clock Cycle 1436:
 Current CPU Blocking 
(sw, 760, 4708, 1, 22, 358, )(sw, 2176, 4708, 0, 0, 363, )(sw, 1232, 0, 0, 0, 366, )
Completed 2/22
addi$t0,$t2,1364
$t0 = 1365

Clock Cycle 1437:
 Current CPU Blocking 
(sw, 760, 4708, 2, 22, 358, )(sw, 2176, 4708, 0, 0, 363, )(sw, 1232, 0, 0, 0, 366, )
Completed 3/22
mul$t1,$t1,$t2
$t1 = 0

Clock Cycle 1438:
 Current CPU Blocking 
(sw, 760, 4708, 3, 22, 358, )(sw, 2176, 4708, 0, 0, 363, )(sw, 1232, 0, 0, 0, 366, )
Completed 4/22
addi$t1,$t1,3464
$t1 = 3464

Clock Cycle 1439:
 Current CPU Blocking 
(sw, 760, 4708, 4, 22, 358, )(sw, 2176, 4708, 0, 0, 363, )(sw, 1232, 0, 0, 0, 366, )
Completed 5/22
addi$t3,$t3,2128
$t3 = 2128

Clock Cycle 1440:
 Current CPU Blocking 
(sw, 760, 4708, 5, 22, 358, )(sw, 2176, 4708, 0, 0, 363, )(sw, 1232, 0, 0, 0, 366, )
Completed 6/22
DRAM Request(Read) Issued for lw 1356 $t1 on Line 372

Clock Cycle 1441:
 Current CPU Blocking 
(sw, 760, 4708, 6, 22, 358, )(sw, 2176, 4708, 0, 0, 363, )(sw, 1232, 0, 0, 0, 366, )(lw, 1356, $t1, 0, 0, 372, )
Completed 7/22

Clock Cycle 1442:
 Current CPU Blocking $t1
(sw, 760, 4708, 7, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 8/22

Clock Cycle 1443:
 Current CPU Blocking $t1
(sw, 760, 4708, 8, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 9/22

Clock Cycle 1444:
 Current CPU Blocking $t1
(sw, 760, 4708, 9, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 10/22

Clock Cycle 1445:
 Current CPU Blocking $t1
(sw, 760, 4708, 10, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 11/22

Clock Cycle 1446:
 Current CPU Blocking $t1
(sw, 760, 4708, 11, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 12/22

Clock Cycle 1447:
 Current CPU Blocking $t1
(sw, 760, 4708, 12, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 13/22

Clock Cycle 1448:
 Current CPU Blocking $t1
(sw, 760, 4708, 13, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 14/22

Clock Cycle 1449:
 Current CPU Blocking $t1
(sw, 760, 4708, 14, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 15/22

Clock Cycle 1450:
 Current CPU Blocking $t1
(sw, 760, 4708, 15, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 16/22

Clock Cycle 1451:
 Current CPU Blocking $t1
(sw, 760, 4708, 16, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 17/22

Clock Cycle 1452:
 Current CPU Blocking $t1
(sw, 760, 4708, 17, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 18/22

Clock Cycle 1453:
 Current CPU Blocking $t1
(sw, 760, 4708, 18, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 19/22

Clock Cycle 1454:
 Current CPU Blocking $t1
(sw, 760, 4708, 19, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 20/22

Clock Cycle 1455:
 Current CPU Blocking $t1
(sw, 760, 4708, 20, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 21/22

Clock Cycle 1456:
 Current CPU Blocking $t1
(sw, 760, 4708, 21, 22, 358, )(sw, 1232, 0, 0, 0, 366, )(sw, 2176, 4708, 0, 0, 363, )(lw, 1356, $t1, 0, 0, 372, )
Completed 22/22
Finished Instruction sw 760 4708 on Line 358

Clock Cycle 1457:
 Current CPU Blocking $t1
(sw, 1232, 0, 0, 0, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Started sw 1232 0 on Line 366
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1458:
 Current CPU Blocking $t1
(sw, 1232, 0, 1, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 2/22

Clock Cycle 1459:
 Current CPU Blocking $t1
(sw, 1232, 0, 2, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 3/22

Clock Cycle 1460:
 Current CPU Blocking $t1
(sw, 1232, 0, 3, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 4/22

Clock Cycle 1461:
 Current CPU Blocking $t1
(sw, 1232, 0, 4, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 5/22

Clock Cycle 1462:
 Current CPU Blocking $t1
(sw, 1232, 0, 5, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 6/22

Clock Cycle 1463:
 Current CPU Blocking $t1
(sw, 1232, 0, 6, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 7/22

Clock Cycle 1464:
 Current CPU Blocking $t1
(sw, 1232, 0, 7, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 8/22

Clock Cycle 1465:
 Current CPU Blocking $t1
(sw, 1232, 0, 8, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 9/22

Clock Cycle 1466:
 Current CPU Blocking $t1
(sw, 1232, 0, 9, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 10/22
Memory at 760 = 4708

Clock Cycle 1467:
 Current CPU Blocking $t1
(sw, 1232, 0, 10, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 11/22

Clock Cycle 1468:
 Current CPU Blocking $t1
(sw, 1232, 0, 11, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 12/22

Clock Cycle 1469:
 Current CPU Blocking $t1
(sw, 1232, 0, 12, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 13/22

Clock Cycle 1470:
 Current CPU Blocking $t1
(sw, 1232, 0, 13, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 14/22

Clock Cycle 1471:
 Current CPU Blocking $t1
(sw, 1232, 0, 14, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 15/22

Clock Cycle 1472:
 Current CPU Blocking $t1
(sw, 1232, 0, 15, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 16/22

Clock Cycle 1473:
 Current CPU Blocking $t1
(sw, 1232, 0, 16, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 17/22

Clock Cycle 1474:
 Current CPU Blocking $t1
(sw, 1232, 0, 17, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 18/22

Clock Cycle 1475:
 Current CPU Blocking $t1
(sw, 1232, 0, 18, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 19/22

Clock Cycle 1476:
 Current CPU Blocking $t1
(sw, 1232, 0, 19, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 20/22

Clock Cycle 1477:
 Current CPU Blocking $t1
(sw, 1232, 0, 20, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 21/22

Clock Cycle 1478:
 Current CPU Blocking $t1
(sw, 1232, 0, 21, 22, 366, )(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 22/22
Finished Instruction sw 1232 0 on Line 366

Clock Cycle 1479:
 Current CPU Blocking $t1
(lw, 1356, $t1, 0, 0, 372, )(sw, 2176, 4708, 0, 0, 363, )
Started lw 1356 $t1 on Line 372
Completed 1/2

Clock Cycle 1480:
 Current CPU Blocking $t1
(lw, 1356, $t1, 1, 2, 372, )(sw, 2176, 4708, 0, 0, 363, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1356 $t1 on Line 372

Clock Cycle 1481:
 Current CPU Blocking $t1
(sw, 2176, 4708, 0, 0, 363, )
Started sw 2176 4708 on Line 363
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3664 $t1 on Line 373

Clock Cycle 1482:
 Current CPU Blocking 
(sw, 2176, 4708, 1, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )
Completed 2/22
DRAM Request(Read) Issued for lw 3504 $t4 on Line 374

Clock Cycle 1483:
 Current CPU Blocking 
(sw, 2176, 4708, 2, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 3/22

Clock Cycle 1484:
 Current CPU Blocking $t1
(sw, 2176, 4708, 3, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 4/22

Clock Cycle 1485:
 Current CPU Blocking $t1
(sw, 2176, 4708, 4, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 5/22

Clock Cycle 1486:
 Current CPU Blocking $t1
(sw, 2176, 4708, 5, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 6/22

Clock Cycle 1487:
 Current CPU Blocking $t1
(sw, 2176, 4708, 6, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 7/22

Clock Cycle 1488:
 Current CPU Blocking $t1
(sw, 2176, 4708, 7, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 8/22

Clock Cycle 1489:
 Current CPU Blocking $t1
(sw, 2176, 4708, 8, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 9/22

Clock Cycle 1490:
 Current CPU Blocking $t1
(sw, 2176, 4708, 9, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 10/22

Clock Cycle 1491:
 Current CPU Blocking $t1
(sw, 2176, 4708, 10, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 11/22

Clock Cycle 1492:
 Current CPU Blocking $t1
(sw, 2176, 4708, 11, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 12/22

Clock Cycle 1493:
 Current CPU Blocking $t1
(sw, 2176, 4708, 12, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 13/22

Clock Cycle 1494:
 Current CPU Blocking $t1
(sw, 2176, 4708, 13, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 14/22

Clock Cycle 1495:
 Current CPU Blocking $t1
(sw, 2176, 4708, 14, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 15/22

Clock Cycle 1496:
 Current CPU Blocking $t1
(sw, 2176, 4708, 15, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 16/22

Clock Cycle 1497:
 Current CPU Blocking $t1
(sw, 2176, 4708, 16, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 17/22

Clock Cycle 1498:
 Current CPU Blocking $t1
(sw, 2176, 4708, 17, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 18/22

Clock Cycle 1499:
 Current CPU Blocking $t1
(sw, 2176, 4708, 18, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 19/22

Clock Cycle 1500:
 Current CPU Blocking $t1
(sw, 2176, 4708, 19, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 20/22

Clock Cycle 1501:
 Current CPU Blocking $t1
(sw, 2176, 4708, 20, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 21/22

Clock Cycle 1502:
 Current CPU Blocking $t1
(sw, 2176, 4708, 21, 22, 363, )(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 22/22
Finished Instruction sw 2176 4708 on Line 363

Clock Cycle 1503:
 Current CPU Blocking $t1
(lw, 3664, $t1, 0, 0, 373, )(lw, 3504, $t4, 0, 0, 374, )
Started lw 3664 $t1 on Line 373
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1504:
 Current CPU Blocking $t1
(lw, 3664, $t1, 1, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 2/22

Clock Cycle 1505:
 Current CPU Blocking $t1
(lw, 3664, $t1, 2, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 3/22

Clock Cycle 1506:
 Current CPU Blocking $t1
(lw, 3664, $t1, 3, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 4/22

Clock Cycle 1507:
 Current CPU Blocking $t1
(lw, 3664, $t1, 4, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 5/22

Clock Cycle 1508:
 Current CPU Blocking $t1
(lw, 3664, $t1, 5, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 6/22

Clock Cycle 1509:
 Current CPU Blocking $t1
(lw, 3664, $t1, 6, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 7/22

Clock Cycle 1510:
 Current CPU Blocking $t1
(lw, 3664, $t1, 7, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 8/22

Clock Cycle 1511:
 Current CPU Blocking $t1
(lw, 3664, $t1, 8, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 9/22

Clock Cycle 1512:
 Current CPU Blocking $t1
(lw, 3664, $t1, 9, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 10/22
Memory at 2176 = 4708

Clock Cycle 1513:
 Current CPU Blocking $t1
(lw, 3664, $t1, 10, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 11/22

Clock Cycle 1514:
 Current CPU Blocking $t1
(lw, 3664, $t1, 11, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 12/22

Clock Cycle 1515:
 Current CPU Blocking $t1
(lw, 3664, $t1, 12, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 13/22

Clock Cycle 1516:
 Current CPU Blocking $t1
(lw, 3664, $t1, 13, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 14/22

Clock Cycle 1517:
 Current CPU Blocking $t1
(lw, 3664, $t1, 14, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 15/22

Clock Cycle 1518:
 Current CPU Blocking $t1
(lw, 3664, $t1, 15, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 16/22

Clock Cycle 1519:
 Current CPU Blocking $t1
(lw, 3664, $t1, 16, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 17/22

Clock Cycle 1520:
 Current CPU Blocking $t1
(lw, 3664, $t1, 17, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 18/22

Clock Cycle 1521:
 Current CPU Blocking $t1
(lw, 3664, $t1, 18, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 19/22

Clock Cycle 1522:
 Current CPU Blocking $t1
(lw, 3664, $t1, 19, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 20/22

Clock Cycle 1523:
 Current CPU Blocking $t1
(lw, 3664, $t1, 20, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 21/22

Clock Cycle 1524:
 Current CPU Blocking $t1
(lw, 3664, $t1, 21, 22, 373, )(lw, 3504, $t4, 0, 0, 374, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3664 $t1 on Line 373

Clock Cycle 1525:
 Current CPU Blocking $t1
(lw, 3504, $t4, 0, 0, 374, )
Started lw 3504 $t4 on Line 374
Completed 1/2
DRAM Request(Write) Issued for sw 3992 0 on Line 375

Clock Cycle 1526:
 Current CPU Blocking 
(lw, 3504, $t4, 1, 2, 374, )(sw, 3992, 0, 0, 0, 375, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3504 $t4 on Line 374

Clock Cycle 1527:
 Current CPU Blocking $t4
(sw, 3992, 0, 0, 0, 375, )
Started sw 3992 0 on Line 375
Completed 1/2
slt$t2,$t4,$t0
$t2 = 1

Clock Cycle 1528:
 Current CPU Blocking 
(sw, 3992, 0, 1, 2, 375, )
Completed 2/2
Finished Instruction sw 3992 0 on Line 375
slt$t0,$t4,$t1
$t0 = 0

Clock Cycle 1529:
 Current CPU Blocking 

slt$t4,$t1,$t3
$t4 = 1

Clock Cycle 1530:
 Current CPU Blocking 

sub$t2,$t2,$t3
$t2 = -2127

Clock Cycle 1531:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 24 2128 on Line 380

Clock Cycle 1532:
 Current CPU Blocking 
(sw, 24, 2128, 0, 0, 380, )
Started sw 24 2128 on Line 380
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t3,$t3,3528
$t3 = 5656

Clock Cycle 1533:
 Current CPU Blocking 
(sw, 24, 2128, 1, 22, 380, )
Completed 2/22
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 1534:
 Current CPU Blocking 
(sw, 24, 2128, 2, 22, 380, )
Completed 3/22
add$t1,$t0,$t3
$t1 = 5656

Clock Cycle 1535:
 Current CPU Blocking 
(sw, 24, 2128, 3, 22, 380, )
Completed 4/22
sub$t0,$t1,$t0
$t0 = 5656

Clock Cycle 1536:
 Current CPU Blocking 
(sw, 24, 2128, 4, 22, 380, )
Completed 5/22
slt$t1,$t0,$t1
$t1 = 0

Clock Cycle 1537:
 Current CPU Blocking 
(sw, 24, 2128, 5, 22, 380, )
Completed 6/22
add$t4,$t4,$t1
$t4 = 1

Clock Cycle 1538:
 Current CPU Blocking 
(sw, 24, 2128, 6, 22, 380, )
Completed 7/22
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 1539:
 Current CPU Blocking 
(sw, 24, 2128, 7, 22, 380, )
Completed 8/22
DRAM Request(Write) Issued for sw 2512 1 on Line 388

Clock Cycle 1540:
 Current CPU Blocking 
(sw, 24, 2128, 8, 22, 380, )(sw, 2512, 1, 0, 0, 388, )
Completed 9/22
add$t4,$t2,$t3
$t4 = -2127

Clock Cycle 1541:
 Current CPU Blocking 
(sw, 24, 2128, 9, 22, 380, )(sw, 2512, 1, 0, 0, 388, )
Completed 10/22
slt$t1,$t2,$t3
$t1 = 1

Clock Cycle 1542:
 Current CPU Blocking 
(sw, 24, 2128, 10, 22, 380, )(sw, 2512, 1, 0, 0, 388, )
Completed 11/22
DRAM Request(Read) Issued for lw 2440 $t4 on Line 391

Clock Cycle 1543:
 Current CPU Blocking 
(sw, 24, 2128, 11, 22, 380, )(sw, 2512, 1, 0, 0, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 12/22
addi$t3,$t3,3608
$t3 = 3608

Clock Cycle 1544:
 Current CPU Blocking 
(sw, 24, 2128, 12, 22, 380, )(sw, 2512, 1, 0, 0, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 13/22
addi$t2,$t3,3668
$t2 = 7276

Clock Cycle 1545:
 Current CPU Blocking 
(sw, 24, 2128, 13, 22, 380, )(sw, 2512, 1, 0, 0, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 14/22

Clock Cycle 1546:
 Current CPU Blocking $t4
(sw, 24, 2128, 14, 22, 380, )(sw, 2512, 1, 0, 0, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 15/22

Clock Cycle 1547:
 Current CPU Blocking $t4
(sw, 24, 2128, 15, 22, 380, )(sw, 2512, 1, 0, 0, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 16/22

Clock Cycle 1548:
 Current CPU Blocking $t4
(sw, 24, 2128, 16, 22, 380, )(sw, 2512, 1, 0, 0, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 17/22

Clock Cycle 1549:
 Current CPU Blocking $t4
(sw, 24, 2128, 17, 22, 380, )(sw, 2512, 1, 0, 0, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 18/22

Clock Cycle 1550:
 Current CPU Blocking $t4
(sw, 24, 2128, 18, 22, 380, )(sw, 2512, 1, 0, 0, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 19/22

Clock Cycle 1551:
 Current CPU Blocking $t4
(sw, 24, 2128, 19, 22, 380, )(sw, 2512, 1, 0, 0, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 20/22

Clock Cycle 1552:
 Current CPU Blocking $t4
(sw, 24, 2128, 20, 22, 380, )(sw, 2512, 1, 0, 0, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 21/22

Clock Cycle 1553:
 Current CPU Blocking $t4
(sw, 24, 2128, 21, 22, 380, )(sw, 2512, 1, 0, 0, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 22/22
Finished Instruction sw 24 2128 on Line 380

Clock Cycle 1554:
 Current CPU Blocking $t4
(sw, 2512, 1, 0, 0, 388, )(lw, 2440, $t4, 0, 0, 391, )
Started sw 2512 1 on Line 388
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1555:
 Current CPU Blocking $t4
(sw, 2512, 1, 1, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 2/22

Clock Cycle 1556:
 Current CPU Blocking $t4
(sw, 2512, 1, 2, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 3/22

Clock Cycle 1557:
 Current CPU Blocking $t4
(sw, 2512, 1, 3, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 4/22

Clock Cycle 1558:
 Current CPU Blocking $t4
(sw, 2512, 1, 4, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 5/22

Clock Cycle 1559:
 Current CPU Blocking $t4
(sw, 2512, 1, 5, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 6/22

Clock Cycle 1560:
 Current CPU Blocking $t4
(sw, 2512, 1, 6, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 7/22

Clock Cycle 1561:
 Current CPU Blocking $t4
(sw, 2512, 1, 7, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 8/22

Clock Cycle 1562:
 Current CPU Blocking $t4
(sw, 2512, 1, 8, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 9/22

Clock Cycle 1563:
 Current CPU Blocking $t4
(sw, 2512, 1, 9, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 10/22
Memory at 24 = 2128

Clock Cycle 1564:
 Current CPU Blocking $t4
(sw, 2512, 1, 10, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 11/22

Clock Cycle 1565:
 Current CPU Blocking $t4
(sw, 2512, 1, 11, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 12/22

Clock Cycle 1566:
 Current CPU Blocking $t4
(sw, 2512, 1, 12, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 13/22

Clock Cycle 1567:
 Current CPU Blocking $t4
(sw, 2512, 1, 13, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 14/22

Clock Cycle 1568:
 Current CPU Blocking $t4
(sw, 2512, 1, 14, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 15/22

Clock Cycle 1569:
 Current CPU Blocking $t4
(sw, 2512, 1, 15, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 16/22

Clock Cycle 1570:
 Current CPU Blocking $t4
(sw, 2512, 1, 16, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 17/22

Clock Cycle 1571:
 Current CPU Blocking $t4
(sw, 2512, 1, 17, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 18/22

Clock Cycle 1572:
 Current CPU Blocking $t4
(sw, 2512, 1, 18, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 19/22

Clock Cycle 1573:
 Current CPU Blocking $t4
(sw, 2512, 1, 19, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 20/22

Clock Cycle 1574:
 Current CPU Blocking $t4
(sw, 2512, 1, 20, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 21/22

Clock Cycle 1575:
 Current CPU Blocking $t4
(sw, 2512, 1, 21, 22, 388, )(lw, 2440, $t4, 0, 0, 391, )
Completed 22/22
Finished Instruction sw 2512 1 on Line 388

Clock Cycle 1576:
 Current CPU Blocking $t4
(lw, 2440, $t4, 0, 0, 391, )
Started lw 2440 $t4 on Line 391
Completed 1/2

Clock Cycle 1577:
 Current CPU Blocking $t4
(lw, 2440, $t4, 1, 2, 391, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2440 $t4 on Line 391

Clock Cycle 1578:
 Current CPU Blocking $t4

add$t4,$t3,$t0
$t4 = 9264

Clock Cycle 1579:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 776 3608 on Line 395

Clock Cycle 1580:
 Current CPU Blocking 
(sw, 776, 3608, 0, 0, 395, )
Started sw 776 3608 on Line 395
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
add$t3,$t4,$t0
$t3 = 14920

Clock Cycle 1581:
 Current CPU Blocking 
(sw, 776, 3608, 1, 22, 395, )
Completed 2/22
mul$t1,$t4,$t3
$t1 = 138218880

Clock Cycle 1582:
 Current CPU Blocking 
(sw, 776, 3608, 2, 22, 395, )
Completed 3/22
addi$t4,$t1,548
$t4 = 138219428

Clock Cycle 1583:
 Current CPU Blocking 
(sw, 776, 3608, 3, 22, 395, )
Completed 4/22
DRAM Request(Read) Issued for lw 1080 $t4 on Line 399

Clock Cycle 1584:
 Current CPU Blocking 
(sw, 776, 3608, 4, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 5/22

Clock Cycle 1585:
 Current CPU Blocking $t4
(sw, 776, 3608, 5, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 6/22

Clock Cycle 1586:
 Current CPU Blocking $t4
(sw, 776, 3608, 6, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 7/22

Clock Cycle 1587:
 Current CPU Blocking $t4
(sw, 776, 3608, 7, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 8/22

Clock Cycle 1588:
 Current CPU Blocking $t4
(sw, 776, 3608, 8, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 9/22

Clock Cycle 1589:
 Current CPU Blocking $t4
(sw, 776, 3608, 9, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 10/22
Memory at 2512 = 1

Clock Cycle 1590:
 Current CPU Blocking $t4
(sw, 776, 3608, 10, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 11/22

Clock Cycle 1591:
 Current CPU Blocking $t4
(sw, 776, 3608, 11, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 12/22

Clock Cycle 1592:
 Current CPU Blocking $t4
(sw, 776, 3608, 12, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 13/22

Clock Cycle 1593:
 Current CPU Blocking $t4
(sw, 776, 3608, 13, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 14/22

Clock Cycle 1594:
 Current CPU Blocking $t4
(sw, 776, 3608, 14, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 15/22

Clock Cycle 1595:
 Current CPU Blocking $t4
(sw, 776, 3608, 15, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 16/22

Clock Cycle 1596:
 Current CPU Blocking $t4
(sw, 776, 3608, 16, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 17/22

Clock Cycle 1597:
 Current CPU Blocking $t4
(sw, 776, 3608, 17, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 18/22

Clock Cycle 1598:
 Current CPU Blocking $t4
(sw, 776, 3608, 18, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 19/22

Clock Cycle 1599:
 Current CPU Blocking $t4
(sw, 776, 3608, 19, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 20/22

Clock Cycle 1600:
 Current CPU Blocking $t4
(sw, 776, 3608, 20, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 21/22

Clock Cycle 1601:
 Current CPU Blocking $t4
(sw, 776, 3608, 21, 22, 395, )(lw, 1080, $t4, 0, 0, 399, )
Completed 22/22
Finished Instruction sw 776 3608 on Line 395

Clock Cycle 1602:
 Current CPU Blocking $t4
(lw, 1080, $t4, 0, 0, 399, )
Started lw 1080 $t4 on Line 399
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1603:
 Current CPU Blocking $t4
(lw, 1080, $t4, 1, 22, 399, )
Completed 2/22

Clock Cycle 1604:
 Current CPU Blocking $t4
(lw, 1080, $t4, 2, 22, 399, )
Completed 3/22

Clock Cycle 1605:
 Current CPU Blocking $t4
(lw, 1080, $t4, 3, 22, 399, )
Completed 4/22

Clock Cycle 1606:
 Current CPU Blocking $t4
(lw, 1080, $t4, 4, 22, 399, )
Completed 5/22

Clock Cycle 1607:
 Current CPU Blocking $t4
(lw, 1080, $t4, 5, 22, 399, )
Completed 6/22

Clock Cycle 1608:
 Current CPU Blocking $t4
(lw, 1080, $t4, 6, 22, 399, )
Completed 7/22

Clock Cycle 1609:
 Current CPU Blocking $t4
(lw, 1080, $t4, 7, 22, 399, )
Completed 8/22

Clock Cycle 1610:
 Current CPU Blocking $t4
(lw, 1080, $t4, 8, 22, 399, )
Completed 9/22

Clock Cycle 1611:
 Current CPU Blocking $t4
(lw, 1080, $t4, 9, 22, 399, )
Completed 10/22
Memory at 776 = 3608

Clock Cycle 1612:
 Current CPU Blocking $t4
(lw, 1080, $t4, 10, 22, 399, )
Completed 11/22

Clock Cycle 1613:
 Current CPU Blocking $t4
(lw, 1080, $t4, 11, 22, 399, )
Completed 12/22

Clock Cycle 1614:
 Current CPU Blocking $t4
(lw, 1080, $t4, 12, 22, 399, )
Completed 13/22

Clock Cycle 1615:
 Current CPU Blocking $t4
(lw, 1080, $t4, 13, 22, 399, )
Completed 14/22

Clock Cycle 1616:
 Current CPU Blocking $t4
(lw, 1080, $t4, 14, 22, 399, )
Completed 15/22

Clock Cycle 1617:
 Current CPU Blocking $t4
(lw, 1080, $t4, 15, 22, 399, )
Completed 16/22

Clock Cycle 1618:
 Current CPU Blocking $t4
(lw, 1080, $t4, 16, 22, 399, )
Completed 17/22

Clock Cycle 1619:
 Current CPU Blocking $t4
(lw, 1080, $t4, 17, 22, 399, )
Completed 18/22

Clock Cycle 1620:
 Current CPU Blocking $t4
(lw, 1080, $t4, 18, 22, 399, )
Completed 19/22

Clock Cycle 1621:
 Current CPU Blocking $t4
(lw, 1080, $t4, 19, 22, 399, )
Completed 20/22

Clock Cycle 1622:
 Current CPU Blocking $t4
(lw, 1080, $t4, 20, 22, 399, )
Completed 21/22

Clock Cycle 1623:
 Current CPU Blocking $t4
(lw, 1080, $t4, 21, 22, 399, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1080 $t4 on Line 399

Clock Cycle 1624:
 Current CPU Blocking $t4

DRAM Request(Read) Issued for lw 3252 $t4 on Line 400

Clock Cycle 1625:
 Current CPU Blocking 
(lw, 3252, $t4, 0, 0, 400, )
Started lw 3252 $t4 on Line 400
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 608 $t2 on Line 401

Clock Cycle 1626:
 Current CPU Blocking 
(lw, 3252, $t4, 1, 12, 400, )(lw, 608, $t2, 0, 0, 401, )
Completed 2/12
addi$t3,$t1,1524
$t3 = 138220404

Clock Cycle 1627:
 Current CPU Blocking 
(lw, 3252, $t4, 2, 12, 400, )(lw, 608, $t2, 0, 0, 401, )
Completed 3/12

Clock Cycle 1628:
 Current CPU Blocking $t4
(lw, 3252, $t4, 3, 12, 400, )(lw, 608, $t2, 0, 0, 401, )
Completed 4/12

Clock Cycle 1629:
 Current CPU Blocking $t4
(lw, 3252, $t4, 4, 12, 400, )(lw, 608, $t2, 0, 0, 401, )
Completed 5/12

Clock Cycle 1630:
 Current CPU Blocking $t4
(lw, 3252, $t4, 5, 12, 400, )(lw, 608, $t2, 0, 0, 401, )
Completed 6/12

Clock Cycle 1631:
 Current CPU Blocking $t4
(lw, 3252, $t4, 6, 12, 400, )(lw, 608, $t2, 0, 0, 401, )
Completed 7/12

Clock Cycle 1632:
 Current CPU Blocking $t4
(lw, 3252, $t4, 7, 12, 400, )(lw, 608, $t2, 0, 0, 401, )
Completed 8/12

Clock Cycle 1633:
 Current CPU Blocking $t4
(lw, 3252, $t4, 8, 12, 400, )(lw, 608, $t2, 0, 0, 401, )
Completed 9/12

Clock Cycle 1634:
 Current CPU Blocking $t4
(lw, 3252, $t4, 9, 12, 400, )(lw, 608, $t2, 0, 0, 401, )
Completed 10/12

Clock Cycle 1635:
 Current CPU Blocking $t4
(lw, 3252, $t4, 10, 12, 400, )(lw, 608, $t2, 0, 0, 401, )
Completed 11/12

Clock Cycle 1636:
 Current CPU Blocking $t4
(lw, 3252, $t4, 11, 12, 400, )(lw, 608, $t2, 0, 0, 401, )
Completed 12/12
$t4 = 0
Finished Instruction lw 3252 $t4 on Line 400

Clock Cycle 1637:
 Current CPU Blocking $t4
(lw, 608, $t2, 0, 0, 401, )
Started lw 608 $t2 on Line 401
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
mul$t4,$t0,$t0
$t4 = 31990336

Clock Cycle 1638:
 Current CPU Blocking 
(lw, 608, $t2, 1, 12, 401, )
Completed 2/12
add$t1,$t4,$t4
$t1 = 63980672

Clock Cycle 1639:
 Current CPU Blocking 
(lw, 608, $t2, 2, 12, 401, )
Completed 3/12

Clock Cycle 1640:
 Current CPU Blocking $t2
(lw, 608, $t2, 3, 12, 401, )
Completed 4/12

Clock Cycle 1641:
 Current CPU Blocking $t2
(lw, 608, $t2, 4, 12, 401, )
Completed 5/12

Clock Cycle 1642:
 Current CPU Blocking $t2
(lw, 608, $t2, 5, 12, 401, )
Completed 6/12

Clock Cycle 1643:
 Current CPU Blocking $t2
(lw, 608, $t2, 6, 12, 401, )
Completed 7/12

Clock Cycle 1644:
 Current CPU Blocking $t2
(lw, 608, $t2, 7, 12, 401, )
Completed 8/12

Clock Cycle 1645:
 Current CPU Blocking $t2
(lw, 608, $t2, 8, 12, 401, )
Completed 9/12

Clock Cycle 1646:
 Current CPU Blocking $t2
(lw, 608, $t2, 9, 12, 401, )
Completed 10/12

Clock Cycle 1647:
 Current CPU Blocking $t2
(lw, 608, $t2, 10, 12, 401, )
Completed 11/12

Clock Cycle 1648:
 Current CPU Blocking $t2
(lw, 608, $t2, 11, 12, 401, )
Completed 12/12
$t2 = 0
Finished Instruction lw 608 $t2 on Line 401

Clock Cycle 1649:
 Current CPU Blocking $t2

addi$t4,$t2,2564
$t4 = 2564

Clock Cycle 1650:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2356 0 on Line 406

Clock Cycle 1651:
 Current CPU Blocking 
(sw, 2356, 0, 0, 0, 406, )
Started sw 2356 0 on Line 406
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 428 63980672 on Line 407

Clock Cycle 1652:
 Current CPU Blocking 
(sw, 2356, 0, 1, 12, 406, )(sw, 428, 63980672, 0, 0, 407, )
Completed 2/12
addi$t2,$t2,3020
$t2 = 3020

Clock Cycle 1653:
 Current CPU Blocking 
(sw, 2356, 0, 2, 12, 406, )(sw, 428, 63980672, 0, 0, 407, )
Completed 3/12
add$t4,$t3,$t2
$t4 = 138223424

Clock Cycle 1654:
 Current CPU Blocking 
(sw, 2356, 0, 3, 12, 406, )(sw, 428, 63980672, 0, 0, 407, )
Completed 4/12
DRAM Request(Write) Issued for sw 3440 138223424 on Line 410

Clock Cycle 1655:
 Current CPU Blocking 
(sw, 2356, 0, 4, 12, 406, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 5/12
sub$t0,$t3,$t1
$t0 = 74239732

Clock Cycle 1656:
 Current CPU Blocking 
(sw, 2356, 0, 5, 12, 406, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 6/12
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 1657:
 Current CPU Blocking 
(sw, 2356, 0, 6, 12, 406, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 7/12
sub$t3,$t4,$t1
$t3 = 74242752

Clock Cycle 1658:
 Current CPU Blocking 
(sw, 2356, 0, 7, 12, 406, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 8/12
mul$t4,$t0,$t3
$t4 = 415694592

Clock Cycle 1659:
 Current CPU Blocking 
(sw, 2356, 0, 8, 12, 406, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 9/12
DRAM Request(Read) Issued for lw 1924 $t0 on Line 415

Clock Cycle 1660:
 Current CPU Blocking 
(sw, 2356, 0, 9, 12, 406, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 1924, $t0, 0, 0, 415, )
Completed 10/12

Clock Cycle 1661:
 Current CPU Blocking $t0
(sw, 2356, 0, 10, 12, 406, )(lw, 1924, $t0, 0, 0, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 11/12

Clock Cycle 1662:
 Current CPU Blocking $t0
(sw, 2356, 0, 11, 12, 406, )(lw, 1924, $t0, 0, 0, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 12/12
Finished Instruction sw 2356 0 on Line 406

Clock Cycle 1663:
 Current CPU Blocking $t0
(lw, 1924, $t0, 0, 0, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Started lw 1924 $t0 on Line 415
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1664:
 Current CPU Blocking $t0
(lw, 1924, $t0, 1, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 2/22

Clock Cycle 1665:
 Current CPU Blocking $t0
(lw, 1924, $t0, 2, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 3/22

Clock Cycle 1666:
 Current CPU Blocking $t0
(lw, 1924, $t0, 3, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 4/22

Clock Cycle 1667:
 Current CPU Blocking $t0
(lw, 1924, $t0, 4, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 5/22

Clock Cycle 1668:
 Current CPU Blocking $t0
(lw, 1924, $t0, 5, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 6/22

Clock Cycle 1669:
 Current CPU Blocking $t0
(lw, 1924, $t0, 6, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 7/22

Clock Cycle 1670:
 Current CPU Blocking $t0
(lw, 1924, $t0, 7, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 8/22

Clock Cycle 1671:
 Current CPU Blocking $t0
(lw, 1924, $t0, 8, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 9/22

Clock Cycle 1672:
 Current CPU Blocking $t0
(lw, 1924, $t0, 9, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 10/22

Clock Cycle 1673:
 Current CPU Blocking $t0
(lw, 1924, $t0, 10, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 11/22

Clock Cycle 1674:
 Current CPU Blocking $t0
(lw, 1924, $t0, 11, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 12/22

Clock Cycle 1675:
 Current CPU Blocking $t0
(lw, 1924, $t0, 12, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 13/22

Clock Cycle 1676:
 Current CPU Blocking $t0
(lw, 1924, $t0, 13, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 14/22

Clock Cycle 1677:
 Current CPU Blocking $t0
(lw, 1924, $t0, 14, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 15/22

Clock Cycle 1678:
 Current CPU Blocking $t0
(lw, 1924, $t0, 15, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 16/22

Clock Cycle 1679:
 Current CPU Blocking $t0
(lw, 1924, $t0, 16, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 17/22

Clock Cycle 1680:
 Current CPU Blocking $t0
(lw, 1924, $t0, 17, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 18/22

Clock Cycle 1681:
 Current CPU Blocking $t0
(lw, 1924, $t0, 18, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 19/22

Clock Cycle 1682:
 Current CPU Blocking $t0
(lw, 1924, $t0, 19, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 20/22

Clock Cycle 1683:
 Current CPU Blocking $t0
(lw, 1924, $t0, 20, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 21/22

Clock Cycle 1684:
 Current CPU Blocking $t0
(lw, 1924, $t0, 21, 22, 415, )(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1924 $t0 on Line 415

Clock Cycle 1685:
 Current CPU Blocking $t0
(sw, 428, 63980672, 0, 0, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Started sw 428 63980672 on Line 407
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 1686:
 Current CPU Blocking 
(sw, 428, 63980672, 1, 12, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 2/12
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 1687:
 Current CPU Blocking 
(sw, 428, 63980672, 2, 12, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 3/12
sub$t3,$t0,$t1
$t3 = -63980672

Clock Cycle 1688:
 Current CPU Blocking 
(sw, 428, 63980672, 3, 12, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 4/12
addi$t0,$t0,792
$t0 = 792

Clock Cycle 1689:
 Current CPU Blocking 
(sw, 428, 63980672, 4, 12, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 5/12
sub$t2,$t1,$t0
$t2 = 63979880

Clock Cycle 1690:
 Current CPU Blocking 
(sw, 428, 63980672, 5, 12, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 6/12
addi$t1,$t4,2784
$t1 = 415697376

Clock Cycle 1691:
 Current CPU Blocking 
(sw, 428, 63980672, 6, 12, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 7/12
add$t4,$t4,$t0
$t4 = 415695384

Clock Cycle 1692:
 Current CPU Blocking 
(sw, 428, 63980672, 7, 12, 407, )(sw, 3440, 138223424, 0, 0, 410, )
Completed 8/12
DRAM Request(Read) Issued for lw 2828 $t4 on Line 423

Clock Cycle 1693:
 Current CPU Blocking 
(sw, 428, 63980672, 8, 12, 407, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 9/12
DRAM Request(Read) Issued for lw 1180 $t0 on Line 424

Clock Cycle 1694:
 Current CPU Blocking 
(sw, 428, 63980672, 9, 12, 407, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )(lw, 1180, $t0, 0, 0, 424, )
Completed 10/12
slt$t2,$t1,$t3
$t2 = 0

Clock Cycle 1695:
 Current CPU Blocking 
(sw, 428, 63980672, 10, 12, 407, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )(lw, 1180, $t0, 0, 0, 424, )
Completed 11/12

Clock Cycle 1696:
 Current CPU Blocking $t0
(sw, 428, 63980672, 11, 12, 407, )(lw, 1180, $t0, 0, 0, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 12/12
Finished Instruction sw 428 63980672 on Line 407

Clock Cycle 1697:
 Current CPU Blocking $t0
(lw, 1180, $t0, 0, 0, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Started lw 1180 $t0 on Line 424
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1698:
 Current CPU Blocking $t0
(lw, 1180, $t0, 1, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 2/22

Clock Cycle 1699:
 Current CPU Blocking $t0
(lw, 1180, $t0, 2, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 3/22

Clock Cycle 1700:
 Current CPU Blocking $t0
(lw, 1180, $t0, 3, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 4/22

Clock Cycle 1701:
 Current CPU Blocking $t0
(lw, 1180, $t0, 4, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 5/22

Clock Cycle 1702:
 Current CPU Blocking $t0
(lw, 1180, $t0, 5, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 6/22

Clock Cycle 1703:
 Current CPU Blocking $t0
(lw, 1180, $t0, 6, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 7/22

Clock Cycle 1704:
 Current CPU Blocking $t0
(lw, 1180, $t0, 7, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 8/22

Clock Cycle 1705:
 Current CPU Blocking $t0
(lw, 1180, $t0, 8, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 9/22

Clock Cycle 1706:
 Current CPU Blocking $t0
(lw, 1180, $t0, 9, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 10/22
Memory at 428 = 63980672

Clock Cycle 1707:
 Current CPU Blocking $t0
(lw, 1180, $t0, 10, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 11/22

Clock Cycle 1708:
 Current CPU Blocking $t0
(lw, 1180, $t0, 11, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 12/22

Clock Cycle 1709:
 Current CPU Blocking $t0
(lw, 1180, $t0, 12, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 13/22

Clock Cycle 1710:
 Current CPU Blocking $t0
(lw, 1180, $t0, 13, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 14/22

Clock Cycle 1711:
 Current CPU Blocking $t0
(lw, 1180, $t0, 14, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 15/22

Clock Cycle 1712:
 Current CPU Blocking $t0
(lw, 1180, $t0, 15, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 16/22

Clock Cycle 1713:
 Current CPU Blocking $t0
(lw, 1180, $t0, 16, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 17/22

Clock Cycle 1714:
 Current CPU Blocking $t0
(lw, 1180, $t0, 17, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 18/22

Clock Cycle 1715:
 Current CPU Blocking $t0
(lw, 1180, $t0, 18, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 19/22

Clock Cycle 1716:
 Current CPU Blocking $t0
(lw, 1180, $t0, 19, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 20/22

Clock Cycle 1717:
 Current CPU Blocking $t0
(lw, 1180, $t0, 20, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 21/22

Clock Cycle 1718:
 Current CPU Blocking $t0
(lw, 1180, $t0, 21, 22, 424, )(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1180 $t0 on Line 424

Clock Cycle 1719:
 Current CPU Blocking $t0
(sw, 3440, 138223424, 0, 0, 410, )(lw, 2828, $t4, 0, 0, 423, )
Started sw 3440 138223424 on Line 410
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sub$t0,$t3,$t1
$t0 = -479678048

Clock Cycle 1720:
 Current CPU Blocking 
(sw, 3440, 138223424, 1, 12, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 2/12
addi$t3,$t1,1812
$t3 = 415699188

Clock Cycle 1721:
 Current CPU Blocking 
(sw, 3440, 138223424, 2, 12, 410, )(lw, 2828, $t4, 0, 0, 423, )
Completed 3/12
DRAM Request(Write) Issued for sw 156 415697376 on Line 428

Clock Cycle 1722:
 Current CPU Blocking 
(sw, 3440, 138223424, 3, 12, 410, )(lw, 2828, $t4, 0, 0, 423, )(sw, 156, 415697376, 0, 0, 428, )
Completed 4/12
DRAM Request(Write) Issued for sw 1520 -479678048 on Line 429

Clock Cycle 1723:
 Current CPU Blocking 
(sw, 3440, 138223424, 4, 12, 410, )(lw, 2828, $t4, 0, 0, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 5/12

Clock Cycle 1724:
 Current CPU Blocking $t4
(sw, 3440, 138223424, 5, 12, 410, )(lw, 2828, $t4, 0, 0, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 6/12

Clock Cycle 1725:
 Current CPU Blocking $t4
(sw, 3440, 138223424, 6, 12, 410, )(lw, 2828, $t4, 0, 0, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 7/12

Clock Cycle 1726:
 Current CPU Blocking $t4
(sw, 3440, 138223424, 7, 12, 410, )(lw, 2828, $t4, 0, 0, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 8/12

Clock Cycle 1727:
 Current CPU Blocking $t4
(sw, 3440, 138223424, 8, 12, 410, )(lw, 2828, $t4, 0, 0, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 9/12

Clock Cycle 1728:
 Current CPU Blocking $t4
(sw, 3440, 138223424, 9, 12, 410, )(lw, 2828, $t4, 0, 0, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 10/12

Clock Cycle 1729:
 Current CPU Blocking $t4
(sw, 3440, 138223424, 10, 12, 410, )(lw, 2828, $t4, 0, 0, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 11/12

Clock Cycle 1730:
 Current CPU Blocking $t4
(sw, 3440, 138223424, 11, 12, 410, )(lw, 2828, $t4, 0, 0, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 12/12
Finished Instruction sw 3440 138223424 on Line 410

Clock Cycle 1731:
 Current CPU Blocking $t4
(lw, 2828, $t4, 0, 0, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Started lw 2828 $t4 on Line 423
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1732:
 Current CPU Blocking $t4
(lw, 2828, $t4, 1, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 2/22

Clock Cycle 1733:
 Current CPU Blocking $t4
(lw, 2828, $t4, 2, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 3/22

Clock Cycle 1734:
 Current CPU Blocking $t4
(lw, 2828, $t4, 3, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 4/22

Clock Cycle 1735:
 Current CPU Blocking $t4
(lw, 2828, $t4, 4, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 5/22

Clock Cycle 1736:
 Current CPU Blocking $t4
(lw, 2828, $t4, 5, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 6/22

Clock Cycle 1737:
 Current CPU Blocking $t4
(lw, 2828, $t4, 6, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 7/22

Clock Cycle 1738:
 Current CPU Blocking $t4
(lw, 2828, $t4, 7, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 8/22

Clock Cycle 1739:
 Current CPU Blocking $t4
(lw, 2828, $t4, 8, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 9/22

Clock Cycle 1740:
 Current CPU Blocking $t4
(lw, 2828, $t4, 9, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 10/22
Memory at 3440 = 138223424

Clock Cycle 1741:
 Current CPU Blocking $t4
(lw, 2828, $t4, 10, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 11/22

Clock Cycle 1742:
 Current CPU Blocking $t4
(lw, 2828, $t4, 11, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 12/22

Clock Cycle 1743:
 Current CPU Blocking $t4
(lw, 2828, $t4, 12, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 13/22

Clock Cycle 1744:
 Current CPU Blocking $t4
(lw, 2828, $t4, 13, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 14/22

Clock Cycle 1745:
 Current CPU Blocking $t4
(lw, 2828, $t4, 14, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 15/22

Clock Cycle 1746:
 Current CPU Blocking $t4
(lw, 2828, $t4, 15, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 16/22

Clock Cycle 1747:
 Current CPU Blocking $t4
(lw, 2828, $t4, 16, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 17/22

Clock Cycle 1748:
 Current CPU Blocking $t4
(lw, 2828, $t4, 17, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 18/22

Clock Cycle 1749:
 Current CPU Blocking $t4
(lw, 2828, $t4, 18, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 19/22

Clock Cycle 1750:
 Current CPU Blocking $t4
(lw, 2828, $t4, 19, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 20/22

Clock Cycle 1751:
 Current CPU Blocking $t4
(lw, 2828, $t4, 20, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 21/22

Clock Cycle 1752:
 Current CPU Blocking $t4
(lw, 2828, $t4, 21, 22, 423, )(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2828 $t4 on Line 423

Clock Cycle 1753:
 Current CPU Blocking $t4
(sw, 156, 415697376, 0, 0, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Started sw 156 415697376 on Line 428
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add$t3,$t4,$t4
$t3 = 0

Clock Cycle 1754:
 Current CPU Blocking 
(sw, 156, 415697376, 1, 12, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 2/12
mul$t3,$t4,$t2
$t3 = 0

Clock Cycle 1755:
 Current CPU Blocking 
(sw, 156, 415697376, 2, 12, 428, )(sw, 1520, -479678048, 0, 0, 429, )
Completed 3/12
DRAM Request(Write) Issued for sw 2188 -479678048 on Line 432

Clock Cycle 1756:
 Current CPU Blocking 
(sw, 156, 415697376, 3, 12, 428, )(sw, 1520, -479678048, 0, 0, 429, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 4/12
addi$t3,$t2,1476
$t3 = 1476

Clock Cycle 1757:
 Current CPU Blocking 
(sw, 156, 415697376, 4, 12, 428, )(sw, 1520, -479678048, 0, 0, 429, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 5/12
DRAM Request(Write) Issued for sw 1448 0 on Line 434

Clock Cycle 1758:
 Current CPU Blocking 
(sw, 156, 415697376, 5, 12, 428, )(sw, 1520, -479678048, 0, 0, 429, )(sw, 2188, -479678048, 0, 0, 432, )(sw, 1448, 0, 0, 0, 434, )
Completed 6/12
mul$t3,$t3,$t4
$t3 = 0

Clock Cycle 1759:
 Current CPU Blocking 
(sw, 156, 415697376, 6, 12, 428, )(sw, 1520, -479678048, 0, 0, 429, )(sw, 2188, -479678048, 0, 0, 432, )(sw, 1448, 0, 0, 0, 434, )
Completed 7/12
addi$t3,$t1,384
$t3 = 415697760

Clock Cycle 1760:
 Current CPU Blocking 
(sw, 156, 415697376, 7, 12, 428, )(sw, 1520, -479678048, 0, 0, 429, )(sw, 2188, -479678048, 0, 0, 432, )(sw, 1448, 0, 0, 0, 434, )
Completed 8/12
DRAM Request(Write) Issued for sw 1896 415697760 on Line 437

Clock Cycle 1761:
 Current CPU Blocking 
(sw, 156, 415697376, 8, 12, 428, )(sw, 1520, -479678048, 0, 0, 429, )(sw, 2188, -479678048, 0, 0, 432, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )
Completed 9/12
sub$t2,$t0,$t0
$t2 = 0

Clock Cycle 1762:
 Current CPU Blocking 
(sw, 156, 415697376, 9, 12, 428, )(sw, 1520, -479678048, 0, 0, 429, )(sw, 2188, -479678048, 0, 0, 432, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )
Completed 10/12
addi$t4,$t0,3736
$t4 = -479674312

Clock Cycle 1763:
 Current CPU Blocking 
(sw, 156, 415697376, 10, 12, 428, )(sw, 1520, -479678048, 0, 0, 429, )(sw, 2188, -479678048, 0, 0, 432, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )
Completed 11/12
add$t0,$t4,$t1
$t0 = -63976936

Clock Cycle 1764:
 Current CPU Blocking 
(sw, 156, 415697376, 11, 12, 428, )(sw, 1520, -479678048, 0, 0, 429, )(sw, 2188, -479678048, 0, 0, 432, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )
Completed 12/12
Finished Instruction sw 156 415697376 on Line 428
add$t0,$t0,$t2
$t0 = -63976936

Clock Cycle 1765:
 Current CPU Blocking 
(sw, 1520, -479678048, 0, 0, 429, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Started sw 1520 -479678048 on Line 429
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add$t4,$t1,$t0
$t4 = 351720440

Clock Cycle 1766:
 Current CPU Blocking 
(sw, 1520, -479678048, 1, 22, 429, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 2/22
slt$t1,$t2,$t0
$t1 = 0

Clock Cycle 1767:
 Current CPU Blocking 
(sw, 1520, -479678048, 2, 22, 429, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 3/22
DRAM Request(Read) Issued for lw 1536 $t0 on Line 444

Clock Cycle 1768:
 Current CPU Blocking 
(sw, 1520, -479678048, 3, 22, 429, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(lw, 1536, $t0, 0, 0, 444, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 4/22

Clock Cycle 1769:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 4, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 5/22

Clock Cycle 1770:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 5, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 6/22

Clock Cycle 1771:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 6, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 7/22

Clock Cycle 1772:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 7, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 8/22

Clock Cycle 1773:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 8, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 9/22

Clock Cycle 1774:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 9, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 10/22
Memory at 156 = 415697376

Clock Cycle 1775:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 10, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 11/22

Clock Cycle 1776:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 11, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 12/22

Clock Cycle 1777:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 12, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 13/22

Clock Cycle 1778:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 13, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 14/22

Clock Cycle 1779:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 14, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 15/22

Clock Cycle 1780:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 15, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 16/22

Clock Cycle 1781:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 16, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 17/22

Clock Cycle 1782:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 17, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 18/22

Clock Cycle 1783:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 18, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 19/22

Clock Cycle 1784:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 19, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 20/22

Clock Cycle 1785:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 20, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 21/22

Clock Cycle 1786:
 Current CPU Blocking $t0
(sw, 1520, -479678048, 21, 22, 429, )(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 22/22
Finished Instruction sw 1520 -479678048 on Line 429

Clock Cycle 1787:
 Current CPU Blocking $t0
(lw, 1536, $t0, 0, 0, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Started lw 1536 $t0 on Line 444
Completed 1/2

Clock Cycle 1788:
 Current CPU Blocking $t0
(lw, 1536, $t0, 1, 2, 444, )(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1536 $t0 on Line 444

Clock Cycle 1789:
 Current CPU Blocking $t0
(sw, 1448, 0, 0, 0, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Started sw 1448 0 on Line 434
Completed 1/2
slt$t0,$t0,$t3
$t0 = 1

Clock Cycle 1790:
 Current CPU Blocking 
(sw, 1448, 0, 1, 2, 434, )(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 2/2
Finished Instruction sw 1448 0 on Line 434
slt$t1,$t2,$t2
$t1 = 0

Clock Cycle 1791:
 Current CPU Blocking 
(sw, 1896, 415697760, 0, 0, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Started sw 1896 415697760 on Line 437
Completed 1/2
mul$t3,$t2,$t4
$t3 = 0

Clock Cycle 1792:
 Current CPU Blocking 
(sw, 1896, 415697760, 1, 2, 437, )(sw, 2188, -479678048, 0, 0, 432, )
Completed 2/2
Finished Instruction sw 1896 415697760 on Line 437
addi$t2,$t4,248
$t2 = 351720688

Clock Cycle 1793:
 Current CPU Blocking 
(sw, 2188, -479678048, 0, 0, 432, )
Started sw 2188 -479678048 on Line 432
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3280 0 on Line 449

Clock Cycle 1794:
 Current CPU Blocking 
(sw, 2188, -479678048, 1, 22, 432, )(sw, 3280, 0, 0, 0, 449, )
Completed 2/22
add$t3,$t1,$t2
$t3 = 351720688

Clock Cycle 1795:
 Current CPU Blocking 
(sw, 2188, -479678048, 2, 22, 432, )(sw, 3280, 0, 0, 0, 449, )
Completed 3/22
sub$t2,$t2,$t2
$t2 = 0

Clock Cycle 1796:
 Current CPU Blocking 
(sw, 2188, -479678048, 3, 22, 432, )(sw, 3280, 0, 0, 0, 449, )
Completed 4/22
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 1797:
 Current CPU Blocking 
(sw, 2188, -479678048, 4, 22, 432, )(sw, 3280, 0, 0, 0, 449, )
Completed 5/22
slt$t1,$t2,$t3
$t1 = 1

Clock Cycle 1798:
 Current CPU Blocking 
(sw, 2188, -479678048, 5, 22, 432, )(sw, 3280, 0, 0, 0, 449, )
Completed 6/22
sub$t3,$t1,$t3
$t3 = -351720687

Clock Cycle 1799:
 Current CPU Blocking 
(sw, 2188, -479678048, 6, 22, 432, )(sw, 3280, 0, 0, 0, 449, )
Completed 7/22
mul$t3,$t0,$t0
$t3 = 1

Clock Cycle 1800:
 Current CPU Blocking 
(sw, 2188, -479678048, 7, 22, 432, )(sw, 3280, 0, 0, 0, 449, )
Completed 8/22
add$t2,$t3,$t0
$t2 = 2

Clock Cycle 1801:
 Current CPU Blocking 
(sw, 2188, -479678048, 8, 22, 432, )(sw, 3280, 0, 0, 0, 449, )
Completed 9/22
DRAM Request(Read) Issued for lw 1640 $t4 on Line 457

Clock Cycle 1802:
 Current CPU Blocking 
(sw, 2188, -479678048, 9, 22, 432, )(sw, 3280, 0, 0, 0, 449, )(lw, 1640, $t4, 0, 0, 457, )
Completed 10/22
Memory at 1448 = 0
Memory at 1520 = -479678048
Memory at 1896 = 415697760
add$t3,$t1,$t3
$t3 = 2

Clock Cycle 1803:
 Current CPU Blocking 
(sw, 2188, -479678048, 10, 22, 432, )(sw, 3280, 0, 0, 0, 449, )(lw, 1640, $t4, 0, 0, 457, )
Completed 11/22

Clock Cycle 1804:
 Current CPU Blocking $t4
(sw, 2188, -479678048, 11, 22, 432, )(lw, 1640, $t4, 0, 0, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 12/22

Clock Cycle 1805:
 Current CPU Blocking $t4
(sw, 2188, -479678048, 12, 22, 432, )(lw, 1640, $t4, 0, 0, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 13/22

Clock Cycle 1806:
 Current CPU Blocking $t4
(sw, 2188, -479678048, 13, 22, 432, )(lw, 1640, $t4, 0, 0, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 14/22

Clock Cycle 1807:
 Current CPU Blocking $t4
(sw, 2188, -479678048, 14, 22, 432, )(lw, 1640, $t4, 0, 0, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 15/22

Clock Cycle 1808:
 Current CPU Blocking $t4
(sw, 2188, -479678048, 15, 22, 432, )(lw, 1640, $t4, 0, 0, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 16/22

Clock Cycle 1809:
 Current CPU Blocking $t4
(sw, 2188, -479678048, 16, 22, 432, )(lw, 1640, $t4, 0, 0, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 17/22

Clock Cycle 1810:
 Current CPU Blocking $t4
(sw, 2188, -479678048, 17, 22, 432, )(lw, 1640, $t4, 0, 0, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 18/22

Clock Cycle 1811:
 Current CPU Blocking $t4
(sw, 2188, -479678048, 18, 22, 432, )(lw, 1640, $t4, 0, 0, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 19/22

Clock Cycle 1812:
 Current CPU Blocking $t4
(sw, 2188, -479678048, 19, 22, 432, )(lw, 1640, $t4, 0, 0, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 20/22

Clock Cycle 1813:
 Current CPU Blocking $t4
(sw, 2188, -479678048, 20, 22, 432, )(lw, 1640, $t4, 0, 0, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 21/22

Clock Cycle 1814:
 Current CPU Blocking $t4
(sw, 2188, -479678048, 21, 22, 432, )(lw, 1640, $t4, 0, 0, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 22/22
Finished Instruction sw 2188 -479678048 on Line 432

Clock Cycle 1815:
 Current CPU Blocking $t4
(lw, 1640, $t4, 0, 0, 457, )(sw, 3280, 0, 0, 0, 449, )
Started lw 1640 $t4 on Line 457
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1816:
 Current CPU Blocking $t4
(lw, 1640, $t4, 1, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 2/22

Clock Cycle 1817:
 Current CPU Blocking $t4
(lw, 1640, $t4, 2, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 3/22

Clock Cycle 1818:
 Current CPU Blocking $t4
(lw, 1640, $t4, 3, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 4/22

Clock Cycle 1819:
 Current CPU Blocking $t4
(lw, 1640, $t4, 4, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 5/22

Clock Cycle 1820:
 Current CPU Blocking $t4
(lw, 1640, $t4, 5, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 6/22

Clock Cycle 1821:
 Current CPU Blocking $t4
(lw, 1640, $t4, 6, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 7/22

Clock Cycle 1822:
 Current CPU Blocking $t4
(lw, 1640, $t4, 7, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 8/22

Clock Cycle 1823:
 Current CPU Blocking $t4
(lw, 1640, $t4, 8, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 9/22

Clock Cycle 1824:
 Current CPU Blocking $t4
(lw, 1640, $t4, 9, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 10/22
Memory at 2188 = -479678048

Clock Cycle 1825:
 Current CPU Blocking $t4
(lw, 1640, $t4, 10, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 11/22

Clock Cycle 1826:
 Current CPU Blocking $t4
(lw, 1640, $t4, 11, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 12/22

Clock Cycle 1827:
 Current CPU Blocking $t4
(lw, 1640, $t4, 12, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 13/22

Clock Cycle 1828:
 Current CPU Blocking $t4
(lw, 1640, $t4, 13, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 14/22

Clock Cycle 1829:
 Current CPU Blocking $t4
(lw, 1640, $t4, 14, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 15/22

Clock Cycle 1830:
 Current CPU Blocking $t4
(lw, 1640, $t4, 15, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 16/22

Clock Cycle 1831:
 Current CPU Blocking $t4
(lw, 1640, $t4, 16, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 17/22

Clock Cycle 1832:
 Current CPU Blocking $t4
(lw, 1640, $t4, 17, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 18/22

Clock Cycle 1833:
 Current CPU Blocking $t4
(lw, 1640, $t4, 18, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 19/22

Clock Cycle 1834:
 Current CPU Blocking $t4
(lw, 1640, $t4, 19, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 20/22

Clock Cycle 1835:
 Current CPU Blocking $t4
(lw, 1640, $t4, 20, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 21/22

Clock Cycle 1836:
 Current CPU Blocking $t4
(lw, 1640, $t4, 21, 22, 457, )(sw, 3280, 0, 0, 0, 449, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1640 $t4 on Line 457

Clock Cycle 1837:
 Current CPU Blocking $t4
(sw, 3280, 0, 0, 0, 449, )
Started sw 3280 0 on Line 449
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 1838:
 Current CPU Blocking 
(sw, 3280, 0, 1, 12, 449, )
Completed 2/12
DRAM Request(Write) Issued for sw 2504 1 on Line 460

Clock Cycle 1839:
 Current CPU Blocking 
(sw, 3280, 0, 2, 12, 449, )(sw, 2504, 1, 0, 0, 460, )
Completed 3/12
DRAM Request(Read) Issued for lw 2524 $t1 on Line 461

Clock Cycle 1840:
 Current CPU Blocking 
(sw, 3280, 0, 3, 12, 449, )(sw, 2504, 1, 0, 0, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 4/12

Clock Cycle 1841:
 Current CPU Blocking $t1
(sw, 3280, 0, 4, 12, 449, )(sw, 2504, 1, 0, 0, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 5/12

Clock Cycle 1842:
 Current CPU Blocking $t1
(sw, 3280, 0, 5, 12, 449, )(sw, 2504, 1, 0, 0, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 6/12

Clock Cycle 1843:
 Current CPU Blocking $t1
(sw, 3280, 0, 6, 12, 449, )(sw, 2504, 1, 0, 0, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 7/12

Clock Cycle 1844:
 Current CPU Blocking $t1
(sw, 3280, 0, 7, 12, 449, )(sw, 2504, 1, 0, 0, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 8/12

Clock Cycle 1845:
 Current CPU Blocking $t1
(sw, 3280, 0, 8, 12, 449, )(sw, 2504, 1, 0, 0, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 9/12

Clock Cycle 1846:
 Current CPU Blocking $t1
(sw, 3280, 0, 9, 12, 449, )(sw, 2504, 1, 0, 0, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 10/12

Clock Cycle 1847:
 Current CPU Blocking $t1
(sw, 3280, 0, 10, 12, 449, )(sw, 2504, 1, 0, 0, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 11/12

Clock Cycle 1848:
 Current CPU Blocking $t1
(sw, 3280, 0, 11, 12, 449, )(sw, 2504, 1, 0, 0, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 12/12
Finished Instruction sw 3280 0 on Line 449

Clock Cycle 1849:
 Current CPU Blocking $t1
(sw, 2504, 1, 0, 0, 460, )(lw, 2524, $t1, 0, 0, 461, )
Started sw 2504 1 on Line 460
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1850:
 Current CPU Blocking $t1
(sw, 2504, 1, 1, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 2/22

Clock Cycle 1851:
 Current CPU Blocking $t1
(sw, 2504, 1, 2, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 3/22

Clock Cycle 1852:
 Current CPU Blocking $t1
(sw, 2504, 1, 3, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 4/22

Clock Cycle 1853:
 Current CPU Blocking $t1
(sw, 2504, 1, 4, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 5/22

Clock Cycle 1854:
 Current CPU Blocking $t1
(sw, 2504, 1, 5, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 6/22

Clock Cycle 1855:
 Current CPU Blocking $t1
(sw, 2504, 1, 6, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 7/22

Clock Cycle 1856:
 Current CPU Blocking $t1
(sw, 2504, 1, 7, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 8/22

Clock Cycle 1857:
 Current CPU Blocking $t1
(sw, 2504, 1, 8, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 9/22

Clock Cycle 1858:
 Current CPU Blocking $t1
(sw, 2504, 1, 9, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 10/22

Clock Cycle 1859:
 Current CPU Blocking $t1
(sw, 2504, 1, 10, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 11/22

Clock Cycle 1860:
 Current CPU Blocking $t1
(sw, 2504, 1, 11, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 12/22

Clock Cycle 1861:
 Current CPU Blocking $t1
(sw, 2504, 1, 12, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 13/22

Clock Cycle 1862:
 Current CPU Blocking $t1
(sw, 2504, 1, 13, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 14/22

Clock Cycle 1863:
 Current CPU Blocking $t1
(sw, 2504, 1, 14, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 15/22

Clock Cycle 1864:
 Current CPU Blocking $t1
(sw, 2504, 1, 15, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 16/22

Clock Cycle 1865:
 Current CPU Blocking $t1
(sw, 2504, 1, 16, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 17/22

Clock Cycle 1866:
 Current CPU Blocking $t1
(sw, 2504, 1, 17, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 18/22

Clock Cycle 1867:
 Current CPU Blocking $t1
(sw, 2504, 1, 18, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 19/22

Clock Cycle 1868:
 Current CPU Blocking $t1
(sw, 2504, 1, 19, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 20/22

Clock Cycle 1869:
 Current CPU Blocking $t1
(sw, 2504, 1, 20, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 21/22

Clock Cycle 1870:
 Current CPU Blocking $t1
(sw, 2504, 1, 21, 22, 460, )(lw, 2524, $t1, 0, 0, 461, )
Completed 22/22
Finished Instruction sw 2504 1 on Line 460

Clock Cycle 1871:
 Current CPU Blocking $t1
(lw, 2524, $t1, 0, 0, 461, )
Started lw 2524 $t1 on Line 461
Completed 1/2

Clock Cycle 1872:
 Current CPU Blocking $t1
(lw, 2524, $t1, 1, 2, 461, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2524 $t1 on Line 461

Clock Cycle 1873:
 Current CPU Blocking $t1

mul$t0,$t0,$t1
$t0 = 0

Clock Cycle 1874:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3836 0 on Line 463

Clock Cycle 1875:
 Current CPU Blocking 
(sw, 3836, 0, 0, 0, 463, )
Started sw 3836 0 on Line 463
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 1876:
 Current CPU Blocking 
(sw, 3836, 0, 1, 22, 463, )
Completed 2/22
DRAM Request(Write) Issued for sw 2824 0 on Line 465

Clock Cycle 1877:
 Current CPU Blocking 
(sw, 3836, 0, 2, 22, 463, )(sw, 2824, 0, 0, 0, 465, )
Completed 3/22
add$t4,$t4,$t4
$t4 = 0

Clock Cycle 1878:
 Current CPU Blocking 
(sw, 3836, 0, 3, 22, 463, )(sw, 2824, 0, 0, 0, 465, )
Completed 4/22
mul$t2,$t3,$t0
$t2 = 0

Clock Cycle 1879:
 Current CPU Blocking 
(sw, 3836, 0, 4, 22, 463, )(sw, 2824, 0, 0, 0, 465, )
Completed 5/22
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 1880:
 Current CPU Blocking 
(sw, 3836, 0, 5, 22, 463, )(sw, 2824, 0, 0, 0, 465, )
Completed 6/22
DRAM Request(Read) Issued for lw 3676 $t0 on Line 469

Clock Cycle 1881:
 Current CPU Blocking 
(sw, 3836, 0, 6, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 7/22
add$t4,$t2,$t3
$t4 = 0

Clock Cycle 1882:
 Current CPU Blocking 
(sw, 3836, 0, 7, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 8/22

Clock Cycle 1883:
 Current CPU Blocking $t0
(sw, 3836, 0, 8, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 9/22

Clock Cycle 1884:
 Current CPU Blocking $t0
(sw, 3836, 0, 9, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 10/22
Memory at 2504 = 1

Clock Cycle 1885:
 Current CPU Blocking $t0
(sw, 3836, 0, 10, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 11/22

Clock Cycle 1886:
 Current CPU Blocking $t0
(sw, 3836, 0, 11, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 12/22

Clock Cycle 1887:
 Current CPU Blocking $t0
(sw, 3836, 0, 12, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 13/22

Clock Cycle 1888:
 Current CPU Blocking $t0
(sw, 3836, 0, 13, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 14/22

Clock Cycle 1889:
 Current CPU Blocking $t0
(sw, 3836, 0, 14, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 15/22

Clock Cycle 1890:
 Current CPU Blocking $t0
(sw, 3836, 0, 15, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 16/22

Clock Cycle 1891:
 Current CPU Blocking $t0
(sw, 3836, 0, 16, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 17/22

Clock Cycle 1892:
 Current CPU Blocking $t0
(sw, 3836, 0, 17, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 18/22

Clock Cycle 1893:
 Current CPU Blocking $t0
(sw, 3836, 0, 18, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 19/22

Clock Cycle 1894:
 Current CPU Blocking $t0
(sw, 3836, 0, 19, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 20/22

Clock Cycle 1895:
 Current CPU Blocking $t0
(sw, 3836, 0, 20, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 21/22

Clock Cycle 1896:
 Current CPU Blocking $t0
(sw, 3836, 0, 21, 22, 463, )(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 22/22
Finished Instruction sw 3836 0 on Line 463

Clock Cycle 1897:
 Current CPU Blocking $t0
(lw, 3676, $t0, 0, 0, 469, )(sw, 2824, 0, 0, 0, 465, )
Started lw 3676 $t0 on Line 469
Completed 1/2

Clock Cycle 1898:
 Current CPU Blocking $t0
(lw, 3676, $t0, 1, 2, 469, )(sw, 2824, 0, 0, 0, 465, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3676 $t0 on Line 469

Clock Cycle 1899:
 Current CPU Blocking $t0
(sw, 2824, 0, 0, 0, 465, )
Started sw 2824 0 on Line 465
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt$t0,$t0,$t3
$t0 = 0

Clock Cycle 1900:
 Current CPU Blocking 
(sw, 2824, 0, 1, 22, 465, )
Completed 2/22
addi$t0,$t0,2288
$t0 = 2288

Clock Cycle 1901:
 Current CPU Blocking 
(sw, 2824, 0, 2, 22, 465, )
Completed 3/22
DRAM Request(Write) Issued for sw 2552 0 on Line 473

Clock Cycle 1902:
 Current CPU Blocking 
(sw, 2824, 0, 3, 22, 465, )(sw, 2552, 0, 0, 0, 473, )
Completed 4/22
add$t4,$t3,$t1
$t4 = 0

Clock Cycle 1903:
 Current CPU Blocking 
(sw, 2824, 0, 4, 22, 465, )(sw, 2552, 0, 0, 0, 473, )
Completed 5/22
add$t1,$t2,$t4
$t1 = 0

Clock Cycle 1904:
 Current CPU Blocking 
(sw, 2824, 0, 5, 22, 465, )(sw, 2552, 0, 0, 0, 473, )
Completed 6/22
addi$t3,$t2,1812
$t3 = 1812

Clock Cycle 1905:
 Current CPU Blocking 
(sw, 2824, 0, 6, 22, 465, )(sw, 2552, 0, 0, 0, 473, )
Completed 7/22
addi$t4,$t2,1424
$t4 = 1424

Clock Cycle 1906:
 Current CPU Blocking 
(sw, 2824, 0, 7, 22, 465, )(sw, 2552, 0, 0, 0, 473, )
Completed 8/22
slt$t2,$t1,$t0
$t2 = 1

Clock Cycle 1907:
 Current CPU Blocking 
(sw, 2824, 0, 8, 22, 465, )(sw, 2552, 0, 0, 0, 473, )
Completed 9/22
sub$t1,$t2,$t1
$t1 = 1

Clock Cycle 1908:
 Current CPU Blocking 
(sw, 2824, 0, 9, 22, 465, )(sw, 2552, 0, 0, 0, 473, )
Completed 10/22
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 1909:
 Current CPU Blocking 
(sw, 2824, 0, 10, 22, 465, )(sw, 2552, 0, 0, 0, 473, )
Completed 11/22
add$t3,$t0,$t3
$t3 = 1812

Clock Cycle 1910:
 Current CPU Blocking 
(sw, 2824, 0, 11, 22, 465, )(sw, 2552, 0, 0, 0, 473, )
Completed 12/22
DRAM Request(Read) Issued for lw 3140 $t0 on Line 482

Clock Cycle 1911:
 Current CPU Blocking 
(sw, 2824, 0, 12, 22, 465, )(sw, 2552, 0, 0, 0, 473, )(lw, 3140, $t0, 0, 0, 482, )
Completed 13/22
addi$t2,$t3,2868
$t2 = 4680

Clock Cycle 1912:
 Current CPU Blocking 
(sw, 2824, 0, 13, 22, 465, )(sw, 2552, 0, 0, 0, 473, )(lw, 3140, $t0, 0, 0, 482, )
Completed 14/22
addi$t1,$t1,840
$t1 = 841

Clock Cycle 1913:
 Current CPU Blocking 
(sw, 2824, 0, 14, 22, 465, )(sw, 2552, 0, 0, 0, 473, )(lw, 3140, $t0, 0, 0, 482, )
Completed 15/22

Clock Cycle 1914:
 Current CPU Blocking $t0
(sw, 2824, 0, 15, 22, 465, )(sw, 2552, 0, 0, 0, 473, )(lw, 3140, $t0, 0, 0, 482, )
Completed 16/22

Clock Cycle 1915:
 Current CPU Blocking $t0
(sw, 2824, 0, 16, 22, 465, )(sw, 2552, 0, 0, 0, 473, )(lw, 3140, $t0, 0, 0, 482, )
Completed 17/22

Clock Cycle 1916:
 Current CPU Blocking $t0
(sw, 2824, 0, 17, 22, 465, )(sw, 2552, 0, 0, 0, 473, )(lw, 3140, $t0, 0, 0, 482, )
Completed 18/22

Clock Cycle 1917:
 Current CPU Blocking $t0
(sw, 2824, 0, 18, 22, 465, )(sw, 2552, 0, 0, 0, 473, )(lw, 3140, $t0, 0, 0, 482, )
Completed 19/22

Clock Cycle 1918:
 Current CPU Blocking $t0
(sw, 2824, 0, 19, 22, 465, )(sw, 2552, 0, 0, 0, 473, )(lw, 3140, $t0, 0, 0, 482, )
Completed 20/22

Clock Cycle 1919:
 Current CPU Blocking $t0
(sw, 2824, 0, 20, 22, 465, )(sw, 2552, 0, 0, 0, 473, )(lw, 3140, $t0, 0, 0, 482, )
Completed 21/22

Clock Cycle 1920:
 Current CPU Blocking $t0
(sw, 2824, 0, 21, 22, 465, )(sw, 2552, 0, 0, 0, 473, )(lw, 3140, $t0, 0, 0, 482, )
Completed 22/22
Finished Instruction sw 2824 0 on Line 465

Clock Cycle 1921:
 Current CPU Blocking $t0
(sw, 2552, 0, 0, 0, 473, )(lw, 3140, $t0, 0, 0, 482, )
Started sw 2552 0 on Line 473
Completed 1/2

Clock Cycle 1922:
 Current CPU Blocking $t0
(sw, 2552, 0, 1, 2, 473, )(lw, 3140, $t0, 0, 0, 482, )
Completed 2/2
Finished Instruction sw 2552 0 on Line 473

Clock Cycle 1923:
 Current CPU Blocking $t0
(lw, 3140, $t0, 0, 0, 482, )
Started lw 3140 $t0 on Line 482
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1924:
 Current CPU Blocking $t0
(lw, 3140, $t0, 1, 22, 482, )
Completed 2/22

Clock Cycle 1925:
 Current CPU Blocking $t0
(lw, 3140, $t0, 2, 22, 482, )
Completed 3/22

Clock Cycle 1926:
 Current CPU Blocking $t0
(lw, 3140, $t0, 3, 22, 482, )
Completed 4/22

Clock Cycle 1927:
 Current CPU Blocking $t0
(lw, 3140, $t0, 4, 22, 482, )
Completed 5/22

Clock Cycle 1928:
 Current CPU Blocking $t0
(lw, 3140, $t0, 5, 22, 482, )
Completed 6/22

Clock Cycle 1929:
 Current CPU Blocking $t0
(lw, 3140, $t0, 6, 22, 482, )
Completed 7/22

Clock Cycle 1930:
 Current CPU Blocking $t0
(lw, 3140, $t0, 7, 22, 482, )
Completed 8/22

Clock Cycle 1931:
 Current CPU Blocking $t0
(lw, 3140, $t0, 8, 22, 482, )
Completed 9/22

Clock Cycle 1932:
 Current CPU Blocking $t0
(lw, 3140, $t0, 9, 22, 482, )
Completed 10/22

Clock Cycle 1933:
 Current CPU Blocking $t0
(lw, 3140, $t0, 10, 22, 482, )
Completed 11/22

Clock Cycle 1934:
 Current CPU Blocking $t0
(lw, 3140, $t0, 11, 22, 482, )
Completed 12/22

Clock Cycle 1935:
 Current CPU Blocking $t0
(lw, 3140, $t0, 12, 22, 482, )
Completed 13/22

Clock Cycle 1936:
 Current CPU Blocking $t0
(lw, 3140, $t0, 13, 22, 482, )
Completed 14/22

Clock Cycle 1937:
 Current CPU Blocking $t0
(lw, 3140, $t0, 14, 22, 482, )
Completed 15/22

Clock Cycle 1938:
 Current CPU Blocking $t0
(lw, 3140, $t0, 15, 22, 482, )
Completed 16/22

Clock Cycle 1939:
 Current CPU Blocking $t0
(lw, 3140, $t0, 16, 22, 482, )
Completed 17/22

Clock Cycle 1940:
 Current CPU Blocking $t0
(lw, 3140, $t0, 17, 22, 482, )
Completed 18/22

Clock Cycle 1941:
 Current CPU Blocking $t0
(lw, 3140, $t0, 18, 22, 482, )
Completed 19/22

Clock Cycle 1942:
 Current CPU Blocking $t0
(lw, 3140, $t0, 19, 22, 482, )
Completed 20/22

Clock Cycle 1943:
 Current CPU Blocking $t0
(lw, 3140, $t0, 20, 22, 482, )
Completed 21/22

Clock Cycle 1944:
 Current CPU Blocking $t0
(lw, 3140, $t0, 21, 22, 482, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3140 $t0 on Line 482

Clock Cycle 1945:
 Current CPU Blocking $t0

slt$t0,$t2,$t2
$t0 = 0

Clock Cycle 1946:
 Current CPU Blocking 

sub$t4,$t2,$t0
$t4 = 4680

Clock Cycle 1947:
 Current CPU Blocking 

sub$t1,$t0,$t3
$t1 = -1812

Clock Cycle 1948:
 Current CPU Blocking 

addi$t2,$t3,1632
$t2 = 3444

Clock Cycle 1949:
 Current CPU Blocking 

add$t3,$t4,$t2
$t3 = 8124

Clock Cycle 1950:
 Current CPU Blocking 

mul$t1,$t2,$t2
$t1 = 11861136

Clock Cycle 1951:
 Current CPU Blocking 

slt$t2,$t2,$t0
$t2 = 0

Clock Cycle 1952:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3080 $t3 on Line 492

Clock Cycle 1953:
 Current CPU Blocking 
(lw, 3080, $t3, 0, 0, 492, )
Started lw 3080 $t3 on Line 492
Completed 1/2
DRAM Request(Write) Issued for sw 2132 4680 on Line 493

Clock Cycle 1954:
 Current CPU Blocking 
(lw, 3080, $t3, 1, 2, 492, )(sw, 2132, 4680, 0, 0, 493, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3080 $t3 on Line 492
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 1955:
 Current CPU Blocking 
(sw, 2132, 4680, 0, 0, 493, )
Started sw 2132 4680 on Line 493
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3312 0 on Line 495

Clock Cycle 1956:
 Current CPU Blocking 
(sw, 2132, 4680, 1, 12, 493, )(sw, 3312, 0, 0, 0, 495, )
Completed 2/12
DRAM Request(Write) Issued for sw 3564 0 on Line 496

Clock Cycle 1957:
 Current CPU Blocking 
(sw, 2132, 4680, 2, 12, 493, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )
Completed 3/12
slt$t4,$t4,$t3
$t4 = 0

Clock Cycle 1958:
 Current CPU Blocking 
(sw, 2132, 4680, 3, 12, 493, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )
Completed 4/12
mul$t3,$t4,$t4
$t3 = 0

Clock Cycle 1959:
 Current CPU Blocking 
(sw, 2132, 4680, 4, 12, 493, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )
Completed 5/12
DRAM Request(Write) Issued for sw 2900 0 on Line 499

Clock Cycle 1960:
 Current CPU Blocking 
(sw, 2132, 4680, 5, 12, 493, )(sw, 2900, 0, 0, 0, 499, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )
Completed 6/12
mul$t2,$t4,$t4
$t2 = 0

Clock Cycle 1961:
 Current CPU Blocking 
(sw, 2132, 4680, 6, 12, 493, )(sw, 2900, 0, 0, 0, 499, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )
Completed 7/12
sub$t4,$t2,$t4
$t4 = 0

Clock Cycle 1962:
 Current CPU Blocking 
(sw, 2132, 4680, 7, 12, 493, )(sw, 2900, 0, 0, 0, 499, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )
Completed 8/12
sub$t2,$t4,$t0
$t2 = 0

Clock Cycle 1963:
 Current CPU Blocking 
(sw, 2132, 4680, 8, 12, 493, )(sw, 2900, 0, 0, 0, 499, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )
Completed 9/12
DRAM Request(Read) Issued for lw 1752 $t2 on Line 503

Clock Cycle 1964:
 Current CPU Blocking 
(sw, 2132, 4680, 9, 12, 493, )(sw, 2900, 0, 0, 0, 499, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(lw, 1752, $t2, 0, 0, 503, )
Completed 10/12
DRAM Request(Write) Issued for sw 416 0 on Line 504

Clock Cycle 1965:
 Current CPU Blocking 
(sw, 2132, 4680, 10, 12, 493, )(sw, 2900, 0, 0, 0, 499, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(lw, 1752, $t2, 0, 0, 503, )(sw, 416, 0, 0, 0, 504, )
Completed 11/12
DRAM Request(Write) Issued for sw 3932 0 on Line 505

Clock Cycle 1966:
 Current CPU Blocking 
(sw, 2132, 4680, 11, 12, 493, )(sw, 2900, 0, 0, 0, 499, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(lw, 1752, $t2, 0, 0, 503, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 12/12
Finished Instruction sw 2132 4680 on Line 493

Clock Cycle 1967:
 Current CPU Blocking $t2
(sw, 2900, 0, 0, 0, 499, )(lw, 1752, $t2, 0, 0, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Started sw 2900 0 on Line 499
Completed 1/2

Clock Cycle 1968:
 Current CPU Blocking $t2
(sw, 2900, 0, 1, 2, 499, )(lw, 1752, $t2, 0, 0, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 2/2
Finished Instruction sw 2900 0 on Line 499

Clock Cycle 1969:
 Current CPU Blocking $t2
(lw, 1752, $t2, 0, 0, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Started lw 1752 $t2 on Line 503
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1970:
 Current CPU Blocking $t2
(lw, 1752, $t2, 1, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 2/22

Clock Cycle 1971:
 Current CPU Blocking $t2
(lw, 1752, $t2, 2, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 3/22

Clock Cycle 1972:
 Current CPU Blocking $t2
(lw, 1752, $t2, 3, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 4/22

Clock Cycle 1973:
 Current CPU Blocking $t2
(lw, 1752, $t2, 4, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 5/22

Clock Cycle 1974:
 Current CPU Blocking $t2
(lw, 1752, $t2, 5, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 6/22

Clock Cycle 1975:
 Current CPU Blocking $t2
(lw, 1752, $t2, 6, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 7/22

Clock Cycle 1976:
 Current CPU Blocking $t2
(lw, 1752, $t2, 7, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 8/22

Clock Cycle 1977:
 Current CPU Blocking $t2
(lw, 1752, $t2, 8, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 9/22

Clock Cycle 1978:
 Current CPU Blocking $t2
(lw, 1752, $t2, 9, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 10/22
Memory at 2132 = 4680

Clock Cycle 1979:
 Current CPU Blocking $t2
(lw, 1752, $t2, 10, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 11/22

Clock Cycle 1980:
 Current CPU Blocking $t2
(lw, 1752, $t2, 11, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 12/22

Clock Cycle 1981:
 Current CPU Blocking $t2
(lw, 1752, $t2, 12, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 13/22

Clock Cycle 1982:
 Current CPU Blocking $t2
(lw, 1752, $t2, 13, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 14/22

Clock Cycle 1983:
 Current CPU Blocking $t2
(lw, 1752, $t2, 14, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 15/22

Clock Cycle 1984:
 Current CPU Blocking $t2
(lw, 1752, $t2, 15, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 16/22

Clock Cycle 1985:
 Current CPU Blocking $t2
(lw, 1752, $t2, 16, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 17/22

Clock Cycle 1986:
 Current CPU Blocking $t2
(lw, 1752, $t2, 17, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 18/22

Clock Cycle 1987:
 Current CPU Blocking $t2
(lw, 1752, $t2, 18, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 19/22

Clock Cycle 1988:
 Current CPU Blocking $t2
(lw, 1752, $t2, 19, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 20/22

Clock Cycle 1989:
 Current CPU Blocking $t2
(lw, 1752, $t2, 20, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 21/22

Clock Cycle 1990:
 Current CPU Blocking $t2
(lw, 1752, $t2, 21, 22, 503, )(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 416, 0, 0, 0, 504, )(sw, 3932, 0, 0, 0, 505, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1752 $t2 on Line 503

Clock Cycle 1991:
 Current CPU Blocking $t2
(sw, 3312, 0, 0, 0, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 416, 0, 0, 0, 504, )
Started sw 3312 0 on Line 495
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sub$t2,$t3,$t2
$t2 = 0

Clock Cycle 1992:
 Current CPU Blocking 
(sw, 3312, 0, 1, 12, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 416, 0, 0, 0, 504, )
Completed 2/12
addi$t3,$t3,2688
$t3 = 2688

Clock Cycle 1993:
 Current CPU Blocking 
(sw, 3312, 0, 2, 12, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 416, 0, 0, 0, 504, )
Completed 3/12
DRAM Request(Write) Issued for sw 428 2688 on Line 508

Clock Cycle 1994:
 Current CPU Blocking 
(sw, 3312, 0, 3, 12, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )
Completed 4/12
sub$t3,$t3,$t1
$t3 = 2688

Clock Cycle 1995:
 Current CPU Blocking 
(sw, 3312, 0, 4, 12, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )
Completed 5/12
add$t4,$t0,$t1
$t4 = 0

Clock Cycle 1996:
 Current CPU Blocking 
(sw, 3312, 0, 5, 12, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )
Completed 6/12
add$t2,$t4,$t2
$t2 = 0

Clock Cycle 1997:
 Current CPU Blocking 
(sw, 3312, 0, 6, 12, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )
Completed 7/12
sub$t2,$t4,$t1
$t2 = 0

Clock Cycle 1998:
 Current CPU Blocking 
(sw, 3312, 0, 7, 12, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )
Completed 8/12
DRAM Request(Write) Issued for sw 2360 0 on Line 513

Clock Cycle 1999:
 Current CPU Blocking 
(sw, 3312, 0, 8, 12, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )(sw, 2360, 0, 0, 0, 513, )
Completed 9/12
DRAM Request(Write) Issued for sw 3084 0 on Line 514

Clock Cycle 2000:
 Current CPU Blocking 
(sw, 3312, 0, 9, 12, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 3084, 0, 0, 0, 514, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )(sw, 2360, 0, 0, 0, 513, )
Completed 10/12
mul$t3,$t2,$t3
$t3 = 0

Clock Cycle 2001:
 Current CPU Blocking 
(sw, 3312, 0, 10, 12, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 3084, 0, 0, 0, 514, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )(sw, 2360, 0, 0, 0, 513, )
Completed 11/12
DRAM Request(Read) Issued for lw 1612 $t2 on Line 516

Clock Cycle 2002:
 Current CPU Blocking 
(sw, 3312, 0, 11, 12, 495, )(sw, 3564, 0, 0, 0, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 3084, 0, 0, 0, 514, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 12/12
Finished Instruction sw 3312 0 on Line 495
DRAM Request(Read) Issued for lw 156 $t0 on Line 517

Clock Cycle 2003:
 Current CPU Blocking 
(sw, 3564, 0, 0, 0, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 3084, 0, 0, 0, 514, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )(lw, 156, $t0, 0, 0, 517, )
Started sw 3564 0 on Line 496
Completed 1/2
DRAM Request(Read) Issued for lw 348 $t3 on Line 518

Clock Cycle 2004:
 Current CPU Blocking 
(sw, 3564, 0, 1, 2, 496, )(sw, 3932, 0, 0, 0, 505, )(sw, 3084, 0, 0, 0, 514, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )(lw, 156, $t0, 0, 0, 517, )(lw, 348, $t3, 0, 0, 518, )
Completed 2/2
Finished Instruction sw 3564 0 on Line 496

Clock Cycle 2005:
 Current CPU Blocking $t0
(sw, 3932, 0, 0, 0, 505, )(sw, 3084, 0, 0, 0, 514, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )(lw, 156, $t0, 0, 0, 517, )(lw, 348, $t3, 0, 0, 518, )
Started sw 3932 0 on Line 505
Completed 1/2

Clock Cycle 2006:
 Current CPU Blocking $t0
(sw, 3932, 0, 1, 2, 505, )(sw, 3084, 0, 0, 0, 514, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )(lw, 156, $t0, 0, 0, 517, )(lw, 348, $t3, 0, 0, 518, )
Completed 2/2
Finished Instruction sw 3932 0 on Line 505

Clock Cycle 2007:
 Current CPU Blocking $t0
(sw, 3084, 0, 0, 0, 514, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )(lw, 156, $t0, 0, 0, 517, )(lw, 348, $t3, 0, 0, 518, )
Started sw 3084 0 on Line 514
Completed 1/2

Clock Cycle 2008:
 Current CPU Blocking $t0
(sw, 3084, 0, 1, 2, 514, )(sw, 416, 0, 0, 0, 504, )(sw, 428, 2688, 0, 0, 508, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )(lw, 156, $t0, 0, 0, 517, )(lw, 348, $t3, 0, 0, 518, )
Completed 2/2
Finished Instruction sw 3084 0 on Line 514

Clock Cycle 2009:
 Current CPU Blocking $t0
(sw, 416, 0, 0, 0, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Started sw 416 0 on Line 504
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2010:
 Current CPU Blocking $t0
(sw, 416, 0, 1, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 2/22

Clock Cycle 2011:
 Current CPU Blocking $t0
(sw, 416, 0, 2, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 3/22

Clock Cycle 2012:
 Current CPU Blocking $t0
(sw, 416, 0, 3, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 4/22

Clock Cycle 2013:
 Current CPU Blocking $t0
(sw, 416, 0, 4, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 5/22

Clock Cycle 2014:
 Current CPU Blocking $t0
(sw, 416, 0, 5, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 6/22

Clock Cycle 2015:
 Current CPU Blocking $t0
(sw, 416, 0, 6, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 7/22

Clock Cycle 2016:
 Current CPU Blocking $t0
(sw, 416, 0, 7, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 8/22

Clock Cycle 2017:
 Current CPU Blocking $t0
(sw, 416, 0, 8, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 9/22

Clock Cycle 2018:
 Current CPU Blocking $t0
(sw, 416, 0, 9, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 10/22

Clock Cycle 2019:
 Current CPU Blocking $t0
(sw, 416, 0, 10, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 11/22

Clock Cycle 2020:
 Current CPU Blocking $t0
(sw, 416, 0, 11, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 12/22

Clock Cycle 2021:
 Current CPU Blocking $t0
(sw, 416, 0, 12, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 13/22

Clock Cycle 2022:
 Current CPU Blocking $t0
(sw, 416, 0, 13, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 14/22

Clock Cycle 2023:
 Current CPU Blocking $t0
(sw, 416, 0, 14, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 15/22

Clock Cycle 2024:
 Current CPU Blocking $t0
(sw, 416, 0, 15, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 16/22

Clock Cycle 2025:
 Current CPU Blocking $t0
(sw, 416, 0, 16, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 17/22

Clock Cycle 2026:
 Current CPU Blocking $t0
(sw, 416, 0, 17, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 18/22

Clock Cycle 2027:
 Current CPU Blocking $t0
(sw, 416, 0, 18, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 19/22

Clock Cycle 2028:
 Current CPU Blocking $t0
(sw, 416, 0, 19, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 20/22

Clock Cycle 2029:
 Current CPU Blocking $t0
(sw, 416, 0, 20, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 21/22

Clock Cycle 2030:
 Current CPU Blocking $t0
(sw, 416, 0, 21, 22, 504, )(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 22/22
Finished Instruction sw 416 0 on Line 504

Clock Cycle 2031:
 Current CPU Blocking $t0
(lw, 156, $t0, 0, 0, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Started lw 156 $t0 on Line 517
Completed 1/2

Clock Cycle 2032:
 Current CPU Blocking $t0
(lw, 156, $t0, 1, 2, 517, )(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 2/2
$t0 = 415697376
Finished Instruction lw 156 $t0 on Line 517

Clock Cycle 2033:
 Current CPU Blocking $t0
(sw, 428, 2688, 0, 0, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Started sw 428 2688 on Line 508
Completed 1/2
mul$t0,$t1,$t4
$t0 = 0

Clock Cycle 2034:
 Current CPU Blocking 
(sw, 428, 2688, 1, 2, 508, )(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 2/2
Finished Instruction sw 428 2688 on Line 508

Clock Cycle 2035:
 Current CPU Blocking $t3
(lw, 348, $t3, 0, 0, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Started lw 348 $t3 on Line 518
Completed 1/2

Clock Cycle 2036:
 Current CPU Blocking $t3
(lw, 348, $t3, 1, 2, 518, )(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 2/2
$t3 = 0
Finished Instruction lw 348 $t3 on Line 518

Clock Cycle 2037:
 Current CPU Blocking $t3
(sw, 2360, 0, 0, 0, 513, )(lw, 1612, $t2, 0, 0, 516, )
Started sw 2360 0 on Line 513
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2038:
 Current CPU Blocking $t2
(sw, 2360, 0, 1, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 2/22

Clock Cycle 2039:
 Current CPU Blocking $t2
(sw, 2360, 0, 2, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 3/22

Clock Cycle 2040:
 Current CPU Blocking $t2
(sw, 2360, 0, 3, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 4/22

Clock Cycle 2041:
 Current CPU Blocking $t2
(sw, 2360, 0, 4, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 5/22

Clock Cycle 2042:
 Current CPU Blocking $t2
(sw, 2360, 0, 5, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 6/22

Clock Cycle 2043:
 Current CPU Blocking $t2
(sw, 2360, 0, 6, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 7/22

Clock Cycle 2044:
 Current CPU Blocking $t2
(sw, 2360, 0, 7, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 8/22

Clock Cycle 2045:
 Current CPU Blocking $t2
(sw, 2360, 0, 8, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 9/22

Clock Cycle 2046:
 Current CPU Blocking $t2
(sw, 2360, 0, 9, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 10/22
Memory at 428 = 2688

Clock Cycle 2047:
 Current CPU Blocking $t2
(sw, 2360, 0, 10, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 11/22

Clock Cycle 2048:
 Current CPU Blocking $t2
(sw, 2360, 0, 11, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 12/22

Clock Cycle 2049:
 Current CPU Blocking $t2
(sw, 2360, 0, 12, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 13/22

Clock Cycle 2050:
 Current CPU Blocking $t2
(sw, 2360, 0, 13, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 14/22

Clock Cycle 2051:
 Current CPU Blocking $t2
(sw, 2360, 0, 14, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 15/22

Clock Cycle 2052:
 Current CPU Blocking $t2
(sw, 2360, 0, 15, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 16/22

Clock Cycle 2053:
 Current CPU Blocking $t2
(sw, 2360, 0, 16, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 17/22

Clock Cycle 2054:
 Current CPU Blocking $t2
(sw, 2360, 0, 17, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 18/22

Clock Cycle 2055:
 Current CPU Blocking $t2
(sw, 2360, 0, 18, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 19/22

Clock Cycle 2056:
 Current CPU Blocking $t2
(sw, 2360, 0, 19, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 20/22

Clock Cycle 2057:
 Current CPU Blocking $t2
(sw, 2360, 0, 20, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 21/22

Clock Cycle 2058:
 Current CPU Blocking $t2
(sw, 2360, 0, 21, 22, 513, )(lw, 1612, $t2, 0, 0, 516, )
Completed 22/22
Finished Instruction sw 2360 0 on Line 513

Clock Cycle 2059:
 Current CPU Blocking $t2
(lw, 1612, $t2, 0, 0, 516, )
Started lw 1612 $t2 on Line 516
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2060:
 Current CPU Blocking $t2
(lw, 1612, $t2, 1, 22, 516, )
Completed 2/22

Clock Cycle 2061:
 Current CPU Blocking $t2
(lw, 1612, $t2, 2, 22, 516, )
Completed 3/22

Clock Cycle 2062:
 Current CPU Blocking $t2
(lw, 1612, $t2, 3, 22, 516, )
Completed 4/22

Clock Cycle 2063:
 Current CPU Blocking $t2
(lw, 1612, $t2, 4, 22, 516, )
Completed 5/22

Clock Cycle 2064:
 Current CPU Blocking $t2
(lw, 1612, $t2, 5, 22, 516, )
Completed 6/22

Clock Cycle 2065:
 Current CPU Blocking $t2
(lw, 1612, $t2, 6, 22, 516, )
Completed 7/22

Clock Cycle 2066:
 Current CPU Blocking $t2
(lw, 1612, $t2, 7, 22, 516, )
Completed 8/22

Clock Cycle 2067:
 Current CPU Blocking $t2
(lw, 1612, $t2, 8, 22, 516, )
Completed 9/22

Clock Cycle 2068:
 Current CPU Blocking $t2
(lw, 1612, $t2, 9, 22, 516, )
Completed 10/22

Clock Cycle 2069:
 Current CPU Blocking $t2
(lw, 1612, $t2, 10, 22, 516, )
Completed 11/22

Clock Cycle 2070:
 Current CPU Blocking $t2
(lw, 1612, $t2, 11, 22, 516, )
Completed 12/22

Clock Cycle 2071:
 Current CPU Blocking $t2
(lw, 1612, $t2, 12, 22, 516, )
Completed 13/22

Clock Cycle 2072:
 Current CPU Blocking $t2
(lw, 1612, $t2, 13, 22, 516, )
Completed 14/22

Clock Cycle 2073:
 Current CPU Blocking $t2
(lw, 1612, $t2, 14, 22, 516, )
Completed 15/22

Clock Cycle 2074:
 Current CPU Blocking $t2
(lw, 1612, $t2, 15, 22, 516, )
Completed 16/22

Clock Cycle 2075:
 Current CPU Blocking $t2
(lw, 1612, $t2, 16, 22, 516, )
Completed 17/22

Clock Cycle 2076:
 Current CPU Blocking $t2
(lw, 1612, $t2, 17, 22, 516, )
Completed 18/22

Clock Cycle 2077:
 Current CPU Blocking $t2
(lw, 1612, $t2, 18, 22, 516, )
Completed 19/22

Clock Cycle 2078:
 Current CPU Blocking $t2
(lw, 1612, $t2, 19, 22, 516, )
Completed 20/22

Clock Cycle 2079:
 Current CPU Blocking $t2
(lw, 1612, $t2, 20, 22, 516, )
Completed 21/22

Clock Cycle 2080:
 Current CPU Blocking $t2
(lw, 1612, $t2, 21, 22, 516, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1612 $t2 on Line 516

Clock Cycle 2081:
 Current CPU Blocking $t2

slt$t4,$t3,$t2
$t4 = 0

Clock Cycle 2082:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3868 0 on Line 521

Clock Cycle 2083:
 Current CPU Blocking 
(sw, 3868, 0, 0, 0, 521, )
Started sw 3868 0 on Line 521
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3548 $t2 on Line 522

Clock Cycle 2084:
 Current CPU Blocking 
(sw, 3868, 0, 1, 12, 521, )(lw, 3548, $t2, 0, 0, 522, )
Completed 2/12
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 2085:
 Current CPU Blocking 
(sw, 3868, 0, 2, 12, 521, )(lw, 3548, $t2, 0, 0, 522, )
Completed 3/12

Clock Cycle 2086:
 Current CPU Blocking $t2
(sw, 3868, 0, 3, 12, 521, )(lw, 3548, $t2, 0, 0, 522, )
Completed 4/12

Clock Cycle 2087:
 Current CPU Blocking $t2
(sw, 3868, 0, 4, 12, 521, )(lw, 3548, $t2, 0, 0, 522, )
Completed 5/12

Clock Cycle 2088:
 Current CPU Blocking $t2
(sw, 3868, 0, 5, 12, 521, )(lw, 3548, $t2, 0, 0, 522, )
Completed 6/12

Clock Cycle 2089:
 Current CPU Blocking $t2
(sw, 3868, 0, 6, 12, 521, )(lw, 3548, $t2, 0, 0, 522, )
Completed 7/12

Clock Cycle 2090:
 Current CPU Blocking $t2
(sw, 3868, 0, 7, 12, 521, )(lw, 3548, $t2, 0, 0, 522, )
Completed 8/12

Clock Cycle 2091:
 Current CPU Blocking $t2
(sw, 3868, 0, 8, 12, 521, )(lw, 3548, $t2, 0, 0, 522, )
Completed 9/12

Clock Cycle 2092:
 Current CPU Blocking $t2
(sw, 3868, 0, 9, 12, 521, )(lw, 3548, $t2, 0, 0, 522, )
Completed 10/12

Clock Cycle 2093:
 Current CPU Blocking $t2
(sw, 3868, 0, 10, 12, 521, )(lw, 3548, $t2, 0, 0, 522, )
Completed 11/12

Clock Cycle 2094:
 Current CPU Blocking $t2
(sw, 3868, 0, 11, 12, 521, )(lw, 3548, $t2, 0, 0, 522, )
Completed 12/12
Finished Instruction sw 3868 0 on Line 521

Clock Cycle 2095:
 Current CPU Blocking $t2
(lw, 3548, $t2, 0, 0, 522, )
Started lw 3548 $t2 on Line 522
Completed 1/2

Clock Cycle 2096:
 Current CPU Blocking $t2
(lw, 3548, $t2, 1, 2, 522, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3548 $t2 on Line 522

Clock Cycle 2097:
 Current CPU Blocking $t2

addi$t2,$t1,3292
$t2 = 3292

Clock Cycle 2098:
 Current CPU Blocking 

add$t0,$t3,$t1
$t0 = 0

Clock Cycle 2099:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 344 0 on Line 526

Clock Cycle 2100:
 Current CPU Blocking 
(sw, 344, 0, 0, 0, 526, )
Started sw 344 0 on Line 526
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
slt$t3,$t0,$t3
$t3 = 0

Clock Cycle 2101:
 Current CPU Blocking 
(sw, 344, 0, 1, 22, 526, )
Completed 2/22
DRAM Request(Write) Issued for sw 2004 0 on Line 528

Clock Cycle 2102:
 Current CPU Blocking 
(sw, 344, 0, 2, 22, 526, )(sw, 2004, 0, 0, 0, 528, )
Completed 3/22
DRAM Request(Write) Issued for sw 372 0 on Line 529

Clock Cycle 2103:
 Current CPU Blocking 
(sw, 344, 0, 3, 22, 526, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )
Completed 4/22
add$t0,$t3,$t2
$t0 = 3292

Clock Cycle 2104:
 Current CPU Blocking 
(sw, 344, 0, 4, 22, 526, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )
Completed 5/22
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 2105:
 Current CPU Blocking 
(sw, 344, 0, 5, 22, 526, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )
Completed 6/22
mul$t4,$t0,$t4
$t4 = 0

Clock Cycle 2106:
 Current CPU Blocking 
(sw, 344, 0, 6, 22, 526, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )
Completed 7/22
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 2107:
 Current CPU Blocking 
(sw, 344, 0, 7, 22, 526, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )
Completed 8/22
DRAM Request(Write) Issued for sw 1692 3292 on Line 534

Clock Cycle 2108:
 Current CPU Blocking 
(sw, 344, 0, 8, 22, 526, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 9/22
sub$t0,$t2,$t4
$t0 = 3292

Clock Cycle 2109:
 Current CPU Blocking 
(sw, 344, 0, 9, 22, 526, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 10/22
add$t4,$t2,$t0
$t4 = 6584

Clock Cycle 2110:
 Current CPU Blocking 
(sw, 344, 0, 10, 22, 526, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 11/22
DRAM Request(Read) Issued for lw 700 $t4 on Line 537

Clock Cycle 2111:
 Current CPU Blocking 
(sw, 344, 0, 11, 22, 526, )(sw, 372, 0, 0, 0, 529, )(lw, 700, $t4, 0, 0, 537, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 12/22
sub$t0,$t3,$t2
$t0 = -3292

Clock Cycle 2112:
 Current CPU Blocking 
(sw, 344, 0, 12, 22, 526, )(sw, 372, 0, 0, 0, 529, )(lw, 700, $t4, 0, 0, 537, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 13/22

Clock Cycle 2113:
 Current CPU Blocking $t4
(sw, 344, 0, 13, 22, 526, )(lw, 700, $t4, 0, 0, 537, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 14/22

Clock Cycle 2114:
 Current CPU Blocking $t4
(sw, 344, 0, 14, 22, 526, )(lw, 700, $t4, 0, 0, 537, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 15/22

Clock Cycle 2115:
 Current CPU Blocking $t4
(sw, 344, 0, 15, 22, 526, )(lw, 700, $t4, 0, 0, 537, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 16/22

Clock Cycle 2116:
 Current CPU Blocking $t4
(sw, 344, 0, 16, 22, 526, )(lw, 700, $t4, 0, 0, 537, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 17/22

Clock Cycle 2117:
 Current CPU Blocking $t4
(sw, 344, 0, 17, 22, 526, )(lw, 700, $t4, 0, 0, 537, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 18/22

Clock Cycle 2118:
 Current CPU Blocking $t4
(sw, 344, 0, 18, 22, 526, )(lw, 700, $t4, 0, 0, 537, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 19/22

Clock Cycle 2119:
 Current CPU Blocking $t4
(sw, 344, 0, 19, 22, 526, )(lw, 700, $t4, 0, 0, 537, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 20/22

Clock Cycle 2120:
 Current CPU Blocking $t4
(sw, 344, 0, 20, 22, 526, )(lw, 700, $t4, 0, 0, 537, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 21/22

Clock Cycle 2121:
 Current CPU Blocking $t4
(sw, 344, 0, 21, 22, 526, )(lw, 700, $t4, 0, 0, 537, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 22/22
Finished Instruction sw 344 0 on Line 526

Clock Cycle 2122:
 Current CPU Blocking $t4
(lw, 700, $t4, 0, 0, 537, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Started lw 700 $t4 on Line 537
Completed 1/2

Clock Cycle 2123:
 Current CPU Blocking $t4
(lw, 700, $t4, 1, 2, 537, )(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 2/2
$t4 = 0
Finished Instruction lw 700 $t4 on Line 537

Clock Cycle 2124:
 Current CPU Blocking $t4
(sw, 372, 0, 0, 0, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Started sw 372 0 on Line 529
Completed 1/2
slt$t2,$t4,$t2
$t2 = 1

Clock Cycle 2125:
 Current CPU Blocking 
(sw, 372, 0, 1, 2, 529, )(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )
Completed 2/2
Finished Instruction sw 372 0 on Line 529
DRAM Request(Write) Issued for sw 1592 0 on Line 540

Clock Cycle 2126:
 Current CPU Blocking 
(sw, 2004, 0, 0, 0, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )
Started sw 2004 0 on Line 528
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3208 $t2 on Line 541

Clock Cycle 2127:
 Current CPU Blocking 
(sw, 2004, 0, 1, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 2/22

Clock Cycle 2128:
 Current CPU Blocking $t2
(sw, 2004, 0, 2, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 3/22

Clock Cycle 2129:
 Current CPU Blocking $t2
(sw, 2004, 0, 3, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 4/22

Clock Cycle 2130:
 Current CPU Blocking $t2
(sw, 2004, 0, 4, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 5/22

Clock Cycle 2131:
 Current CPU Blocking $t2
(sw, 2004, 0, 5, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 6/22

Clock Cycle 2132:
 Current CPU Blocking $t2
(sw, 2004, 0, 6, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 7/22

Clock Cycle 2133:
 Current CPU Blocking $t2
(sw, 2004, 0, 7, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 8/22

Clock Cycle 2134:
 Current CPU Blocking $t2
(sw, 2004, 0, 8, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 9/22

Clock Cycle 2135:
 Current CPU Blocking $t2
(sw, 2004, 0, 9, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 10/22

Clock Cycle 2136:
 Current CPU Blocking $t2
(sw, 2004, 0, 10, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 11/22

Clock Cycle 2137:
 Current CPU Blocking $t2
(sw, 2004, 0, 11, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 12/22

Clock Cycle 2138:
 Current CPU Blocking $t2
(sw, 2004, 0, 12, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 13/22

Clock Cycle 2139:
 Current CPU Blocking $t2
(sw, 2004, 0, 13, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 14/22

Clock Cycle 2140:
 Current CPU Blocking $t2
(sw, 2004, 0, 14, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 15/22

Clock Cycle 2141:
 Current CPU Blocking $t2
(sw, 2004, 0, 15, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 16/22

Clock Cycle 2142:
 Current CPU Blocking $t2
(sw, 2004, 0, 16, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 17/22

Clock Cycle 2143:
 Current CPU Blocking $t2
(sw, 2004, 0, 17, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 18/22

Clock Cycle 2144:
 Current CPU Blocking $t2
(sw, 2004, 0, 18, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 19/22

Clock Cycle 2145:
 Current CPU Blocking $t2
(sw, 2004, 0, 19, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 20/22

Clock Cycle 2146:
 Current CPU Blocking $t2
(sw, 2004, 0, 20, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 21/22

Clock Cycle 2147:
 Current CPU Blocking $t2
(sw, 2004, 0, 21, 22, 528, )(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 22/22
Finished Instruction sw 2004 0 on Line 528

Clock Cycle 2148:
 Current CPU Blocking $t2
(sw, 1692, 3292, 0, 0, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Started sw 1692 3292 on Line 534
Completed 1/2

Clock Cycle 2149:
 Current CPU Blocking $t2
(sw, 1692, 3292, 1, 2, 534, )(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 2/2
Finished Instruction sw 1692 3292 on Line 534

Clock Cycle 2150:
 Current CPU Blocking $t2
(sw, 1592, 0, 0, 0, 540, )(lw, 3208, $t2, 0, 0, 541, )
Started sw 1592 0 on Line 540
Completed 1/2

Clock Cycle 2151:
 Current CPU Blocking $t2
(sw, 1592, 0, 1, 2, 540, )(lw, 3208, $t2, 0, 0, 541, )
Completed 2/2
Finished Instruction sw 1592 0 on Line 540

Clock Cycle 2152:
 Current CPU Blocking $t2
(lw, 3208, $t2, 0, 0, 541, )
Started lw 3208 $t2 on Line 541
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2153:
 Current CPU Blocking $t2
(lw, 3208, $t2, 1, 22, 541, )
Completed 2/22

Clock Cycle 2154:
 Current CPU Blocking $t2
(lw, 3208, $t2, 2, 22, 541, )
Completed 3/22

Clock Cycle 2155:
 Current CPU Blocking $t2
(lw, 3208, $t2, 3, 22, 541, )
Completed 4/22

Clock Cycle 2156:
 Current CPU Blocking $t2
(lw, 3208, $t2, 4, 22, 541, )
Completed 5/22

Clock Cycle 2157:
 Current CPU Blocking $t2
(lw, 3208, $t2, 5, 22, 541, )
Completed 6/22

Clock Cycle 2158:
 Current CPU Blocking $t2
(lw, 3208, $t2, 6, 22, 541, )
Completed 7/22

Clock Cycle 2159:
 Current CPU Blocking $t2
(lw, 3208, $t2, 7, 22, 541, )
Completed 8/22

Clock Cycle 2160:
 Current CPU Blocking $t2
(lw, 3208, $t2, 8, 22, 541, )
Completed 9/22

Clock Cycle 2161:
 Current CPU Blocking $t2
(lw, 3208, $t2, 9, 22, 541, )
Completed 10/22
Memory at 1692 = 3292

Clock Cycle 2162:
 Current CPU Blocking $t2
(lw, 3208, $t2, 10, 22, 541, )
Completed 11/22

Clock Cycle 2163:
 Current CPU Blocking $t2
(lw, 3208, $t2, 11, 22, 541, )
Completed 12/22

Clock Cycle 2164:
 Current CPU Blocking $t2
(lw, 3208, $t2, 12, 22, 541, )
Completed 13/22

Clock Cycle 2165:
 Current CPU Blocking $t2
(lw, 3208, $t2, 13, 22, 541, )
Completed 14/22

Clock Cycle 2166:
 Current CPU Blocking $t2
(lw, 3208, $t2, 14, 22, 541, )
Completed 15/22

Clock Cycle 2167:
 Current CPU Blocking $t2
(lw, 3208, $t2, 15, 22, 541, )
Completed 16/22

Clock Cycle 2168:
 Current CPU Blocking $t2
(lw, 3208, $t2, 16, 22, 541, )
Completed 17/22

Clock Cycle 2169:
 Current CPU Blocking $t2
(lw, 3208, $t2, 17, 22, 541, )
Completed 18/22

Clock Cycle 2170:
 Current CPU Blocking $t2
(lw, 3208, $t2, 18, 22, 541, )
Completed 19/22

Clock Cycle 2171:
 Current CPU Blocking $t2
(lw, 3208, $t2, 19, 22, 541, )
Completed 20/22

Clock Cycle 2172:
 Current CPU Blocking $t2
(lw, 3208, $t2, 20, 22, 541, )
Completed 21/22

Clock Cycle 2173:
 Current CPU Blocking $t2
(lw, 3208, $t2, 21, 22, 541, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3208 $t2 on Line 541

Clock Cycle 2174:
 Current CPU Blocking $t2

sub$t0,$t4,$t2
$t0 = 0

Clock Cycle 2175:
 Current CPU Blocking 

slt$t4,$t0,$t1
$t4 = 0

Clock Cycle 2176:
 Current CPU Blocking 

slt$t4,$t2,$t0
$t4 = 0

Clock Cycle 2177:
 Current CPU Blocking 

add$t3,$t3,$t2
$t3 = 0

Clock Cycle 2178:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3824 0 on Line 546

Clock Cycle 2179:
 Current CPU Blocking 
(sw, 3824, 0, 0, 0, 546, )
Started sw 3824 0 on Line 546
Completed 1/2
DRAM Request(Read) Issued for lw 396 $t2 on Line 547

Clock Cycle 2180:
 Current CPU Blocking 
(sw, 3824, 0, 1, 2, 546, )(lw, 396, $t2, 0, 0, 547, )
Completed 2/2
Finished Instruction sw 3824 0 on Line 546
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 2181:
 Current CPU Blocking 
(lw, 396, $t2, 0, 0, 547, )
Started lw 396 $t2 on Line 547
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2476 $t3 on Line 549

Clock Cycle 2182:
 Current CPU Blocking 
(lw, 396, $t2, 1, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 2/22

Clock Cycle 2183:
 Current CPU Blocking $t2
(lw, 396, $t2, 2, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 3/22

Clock Cycle 2184:
 Current CPU Blocking $t2
(lw, 396, $t2, 3, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 4/22

Clock Cycle 2185:
 Current CPU Blocking $t2
(lw, 396, $t2, 4, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 5/22

Clock Cycle 2186:
 Current CPU Blocking $t2
(lw, 396, $t2, 5, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 6/22

Clock Cycle 2187:
 Current CPU Blocking $t2
(lw, 396, $t2, 6, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 7/22

Clock Cycle 2188:
 Current CPU Blocking $t2
(lw, 396, $t2, 7, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 8/22

Clock Cycle 2189:
 Current CPU Blocking $t2
(lw, 396, $t2, 8, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 9/22

Clock Cycle 2190:
 Current CPU Blocking $t2
(lw, 396, $t2, 9, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 10/22

Clock Cycle 2191:
 Current CPU Blocking $t2
(lw, 396, $t2, 10, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 11/22

Clock Cycle 2192:
 Current CPU Blocking $t2
(lw, 396, $t2, 11, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 12/22

Clock Cycle 2193:
 Current CPU Blocking $t2
(lw, 396, $t2, 12, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 13/22

Clock Cycle 2194:
 Current CPU Blocking $t2
(lw, 396, $t2, 13, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 14/22

Clock Cycle 2195:
 Current CPU Blocking $t2
(lw, 396, $t2, 14, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 15/22

Clock Cycle 2196:
 Current CPU Blocking $t2
(lw, 396, $t2, 15, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 16/22

Clock Cycle 2197:
 Current CPU Blocking $t2
(lw, 396, $t2, 16, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 17/22

Clock Cycle 2198:
 Current CPU Blocking $t2
(lw, 396, $t2, 17, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 18/22

Clock Cycle 2199:
 Current CPU Blocking $t2
(lw, 396, $t2, 18, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 19/22

Clock Cycle 2200:
 Current CPU Blocking $t2
(lw, 396, $t2, 19, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 20/22

Clock Cycle 2201:
 Current CPU Blocking $t2
(lw, 396, $t2, 20, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 21/22

Clock Cycle 2202:
 Current CPU Blocking $t2
(lw, 396, $t2, 21, 22, 547, )(lw, 2476, $t3, 0, 0, 549, )
Completed 22/22
$t2 = 0
Finished Instruction lw 396 $t2 on Line 547

Clock Cycle 2203:
 Current CPU Blocking $t2
(lw, 2476, $t3, 0, 0, 549, )
Started lw 2476 $t3 on Line 549
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t4,$t2,$t0
$t4 = 0

Clock Cycle 2204:
 Current CPU Blocking 
(lw, 2476, $t3, 1, 12, 549, )
Completed 2/12
slt$t4,$t4,$t2
$t4 = 0

Clock Cycle 2205:
 Current CPU Blocking 
(lw, 2476, $t3, 2, 12, 549, )
Completed 3/12

Clock Cycle 2206:
 Current CPU Blocking $t3
(lw, 2476, $t3, 3, 12, 549, )
Completed 4/12

Clock Cycle 2207:
 Current CPU Blocking $t3
(lw, 2476, $t3, 4, 12, 549, )
Completed 5/12

Clock Cycle 2208:
 Current CPU Blocking $t3
(lw, 2476, $t3, 5, 12, 549, )
Completed 6/12

Clock Cycle 2209:
 Current CPU Blocking $t3
(lw, 2476, $t3, 6, 12, 549, )
Completed 7/12

Clock Cycle 2210:
 Current CPU Blocking $t3
(lw, 2476, $t3, 7, 12, 549, )
Completed 8/12

Clock Cycle 2211:
 Current CPU Blocking $t3
(lw, 2476, $t3, 8, 12, 549, )
Completed 9/12

Clock Cycle 2212:
 Current CPU Blocking $t3
(lw, 2476, $t3, 9, 12, 549, )
Completed 10/12

Clock Cycle 2213:
 Current CPU Blocking $t3
(lw, 2476, $t3, 10, 12, 549, )
Completed 11/12

Clock Cycle 2214:
 Current CPU Blocking $t3
(lw, 2476, $t3, 11, 12, 549, )
Completed 12/12
$t3 = 0
Finished Instruction lw 2476 $t3 on Line 549

Clock Cycle 2215:
 Current CPU Blocking $t3

sub$t2,$t3,$t3
$t2 = 0

Clock Cycle 2216:
 Current CPU Blocking 

addi$t1,$t0,3624
$t1 = 3624

Clock Cycle 2217:
 Current CPU Blocking 

add$t1,$t0,$t1
$t1 = 3624

Clock Cycle 2218:
 Current CPU Blocking 

mul$t1,$t2,$t3
$t1 = 0

Clock Cycle 2219:
 Current CPU Blocking 

slt$t4,$t3,$t4
$t4 = 0

Clock Cycle 2220:
 Current CPU Blocking 

sub$t1,$t4,$t2
$t1 = 0

Clock Cycle 2221:
 Current CPU Blocking 

sub$t0,$t3,$t0
$t0 = 0

Clock Cycle 2222:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3236 $t3 on Line 559

Clock Cycle 2223:
 Current CPU Blocking 
(lw, 3236, $t3, 0, 0, 559, )
Started lw 3236 $t3 on Line 559
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 980 $t4 on Line 560

Clock Cycle 2224:
 Current CPU Blocking 
(lw, 3236, $t3, 1, 12, 559, )(lw, 980, $t4, 0, 0, 560, )
Completed 2/12

Clock Cycle 2225:
 Current CPU Blocking $t4
(lw, 3236, $t3, 2, 12, 559, )(lw, 980, $t4, 0, 0, 560, )
Completed 3/12

Clock Cycle 2226:
 Current CPU Blocking $t4
(lw, 3236, $t3, 3, 12, 559, )(lw, 980, $t4, 0, 0, 560, )
Completed 4/12

Clock Cycle 2227:
 Current CPU Blocking $t4
(lw, 3236, $t3, 4, 12, 559, )(lw, 980, $t4, 0, 0, 560, )
Completed 5/12

Clock Cycle 2228:
 Current CPU Blocking $t4
(lw, 3236, $t3, 5, 12, 559, )(lw, 980, $t4, 0, 0, 560, )
Completed 6/12

Clock Cycle 2229:
 Current CPU Blocking $t4
(lw, 3236, $t3, 6, 12, 559, )(lw, 980, $t4, 0, 0, 560, )
Completed 7/12

Clock Cycle 2230:
 Current CPU Blocking $t4
(lw, 3236, $t3, 7, 12, 559, )(lw, 980, $t4, 0, 0, 560, )
Completed 8/12

Clock Cycle 2231:
 Current CPU Blocking $t4
(lw, 3236, $t3, 8, 12, 559, )(lw, 980, $t4, 0, 0, 560, )
Completed 9/12

Clock Cycle 2232:
 Current CPU Blocking $t4
(lw, 3236, $t3, 9, 12, 559, )(lw, 980, $t4, 0, 0, 560, )
Completed 10/12

Clock Cycle 2233:
 Current CPU Blocking $t4
(lw, 3236, $t3, 10, 12, 559, )(lw, 980, $t4, 0, 0, 560, )
Completed 11/12

Clock Cycle 2234:
 Current CPU Blocking $t4
(lw, 3236, $t3, 11, 12, 559, )(lw, 980, $t4, 0, 0, 560, )
Completed 12/12
$t3 = 0
Finished Instruction lw 3236 $t3 on Line 559

Clock Cycle 2235:
 Current CPU Blocking $t4
(lw, 980, $t4, 0, 0, 560, )
Started lw 980 $t4 on Line 560
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 2236:
 Current CPU Blocking $t4
(lw, 980, $t4, 1, 12, 560, )
Completed 2/12

Clock Cycle 2237:
 Current CPU Blocking $t4
(lw, 980, $t4, 2, 12, 560, )
Completed 3/12

Clock Cycle 2238:
 Current CPU Blocking $t4
(lw, 980, $t4, 3, 12, 560, )
Completed 4/12

Clock Cycle 2239:
 Current CPU Blocking $t4
(lw, 980, $t4, 4, 12, 560, )
Completed 5/12

Clock Cycle 2240:
 Current CPU Blocking $t4
(lw, 980, $t4, 5, 12, 560, )
Completed 6/12

Clock Cycle 2241:
 Current CPU Blocking $t4
(lw, 980, $t4, 6, 12, 560, )
Completed 7/12

Clock Cycle 2242:
 Current CPU Blocking $t4
(lw, 980, $t4, 7, 12, 560, )
Completed 8/12

Clock Cycle 2243:
 Current CPU Blocking $t4
(lw, 980, $t4, 8, 12, 560, )
Completed 9/12

Clock Cycle 2244:
 Current CPU Blocking $t4
(lw, 980, $t4, 9, 12, 560, )
Completed 10/12

Clock Cycle 2245:
 Current CPU Blocking $t4
(lw, 980, $t4, 10, 12, 560, )
Completed 11/12

Clock Cycle 2246:
 Current CPU Blocking $t4
(lw, 980, $t4, 11, 12, 560, )
Completed 12/12
$t4 = 0
Finished Instruction lw 980 $t4 on Line 560

Clock Cycle 2247:
 Current CPU Blocking $t4

mul$t4,$t4,$t0
$t4 = 0

Clock Cycle 2248:
 Current CPU Blocking 

sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 2249:
 Current CPU Blocking 

slt$t4,$t2,$t1
$t4 = 0

Clock Cycle 2250:
 Current CPU Blocking 

mul$t1,$t2,$t4
$t1 = 0

Clock Cycle 2251:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 824 0 on Line 565

Clock Cycle 2252:
 Current CPU Blocking 
(sw, 824, 0, 0, 0, 565, )
Started sw 824 0 on Line 565
Completed 1/2
add$t4,$t3,$t4
$t4 = 0

Clock Cycle 2253:
 Current CPU Blocking 
(sw, 824, 0, 1, 2, 565, )
Completed 2/2
Finished Instruction sw 824 0 on Line 565
DRAM Request(Write) Issued for sw 2656 0 on Line 567

Clock Cycle 2254:
 Current CPU Blocking 
(sw, 2656, 0, 0, 0, 567, )
Started sw 2656 0 on Line 567
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1724 0 on Line 568

Clock Cycle 2255:
 Current CPU Blocking 
(sw, 2656, 0, 1, 22, 567, )(sw, 1724, 0, 0, 0, 568, )
Completed 2/22
DRAM Request(Read) Issued for lw 3864 $t3 on Line 569

Clock Cycle 2256:
 Current CPU Blocking 
(sw, 2656, 0, 2, 22, 567, )(sw, 1724, 0, 0, 0, 568, )(lw, 3864, $t3, 0, 0, 569, )
Completed 3/22
add$t2,$t0,$t1
$t2 = 0

Clock Cycle 2257:
 Current CPU Blocking 
(sw, 2656, 0, 3, 22, 567, )(sw, 1724, 0, 0, 0, 568, )(lw, 3864, $t3, 0, 0, 569, )
Completed 4/22
DRAM Request(Read) Issued for lw 3364 $t4 on Line 571

Clock Cycle 2258:
 Current CPU Blocking 
(sw, 2656, 0, 4, 22, 567, )(sw, 1724, 0, 0, 0, 568, )(lw, 3864, $t3, 0, 0, 569, )(lw, 3364, $t4, 0, 0, 571, )
Completed 5/22

Clock Cycle 2259:
 Current CPU Blocking $t3
(sw, 2656, 0, 5, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 6/22

Clock Cycle 2260:
 Current CPU Blocking $t3
(sw, 2656, 0, 6, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 7/22

Clock Cycle 2261:
 Current CPU Blocking $t3
(sw, 2656, 0, 7, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 8/22

Clock Cycle 2262:
 Current CPU Blocking $t3
(sw, 2656, 0, 8, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 9/22

Clock Cycle 2263:
 Current CPU Blocking $t3
(sw, 2656, 0, 9, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 10/22

Clock Cycle 2264:
 Current CPU Blocking $t3
(sw, 2656, 0, 10, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 11/22

Clock Cycle 2265:
 Current CPU Blocking $t3
(sw, 2656, 0, 11, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 12/22

Clock Cycle 2266:
 Current CPU Blocking $t3
(sw, 2656, 0, 12, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 13/22

Clock Cycle 2267:
 Current CPU Blocking $t3
(sw, 2656, 0, 13, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 14/22

Clock Cycle 2268:
 Current CPU Blocking $t3
(sw, 2656, 0, 14, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 15/22

Clock Cycle 2269:
 Current CPU Blocking $t3
(sw, 2656, 0, 15, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 16/22

Clock Cycle 2270:
 Current CPU Blocking $t3
(sw, 2656, 0, 16, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 17/22

Clock Cycle 2271:
 Current CPU Blocking $t3
(sw, 2656, 0, 17, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 18/22

Clock Cycle 2272:
 Current CPU Blocking $t3
(sw, 2656, 0, 18, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 19/22

Clock Cycle 2273:
 Current CPU Blocking $t3
(sw, 2656, 0, 19, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 20/22

Clock Cycle 2274:
 Current CPU Blocking $t3
(sw, 2656, 0, 20, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 21/22

Clock Cycle 2275:
 Current CPU Blocking $t3
(sw, 2656, 0, 21, 22, 567, )(lw, 3864, $t3, 0, 0, 569, )(sw, 1724, 0, 0, 0, 568, )(lw, 3364, $t4, 0, 0, 571, )
Completed 22/22
Finished Instruction sw 2656 0 on Line 567

Clock Cycle 2276:
 Current CPU Blocking $t3
(lw, 3864, $t3, 0, 0, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Started lw 3864 $t3 on Line 569
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2277:
 Current CPU Blocking $t3
(lw, 3864, $t3, 1, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 2/22

Clock Cycle 2278:
 Current CPU Blocking $t3
(lw, 3864, $t3, 2, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 3/22

Clock Cycle 2279:
 Current CPU Blocking $t3
(lw, 3864, $t3, 3, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 4/22

Clock Cycle 2280:
 Current CPU Blocking $t3
(lw, 3864, $t3, 4, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 5/22

Clock Cycle 2281:
 Current CPU Blocking $t3
(lw, 3864, $t3, 5, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 6/22

Clock Cycle 2282:
 Current CPU Blocking $t3
(lw, 3864, $t3, 6, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 7/22

Clock Cycle 2283:
 Current CPU Blocking $t3
(lw, 3864, $t3, 7, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 8/22

Clock Cycle 2284:
 Current CPU Blocking $t3
(lw, 3864, $t3, 8, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 9/22

Clock Cycle 2285:
 Current CPU Blocking $t3
(lw, 3864, $t3, 9, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 10/22

Clock Cycle 2286:
 Current CPU Blocking $t3
(lw, 3864, $t3, 10, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 11/22

Clock Cycle 2287:
 Current CPU Blocking $t3
(lw, 3864, $t3, 11, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 12/22

Clock Cycle 2288:
 Current CPU Blocking $t3
(lw, 3864, $t3, 12, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 13/22

Clock Cycle 2289:
 Current CPU Blocking $t3
(lw, 3864, $t3, 13, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 14/22

Clock Cycle 2290:
 Current CPU Blocking $t3
(lw, 3864, $t3, 14, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 15/22

Clock Cycle 2291:
 Current CPU Blocking $t3
(lw, 3864, $t3, 15, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 16/22

Clock Cycle 2292:
 Current CPU Blocking $t3
(lw, 3864, $t3, 16, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 17/22

Clock Cycle 2293:
 Current CPU Blocking $t3
(lw, 3864, $t3, 17, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 18/22

Clock Cycle 2294:
 Current CPU Blocking $t3
(lw, 3864, $t3, 18, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 19/22

Clock Cycle 2295:
 Current CPU Blocking $t3
(lw, 3864, $t3, 19, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 20/22

Clock Cycle 2296:
 Current CPU Blocking $t3
(lw, 3864, $t3, 20, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 21/22

Clock Cycle 2297:
 Current CPU Blocking $t3
(lw, 3864, $t3, 21, 22, 569, )(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3864 $t3 on Line 569

Clock Cycle 2298:
 Current CPU Blocking $t3
(lw, 3364, $t4, 0, 0, 571, )(sw, 1724, 0, 0, 0, 568, )
Started lw 3364 $t4 on Line 571
Completed 1/2
DRAM Request(Write) Issued for sw 2532 0 on Line 572

Clock Cycle 2299:
 Current CPU Blocking 
(lw, 3364, $t4, 1, 2, 571, )(sw, 1724, 0, 0, 0, 568, )(sw, 2532, 0, 0, 0, 572, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3364 $t4 on Line 571
sub$t2,$t0,$t3
$t2 = 0

Clock Cycle 2300:
 Current CPU Blocking 
(sw, 1724, 0, 0, 0, 568, )(sw, 2532, 0, 0, 0, 572, )
Started sw 1724 0 on Line 568
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t4,1504
$t2 = 1504

Clock Cycle 2301:
 Current CPU Blocking 
(sw, 1724, 0, 1, 12, 568, )(sw, 2532, 0, 0, 0, 572, )
Completed 2/12
DRAM Request(Write) Issued for sw 280 0 on Line 575

Clock Cycle 2302:
 Current CPU Blocking 
(sw, 1724, 0, 2, 12, 568, )(sw, 2532, 0, 0, 0, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 3/12
slt$t4,$t1,$t2
$t4 = 1

Clock Cycle 2303:
 Current CPU Blocking 
(sw, 1724, 0, 3, 12, 568, )(sw, 2532, 0, 0, 0, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 4/12
mul$t3,$t1,$t1
$t3 = 0

Clock Cycle 2304:
 Current CPU Blocking 
(sw, 1724, 0, 4, 12, 568, )(sw, 2532, 0, 0, 0, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 5/12
add$t2,$t3,$t4
$t2 = 1

Clock Cycle 2305:
 Current CPU Blocking 
(sw, 1724, 0, 5, 12, 568, )(sw, 2532, 0, 0, 0, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 6/12
mul$t1,$t4,$t0
$t1 = 0

Clock Cycle 2306:
 Current CPU Blocking 
(sw, 1724, 0, 6, 12, 568, )(sw, 2532, 0, 0, 0, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 7/12
add$t1,$t1,$t2
$t1 = 1

Clock Cycle 2307:
 Current CPU Blocking 
(sw, 1724, 0, 7, 12, 568, )(sw, 2532, 0, 0, 0, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 8/12
sub$t3,$t4,$t3
$t3 = 1

Clock Cycle 2308:
 Current CPU Blocking 
(sw, 1724, 0, 8, 12, 568, )(sw, 2532, 0, 0, 0, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 9/12
sub$t4,$t4,$t4
$t4 = 0

Clock Cycle 2309:
 Current CPU Blocking 
(sw, 1724, 0, 9, 12, 568, )(sw, 2532, 0, 0, 0, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 10/12
mul$t4,$t2,$t1
$t4 = 1

Clock Cycle 2310:
 Current CPU Blocking 
(sw, 1724, 0, 10, 12, 568, )(sw, 2532, 0, 0, 0, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 11/12
sub$t2,$t3,$t2
$t2 = 0

Clock Cycle 2311:
 Current CPU Blocking 
(sw, 1724, 0, 11, 12, 568, )(sw, 2532, 0, 0, 0, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 12/12
Finished Instruction sw 1724 0 on Line 568
mul$t4,$t3,$t0
$t4 = 0

Clock Cycle 2312:
 Current CPU Blocking 
(sw, 2532, 0, 0, 0, 572, )(sw, 280, 0, 0, 0, 575, )
Started sw 2532 0 on Line 572
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
mul$t1,$t2,$t2
$t1 = 0

Clock Cycle 2313:
 Current CPU Blocking 
(sw, 2532, 0, 1, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 2/22
mul$t2,$t3,$t3
$t2 = 1

Clock Cycle 2314:
 Current CPU Blocking 
(sw, 2532, 0, 2, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 3/22
add$t1,$t3,$t0
$t1 = 1

Clock Cycle 2315:
 Current CPU Blocking 
(sw, 2532, 0, 3, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 4/22
sub$t3,$t1,$t3
$t3 = 0

Clock Cycle 2316:
 Current CPU Blocking 
(sw, 2532, 0, 4, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 5/22
sub$t4,$t3,$t0
$t4 = 0

Clock Cycle 2317:
 Current CPU Blocking 
(sw, 2532, 0, 5, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 6/22
addi$t2,$t4,2392
$t2 = 2392

Clock Cycle 2318:
 Current CPU Blocking 
(sw, 2532, 0, 6, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 7/22
mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 2319:
 Current CPU Blocking 
(sw, 2532, 0, 7, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 8/22
slt$t3,$t0,$t3
$t3 = 0

Clock Cycle 2320:
 Current CPU Blocking 
(sw, 2532, 0, 8, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 9/22
addi$t4,$t0,1868
$t4 = 1868

Clock Cycle 2321:
 Current CPU Blocking 
(sw, 2532, 0, 9, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 10/22
addi$t2,$t2,2608
$t2 = 5000

Clock Cycle 2322:
 Current CPU Blocking 
(sw, 2532, 0, 10, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 11/22
addi$t0,$t3,3932
$t0 = 3932

Clock Cycle 2323:
 Current CPU Blocking 
(sw, 2532, 0, 11, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 12/22
sub$t4,$t0,$t3
$t4 = 3932

Clock Cycle 2324:
 Current CPU Blocking 
(sw, 2532, 0, 12, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 13/22
add$t3,$t0,$t0
$t3 = 7864

Clock Cycle 2325:
 Current CPU Blocking 
(sw, 2532, 0, 13, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 14/22
add$t4,$t4,$t4
$t4 = 7864

Clock Cycle 2326:
 Current CPU Blocking 
(sw, 2532, 0, 14, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 15/22
slt$t2,$t4,$t0
$t2 = 0

Clock Cycle 2327:
 Current CPU Blocking 
(sw, 2532, 0, 15, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 16/22
add$t2,$t3,$t4
$t2 = 15728

Clock Cycle 2328:
 Current CPU Blocking 
(sw, 2532, 0, 16, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 17/22
add$t4,$t2,$t1
$t4 = 15729

Clock Cycle 2329:
 Current CPU Blocking 
(sw, 2532, 0, 17, 22, 572, )(sw, 280, 0, 0, 0, 575, )
Completed 18/22
DRAM Request(Read) Issued for lw 172 $t1 on Line 603

Clock Cycle 2330:
 Current CPU Blocking 
(sw, 2532, 0, 18, 22, 572, )(sw, 280, 0, 0, 0, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 19/22

Clock Cycle 2331:
 Current CPU Blocking $t1
(sw, 2532, 0, 19, 22, 572, )(sw, 280, 0, 0, 0, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 20/22

Clock Cycle 2332:
 Current CPU Blocking $t1
(sw, 2532, 0, 20, 22, 572, )(sw, 280, 0, 0, 0, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 21/22

Clock Cycle 2333:
 Current CPU Blocking $t1
(sw, 2532, 0, 21, 22, 572, )(sw, 280, 0, 0, 0, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 22/22
Finished Instruction sw 2532 0 on Line 572

Clock Cycle 2334:
 Current CPU Blocking $t1
(sw, 280, 0, 0, 0, 575, )(lw, 172, $t1, 0, 0, 603, )
Started sw 280 0 on Line 575
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2335:
 Current CPU Blocking $t1
(sw, 280, 0, 1, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 2/22

Clock Cycle 2336:
 Current CPU Blocking $t1
(sw, 280, 0, 2, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 3/22

Clock Cycle 2337:
 Current CPU Blocking $t1
(sw, 280, 0, 3, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 4/22

Clock Cycle 2338:
 Current CPU Blocking $t1
(sw, 280, 0, 4, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 5/22

Clock Cycle 2339:
 Current CPU Blocking $t1
(sw, 280, 0, 5, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 6/22

Clock Cycle 2340:
 Current CPU Blocking $t1
(sw, 280, 0, 6, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 7/22

Clock Cycle 2341:
 Current CPU Blocking $t1
(sw, 280, 0, 7, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 8/22

Clock Cycle 2342:
 Current CPU Blocking $t1
(sw, 280, 0, 8, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 9/22

Clock Cycle 2343:
 Current CPU Blocking $t1
(sw, 280, 0, 9, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 10/22

Clock Cycle 2344:
 Current CPU Blocking $t1
(sw, 280, 0, 10, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 11/22

Clock Cycle 2345:
 Current CPU Blocking $t1
(sw, 280, 0, 11, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 12/22

Clock Cycle 2346:
 Current CPU Blocking $t1
(sw, 280, 0, 12, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 13/22

Clock Cycle 2347:
 Current CPU Blocking $t1
(sw, 280, 0, 13, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 14/22

Clock Cycle 2348:
 Current CPU Blocking $t1
(sw, 280, 0, 14, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 15/22

Clock Cycle 2349:
 Current CPU Blocking $t1
(sw, 280, 0, 15, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 16/22

Clock Cycle 2350:
 Current CPU Blocking $t1
(sw, 280, 0, 16, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 17/22

Clock Cycle 2351:
 Current CPU Blocking $t1
(sw, 280, 0, 17, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 18/22

Clock Cycle 2352:
 Current CPU Blocking $t1
(sw, 280, 0, 18, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 19/22

Clock Cycle 2353:
 Current CPU Blocking $t1
(sw, 280, 0, 19, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 20/22

Clock Cycle 2354:
 Current CPU Blocking $t1
(sw, 280, 0, 20, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 21/22

Clock Cycle 2355:
 Current CPU Blocking $t1
(sw, 280, 0, 21, 22, 575, )(lw, 172, $t1, 0, 0, 603, )
Completed 22/22
Finished Instruction sw 280 0 on Line 575

Clock Cycle 2356:
 Current CPU Blocking $t1
(lw, 172, $t1, 0, 0, 603, )
Started lw 172 $t1 on Line 603
Completed 1/2

Clock Cycle 2357:
 Current CPU Blocking $t1
(lw, 172, $t1, 1, 2, 603, )
Completed 2/2
$t1 = 0
Finished Instruction lw 172 $t1 on Line 603

Clock Cycle 2358:
 Current CPU Blocking $t1

slt$t1,$t0,$t0
$t1 = 0

Clock Cycle 2359:
 Current CPU Blocking 

sub$t0,$t0,$t3
$t0 = -3932

Clock Cycle 2360:
 Current CPU Blocking 

mul$t2,$t2,$t3
$t2 = 123684992

Clock Cycle 2361:
 Current CPU Blocking 

mul$t3,$t0,$t3
$t3 = -30921248

Clock Cycle 2362:
 Current CPU Blocking 

addi$t1,$t2,916
$t1 = 123685908

Clock Cycle 2363:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2272 -3932 on Line 609

Clock Cycle 2364:
 Current CPU Blocking 
(sw, 2272, -3932, 0, 0, 609, )
Started sw 2272 -3932 on Line 609
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
mul$t3,$t3,$t1
$t3 = -287173248

Clock Cycle 2365:
 Current CPU Blocking 
(sw, 2272, -3932, 1, 22, 609, )
Completed 2/22
slt$t0,$t1,$t3
$t0 = 0

Clock Cycle 2366:
 Current CPU Blocking 
(sw, 2272, -3932, 2, 22, 609, )
Completed 3/22
addi$t3,$t2,1660
$t3 = 123686652

Clock Cycle 2367:
 Current CPU Blocking 
(sw, 2272, -3932, 3, 22, 609, )
Completed 4/22
addi$t4,$t3,3368
$t4 = 123690020

Clock Cycle 2368:
 Current CPU Blocking 
(sw, 2272, -3932, 4, 22, 609, )
Completed 5/22
sub$t0,$t2,$t4
$t0 = -5028

Clock Cycle 2369:
 Current CPU Blocking 
(sw, 2272, -3932, 5, 22, 609, )
Completed 6/22
addi$t1,$t1,856
$t1 = 123686764

Clock Cycle 2370:
 Current CPU Blocking 
(sw, 2272, -3932, 6, 22, 609, )
Completed 7/22
DRAM Request(Write) Issued for sw 100 123686652 on Line 616

Clock Cycle 2371:
 Current CPU Blocking 
(sw, 2272, -3932, 7, 22, 609, )(sw, 100, 123686652, 0, 0, 616, )
Completed 8/22
add$t3,$t3,$t2
$t3 = 247371644

Clock Cycle 2372:
 Current CPU Blocking 
(sw, 2272, -3932, 8, 22, 609, )(sw, 100, 123686652, 0, 0, 616, )
Completed 9/22
slt$t0,$t0,$t3
$t0 = 1

Clock Cycle 2373:
 Current CPU Blocking 
(sw, 2272, -3932, 9, 22, 609, )(sw, 100, 123686652, 0, 0, 616, )
Completed 10/22
slt$t1,$t0,$t1
$t1 = 1

Clock Cycle 2374:
 Current CPU Blocking 
(sw, 2272, -3932, 10, 22, 609, )(sw, 100, 123686652, 0, 0, 616, )
Completed 11/22
DRAM Request(Write) Issued for sw 2888 123684992 on Line 620

Clock Cycle 2375:
 Current CPU Blocking 
(sw, 2272, -3932, 11, 22, 609, )(sw, 2888, 123684992, 0, 0, 620, )(sw, 100, 123686652, 0, 0, 616, )
Completed 12/22
mul$t1,$t1,$t3
$t1 = 247371644

Clock Cycle 2376:
 Current CPU Blocking 
(sw, 2272, -3932, 12, 22, 609, )(sw, 2888, 123684992, 0, 0, 620, )(sw, 100, 123686652, 0, 0, 616, )
Completed 13/22
slt$t1,$t4,$t3
$t1 = 1

Clock Cycle 2377:
 Current CPU Blocking 
(sw, 2272, -3932, 13, 22, 609, )(sw, 2888, 123684992, 0, 0, 620, )(sw, 100, 123686652, 0, 0, 616, )
Completed 14/22
slt$t1,$t2,$t3
$t1 = 1

Clock Cycle 2378:
 Current CPU Blocking 
(sw, 2272, -3932, 14, 22, 609, )(sw, 2888, 123684992, 0, 0, 620, )(sw, 100, 123686652, 0, 0, 616, )
Completed 15/22
DRAM Request(Read) Issued for lw 2296 $t3 on Line 624

Clock Cycle 2379:
 Current CPU Blocking 
(sw, 2272, -3932, 15, 22, 609, )(sw, 2888, 123684992, 0, 0, 620, )(lw, 2296, $t3, 0, 0, 624, )(sw, 100, 123686652, 0, 0, 616, )
Completed 16/22
DRAM Request(Read) Issued for lw 512 $t0 on Line 625

Clock Cycle 2380:
 Current CPU Blocking 
(sw, 2272, -3932, 16, 22, 609, )(sw, 2888, 123684992, 0, 0, 620, )(lw, 2296, $t3, 0, 0, 624, )(sw, 100, 123686652, 0, 0, 616, )(lw, 512, $t0, 0, 0, 625, )
Completed 17/22

Clock Cycle 2381:
 Current CPU Blocking $t3
(sw, 2272, -3932, 17, 22, 609, )(lw, 2296, $t3, 0, 0, 624, )(sw, 2888, 123684992, 0, 0, 620, )(sw, 100, 123686652, 0, 0, 616, )(lw, 512, $t0, 0, 0, 625, )
Completed 18/22

Clock Cycle 2382:
 Current CPU Blocking $t3
(sw, 2272, -3932, 18, 22, 609, )(lw, 2296, $t3, 0, 0, 624, )(sw, 2888, 123684992, 0, 0, 620, )(sw, 100, 123686652, 0, 0, 616, )(lw, 512, $t0, 0, 0, 625, )
Completed 19/22

Clock Cycle 2383:
 Current CPU Blocking $t3
(sw, 2272, -3932, 19, 22, 609, )(lw, 2296, $t3, 0, 0, 624, )(sw, 2888, 123684992, 0, 0, 620, )(sw, 100, 123686652, 0, 0, 616, )(lw, 512, $t0, 0, 0, 625, )
Completed 20/22

Clock Cycle 2384:
 Current CPU Blocking $t3
(sw, 2272, -3932, 20, 22, 609, )(lw, 2296, $t3, 0, 0, 624, )(sw, 2888, 123684992, 0, 0, 620, )(sw, 100, 123686652, 0, 0, 616, )(lw, 512, $t0, 0, 0, 625, )
Completed 21/22

Clock Cycle 2385:
 Current CPU Blocking $t3
(sw, 2272, -3932, 21, 22, 609, )(lw, 2296, $t3, 0, 0, 624, )(sw, 2888, 123684992, 0, 0, 620, )(sw, 100, 123686652, 0, 0, 616, )(lw, 512, $t0, 0, 0, 625, )
Completed 22/22
Finished Instruction sw 2272 -3932 on Line 609

Clock Cycle 2386:
 Current CPU Blocking $t3
(lw, 2296, $t3, 0, 0, 624, )(sw, 2888, 123684992, 0, 0, 620, )(sw, 100, 123686652, 0, 0, 616, )(lw, 512, $t0, 0, 0, 625, )
Started lw 2296 $t3 on Line 624
Completed 1/2

Clock Cycle 2387:
 Current CPU Blocking $t3
(lw, 2296, $t3, 1, 2, 624, )(sw, 2888, 123684992, 0, 0, 620, )(sw, 100, 123686652, 0, 0, 616, )(lw, 512, $t0, 0, 0, 625, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2296 $t3 on Line 624

Clock Cycle 2388:
 Current CPU Blocking $t3
(sw, 2888, 123684992, 0, 0, 620, )(sw, 100, 123686652, 0, 0, 616, )(lw, 512, $t0, 0, 0, 625, )
Started sw 2888 123684992 on Line 620
Completed 1/2
DRAM Request(Write) Issued for sw 1864 0 on Line 626

Clock Cycle 2389:
 Current CPU Blocking 
(sw, 2888, 123684992, 1, 2, 620, )(sw, 100, 123686652, 0, 0, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 1864, 0, 0, 0, 626, )
Completed 2/2
Finished Instruction sw 2888 123684992 on Line 620
DRAM Request(Write) Issued for sw 1088 1 on Line 627

Clock Cycle 2390:
 Current CPU Blocking 
(sw, 100, 123686652, 0, 0, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Started sw 100 123686652 on Line 616
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 164 1 on Line 628

Clock Cycle 2391:
 Current CPU Blocking 
(sw, 100, 123686652, 1, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 2/22

Clock Cycle 2392:
 Current CPU Blocking $t0
(sw, 100, 123686652, 2, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 3/22

Clock Cycle 2393:
 Current CPU Blocking $t0
(sw, 100, 123686652, 3, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 4/22

Clock Cycle 2394:
 Current CPU Blocking $t0
(sw, 100, 123686652, 4, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 5/22

Clock Cycle 2395:
 Current CPU Blocking $t0
(sw, 100, 123686652, 5, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 6/22

Clock Cycle 2396:
 Current CPU Blocking $t0
(sw, 100, 123686652, 6, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 7/22

Clock Cycle 2397:
 Current CPU Blocking $t0
(sw, 100, 123686652, 7, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 8/22

Clock Cycle 2398:
 Current CPU Blocking $t0
(sw, 100, 123686652, 8, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 9/22

Clock Cycle 2399:
 Current CPU Blocking $t0
(sw, 100, 123686652, 9, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 10/22
Memory at 2272 = -3932
Memory at 2888 = 123684992

Clock Cycle 2400:
 Current CPU Blocking $t0
(sw, 100, 123686652, 10, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 11/22

Clock Cycle 2401:
 Current CPU Blocking $t0
(sw, 100, 123686652, 11, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 12/22

Clock Cycle 2402:
 Current CPU Blocking $t0
(sw, 100, 123686652, 12, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 13/22

Clock Cycle 2403:
 Current CPU Blocking $t0
(sw, 100, 123686652, 13, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 14/22

Clock Cycle 2404:
 Current CPU Blocking $t0
(sw, 100, 123686652, 14, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 15/22

Clock Cycle 2405:
 Current CPU Blocking $t0
(sw, 100, 123686652, 15, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 16/22

Clock Cycle 2406:
 Current CPU Blocking $t0
(sw, 100, 123686652, 16, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 17/22

Clock Cycle 2407:
 Current CPU Blocking $t0
(sw, 100, 123686652, 17, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 18/22

Clock Cycle 2408:
 Current CPU Blocking $t0
(sw, 100, 123686652, 18, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 19/22

Clock Cycle 2409:
 Current CPU Blocking $t0
(sw, 100, 123686652, 19, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 20/22

Clock Cycle 2410:
 Current CPU Blocking $t0
(sw, 100, 123686652, 20, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 21/22

Clock Cycle 2411:
 Current CPU Blocking $t0
(sw, 100, 123686652, 21, 22, 616, )(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 22/22
Finished Instruction sw 100 123686652 on Line 616

Clock Cycle 2412:
 Current CPU Blocking $t0
(lw, 512, $t0, 0, 0, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Started lw 512 $t0 on Line 625
Completed 1/2

Clock Cycle 2413:
 Current CPU Blocking $t0
(lw, 512, $t0, 1, 2, 625, )(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Completed 2/2
$t0 = 0
Finished Instruction lw 512 $t0 on Line 625

Clock Cycle 2414:
 Current CPU Blocking $t0
(sw, 164, 1, 0, 0, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )
Started sw 164 1 on Line 628
Completed 1/2
DRAM Request(Write) Issued for sw 3076 0 on Line 629

Clock Cycle 2415:
 Current CPU Blocking 
(sw, 164, 1, 1, 2, 628, )(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )(sw, 3076, 0, 0, 0, 629, )
Completed 2/2
Finished Instruction sw 164 1 on Line 628
mul$t2,$t1,$t3
$t2 = 0

Clock Cycle 2416:
 Current CPU Blocking 
(sw, 1864, 0, 0, 0, 626, )(sw, 1088, 1, 0, 0, 627, )(sw, 3076, 0, 0, 0, 629, )
Started sw 1864 0 on Line 626
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t2,2940
$t2 = 2940

Clock Cycle 2417:
 Current CPU Blocking 
(sw, 1864, 0, 1, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(sw, 3076, 0, 0, 0, 629, )
Completed 2/22
DRAM Request(Read) Issued for lw 2284 $t1 on Line 632

Clock Cycle 2418:
 Current CPU Blocking 
(sw, 1864, 0, 2, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(sw, 3076, 0, 0, 0, 629, )(lw, 2284, $t1, 0, 0, 632, )
Completed 3/22
addi$t0,$t2,3400
$t0 = 6340

Clock Cycle 2419:
 Current CPU Blocking 
(sw, 1864, 0, 3, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(sw, 3076, 0, 0, 0, 629, )(lw, 2284, $t1, 0, 0, 632, )
Completed 4/22

Clock Cycle 2420:
 Current CPU Blocking $t1
(sw, 1864, 0, 4, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 5/22

Clock Cycle 2421:
 Current CPU Blocking $t1
(sw, 1864, 0, 5, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 6/22

Clock Cycle 2422:
 Current CPU Blocking $t1
(sw, 1864, 0, 6, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 7/22

Clock Cycle 2423:
 Current CPU Blocking $t1
(sw, 1864, 0, 7, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 8/22

Clock Cycle 2424:
 Current CPU Blocking $t1
(sw, 1864, 0, 8, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 9/22

Clock Cycle 2425:
 Current CPU Blocking $t1
(sw, 1864, 0, 9, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 10/22
Memory at 100 = 123686652
Memory at 164 = 1

Clock Cycle 2426:
 Current CPU Blocking $t1
(sw, 1864, 0, 10, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 11/22

Clock Cycle 2427:
 Current CPU Blocking $t1
(sw, 1864, 0, 11, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 12/22

Clock Cycle 2428:
 Current CPU Blocking $t1
(sw, 1864, 0, 12, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 13/22

Clock Cycle 2429:
 Current CPU Blocking $t1
(sw, 1864, 0, 13, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 14/22

Clock Cycle 2430:
 Current CPU Blocking $t1
(sw, 1864, 0, 14, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 15/22

Clock Cycle 2431:
 Current CPU Blocking $t1
(sw, 1864, 0, 15, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 16/22

Clock Cycle 2432:
 Current CPU Blocking $t1
(sw, 1864, 0, 16, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 17/22

Clock Cycle 2433:
 Current CPU Blocking $t1
(sw, 1864, 0, 17, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 18/22

Clock Cycle 2434:
 Current CPU Blocking $t1
(sw, 1864, 0, 18, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 19/22

Clock Cycle 2435:
 Current CPU Blocking $t1
(sw, 1864, 0, 19, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 20/22

Clock Cycle 2436:
 Current CPU Blocking $t1
(sw, 1864, 0, 20, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 21/22

Clock Cycle 2437:
 Current CPU Blocking $t1
(sw, 1864, 0, 21, 22, 626, )(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 22/22
Finished Instruction sw 1864 0 on Line 626

Clock Cycle 2438:
 Current CPU Blocking $t1
(sw, 1088, 1, 0, 0, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Started sw 1088 1 on Line 627
Completed 1/2

Clock Cycle 2439:
 Current CPU Blocking $t1
(sw, 1088, 1, 1, 2, 627, )(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 2/2
Finished Instruction sw 1088 1 on Line 627

Clock Cycle 2440:
 Current CPU Blocking $t1
(lw, 2284, $t1, 0, 0, 632, )(sw, 3076, 0, 0, 0, 629, )
Started lw 2284 $t1 on Line 632
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2441:
 Current CPU Blocking $t1
(lw, 2284, $t1, 1, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 2/22

Clock Cycle 2442:
 Current CPU Blocking $t1
(lw, 2284, $t1, 2, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 3/22

Clock Cycle 2443:
 Current CPU Blocking $t1
(lw, 2284, $t1, 3, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 4/22

Clock Cycle 2444:
 Current CPU Blocking $t1
(lw, 2284, $t1, 4, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 5/22

Clock Cycle 2445:
 Current CPU Blocking $t1
(lw, 2284, $t1, 5, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 6/22

Clock Cycle 2446:
 Current CPU Blocking $t1
(lw, 2284, $t1, 6, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 7/22

Clock Cycle 2447:
 Current CPU Blocking $t1
(lw, 2284, $t1, 7, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 8/22

Clock Cycle 2448:
 Current CPU Blocking $t1
(lw, 2284, $t1, 8, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 9/22

Clock Cycle 2449:
 Current CPU Blocking $t1
(lw, 2284, $t1, 9, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 10/22
Memory at 1088 = 1

Clock Cycle 2450:
 Current CPU Blocking $t1
(lw, 2284, $t1, 10, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 11/22

Clock Cycle 2451:
 Current CPU Blocking $t1
(lw, 2284, $t1, 11, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 12/22

Clock Cycle 2452:
 Current CPU Blocking $t1
(lw, 2284, $t1, 12, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 13/22

Clock Cycle 2453:
 Current CPU Blocking $t1
(lw, 2284, $t1, 13, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 14/22

Clock Cycle 2454:
 Current CPU Blocking $t1
(lw, 2284, $t1, 14, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 15/22

Clock Cycle 2455:
 Current CPU Blocking $t1
(lw, 2284, $t1, 15, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 16/22

Clock Cycle 2456:
 Current CPU Blocking $t1
(lw, 2284, $t1, 16, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 17/22

Clock Cycle 2457:
 Current CPU Blocking $t1
(lw, 2284, $t1, 17, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 18/22

Clock Cycle 2458:
 Current CPU Blocking $t1
(lw, 2284, $t1, 18, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 19/22

Clock Cycle 2459:
 Current CPU Blocking $t1
(lw, 2284, $t1, 19, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 20/22

Clock Cycle 2460:
 Current CPU Blocking $t1
(lw, 2284, $t1, 20, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 21/22

Clock Cycle 2461:
 Current CPU Blocking $t1
(lw, 2284, $t1, 21, 22, 632, )(sw, 3076, 0, 0, 0, 629, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2284 $t1 on Line 632

Clock Cycle 2462:
 Current CPU Blocking $t1
(sw, 3076, 0, 0, 0, 629, )
Started sw 3076 0 on Line 629
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt$t2,$t1,$t1
$t2 = 0

Clock Cycle 2463:
 Current CPU Blocking 
(sw, 3076, 0, 1, 12, 629, )
Completed 2/12
DRAM Request(Read) Issued for lw 92 $t0 on Line 635

Clock Cycle 2464:
 Current CPU Blocking 
(sw, 3076, 0, 2, 12, 629, )(lw, 92, $t0, 0, 0, 635, )
Completed 3/12
slt$t4,$t2,$t1
$t4 = 0

Clock Cycle 2465:
 Current CPU Blocking 
(sw, 3076, 0, 3, 12, 629, )(lw, 92, $t0, 0, 0, 635, )
Completed 4/12
DRAM Request(Write) Issued for sw 24 0 on Line 637

Clock Cycle 2466:
 Current CPU Blocking 
(sw, 3076, 0, 4, 12, 629, )(lw, 92, $t0, 0, 0, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 5/12
add$t4,$t4,$t3
$t4 = 0

Clock Cycle 2467:
 Current CPU Blocking 
(sw, 3076, 0, 5, 12, 629, )(lw, 92, $t0, 0, 0, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 6/12
slt$t1,$t3,$t1
$t1 = 0

Clock Cycle 2468:
 Current CPU Blocking 
(sw, 3076, 0, 6, 12, 629, )(lw, 92, $t0, 0, 0, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 7/12

Clock Cycle 2469:
 Current CPU Blocking $t0
(sw, 3076, 0, 7, 12, 629, )(lw, 92, $t0, 0, 0, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 8/12

Clock Cycle 2470:
 Current CPU Blocking $t0
(sw, 3076, 0, 8, 12, 629, )(lw, 92, $t0, 0, 0, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 9/12

Clock Cycle 2471:
 Current CPU Blocking $t0
(sw, 3076, 0, 9, 12, 629, )(lw, 92, $t0, 0, 0, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 10/12

Clock Cycle 2472:
 Current CPU Blocking $t0
(sw, 3076, 0, 10, 12, 629, )(lw, 92, $t0, 0, 0, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 11/12

Clock Cycle 2473:
 Current CPU Blocking $t0
(sw, 3076, 0, 11, 12, 629, )(lw, 92, $t0, 0, 0, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 12/12
Finished Instruction sw 3076 0 on Line 629

Clock Cycle 2474:
 Current CPU Blocking $t0
(lw, 92, $t0, 0, 0, 635, )(sw, 24, 0, 0, 0, 637, )
Started lw 92 $t0 on Line 635
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2475:
 Current CPU Blocking $t0
(lw, 92, $t0, 1, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 2/22

Clock Cycle 2476:
 Current CPU Blocking $t0
(lw, 92, $t0, 2, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 3/22

Clock Cycle 2477:
 Current CPU Blocking $t0
(lw, 92, $t0, 3, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 4/22

Clock Cycle 2478:
 Current CPU Blocking $t0
(lw, 92, $t0, 4, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 5/22

Clock Cycle 2479:
 Current CPU Blocking $t0
(lw, 92, $t0, 5, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 6/22

Clock Cycle 2480:
 Current CPU Blocking $t0
(lw, 92, $t0, 6, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 7/22

Clock Cycle 2481:
 Current CPU Blocking $t0
(lw, 92, $t0, 7, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 8/22

Clock Cycle 2482:
 Current CPU Blocking $t0
(lw, 92, $t0, 8, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 9/22

Clock Cycle 2483:
 Current CPU Blocking $t0
(lw, 92, $t0, 9, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 10/22

Clock Cycle 2484:
 Current CPU Blocking $t0
(lw, 92, $t0, 10, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 11/22

Clock Cycle 2485:
 Current CPU Blocking $t0
(lw, 92, $t0, 11, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 12/22

Clock Cycle 2486:
 Current CPU Blocking $t0
(lw, 92, $t0, 12, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 13/22

Clock Cycle 2487:
 Current CPU Blocking $t0
(lw, 92, $t0, 13, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 14/22

Clock Cycle 2488:
 Current CPU Blocking $t0
(lw, 92, $t0, 14, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 15/22

Clock Cycle 2489:
 Current CPU Blocking $t0
(lw, 92, $t0, 15, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 16/22

Clock Cycle 2490:
 Current CPU Blocking $t0
(lw, 92, $t0, 16, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 17/22

Clock Cycle 2491:
 Current CPU Blocking $t0
(lw, 92, $t0, 17, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 18/22

Clock Cycle 2492:
 Current CPU Blocking $t0
(lw, 92, $t0, 18, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 19/22

Clock Cycle 2493:
 Current CPU Blocking $t0
(lw, 92, $t0, 19, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 20/22

Clock Cycle 2494:
 Current CPU Blocking $t0
(lw, 92, $t0, 20, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 21/22

Clock Cycle 2495:
 Current CPU Blocking $t0
(lw, 92, $t0, 21, 22, 635, )(sw, 24, 0, 0, 0, 637, )
Completed 22/22
$t0 = 0
Finished Instruction lw 92 $t0 on Line 635

Clock Cycle 2496:
 Current CPU Blocking $t0
(sw, 24, 0, 0, 0, 637, )
Started sw 24 0 on Line 637
Completed 1/2
slt$t2,$t1,$t0
$t2 = 0

Clock Cycle 2497:
 Current CPU Blocking 
(sw, 24, 0, 1, 2, 637, )
Completed 2/2
Finished Instruction sw 24 0 on Line 637
DRAM Request(Read) Issued for lw 924 $t4 on Line 641

Clock Cycle 2498:
 Current CPU Blocking 
(lw, 924, $t4, 0, 0, 641, )
Started lw 924 $t4 on Line 641
Completed 1/2
slt$t2,$t3,$t0
$t2 = 0

Clock Cycle 2499:
 Current CPU Blocking 
(lw, 924, $t4, 1, 2, 641, )
Completed 2/2
$t4 = 0
Finished Instruction lw 924 $t4 on Line 641
mul$t2,$t0,$t2
$t2 = 0

Clock Cycle 2500:
 Current CPU Blocking 

mul$t3,$t4,$t2
$t3 = 0

Clock Cycle 2501:
 Current CPU Blocking 

add$t2,$t3,$t2
$t2 = 0

Clock Cycle 2502:
 Current CPU Blocking 

add$t3,$t2,$t0
$t3 = 0

Clock Cycle 2503:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2384 0 on Line 647

Clock Cycle 2504:
 Current CPU Blocking 
(sw, 2384, 0, 0, 0, 647, )
Started sw 2384 0 on Line 647
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub$t4,$t3,$t0
$t4 = 0

Clock Cycle 2505:
 Current CPU Blocking 
(sw, 2384, 0, 1, 22, 647, )
Completed 2/22
addi$t4,$t2,396
$t4 = 396

Clock Cycle 2506:
 Current CPU Blocking 
(sw, 2384, 0, 2, 22, 647, )
Completed 3/22
addi$t0,$t0,1004
$t0 = 1004

Clock Cycle 2507:
 Current CPU Blocking 
(sw, 2384, 0, 3, 22, 647, )
Completed 4/22
addi$t1,$t1,248
$t1 = 248

Clock Cycle 2508:
 Current CPU Blocking 
(sw, 2384, 0, 4, 22, 647, )
Completed 5/22
sub$t0,$t0,$t4
$t0 = 608

Clock Cycle 2509:
 Current CPU Blocking 
(sw, 2384, 0, 5, 22, 647, )
Completed 6/22
DRAM Request(Write) Issued for sw 256 608 on Line 653

Clock Cycle 2510:
 Current CPU Blocking 
(sw, 2384, 0, 6, 22, 647, )(sw, 256, 608, 0, 0, 653, )
Completed 7/22
addi$t4,$t0,2276
$t4 = 2884

Clock Cycle 2511:
 Current CPU Blocking 
(sw, 2384, 0, 7, 22, 647, )(sw, 256, 608, 0, 0, 653, )
Completed 8/22
sub$t4,$t4,$t0
$t4 = 2276

Clock Cycle 2512:
 Current CPU Blocking 
(sw, 2384, 0, 8, 22, 647, )(sw, 256, 608, 0, 0, 653, )
Completed 9/22
DRAM Request(Read) Issued for lw 2968 $t4 on Line 656

Clock Cycle 2513:
 Current CPU Blocking 
(sw, 2384, 0, 9, 22, 647, )(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )
Completed 10/22
Memory at 24 = 0
DRAM Request(Read) Issued for lw 3780 $t2 on Line 657

Clock Cycle 2514:
 Current CPU Blocking 
(sw, 2384, 0, 10, 22, 647, )(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 11/22

Clock Cycle 2515:
 Current CPU Blocking $t4
(sw, 2384, 0, 11, 22, 647, )(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 12/22

Clock Cycle 2516:
 Current CPU Blocking $t4
(sw, 2384, 0, 12, 22, 647, )(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 13/22

Clock Cycle 2517:
 Current CPU Blocking $t4
(sw, 2384, 0, 13, 22, 647, )(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 14/22

Clock Cycle 2518:
 Current CPU Blocking $t4
(sw, 2384, 0, 14, 22, 647, )(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 15/22

Clock Cycle 2519:
 Current CPU Blocking $t4
(sw, 2384, 0, 15, 22, 647, )(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 16/22

Clock Cycle 2520:
 Current CPU Blocking $t4
(sw, 2384, 0, 16, 22, 647, )(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 17/22

Clock Cycle 2521:
 Current CPU Blocking $t4
(sw, 2384, 0, 17, 22, 647, )(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 18/22

Clock Cycle 2522:
 Current CPU Blocking $t4
(sw, 2384, 0, 18, 22, 647, )(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 19/22

Clock Cycle 2523:
 Current CPU Blocking $t4
(sw, 2384, 0, 19, 22, 647, )(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 20/22

Clock Cycle 2524:
 Current CPU Blocking $t4
(sw, 2384, 0, 20, 22, 647, )(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 21/22

Clock Cycle 2525:
 Current CPU Blocking $t4
(sw, 2384, 0, 21, 22, 647, )(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 22/22
Finished Instruction sw 2384 0 on Line 647

Clock Cycle 2526:
 Current CPU Blocking $t4
(lw, 2968, $t4, 0, 0, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Started lw 2968 $t4 on Line 656
Completed 1/2

Clock Cycle 2527:
 Current CPU Blocking $t4
(lw, 2968, $t4, 1, 2, 656, )(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2968 $t4 on Line 656

Clock Cycle 2528:
 Current CPU Blocking $t4
(sw, 256, 608, 0, 0, 653, )(lw, 3780, $t2, 0, 0, 657, )
Started sw 256 608 on Line 653
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul$t4,$t1,$t1
$t4 = 61504

Clock Cycle 2529:
 Current CPU Blocking 
(sw, 256, 608, 1, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 2/22

Clock Cycle 2530:
 Current CPU Blocking $t2
(sw, 256, 608, 2, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 3/22

Clock Cycle 2531:
 Current CPU Blocking $t2
(sw, 256, 608, 3, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 4/22

Clock Cycle 2532:
 Current CPU Blocking $t2
(sw, 256, 608, 4, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 5/22

Clock Cycle 2533:
 Current CPU Blocking $t2
(sw, 256, 608, 5, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 6/22

Clock Cycle 2534:
 Current CPU Blocking $t2
(sw, 256, 608, 6, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 7/22

Clock Cycle 2535:
 Current CPU Blocking $t2
(sw, 256, 608, 7, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 8/22

Clock Cycle 2536:
 Current CPU Blocking $t2
(sw, 256, 608, 8, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 9/22

Clock Cycle 2537:
 Current CPU Blocking $t2
(sw, 256, 608, 9, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 10/22

Clock Cycle 2538:
 Current CPU Blocking $t2
(sw, 256, 608, 10, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 11/22

Clock Cycle 2539:
 Current CPU Blocking $t2
(sw, 256, 608, 11, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 12/22

Clock Cycle 2540:
 Current CPU Blocking $t2
(sw, 256, 608, 12, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 13/22

Clock Cycle 2541:
 Current CPU Blocking $t2
(sw, 256, 608, 13, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 14/22

Clock Cycle 2542:
 Current CPU Blocking $t2
(sw, 256, 608, 14, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 15/22

Clock Cycle 2543:
 Current CPU Blocking $t2
(sw, 256, 608, 15, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 16/22

Clock Cycle 2544:
 Current CPU Blocking $t2
(sw, 256, 608, 16, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 17/22

Clock Cycle 2545:
 Current CPU Blocking $t2
(sw, 256, 608, 17, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 18/22

Clock Cycle 2546:
 Current CPU Blocking $t2
(sw, 256, 608, 18, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 19/22

Clock Cycle 2547:
 Current CPU Blocking $t2
(sw, 256, 608, 19, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 20/22

Clock Cycle 2548:
 Current CPU Blocking $t2
(sw, 256, 608, 20, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 21/22

Clock Cycle 2549:
 Current CPU Blocking $t2
(sw, 256, 608, 21, 22, 653, )(lw, 3780, $t2, 0, 0, 657, )
Completed 22/22
Finished Instruction sw 256 608 on Line 653

Clock Cycle 2550:
 Current CPU Blocking $t2
(lw, 3780, $t2, 0, 0, 657, )
Started lw 3780 $t2 on Line 657
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2551:
 Current CPU Blocking $t2
(lw, 3780, $t2, 1, 22, 657, )
Completed 2/22

Clock Cycle 2552:
 Current CPU Blocking $t2
(lw, 3780, $t2, 2, 22, 657, )
Completed 3/22

Clock Cycle 2553:
 Current CPU Blocking $t2
(lw, 3780, $t2, 3, 22, 657, )
Completed 4/22

Clock Cycle 2554:
 Current CPU Blocking $t2
(lw, 3780, $t2, 4, 22, 657, )
Completed 5/22

Clock Cycle 2555:
 Current CPU Blocking $t2
(lw, 3780, $t2, 5, 22, 657, )
Completed 6/22

Clock Cycle 2556:
 Current CPU Blocking $t2
(lw, 3780, $t2, 6, 22, 657, )
Completed 7/22

Clock Cycle 2557:
 Current CPU Blocking $t2
(lw, 3780, $t2, 7, 22, 657, )
Completed 8/22

Clock Cycle 2558:
 Current CPU Blocking $t2
(lw, 3780, $t2, 8, 22, 657, )
Completed 9/22

Clock Cycle 2559:
 Current CPU Blocking $t2
(lw, 3780, $t2, 9, 22, 657, )
Completed 10/22
Memory at 256 = 608

Clock Cycle 2560:
 Current CPU Blocking $t2
(lw, 3780, $t2, 10, 22, 657, )
Completed 11/22

Clock Cycle 2561:
 Current CPU Blocking $t2
(lw, 3780, $t2, 11, 22, 657, )
Completed 12/22

Clock Cycle 2562:
 Current CPU Blocking $t2
(lw, 3780, $t2, 12, 22, 657, )
Completed 13/22

Clock Cycle 2563:
 Current CPU Blocking $t2
(lw, 3780, $t2, 13, 22, 657, )
Completed 14/22

Clock Cycle 2564:
 Current CPU Blocking $t2
(lw, 3780, $t2, 14, 22, 657, )
Completed 15/22

Clock Cycle 2565:
 Current CPU Blocking $t2
(lw, 3780, $t2, 15, 22, 657, )
Completed 16/22

Clock Cycle 2566:
 Current CPU Blocking $t2
(lw, 3780, $t2, 16, 22, 657, )
Completed 17/22

Clock Cycle 2567:
 Current CPU Blocking $t2
(lw, 3780, $t2, 17, 22, 657, )
Completed 18/22

Clock Cycle 2568:
 Current CPU Blocking $t2
(lw, 3780, $t2, 18, 22, 657, )
Completed 19/22

Clock Cycle 2569:
 Current CPU Blocking $t2
(lw, 3780, $t2, 19, 22, 657, )
Completed 20/22

Clock Cycle 2570:
 Current CPU Blocking $t2
(lw, 3780, $t2, 20, 22, 657, )
Completed 21/22

Clock Cycle 2571:
 Current CPU Blocking $t2
(lw, 3780, $t2, 21, 22, 657, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3780 $t2 on Line 657

Clock Cycle 2572:
 Current CPU Blocking $t2

sub$t2,$t0,$t3
$t2 = 608

Clock Cycle 2573:
 Current CPU Blocking 

addi$t0,$t4,3444
$t0 = 64948

Clock Cycle 2574:
 Current CPU Blocking 

addi$t0,$t1,3460
$t0 = 3708

Clock Cycle 2575:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3612 3708 on Line 662

Clock Cycle 2576:
 Current CPU Blocking 
(sw, 3612, 3708, 0, 0, 662, )
Started sw 3612 3708 on Line 662
Completed 1/2
add$t2,$t2,$t3
$t2 = 608

Clock Cycle 2577:
 Current CPU Blocking 
(sw, 3612, 3708, 1, 2, 662, )
Completed 2/2
Finished Instruction sw 3612 3708 on Line 662
addi$t3,$t2,3828
$t3 = 4436

Clock Cycle 2578:
 Current CPU Blocking 

slt$t0,$t2,$t0
$t0 = 1

Clock Cycle 2579:
 Current CPU Blocking 

sub$t1,$t2,$t4
$t1 = -60896

Clock Cycle 2580:
 Current CPU Blocking 

slt$t4,$t0,$t4
$t4 = 1

Clock Cycle 2581:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 832 $t3 on Line 668

Clock Cycle 2582:
 Current CPU Blocking 
(lw, 832, $t3, 0, 0, 668, )
Started lw 832 $t3 on Line 668
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2583:
 Current CPU Blocking $t3
(lw, 832, $t3, 1, 22, 668, )
Completed 2/22

Clock Cycle 2584:
 Current CPU Blocking $t3
(lw, 832, $t3, 2, 22, 668, )
Completed 3/22

Clock Cycle 2585:
 Current CPU Blocking $t3
(lw, 832, $t3, 3, 22, 668, )
Completed 4/22

Clock Cycle 2586:
 Current CPU Blocking $t3
(lw, 832, $t3, 4, 22, 668, )
Completed 5/22

Clock Cycle 2587:
 Current CPU Blocking $t3
(lw, 832, $t3, 5, 22, 668, )
Completed 6/22

Clock Cycle 2588:
 Current CPU Blocking $t3
(lw, 832, $t3, 6, 22, 668, )
Completed 7/22

Clock Cycle 2589:
 Current CPU Blocking $t3
(lw, 832, $t3, 7, 22, 668, )
Completed 8/22

Clock Cycle 2590:
 Current CPU Blocking $t3
(lw, 832, $t3, 8, 22, 668, )
Completed 9/22

Clock Cycle 2591:
 Current CPU Blocking $t3
(lw, 832, $t3, 9, 22, 668, )
Completed 10/22
Memory at 3612 = 3708

Clock Cycle 2592:
 Current CPU Blocking $t3
(lw, 832, $t3, 10, 22, 668, )
Completed 11/22

Clock Cycle 2593:
 Current CPU Blocking $t3
(lw, 832, $t3, 11, 22, 668, )
Completed 12/22

Clock Cycle 2594:
 Current CPU Blocking $t3
(lw, 832, $t3, 12, 22, 668, )
Completed 13/22

Clock Cycle 2595:
 Current CPU Blocking $t3
(lw, 832, $t3, 13, 22, 668, )
Completed 14/22

Clock Cycle 2596:
 Current CPU Blocking $t3
(lw, 832, $t3, 14, 22, 668, )
Completed 15/22

Clock Cycle 2597:
 Current CPU Blocking $t3
(lw, 832, $t3, 15, 22, 668, )
Completed 16/22

Clock Cycle 2598:
 Current CPU Blocking $t3
(lw, 832, $t3, 16, 22, 668, )
Completed 17/22

Clock Cycle 2599:
 Current CPU Blocking $t3
(lw, 832, $t3, 17, 22, 668, )
Completed 18/22

Clock Cycle 2600:
 Current CPU Blocking $t3
(lw, 832, $t3, 18, 22, 668, )
Completed 19/22

Clock Cycle 2601:
 Current CPU Blocking $t3
(lw, 832, $t3, 19, 22, 668, )
Completed 20/22

Clock Cycle 2602:
 Current CPU Blocking $t3
(lw, 832, $t3, 20, 22, 668, )
Completed 21/22

Clock Cycle 2603:
 Current CPU Blocking $t3
(lw, 832, $t3, 21, 22, 668, )
Completed 22/22
$t3 = 0
Finished Instruction lw 832 $t3 on Line 668

Clock Cycle 2604:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 684 $t3 on Line 669

Clock Cycle 2605:
 Current CPU Blocking 
(lw, 684, $t3, 0, 0, 669, )
Started lw 684 $t3 on Line 669
Completed 1/2
sub$t4,$t2,$t1
$t4 = 61504

Clock Cycle 2606:
 Current CPU Blocking 
(lw, 684, $t3, 1, 2, 669, )
Completed 2/2
$t3 = 0
Finished Instruction lw 684 $t3 on Line 669

Clock Cycle 2607:
 Current CPU Blocking $t3

addi$t4,$t3,2564
$t4 = 2564

Clock Cycle 2608:
 Current CPU Blocking 

mul$t2,$t1,$t2
$t2 = -37024768

Clock Cycle 2609:
 Current CPU Blocking 

slt$t0,$t4,$t3
$t0 = 0

Clock Cycle 2610:
 Current CPU Blocking 

sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 2611:
 Current CPU Blocking 

add$t2,$t2,$t3
$t2 = -37024768

Clock Cycle 2612:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3240 $t4 on Line 676

Clock Cycle 2613:
 Current CPU Blocking 
(lw, 3240, $t4, 0, 0, 676, )
Started lw 3240 $t4 on Line 676
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 2614:
 Current CPU Blocking $t4
(lw, 3240, $t4, 1, 12, 676, )
Completed 2/12

Clock Cycle 2615:
 Current CPU Blocking $t4
(lw, 3240, $t4, 2, 12, 676, )
Completed 3/12

Clock Cycle 2616:
 Current CPU Blocking $t4
(lw, 3240, $t4, 3, 12, 676, )
Completed 4/12

Clock Cycle 2617:
 Current CPU Blocking $t4
(lw, 3240, $t4, 4, 12, 676, )
Completed 5/12

Clock Cycle 2618:
 Current CPU Blocking $t4
(lw, 3240, $t4, 5, 12, 676, )
Completed 6/12

Clock Cycle 2619:
 Current CPU Blocking $t4
(lw, 3240, $t4, 6, 12, 676, )
Completed 7/12

Clock Cycle 2620:
 Current CPU Blocking $t4
(lw, 3240, $t4, 7, 12, 676, )
Completed 8/12

Clock Cycle 2621:
 Current CPU Blocking $t4
(lw, 3240, $t4, 8, 12, 676, )
Completed 9/12

Clock Cycle 2622:
 Current CPU Blocking $t4
(lw, 3240, $t4, 9, 12, 676, )
Completed 10/12

Clock Cycle 2623:
 Current CPU Blocking $t4
(lw, 3240, $t4, 10, 12, 676, )
Completed 11/12

Clock Cycle 2624:
 Current CPU Blocking $t4
(lw, 3240, $t4, 11, 12, 676, )
Completed 12/12
$t4 = 0
Finished Instruction lw 3240 $t4 on Line 676

Clock Cycle 2625:
 Current CPU Blocking $t4

DRAM Request(Read) Issued for lw 584 $t4 on Line 677

Clock Cycle 2626:
 Current CPU Blocking 
(lw, 584, $t4, 0, 0, 677, )
Started lw 584 $t4 on Line 677
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 2627:
 Current CPU Blocking $t4
(lw, 584, $t4, 1, 12, 677, )
Completed 2/12

Clock Cycle 2628:
 Current CPU Blocking $t4
(lw, 584, $t4, 2, 12, 677, )
Completed 3/12

Clock Cycle 2629:
 Current CPU Blocking $t4
(lw, 584, $t4, 3, 12, 677, )
Completed 4/12

Clock Cycle 2630:
 Current CPU Blocking $t4
(lw, 584, $t4, 4, 12, 677, )
Completed 5/12

Clock Cycle 2631:
 Current CPU Blocking $t4
(lw, 584, $t4, 5, 12, 677, )
Completed 6/12

Clock Cycle 2632:
 Current CPU Blocking $t4
(lw, 584, $t4, 6, 12, 677, )
Completed 7/12

Clock Cycle 2633:
 Current CPU Blocking $t4
(lw, 584, $t4, 7, 12, 677, )
Completed 8/12

Clock Cycle 2634:
 Current CPU Blocking $t4
(lw, 584, $t4, 8, 12, 677, )
Completed 9/12

Clock Cycle 2635:
 Current CPU Blocking $t4
(lw, 584, $t4, 9, 12, 677, )
Completed 10/12

Clock Cycle 2636:
 Current CPU Blocking $t4
(lw, 584, $t4, 10, 12, 677, )
Completed 11/12

Clock Cycle 2637:
 Current CPU Blocking $t4
(lw, 584, $t4, 11, 12, 677, )
Completed 12/12
$t4 = 0
Finished Instruction lw 584 $t4 on Line 677

Clock Cycle 2638:
 Current CPU Blocking $t4

sub$t1,$t0,$t4
$t1 = 0

Clock Cycle 2639:
 Current CPU Blocking 

slt$t2,$t3,$t2
$t2 = 0

Clock Cycle 2640:
 Current CPU Blocking 

mul$t2,$t3,$t2
$t2 = 0

Clock Cycle 2641:
 Current CPU Blocking 

sub$t2,$t1,$t1
$t2 = 0

Clock Cycle 2642:
 Current CPU Blocking 

add$t2,$t0,$t2
$t2 = 0

Clock Cycle 2643:
 Current CPU Blocking 

slt$t3,$t2,$t1
$t3 = 0

Clock Cycle 2644:
 Current CPU Blocking 

mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 2645:
 Current CPU Blocking 

mul$t1,$t3,$t1
$t1 = 0

Clock Cycle 2646:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 820 $t3 on Line 686

Clock Cycle 2647:
 Current CPU Blocking 
(lw, 820, $t3, 0, 0, 686, )
Started lw 820 $t3 on Line 686
Completed 1/2
addi$t1,$t4,1596
$t1 = 1596

Clock Cycle 2648:
 Current CPU Blocking 
(lw, 820, $t3, 1, 2, 686, )
Completed 2/2
$t3 = 0
Finished Instruction lw 820 $t3 on Line 686
addi$t2,$t1,628
$t2 = 2224

Clock Cycle 2649:
 Current CPU Blocking 

sub$t4,$t4,$t2
$t4 = -2224

Clock Cycle 2650:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 860 $t2 on Line 690

Clock Cycle 2651:
 Current CPU Blocking 
(lw, 860, $t2, 0, 0, 690, )
Started lw 860 $t2 on Line 690
Completed 1/2

Clock Cycle 2652:
 Current CPU Blocking $t2
(lw, 860, $t2, 1, 2, 690, )
Completed 2/2
$t2 = 0
Finished Instruction lw 860 $t2 on Line 690

Clock Cycle 2653:
 Current CPU Blocking $t2

add$t1,$t1,$t2
$t1 = 1596

Clock Cycle 2654:
 Current CPU Blocking 

slt$t1,$t4,$t4
$t1 = 0

Clock Cycle 2655:
 Current CPU Blocking 

addi$t3,$t4,1828
$t3 = -396

Clock Cycle 2656:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3404 $t1 on Line 694

Clock Cycle 2657:
 Current CPU Blocking 
(lw, 3404, $t1, 0, 0, 694, )
Started lw 3404 $t1 on Line 694
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add$t4,$t4,$t3
$t4 = -2620

Clock Cycle 2658:
 Current CPU Blocking 
(lw, 3404, $t1, 1, 12, 694, )
Completed 2/12
sub$t4,$t3,$t2
$t4 = -396

Clock Cycle 2659:
 Current CPU Blocking 
(lw, 3404, $t1, 2, 12, 694, )
Completed 3/12

Clock Cycle 2660:
 Current CPU Blocking $t1
(lw, 3404, $t1, 3, 12, 694, )
Completed 4/12

Clock Cycle 2661:
 Current CPU Blocking $t1
(lw, 3404, $t1, 4, 12, 694, )
Completed 5/12

Clock Cycle 2662:
 Current CPU Blocking $t1
(lw, 3404, $t1, 5, 12, 694, )
Completed 6/12

Clock Cycle 2663:
 Current CPU Blocking $t1
(lw, 3404, $t1, 6, 12, 694, )
Completed 7/12

Clock Cycle 2664:
 Current CPU Blocking $t1
(lw, 3404, $t1, 7, 12, 694, )
Completed 8/12

Clock Cycle 2665:
 Current CPU Blocking $t1
(lw, 3404, $t1, 8, 12, 694, )
Completed 9/12

Clock Cycle 2666:
 Current CPU Blocking $t1
(lw, 3404, $t1, 9, 12, 694, )
Completed 10/12

Clock Cycle 2667:
 Current CPU Blocking $t1
(lw, 3404, $t1, 10, 12, 694, )
Completed 11/12

Clock Cycle 2668:
 Current CPU Blocking $t1
(lw, 3404, $t1, 11, 12, 694, )
Completed 12/12
$t1 = 0
Finished Instruction lw 3404 $t1 on Line 694

Clock Cycle 2669:
 Current CPU Blocking $t1

sub$t0,$t1,$t0
$t0 = 0

Clock Cycle 2670:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1252 $t4 on Line 698

Clock Cycle 2671:
 Current CPU Blocking 
(lw, 1252, $t4, 0, 0, 698, )
Started lw 1252 $t4 on Line 698
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2872 0 on Line 699

Clock Cycle 2672:
 Current CPU Blocking 
(lw, 1252, $t4, 1, 12, 698, )(sw, 2872, 0, 0, 0, 699, )
Completed 2/12
DRAM Request(Read) Issued for lw 1736 $t0 on Line 700

Clock Cycle 2673:
 Current CPU Blocking 
(lw, 1252, $t4, 2, 12, 698, )(lw, 1736, $t0, 0, 0, 700, )(sw, 2872, 0, 0, 0, 699, )
Completed 3/12

Clock Cycle 2674:
 Current CPU Blocking $t4
(lw, 1252, $t4, 3, 12, 698, )(lw, 1736, $t0, 0, 0, 700, )(sw, 2872, 0, 0, 0, 699, )
Completed 4/12

Clock Cycle 2675:
 Current CPU Blocking $t4
(lw, 1252, $t4, 4, 12, 698, )(lw, 1736, $t0, 0, 0, 700, )(sw, 2872, 0, 0, 0, 699, )
Completed 5/12

Clock Cycle 2676:
 Current CPU Blocking $t4
(lw, 1252, $t4, 5, 12, 698, )(lw, 1736, $t0, 0, 0, 700, )(sw, 2872, 0, 0, 0, 699, )
Completed 6/12

Clock Cycle 2677:
 Current CPU Blocking $t4
(lw, 1252, $t4, 6, 12, 698, )(lw, 1736, $t0, 0, 0, 700, )(sw, 2872, 0, 0, 0, 699, )
Completed 7/12

Clock Cycle 2678:
 Current CPU Blocking $t4
(lw, 1252, $t4, 7, 12, 698, )(lw, 1736, $t0, 0, 0, 700, )(sw, 2872, 0, 0, 0, 699, )
Completed 8/12

Clock Cycle 2679:
 Current CPU Blocking $t4
(lw, 1252, $t4, 8, 12, 698, )(lw, 1736, $t0, 0, 0, 700, )(sw, 2872, 0, 0, 0, 699, )
Completed 9/12

Clock Cycle 2680:
 Current CPU Blocking $t4
(lw, 1252, $t4, 9, 12, 698, )(lw, 1736, $t0, 0, 0, 700, )(sw, 2872, 0, 0, 0, 699, )
Completed 10/12

Clock Cycle 2681:
 Current CPU Blocking $t4
(lw, 1252, $t4, 10, 12, 698, )(lw, 1736, $t0, 0, 0, 700, )(sw, 2872, 0, 0, 0, 699, )
Completed 11/12

Clock Cycle 2682:
 Current CPU Blocking $t4
(lw, 1252, $t4, 11, 12, 698, )(lw, 1736, $t0, 0, 0, 700, )(sw, 2872, 0, 0, 0, 699, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1252 $t4 on Line 698

Clock Cycle 2683:
 Current CPU Blocking $t4
(lw, 1736, $t0, 0, 0, 700, )(sw, 2872, 0, 0, 0, 699, )
Started lw 1736 $t0 on Line 700
Completed 1/2

Clock Cycle 2684:
 Current CPU Blocking $t0
(lw, 1736, $t0, 1, 2, 700, )(sw, 2872, 0, 0, 0, 699, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1736 $t0 on Line 700

Clock Cycle 2685:
 Current CPU Blocking $t0
(sw, 2872, 0, 0, 0, 699, )
Started sw 2872 0 on Line 699
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
mul$t4,$t0,$t1
$t4 = 0

Clock Cycle 2686:
 Current CPU Blocking 
(sw, 2872, 0, 1, 12, 699, )
Completed 2/12
mul$t1,$t3,$t3
$t1 = 156816

Clock Cycle 2687:
 Current CPU Blocking 
(sw, 2872, 0, 2, 12, 699, )
Completed 3/12
sub$t4,$t4,$t4
$t4 = 0

Clock Cycle 2688:
 Current CPU Blocking 
(sw, 2872, 0, 3, 12, 699, )
Completed 4/12
addi$t1,$t2,3156
$t1 = 3156

Clock Cycle 2689:
 Current CPU Blocking 
(sw, 2872, 0, 4, 12, 699, )
Completed 5/12
DRAM Request(Write) Issued for sw 3688 0 on Line 705

Clock Cycle 2690:
 Current CPU Blocking 
(sw, 2872, 0, 5, 12, 699, )(sw, 3688, 0, 0, 0, 705, )
Completed 6/12
addi$t3,$t2,856
$t3 = 856

Clock Cycle 2691:
 Current CPU Blocking 
(sw, 2872, 0, 6, 12, 699, )(sw, 3688, 0, 0, 0, 705, )
Completed 7/12
mul$t4,$t2,$t0
$t4 = 0

Clock Cycle 2692:
 Current CPU Blocking 
(sw, 2872, 0, 7, 12, 699, )(sw, 3688, 0, 0, 0, 705, )
Completed 8/12
DRAM Request(Write) Issued for sw 296 3156 on Line 708

Clock Cycle 2693:
 Current CPU Blocking 
(sw, 2872, 0, 8, 12, 699, )(sw, 3688, 0, 0, 0, 705, )(sw, 296, 3156, 0, 0, 708, )
Completed 9/12
add$t2,$t2,$t1
$t2 = 3156

Clock Cycle 2694:
 Current CPU Blocking 
(sw, 2872, 0, 9, 12, 699, )(sw, 3688, 0, 0, 0, 705, )(sw, 296, 3156, 0, 0, 708, )
Completed 10/12
addi$t4,$t2,1452
$t4 = 4608

Clock Cycle 2695:
 Current CPU Blocking 
(sw, 2872, 0, 10, 12, 699, )(sw, 3688, 0, 0, 0, 705, )(sw, 296, 3156, 0, 0, 708, )
Completed 11/12
DRAM Request(Write) Issued for sw 1400 4608 on Line 711

Clock Cycle 2696:
 Current CPU Blocking 
(sw, 2872, 0, 11, 12, 699, )(sw, 3688, 0, 0, 0, 705, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 12/12
Finished Instruction sw 2872 0 on Line 699
addi$t3,$t4,1652
$t3 = 6260

Clock Cycle 2697:
 Current CPU Blocking 
(sw, 3688, 0, 0, 0, 705, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Started sw 3688 0 on Line 705
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 2698:
 Current CPU Blocking 
(sw, 3688, 0, 1, 22, 705, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 2/22
addi$t1,$t3,3524
$t1 = 9784

Clock Cycle 2699:
 Current CPU Blocking 
(sw, 3688, 0, 2, 22, 705, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 3/22
sub$t1,$t1,$t3
$t1 = 3524

Clock Cycle 2700:
 Current CPU Blocking 
(sw, 3688, 0, 3, 22, 705, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 4/22
addi$t3,$t4,3240
$t3 = 7848

Clock Cycle 2701:
 Current CPU Blocking 
(sw, 3688, 0, 4, 22, 705, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 5/22
add$t0,$t4,$t1
$t0 = 8132

Clock Cycle 2702:
 Current CPU Blocking 
(sw, 3688, 0, 5, 22, 705, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 6/22
sub$t4,$t0,$t1
$t4 = 4608

Clock Cycle 2703:
 Current CPU Blocking 
(sw, 3688, 0, 6, 22, 705, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 7/22
mul$t1,$t4,$t0
$t1 = 37472256

Clock Cycle 2704:
 Current CPU Blocking 
(sw, 3688, 0, 7, 22, 705, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 8/22
DRAM Request(Read) Issued for lw 3612 $t1 on Line 720

Clock Cycle 2705:
 Current CPU Blocking 
(sw, 3688, 0, 8, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 9/22

Clock Cycle 2706:
 Current CPU Blocking $t1
(sw, 3688, 0, 9, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 10/22

Clock Cycle 2707:
 Current CPU Blocking $t1
(sw, 3688, 0, 10, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 11/22

Clock Cycle 2708:
 Current CPU Blocking $t1
(sw, 3688, 0, 11, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 12/22

Clock Cycle 2709:
 Current CPU Blocking $t1
(sw, 3688, 0, 12, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 13/22

Clock Cycle 2710:
 Current CPU Blocking $t1
(sw, 3688, 0, 13, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 14/22

Clock Cycle 2711:
 Current CPU Blocking $t1
(sw, 3688, 0, 14, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 15/22

Clock Cycle 2712:
 Current CPU Blocking $t1
(sw, 3688, 0, 15, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 16/22

Clock Cycle 2713:
 Current CPU Blocking $t1
(sw, 3688, 0, 16, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 17/22

Clock Cycle 2714:
 Current CPU Blocking $t1
(sw, 3688, 0, 17, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 18/22

Clock Cycle 2715:
 Current CPU Blocking $t1
(sw, 3688, 0, 18, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 19/22

Clock Cycle 2716:
 Current CPU Blocking $t1
(sw, 3688, 0, 19, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 20/22

Clock Cycle 2717:
 Current CPU Blocking $t1
(sw, 3688, 0, 20, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 21/22

Clock Cycle 2718:
 Current CPU Blocking $t1
(sw, 3688, 0, 21, 22, 705, )(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 22/22
Finished Instruction sw 3688 0 on Line 705

Clock Cycle 2719:
 Current CPU Blocking $t1
(lw, 3612, $t1, 0, 0, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Started lw 3612 $t1 on Line 720
Completed 1/2

Clock Cycle 2720:
 Current CPU Blocking $t1
(lw, 3612, $t1, 1, 2, 720, )(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 2/2
$t1 = 3708
Finished Instruction lw 3612 $t1 on Line 720

Clock Cycle 2721:
 Current CPU Blocking $t1
(sw, 296, 3156, 0, 0, 708, )(sw, 1400, 4608, 0, 0, 711, )
Started sw 296 3156 on Line 708
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul$t1,$t1,$t4
$t1 = 17086464

Clock Cycle 2722:
 Current CPU Blocking 
(sw, 296, 3156, 1, 22, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 2/22
add$t2,$t1,$t4
$t2 = 17091072

Clock Cycle 2723:
 Current CPU Blocking 
(sw, 296, 3156, 2, 22, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 3/22
mul$t3,$t4,$t4
$t3 = 21233664

Clock Cycle 2724:
 Current CPU Blocking 
(sw, 296, 3156, 3, 22, 708, )(sw, 1400, 4608, 0, 0, 711, )
Completed 4/22
DRAM Request(Write) Issued for sw 1140 17091072 on Line 724

Clock Cycle 2725:
 Current CPU Blocking 
(sw, 296, 3156, 4, 22, 708, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 5/22
addi$t3,$t4,2868
$t3 = 7476

Clock Cycle 2726:
 Current CPU Blocking 
(sw, 296, 3156, 5, 22, 708, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 6/22
addi$t1,$t3,1932
$t1 = 9408

Clock Cycle 2727:
 Current CPU Blocking 
(sw, 296, 3156, 6, 22, 708, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 7/22
addi$t4,$t1,2400
$t4 = 11808

Clock Cycle 2728:
 Current CPU Blocking 
(sw, 296, 3156, 7, 22, 708, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 8/22
sub$t0,$t4,$t2
$t0 = -17079264

Clock Cycle 2729:
 Current CPU Blocking 
(sw, 296, 3156, 8, 22, 708, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 9/22
DRAM Request(Read) Issued for lw 2744 $t3 on Line 729

Clock Cycle 2730:
 Current CPU Blocking 
(sw, 296, 3156, 9, 22, 708, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 2744, $t3, 0, 0, 729, )
Completed 10/22
addi$t0,$t2,2040
$t0 = 17093112

Clock Cycle 2731:
 Current CPU Blocking 
(sw, 296, 3156, 10, 22, 708, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 2744, $t3, 0, 0, 729, )
Completed 11/22
add$t4,$t0,$t4
$t4 = 17104920

Clock Cycle 2732:
 Current CPU Blocking 
(sw, 296, 3156, 11, 22, 708, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 2744, $t3, 0, 0, 729, )
Completed 12/22
slt$t0,$t2,$t4
$t0 = 1

Clock Cycle 2733:
 Current CPU Blocking 
(sw, 296, 3156, 12, 22, 708, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 2744, $t3, 0, 0, 729, )
Completed 13/22

Clock Cycle 2734:
 Current CPU Blocking $t3
(sw, 296, 3156, 13, 22, 708, )(lw, 2744, $t3, 0, 0, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 14/22

Clock Cycle 2735:
 Current CPU Blocking $t3
(sw, 296, 3156, 14, 22, 708, )(lw, 2744, $t3, 0, 0, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 15/22

Clock Cycle 2736:
 Current CPU Blocking $t3
(sw, 296, 3156, 15, 22, 708, )(lw, 2744, $t3, 0, 0, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 16/22

Clock Cycle 2737:
 Current CPU Blocking $t3
(sw, 296, 3156, 16, 22, 708, )(lw, 2744, $t3, 0, 0, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 17/22

Clock Cycle 2738:
 Current CPU Blocking $t3
(sw, 296, 3156, 17, 22, 708, )(lw, 2744, $t3, 0, 0, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 18/22

Clock Cycle 2739:
 Current CPU Blocking $t3
(sw, 296, 3156, 18, 22, 708, )(lw, 2744, $t3, 0, 0, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 19/22

Clock Cycle 2740:
 Current CPU Blocking $t3
(sw, 296, 3156, 19, 22, 708, )(lw, 2744, $t3, 0, 0, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 20/22

Clock Cycle 2741:
 Current CPU Blocking $t3
(sw, 296, 3156, 20, 22, 708, )(lw, 2744, $t3, 0, 0, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 21/22

Clock Cycle 2742:
 Current CPU Blocking $t3
(sw, 296, 3156, 21, 22, 708, )(lw, 2744, $t3, 0, 0, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 22/22
Finished Instruction sw 296 3156 on Line 708

Clock Cycle 2743:
 Current CPU Blocking $t3
(lw, 2744, $t3, 0, 0, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Started lw 2744 $t3 on Line 729
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2744:
 Current CPU Blocking $t3
(lw, 2744, $t3, 1, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 2/22

Clock Cycle 2745:
 Current CPU Blocking $t3
(lw, 2744, $t3, 2, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 3/22

Clock Cycle 2746:
 Current CPU Blocking $t3
(lw, 2744, $t3, 3, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 4/22

Clock Cycle 2747:
 Current CPU Blocking $t3
(lw, 2744, $t3, 4, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 5/22

Clock Cycle 2748:
 Current CPU Blocking $t3
(lw, 2744, $t3, 5, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 6/22

Clock Cycle 2749:
 Current CPU Blocking $t3
(lw, 2744, $t3, 6, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 7/22

Clock Cycle 2750:
 Current CPU Blocking $t3
(lw, 2744, $t3, 7, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 8/22

Clock Cycle 2751:
 Current CPU Blocking $t3
(lw, 2744, $t3, 8, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 9/22

Clock Cycle 2752:
 Current CPU Blocking $t3
(lw, 2744, $t3, 9, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 10/22
Memory at 296 = 3156

Clock Cycle 2753:
 Current CPU Blocking $t3
(lw, 2744, $t3, 10, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 11/22

Clock Cycle 2754:
 Current CPU Blocking $t3
(lw, 2744, $t3, 11, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 12/22

Clock Cycle 2755:
 Current CPU Blocking $t3
(lw, 2744, $t3, 12, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 13/22

Clock Cycle 2756:
 Current CPU Blocking $t3
(lw, 2744, $t3, 13, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 14/22

Clock Cycle 2757:
 Current CPU Blocking $t3
(lw, 2744, $t3, 14, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 15/22

Clock Cycle 2758:
 Current CPU Blocking $t3
(lw, 2744, $t3, 15, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 16/22

Clock Cycle 2759:
 Current CPU Blocking $t3
(lw, 2744, $t3, 16, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 17/22

Clock Cycle 2760:
 Current CPU Blocking $t3
(lw, 2744, $t3, 17, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 18/22

Clock Cycle 2761:
 Current CPU Blocking $t3
(lw, 2744, $t3, 18, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 19/22

Clock Cycle 2762:
 Current CPU Blocking $t3
(lw, 2744, $t3, 19, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 20/22

Clock Cycle 2763:
 Current CPU Blocking $t3
(lw, 2744, $t3, 20, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 21/22

Clock Cycle 2764:
 Current CPU Blocking $t3
(lw, 2744, $t3, 21, 22, 729, )(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2744 $t3 on Line 729

Clock Cycle 2765:
 Current CPU Blocking $t3
(sw, 1400, 4608, 0, 0, 711, )(sw, 1140, 17091072, 0, 0, 724, )
Started sw 1400 4608 on Line 711
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3724 $t3 on Line 733

Clock Cycle 2766:
 Current CPU Blocking 
(sw, 1400, 4608, 1, 12, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 3724, $t3, 0, 0, 733, )
Completed 2/12
DRAM Request(Write) Issued for sw 612 1 on Line 734

Clock Cycle 2767:
 Current CPU Blocking 
(sw, 1400, 4608, 2, 12, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 3724, $t3, 0, 0, 733, )(sw, 612, 1, 0, 0, 734, )
Completed 3/12
DRAM Request(Read) Issued for lw 3864 $t1 on Line 735

Clock Cycle 2768:
 Current CPU Blocking 
(sw, 1400, 4608, 3, 12, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 3724, $t3, 0, 0, 733, )(sw, 612, 1, 0, 0, 734, )(lw, 3864, $t1, 0, 0, 735, )
Completed 4/12
addi$t0,$t0,3436
$t0 = 3437

Clock Cycle 2769:
 Current CPU Blocking 
(sw, 1400, 4608, 4, 12, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 3724, $t3, 0, 0, 733, )(sw, 612, 1, 0, 0, 734, )(lw, 3864, $t1, 0, 0, 735, )
Completed 5/12
sub$t4,$t2,$t4
$t4 = -13848

Clock Cycle 2770:
 Current CPU Blocking 
(sw, 1400, 4608, 5, 12, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 3724, $t3, 0, 0, 733, )(sw, 612, 1, 0, 0, 734, )(lw, 3864, $t1, 0, 0, 735, )
Completed 6/12

Clock Cycle 2771:
 Current CPU Blocking $t3
(sw, 1400, 4608, 6, 12, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 3724, $t3, 0, 0, 733, )(sw, 612, 1, 0, 0, 734, )(lw, 3864, $t1, 0, 0, 735, )
Completed 7/12

Clock Cycle 2772:
 Current CPU Blocking $t3
(sw, 1400, 4608, 7, 12, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 3724, $t3, 0, 0, 733, )(sw, 612, 1, 0, 0, 734, )(lw, 3864, $t1, 0, 0, 735, )
Completed 8/12

Clock Cycle 2773:
 Current CPU Blocking $t3
(sw, 1400, 4608, 8, 12, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 3724, $t3, 0, 0, 733, )(sw, 612, 1, 0, 0, 734, )(lw, 3864, $t1, 0, 0, 735, )
Completed 9/12

Clock Cycle 2774:
 Current CPU Blocking $t3
(sw, 1400, 4608, 9, 12, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 3724, $t3, 0, 0, 733, )(sw, 612, 1, 0, 0, 734, )(lw, 3864, $t1, 0, 0, 735, )
Completed 10/12

Clock Cycle 2775:
 Current CPU Blocking $t3
(sw, 1400, 4608, 10, 12, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 3724, $t3, 0, 0, 733, )(sw, 612, 1, 0, 0, 734, )(lw, 3864, $t1, 0, 0, 735, )
Completed 11/12

Clock Cycle 2776:
 Current CPU Blocking $t3
(sw, 1400, 4608, 11, 12, 711, )(sw, 1140, 17091072, 0, 0, 724, )(lw, 3724, $t3, 0, 0, 733, )(sw, 612, 1, 0, 0, 734, )(lw, 3864, $t1, 0, 0, 735, )
Completed 12/12
Finished Instruction sw 1400 4608 on Line 711

Clock Cycle 2777:
 Current CPU Blocking $t3
(sw, 1140, 17091072, 0, 0, 724, )(lw, 3724, $t3, 0, 0, 733, )(sw, 612, 1, 0, 0, 734, )(lw, 3864, $t1, 0, 0, 735, )
Started sw 1140 17091072 on Line 724
Completed 1/2

Clock Cycle 2778:
 Current CPU Blocking $t3
(sw, 1140, 17091072, 1, 2, 724, )(lw, 3724, $t3, 0, 0, 733, )(sw, 612, 1, 0, 0, 734, )(lw, 3864, $t1, 0, 0, 735, )
Completed 2/2
Finished Instruction sw 1140 17091072 on Line 724

Clock Cycle 2779:
 Current CPU Blocking $t3
(lw, 3724, $t3, 0, 0, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Started lw 3724 $t3 on Line 733
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2780:
 Current CPU Blocking $t3
(lw, 3724, $t3, 1, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 2/22

Clock Cycle 2781:
 Current CPU Blocking $t3
(lw, 3724, $t3, 2, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 3/22

Clock Cycle 2782:
 Current CPU Blocking $t3
(lw, 3724, $t3, 3, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 4/22

Clock Cycle 2783:
 Current CPU Blocking $t3
(lw, 3724, $t3, 4, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 5/22

Clock Cycle 2784:
 Current CPU Blocking $t3
(lw, 3724, $t3, 5, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 6/22

Clock Cycle 2785:
 Current CPU Blocking $t3
(lw, 3724, $t3, 6, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 7/22

Clock Cycle 2786:
 Current CPU Blocking $t3
(lw, 3724, $t3, 7, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 8/22

Clock Cycle 2787:
 Current CPU Blocking $t3
(lw, 3724, $t3, 8, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 9/22

Clock Cycle 2788:
 Current CPU Blocking $t3
(lw, 3724, $t3, 9, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 10/22
Memory at 1140 = 17091072
Memory at 1400 = 4608

Clock Cycle 2789:
 Current CPU Blocking $t3
(lw, 3724, $t3, 10, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 11/22

Clock Cycle 2790:
 Current CPU Blocking $t3
(lw, 3724, $t3, 11, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 12/22

Clock Cycle 2791:
 Current CPU Blocking $t3
(lw, 3724, $t3, 12, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 13/22

Clock Cycle 2792:
 Current CPU Blocking $t3
(lw, 3724, $t3, 13, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 14/22

Clock Cycle 2793:
 Current CPU Blocking $t3
(lw, 3724, $t3, 14, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 15/22

Clock Cycle 2794:
 Current CPU Blocking $t3
(lw, 3724, $t3, 15, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 16/22

Clock Cycle 2795:
 Current CPU Blocking $t3
(lw, 3724, $t3, 16, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 17/22

Clock Cycle 2796:
 Current CPU Blocking $t3
(lw, 3724, $t3, 17, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 18/22

Clock Cycle 2797:
 Current CPU Blocking $t3
(lw, 3724, $t3, 18, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 19/22

Clock Cycle 2798:
 Current CPU Blocking $t3
(lw, 3724, $t3, 19, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 20/22

Clock Cycle 2799:
 Current CPU Blocking $t3
(lw, 3724, $t3, 20, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 21/22

Clock Cycle 2800:
 Current CPU Blocking $t3
(lw, 3724, $t3, 21, 22, 733, )(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3724 $t3 on Line 733

Clock Cycle 2801:
 Current CPU Blocking $t3
(lw, 3864, $t1, 0, 0, 735, )(sw, 612, 1, 0, 0, 734, )
Started lw 3864 $t1 on Line 735
Completed 1/2
addi$t3,$t3,1336
$t3 = 1336

Clock Cycle 2802:
 Current CPU Blocking 
(lw, 3864, $t1, 1, 2, 735, )(sw, 612, 1, 0, 0, 734, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3864 $t1 on Line 735
addi$t2,$t0,2108
$t2 = 5545

Clock Cycle 2803:
 Current CPU Blocking 
(sw, 612, 1, 0, 0, 734, )
Started sw 612 1 on Line 734
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t1,$t4,$t2
$t1 = 1

Clock Cycle 2804:
 Current CPU Blocking 
(sw, 612, 1, 1, 12, 734, )
Completed 2/12
DRAM Request(Write) Issued for sw 976 1336 on Line 741

Clock Cycle 2805:
 Current CPU Blocking 
(sw, 612, 1, 2, 12, 734, )(sw, 976, 1336, 0, 0, 741, )
Completed 3/12
DRAM Request(Write) Issued for sw 3712 -13848 on Line 742

Clock Cycle 2806:
 Current CPU Blocking 
(sw, 612, 1, 3, 12, 734, )(sw, 976, 1336, 0, 0, 741, )(sw, 3712, -13848, 0, 0, 742, )
Completed 4/12
DRAM Request(Write) Issued for sw 2892 1336 on Line 743

Clock Cycle 2807:
 Current CPU Blocking 
(sw, 612, 1, 4, 12, 734, )(sw, 976, 1336, 0, 0, 741, )(sw, 3712, -13848, 0, 0, 742, )(sw, 2892, 1336, 0, 0, 743, )
Completed 5/12
slt$t2,$t4,$t2
$t2 = 1

Clock Cycle 2808:
 Current CPU Blocking 
(sw, 612, 1, 5, 12, 734, )(sw, 976, 1336, 0, 0, 741, )(sw, 3712, -13848, 0, 0, 742, )(sw, 2892, 1336, 0, 0, 743, )
Completed 6/12
slt$t2,$t3,$t2
$t2 = 0

Clock Cycle 2809:
 Current CPU Blocking 
(sw, 612, 1, 6, 12, 734, )(sw, 976, 1336, 0, 0, 741, )(sw, 3712, -13848, 0, 0, 742, )(sw, 2892, 1336, 0, 0, 743, )
Completed 7/12
sub$t2,$t0,$t1
$t2 = 3436

Clock Cycle 2810:
 Current CPU Blocking 
(sw, 612, 1, 7, 12, 734, )(sw, 976, 1336, 0, 0, 741, )(sw, 3712, -13848, 0, 0, 742, )(sw, 2892, 1336, 0, 0, 743, )
Completed 8/12
sub$t0,$t0,$t3
$t0 = 2101

Clock Cycle 2811:
 Current CPU Blocking 
(sw, 612, 1, 8, 12, 734, )(sw, 976, 1336, 0, 0, 741, )(sw, 3712, -13848, 0, 0, 742, )(sw, 2892, 1336, 0, 0, 743, )
Completed 9/12
add$t1,$t0,$t4
$t1 = -11747

Clock Cycle 2812:
 Current CPU Blocking 
(sw, 612, 1, 9, 12, 734, )(sw, 976, 1336, 0, 0, 741, )(sw, 3712, -13848, 0, 0, 742, )(sw, 2892, 1336, 0, 0, 743, )
Completed 10/12
sub$t2,$t4,$t3
$t2 = -15184

Clock Cycle 2813:
 Current CPU Blocking 
(sw, 612, 1, 10, 12, 734, )(sw, 976, 1336, 0, 0, 741, )(sw, 3712, -13848, 0, 0, 742, )(sw, 2892, 1336, 0, 0, 743, )
Completed 11/12
DRAM Request(Write) Issued for sw 2440 2101 on Line 750

Clock Cycle 2814:
 Current CPU Blocking 
(sw, 612, 1, 11, 12, 734, )(sw, 976, 1336, 0, 0, 741, )(sw, 3712, -13848, 0, 0, 742, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )
Completed 12/12
Finished Instruction sw 612 1 on Line 734
DRAM Request(Write) Issued for sw 1560 -15184 on Line 751

Clock Cycle 2815:
 Current CPU Blocking 
(sw, 976, 1336, 0, 0, 741, )(sw, 3712, -13848, 0, 0, 742, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Started sw 976 1336 on Line 741
Completed 1/2
sub$t2,$t3,$t4
$t2 = 15184

Clock Cycle 2816:
 Current CPU Blocking 
(sw, 976, 1336, 1, 2, 741, )(sw, 3712, -13848, 0, 0, 742, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 2/2
Finished Instruction sw 976 1336 on Line 741
mul$t3,$t0,$t0
$t3 = 4414201

Clock Cycle 2817:
 Current CPU Blocking 
(sw, 3712, -13848, 0, 0, 742, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Started sw 3712 -13848 on Line 742
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sub$t0,$t2,$t4
$t0 = 29032

Clock Cycle 2818:
 Current CPU Blocking 
(sw, 3712, -13848, 1, 22, 742, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 2/22
DRAM Request(Read) Issued for lw 3288 $t0 on Line 755

Clock Cycle 2819:
 Current CPU Blocking 
(sw, 3712, -13848, 2, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 3/22

Clock Cycle 2820:
 Current CPU Blocking $t0
(sw, 3712, -13848, 3, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 4/22

Clock Cycle 2821:
 Current CPU Blocking $t0
(sw, 3712, -13848, 4, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 5/22

Clock Cycle 2822:
 Current CPU Blocking $t0
(sw, 3712, -13848, 5, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 6/22

Clock Cycle 2823:
 Current CPU Blocking $t0
(sw, 3712, -13848, 6, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 7/22

Clock Cycle 2824:
 Current CPU Blocking $t0
(sw, 3712, -13848, 7, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 8/22

Clock Cycle 2825:
 Current CPU Blocking $t0
(sw, 3712, -13848, 8, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 9/22

Clock Cycle 2826:
 Current CPU Blocking $t0
(sw, 3712, -13848, 9, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 10/22
Memory at 612 = 1
Memory at 976 = 1336

Clock Cycle 2827:
 Current CPU Blocking $t0
(sw, 3712, -13848, 10, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 11/22

Clock Cycle 2828:
 Current CPU Blocking $t0
(sw, 3712, -13848, 11, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 12/22

Clock Cycle 2829:
 Current CPU Blocking $t0
(sw, 3712, -13848, 12, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 13/22

Clock Cycle 2830:
 Current CPU Blocking $t0
(sw, 3712, -13848, 13, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 14/22

Clock Cycle 2831:
 Current CPU Blocking $t0
(sw, 3712, -13848, 14, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 15/22

Clock Cycle 2832:
 Current CPU Blocking $t0
(sw, 3712, -13848, 15, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 16/22

Clock Cycle 2833:
 Current CPU Blocking $t0
(sw, 3712, -13848, 16, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 17/22

Clock Cycle 2834:
 Current CPU Blocking $t0
(sw, 3712, -13848, 17, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 18/22

Clock Cycle 2835:
 Current CPU Blocking $t0
(sw, 3712, -13848, 18, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 19/22

Clock Cycle 2836:
 Current CPU Blocking $t0
(sw, 3712, -13848, 19, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 20/22

Clock Cycle 2837:
 Current CPU Blocking $t0
(sw, 3712, -13848, 20, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 21/22

Clock Cycle 2838:
 Current CPU Blocking $t0
(sw, 3712, -13848, 21, 22, 742, )(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 22/22
Finished Instruction sw 3712 -13848 on Line 742

Clock Cycle 2839:
 Current CPU Blocking $t0
(lw, 3288, $t0, 0, 0, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Started lw 3288 $t0 on Line 755
Completed 1/2

Clock Cycle 2840:
 Current CPU Blocking $t0
(lw, 3288, $t0, 1, 2, 755, )(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3288 $t0 on Line 755

Clock Cycle 2841:
 Current CPU Blocking $t0
(sw, 2892, 1336, 0, 0, 743, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Started sw 2892 1336 on Line 743
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2048 $t0 on Line 756

Clock Cycle 2842:
 Current CPU Blocking 
(sw, 2892, 1336, 1, 22, 743, )(sw, 2440, 2101, 0, 0, 750, )(lw, 2048, $t0, 0, 0, 756, )(sw, 1560, -15184, 0, 0, 751, )
Completed 2/22

Clock Cycle 2843:
 Current CPU Blocking $t0
(sw, 2892, 1336, 2, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 3/22

Clock Cycle 2844:
 Current CPU Blocking $t0
(sw, 2892, 1336, 3, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 4/22

Clock Cycle 2845:
 Current CPU Blocking $t0
(sw, 2892, 1336, 4, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 5/22

Clock Cycle 2846:
 Current CPU Blocking $t0
(sw, 2892, 1336, 5, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 6/22

Clock Cycle 2847:
 Current CPU Blocking $t0
(sw, 2892, 1336, 6, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 7/22

Clock Cycle 2848:
 Current CPU Blocking $t0
(sw, 2892, 1336, 7, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 8/22

Clock Cycle 2849:
 Current CPU Blocking $t0
(sw, 2892, 1336, 8, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 9/22

Clock Cycle 2850:
 Current CPU Blocking $t0
(sw, 2892, 1336, 9, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 10/22
Memory at 3712 = -13848

Clock Cycle 2851:
 Current CPU Blocking $t0
(sw, 2892, 1336, 10, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 11/22

Clock Cycle 2852:
 Current CPU Blocking $t0
(sw, 2892, 1336, 11, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 12/22

Clock Cycle 2853:
 Current CPU Blocking $t0
(sw, 2892, 1336, 12, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 13/22

Clock Cycle 2854:
 Current CPU Blocking $t0
(sw, 2892, 1336, 13, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 14/22

Clock Cycle 2855:
 Current CPU Blocking $t0
(sw, 2892, 1336, 14, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 15/22

Clock Cycle 2856:
 Current CPU Blocking $t0
(sw, 2892, 1336, 15, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 16/22

Clock Cycle 2857:
 Current CPU Blocking $t0
(sw, 2892, 1336, 16, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 17/22

Clock Cycle 2858:
 Current CPU Blocking $t0
(sw, 2892, 1336, 17, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 18/22

Clock Cycle 2859:
 Current CPU Blocking $t0
(sw, 2892, 1336, 18, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 19/22

Clock Cycle 2860:
 Current CPU Blocking $t0
(sw, 2892, 1336, 19, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 20/22

Clock Cycle 2861:
 Current CPU Blocking $t0
(sw, 2892, 1336, 20, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 21/22

Clock Cycle 2862:
 Current CPU Blocking $t0
(sw, 2892, 1336, 21, 22, 743, )(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 22/22
Finished Instruction sw 2892 1336 on Line 743

Clock Cycle 2863:
 Current CPU Blocking $t0
(lw, 2048, $t0, 0, 0, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Started lw 2048 $t0 on Line 756
Completed 1/2

Clock Cycle 2864:
 Current CPU Blocking $t0
(lw, 2048, $t0, 1, 2, 756, )(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2048 $t0 on Line 756

Clock Cycle 2865:
 Current CPU Blocking $t0
(sw, 2440, 2101, 0, 0, 750, )(sw, 1560, -15184, 0, 0, 751, )
Started sw 2440 2101 on Line 750
Completed 1/2
mul$t1,$t0,$t1
$t1 = 0

Clock Cycle 2866:
 Current CPU Blocking 
(sw, 2440, 2101, 1, 2, 750, )(sw, 1560, -15184, 0, 0, 751, )
Completed 2/2
Finished Instruction sw 2440 2101 on Line 750
add$t4,$t4,$t4
$t4 = -27696

Clock Cycle 2867:
 Current CPU Blocking 
(sw, 1560, -15184, 0, 0, 751, )
Started sw 1560 -15184 on Line 751
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t3,1956
$t2 = 4416157

Clock Cycle 2868:
 Current CPU Blocking 
(sw, 1560, -15184, 1, 22, 751, )
Completed 2/22
DRAM Request(Read) Issued for lw 2544 $t0 on Line 760

Clock Cycle 2869:
 Current CPU Blocking 
(sw, 1560, -15184, 2, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 3/22

Clock Cycle 2870:
 Current CPU Blocking $t0
(sw, 1560, -15184, 3, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 4/22

Clock Cycle 2871:
 Current CPU Blocking $t0
(sw, 1560, -15184, 4, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 5/22

Clock Cycle 2872:
 Current CPU Blocking $t0
(sw, 1560, -15184, 5, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 6/22

Clock Cycle 2873:
 Current CPU Blocking $t0
(sw, 1560, -15184, 6, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 7/22

Clock Cycle 2874:
 Current CPU Blocking $t0
(sw, 1560, -15184, 7, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 8/22

Clock Cycle 2875:
 Current CPU Blocking $t0
(sw, 1560, -15184, 8, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 9/22

Clock Cycle 2876:
 Current CPU Blocking $t0
(sw, 1560, -15184, 9, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 10/22
Memory at 2440 = 2101
Memory at 2892 = 1336

Clock Cycle 2877:
 Current CPU Blocking $t0
(sw, 1560, -15184, 10, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 11/22

Clock Cycle 2878:
 Current CPU Blocking $t0
(sw, 1560, -15184, 11, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 12/22

Clock Cycle 2879:
 Current CPU Blocking $t0
(sw, 1560, -15184, 12, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 13/22

Clock Cycle 2880:
 Current CPU Blocking $t0
(sw, 1560, -15184, 13, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 14/22

Clock Cycle 2881:
 Current CPU Blocking $t0
(sw, 1560, -15184, 14, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 15/22

Clock Cycle 2882:
 Current CPU Blocking $t0
(sw, 1560, -15184, 15, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 16/22

Clock Cycle 2883:
 Current CPU Blocking $t0
(sw, 1560, -15184, 16, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 17/22

Clock Cycle 2884:
 Current CPU Blocking $t0
(sw, 1560, -15184, 17, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 18/22

Clock Cycle 2885:
 Current CPU Blocking $t0
(sw, 1560, -15184, 18, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 19/22

Clock Cycle 2886:
 Current CPU Blocking $t0
(sw, 1560, -15184, 19, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 20/22

Clock Cycle 2887:
 Current CPU Blocking $t0
(sw, 1560, -15184, 20, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 21/22

Clock Cycle 2888:
 Current CPU Blocking $t0
(sw, 1560, -15184, 21, 22, 751, )(lw, 2544, $t0, 0, 0, 760, )
Completed 22/22
Finished Instruction sw 1560 -15184 on Line 751

Clock Cycle 2889:
 Current CPU Blocking $t0
(lw, 2544, $t0, 0, 0, 760, )
Started lw 2544 $t0 on Line 760
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2890:
 Current CPU Blocking $t0
(lw, 2544, $t0, 1, 22, 760, )
Completed 2/22

Clock Cycle 2891:
 Current CPU Blocking $t0
(lw, 2544, $t0, 2, 22, 760, )
Completed 3/22

Clock Cycle 2892:
 Current CPU Blocking $t0
(lw, 2544, $t0, 3, 22, 760, )
Completed 4/22

Clock Cycle 2893:
 Current CPU Blocking $t0
(lw, 2544, $t0, 4, 22, 760, )
Completed 5/22

Clock Cycle 2894:
 Current CPU Blocking $t0
(lw, 2544, $t0, 5, 22, 760, )
Completed 6/22

Clock Cycle 2895:
 Current CPU Blocking $t0
(lw, 2544, $t0, 6, 22, 760, )
Completed 7/22

Clock Cycle 2896:
 Current CPU Blocking $t0
(lw, 2544, $t0, 7, 22, 760, )
Completed 8/22

Clock Cycle 2897:
 Current CPU Blocking $t0
(lw, 2544, $t0, 8, 22, 760, )
Completed 9/22

Clock Cycle 2898:
 Current CPU Blocking $t0
(lw, 2544, $t0, 9, 22, 760, )
Completed 10/22
Memory at 1560 = -15184

Clock Cycle 2899:
 Current CPU Blocking $t0
(lw, 2544, $t0, 10, 22, 760, )
Completed 11/22

Clock Cycle 2900:
 Current CPU Blocking $t0
(lw, 2544, $t0, 11, 22, 760, )
Completed 12/22

Clock Cycle 2901:
 Current CPU Blocking $t0
(lw, 2544, $t0, 12, 22, 760, )
Completed 13/22

Clock Cycle 2902:
 Current CPU Blocking $t0
(lw, 2544, $t0, 13, 22, 760, )
Completed 14/22

Clock Cycle 2903:
 Current CPU Blocking $t0
(lw, 2544, $t0, 14, 22, 760, )
Completed 15/22

Clock Cycle 2904:
 Current CPU Blocking $t0
(lw, 2544, $t0, 15, 22, 760, )
Completed 16/22

Clock Cycle 2905:
 Current CPU Blocking $t0
(lw, 2544, $t0, 16, 22, 760, )
Completed 17/22

Clock Cycle 2906:
 Current CPU Blocking $t0
(lw, 2544, $t0, 17, 22, 760, )
Completed 18/22

Clock Cycle 2907:
 Current CPU Blocking $t0
(lw, 2544, $t0, 18, 22, 760, )
Completed 19/22

Clock Cycle 2908:
 Current CPU Blocking $t0
(lw, 2544, $t0, 19, 22, 760, )
Completed 20/22

Clock Cycle 2909:
 Current CPU Blocking $t0
(lw, 2544, $t0, 20, 22, 760, )
Completed 21/22

Clock Cycle 2910:
 Current CPU Blocking $t0
(lw, 2544, $t0, 21, 22, 760, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2544 $t0 on Line 760

Clock Cycle 2911:
 Current CPU Blocking $t0

sub$t1,$t0,$t2
$t1 = -4416157

Clock Cycle 2912:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1876 $t2 on Line 762

Clock Cycle 2913:
 Current CPU Blocking 
(lw, 1876, $t2, 0, 0, 762, )
Started lw 1876 $t2 on Line 762
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 2914:
 Current CPU Blocking $t2
(lw, 1876, $t2, 1, 12, 762, )
Completed 2/12

Clock Cycle 2915:
 Current CPU Blocking $t2
(lw, 1876, $t2, 2, 12, 762, )
Completed 3/12

Clock Cycle 2916:
 Current CPU Blocking $t2
(lw, 1876, $t2, 3, 12, 762, )
Completed 4/12

Clock Cycle 2917:
 Current CPU Blocking $t2
(lw, 1876, $t2, 4, 12, 762, )
Completed 5/12

Clock Cycle 2918:
 Current CPU Blocking $t2
(lw, 1876, $t2, 5, 12, 762, )
Completed 6/12

Clock Cycle 2919:
 Current CPU Blocking $t2
(lw, 1876, $t2, 6, 12, 762, )
Completed 7/12

Clock Cycle 2920:
 Current CPU Blocking $t2
(lw, 1876, $t2, 7, 12, 762, )
Completed 8/12

Clock Cycle 2921:
 Current CPU Blocking $t2
(lw, 1876, $t2, 8, 12, 762, )
Completed 9/12

Clock Cycle 2922:
 Current CPU Blocking $t2
(lw, 1876, $t2, 9, 12, 762, )
Completed 10/12

Clock Cycle 2923:
 Current CPU Blocking $t2
(lw, 1876, $t2, 10, 12, 762, )
Completed 11/12

Clock Cycle 2924:
 Current CPU Blocking $t2
(lw, 1876, $t2, 11, 12, 762, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1876 $t2 on Line 762

Clock Cycle 2925:
 Current CPU Blocking $t2

add$t2,$t1,$t2
$t2 = -4416157

Clock Cycle 2926:
 Current CPU Blocking 

add$t0,$t2,$t0
$t0 = -4416157

Clock Cycle 2927:
 Current CPU Blocking 

addi$t3,$t4,1996
$t3 = -25700

Clock Cycle 2928:
 Current CPU Blocking 

slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 2929:
 Current CPU Blocking 

add$t4,$t3,$t0
$t4 = -25700

Clock Cycle 2930:
 Current CPU Blocking 

sub$t2,$t0,$t0
$t2 = 0

Clock Cycle 2931:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1092 $t3 on Line 769

Clock Cycle 2932:
 Current CPU Blocking 
(lw, 1092, $t3, 0, 0, 769, )
Started lw 1092 $t3 on Line 769
Completed 1/2
DRAM Request(Write) Issued for sw 1576 0 on Line 770

Clock Cycle 2933:
 Current CPU Blocking 
(lw, 1092, $t3, 1, 2, 769, )(sw, 1576, 0, 0, 0, 770, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1092 $t3 on Line 769
add$t1,$t1,$t1
$t1 = -8832314

Clock Cycle 2934:
 Current CPU Blocking 
(sw, 1576, 0, 0, 0, 770, )
Started sw 1576 0 on Line 770
Completed 1/2
sub$t2,$t0,$t3
$t2 = 0

Clock Cycle 2935:
 Current CPU Blocking 
(sw, 1576, 0, 1, 2, 770, )
Completed 2/2
Finished Instruction sw 1576 0 on Line 770
DRAM Request(Read) Issued for lw 1184 $t1 on Line 773

Clock Cycle 2936:
 Current CPU Blocking 
(lw, 1184, $t1, 0, 0, 773, )
Started lw 1184 $t1 on Line 773
Completed 1/2

Clock Cycle 2937:
 Current CPU Blocking $t1
(lw, 1184, $t1, 1, 2, 773, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1184 $t1 on Line 773

Clock Cycle 2938:
 Current CPU Blocking $t1

slt$t4,$t2,$t1
$t4 = 0

Clock Cycle 2939:
 Current CPU Blocking 

sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 2940:
 Current CPU Blocking 

slt$t2,$t3,$t1
$t2 = 0

Clock Cycle 2941:
 Current CPU Blocking 

slt$t4,$t2,$t0
$t4 = 0

Clock Cycle 2942:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 784 0 on Line 778

Clock Cycle 2943:
 Current CPU Blocking 
(sw, 784, 0, 0, 0, 778, )
Started sw 784 0 on Line 778
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1892 $t4 on Line 779

Clock Cycle 2944:
 Current CPU Blocking 
(sw, 784, 0, 1, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 2/22
slt$t0,$t2,$t2
$t0 = 0

Clock Cycle 2945:
 Current CPU Blocking 
(sw, 784, 0, 2, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 3/22

Clock Cycle 2946:
 Current CPU Blocking $t4
(sw, 784, 0, 3, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 4/22

Clock Cycle 2947:
 Current CPU Blocking $t4
(sw, 784, 0, 4, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 5/22

Clock Cycle 2948:
 Current CPU Blocking $t4
(sw, 784, 0, 5, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 6/22

Clock Cycle 2949:
 Current CPU Blocking $t4
(sw, 784, 0, 6, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 7/22

Clock Cycle 2950:
 Current CPU Blocking $t4
(sw, 784, 0, 7, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 8/22

Clock Cycle 2951:
 Current CPU Blocking $t4
(sw, 784, 0, 8, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 9/22

Clock Cycle 2952:
 Current CPU Blocking $t4
(sw, 784, 0, 9, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 10/22

Clock Cycle 2953:
 Current CPU Blocking $t4
(sw, 784, 0, 10, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 11/22

Clock Cycle 2954:
 Current CPU Blocking $t4
(sw, 784, 0, 11, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 12/22

Clock Cycle 2955:
 Current CPU Blocking $t4
(sw, 784, 0, 12, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 13/22

Clock Cycle 2956:
 Current CPU Blocking $t4
(sw, 784, 0, 13, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 14/22

Clock Cycle 2957:
 Current CPU Blocking $t4
(sw, 784, 0, 14, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 15/22

Clock Cycle 2958:
 Current CPU Blocking $t4
(sw, 784, 0, 15, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 16/22

Clock Cycle 2959:
 Current CPU Blocking $t4
(sw, 784, 0, 16, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 17/22

Clock Cycle 2960:
 Current CPU Blocking $t4
(sw, 784, 0, 17, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 18/22

Clock Cycle 2961:
 Current CPU Blocking $t4
(sw, 784, 0, 18, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 19/22

Clock Cycle 2962:
 Current CPU Blocking $t4
(sw, 784, 0, 19, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 20/22

Clock Cycle 2963:
 Current CPU Blocking $t4
(sw, 784, 0, 20, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 21/22

Clock Cycle 2964:
 Current CPU Blocking $t4
(sw, 784, 0, 21, 22, 778, )(lw, 1892, $t4, 0, 0, 779, )
Completed 22/22
Finished Instruction sw 784 0 on Line 778

Clock Cycle 2965:
 Current CPU Blocking $t4
(lw, 1892, $t4, 0, 0, 779, )
Started lw 1892 $t4 on Line 779
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2966:
 Current CPU Blocking $t4
(lw, 1892, $t4, 1, 22, 779, )
Completed 2/22

Clock Cycle 2967:
 Current CPU Blocking $t4
(lw, 1892, $t4, 2, 22, 779, )
Completed 3/22

Clock Cycle 2968:
 Current CPU Blocking $t4
(lw, 1892, $t4, 3, 22, 779, )
Completed 4/22

Clock Cycle 2969:
 Current CPU Blocking $t4
(lw, 1892, $t4, 4, 22, 779, )
Completed 5/22

Clock Cycle 2970:
 Current CPU Blocking $t4
(lw, 1892, $t4, 5, 22, 779, )
Completed 6/22

Clock Cycle 2971:
 Current CPU Blocking $t4
(lw, 1892, $t4, 6, 22, 779, )
Completed 7/22

Clock Cycle 2972:
 Current CPU Blocking $t4
(lw, 1892, $t4, 7, 22, 779, )
Completed 8/22

Clock Cycle 2973:
 Current CPU Blocking $t4
(lw, 1892, $t4, 8, 22, 779, )
Completed 9/22

Clock Cycle 2974:
 Current CPU Blocking $t4
(lw, 1892, $t4, 9, 22, 779, )
Completed 10/22

Clock Cycle 2975:
 Current CPU Blocking $t4
(lw, 1892, $t4, 10, 22, 779, )
Completed 11/22

Clock Cycle 2976:
 Current CPU Blocking $t4
(lw, 1892, $t4, 11, 22, 779, )
Completed 12/22

Clock Cycle 2977:
 Current CPU Blocking $t4
(lw, 1892, $t4, 12, 22, 779, )
Completed 13/22

Clock Cycle 2978:
 Current CPU Blocking $t4
(lw, 1892, $t4, 13, 22, 779, )
Completed 14/22

Clock Cycle 2979:
 Current CPU Blocking $t4
(lw, 1892, $t4, 14, 22, 779, )
Completed 15/22

Clock Cycle 2980:
 Current CPU Blocking $t4
(lw, 1892, $t4, 15, 22, 779, )
Completed 16/22

Clock Cycle 2981:
 Current CPU Blocking $t4
(lw, 1892, $t4, 16, 22, 779, )
Completed 17/22

Clock Cycle 2982:
 Current CPU Blocking $t4
(lw, 1892, $t4, 17, 22, 779, )
Completed 18/22

Clock Cycle 2983:
 Current CPU Blocking $t4
(lw, 1892, $t4, 18, 22, 779, )
Completed 19/22

Clock Cycle 2984:
 Current CPU Blocking $t4
(lw, 1892, $t4, 19, 22, 779, )
Completed 20/22

Clock Cycle 2985:
 Current CPU Blocking $t4
(lw, 1892, $t4, 20, 22, 779, )
Completed 21/22

Clock Cycle 2986:
 Current CPU Blocking $t4
(lw, 1892, $t4, 21, 22, 779, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1892 $t4 on Line 779

Clock Cycle 2987:
 Current CPU Blocking $t4

mul$t1,$t4,$t1
$t1 = 0

Clock Cycle 2988:
 Current CPU Blocking 

slt$t1,$t3,$t1
$t1 = 0

Clock Cycle 2989:
 Current CPU Blocking 

sub$t3,$t1,$t4
$t3 = 0

Clock Cycle 2990:
 Current CPU Blocking 

addi$t1,$t1,2640
$t1 = 2640

Clock Cycle 2991:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1908 0 on Line 785

Clock Cycle 2992:
 Current CPU Blocking 
(sw, 1908, 0, 0, 0, 785, )
Started sw 1908 0 on Line 785
Completed 1/2
addi$t0,$t1,2812
$t0 = 5452

Clock Cycle 2993:
 Current CPU Blocking 
(sw, 1908, 0, 1, 2, 785, )
Completed 2/2
Finished Instruction sw 1908 0 on Line 785
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 2994:
 Current CPU Blocking 

slt$t0,$t0,$t2
$t0 = 0

Clock Cycle 2995:
 Current CPU Blocking 

add$t3,$t1,$t1
$t3 = 5280

Clock Cycle 2996:
 Current CPU Blocking 

slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 2997:
 Current CPU Blocking 

sub$t2,$t2,$t4
$t2 = 0

Clock Cycle 2998:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2072 2640 on Line 792

Clock Cycle 2999:
 Current CPU Blocking 
(sw, 2072, 2640, 0, 0, 792, )
Started sw 2072 2640 on Line 792
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
mul$t1,$t3,$t3
$t1 = 27878400

Clock Cycle 3000:
 Current CPU Blocking 
(sw, 2072, 2640, 1, 22, 792, )
Completed 2/22
mul$t4,$t0,$t0
$t4 = 0

Clock Cycle 3001:
 Current CPU Blocking 
(sw, 2072, 2640, 2, 22, 792, )
Completed 3/22
DRAM Request(Read) Issued for lw 2968 $t0 on Line 795

Clock Cycle 3002:
 Current CPU Blocking 
(sw, 2072, 2640, 3, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )
Completed 4/22
add$t4,$t3,$t2
$t4 = 5280

Clock Cycle 3003:
 Current CPU Blocking 
(sw, 2072, 2640, 4, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )
Completed 5/22
DRAM Request(Read) Issued for lw 1040 $t1 on Line 797

Clock Cycle 3004:
 Current CPU Blocking 
(sw, 2072, 2640, 5, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 6/22

Clock Cycle 3005:
 Current CPU Blocking $t0
(sw, 2072, 2640, 6, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 7/22

Clock Cycle 3006:
 Current CPU Blocking $t0
(sw, 2072, 2640, 7, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 8/22

Clock Cycle 3007:
 Current CPU Blocking $t0
(sw, 2072, 2640, 8, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 9/22

Clock Cycle 3008:
 Current CPU Blocking $t0
(sw, 2072, 2640, 9, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 10/22

Clock Cycle 3009:
 Current CPU Blocking $t0
(sw, 2072, 2640, 10, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 11/22

Clock Cycle 3010:
 Current CPU Blocking $t0
(sw, 2072, 2640, 11, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 12/22

Clock Cycle 3011:
 Current CPU Blocking $t0
(sw, 2072, 2640, 12, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 13/22

Clock Cycle 3012:
 Current CPU Blocking $t0
(sw, 2072, 2640, 13, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 14/22

Clock Cycle 3013:
 Current CPU Blocking $t0
(sw, 2072, 2640, 14, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 15/22

Clock Cycle 3014:
 Current CPU Blocking $t0
(sw, 2072, 2640, 15, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 16/22

Clock Cycle 3015:
 Current CPU Blocking $t0
(sw, 2072, 2640, 16, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 17/22

Clock Cycle 3016:
 Current CPU Blocking $t0
(sw, 2072, 2640, 17, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 18/22

Clock Cycle 3017:
 Current CPU Blocking $t0
(sw, 2072, 2640, 18, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 19/22

Clock Cycle 3018:
 Current CPU Blocking $t0
(sw, 2072, 2640, 19, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 20/22

Clock Cycle 3019:
 Current CPU Blocking $t0
(sw, 2072, 2640, 20, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 21/22

Clock Cycle 3020:
 Current CPU Blocking $t0
(sw, 2072, 2640, 21, 22, 792, )(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 22/22
Finished Instruction sw 2072 2640 on Line 792

Clock Cycle 3021:
 Current CPU Blocking $t0
(lw, 2968, $t0, 0, 0, 795, )(lw, 1040, $t1, 0, 0, 797, )
Started lw 2968 $t0 on Line 795
Completed 1/2

Clock Cycle 3022:
 Current CPU Blocking $t0
(lw, 2968, $t0, 1, 2, 795, )(lw, 1040, $t1, 0, 0, 797, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2968 $t0 on Line 795

Clock Cycle 3023:
 Current CPU Blocking $t0
(lw, 1040, $t1, 0, 0, 797, )
Started lw 1040 $t1 on Line 797
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1312 0 on Line 798

Clock Cycle 3024:
 Current CPU Blocking 
(lw, 1040, $t1, 1, 22, 797, )(sw, 1312, 0, 0, 0, 798, )
Completed 2/22
add$t2,$t3,$t2
$t2 = 5280

Clock Cycle 3025:
 Current CPU Blocking 
(lw, 1040, $t1, 2, 22, 797, )(sw, 1312, 0, 0, 0, 798, )
Completed 3/22
DRAM Request(Read) Issued for lw 3732 $t3 on Line 800

Clock Cycle 3026:
 Current CPU Blocking 
(lw, 1040, $t1, 3, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 4/22

Clock Cycle 3027:
 Current CPU Blocking $t3
(lw, 1040, $t1, 4, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 5/22

Clock Cycle 3028:
 Current CPU Blocking $t3
(lw, 1040, $t1, 5, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 6/22

Clock Cycle 3029:
 Current CPU Blocking $t3
(lw, 1040, $t1, 6, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 7/22

Clock Cycle 3030:
 Current CPU Blocking $t3
(lw, 1040, $t1, 7, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 8/22

Clock Cycle 3031:
 Current CPU Blocking $t3
(lw, 1040, $t1, 8, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 9/22

Clock Cycle 3032:
 Current CPU Blocking $t3
(lw, 1040, $t1, 9, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 10/22
Memory at 2072 = 2640

Clock Cycle 3033:
 Current CPU Blocking $t3
(lw, 1040, $t1, 10, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 11/22

Clock Cycle 3034:
 Current CPU Blocking $t3
(lw, 1040, $t1, 11, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 12/22

Clock Cycle 3035:
 Current CPU Blocking $t3
(lw, 1040, $t1, 12, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 13/22

Clock Cycle 3036:
 Current CPU Blocking $t3
(lw, 1040, $t1, 13, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 14/22

Clock Cycle 3037:
 Current CPU Blocking $t3
(lw, 1040, $t1, 14, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 15/22

Clock Cycle 3038:
 Current CPU Blocking $t3
(lw, 1040, $t1, 15, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 16/22

Clock Cycle 3039:
 Current CPU Blocking $t3
(lw, 1040, $t1, 16, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 17/22

Clock Cycle 3040:
 Current CPU Blocking $t3
(lw, 1040, $t1, 17, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 18/22

Clock Cycle 3041:
 Current CPU Blocking $t3
(lw, 1040, $t1, 18, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 19/22

Clock Cycle 3042:
 Current CPU Blocking $t3
(lw, 1040, $t1, 19, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 20/22

Clock Cycle 3043:
 Current CPU Blocking $t3
(lw, 1040, $t1, 20, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 21/22

Clock Cycle 3044:
 Current CPU Blocking $t3
(lw, 1040, $t1, 21, 22, 797, )(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 22/22
$t1 = 0
Finished Instruction lw 1040 $t1 on Line 797

Clock Cycle 3045:
 Current CPU Blocking $t3
(sw, 1312, 0, 0, 0, 798, )(lw, 3732, $t3, 0, 0, 800, )
Started sw 1312 0 on Line 798
Completed 1/2

Clock Cycle 3046:
 Current CPU Blocking $t3
(sw, 1312, 0, 1, 2, 798, )(lw, 3732, $t3, 0, 0, 800, )
Completed 2/2
Finished Instruction sw 1312 0 on Line 798

Clock Cycle 3047:
 Current CPU Blocking $t3
(lw, 3732, $t3, 0, 0, 800, )
Started lw 3732 $t3 on Line 800
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3048:
 Current CPU Blocking $t3
(lw, 3732, $t3, 1, 22, 800, )
Completed 2/22

Clock Cycle 3049:
 Current CPU Blocking $t3
(lw, 3732, $t3, 2, 22, 800, )
Completed 3/22

Clock Cycle 3050:
 Current CPU Blocking $t3
(lw, 3732, $t3, 3, 22, 800, )
Completed 4/22

Clock Cycle 3051:
 Current CPU Blocking $t3
(lw, 3732, $t3, 4, 22, 800, )
Completed 5/22

Clock Cycle 3052:
 Current CPU Blocking $t3
(lw, 3732, $t3, 5, 22, 800, )
Completed 6/22

Clock Cycle 3053:
 Current CPU Blocking $t3
(lw, 3732, $t3, 6, 22, 800, )
Completed 7/22

Clock Cycle 3054:
 Current CPU Blocking $t3
(lw, 3732, $t3, 7, 22, 800, )
Completed 8/22

Clock Cycle 3055:
 Current CPU Blocking $t3
(lw, 3732, $t3, 8, 22, 800, )
Completed 9/22

Clock Cycle 3056:
 Current CPU Blocking $t3
(lw, 3732, $t3, 9, 22, 800, )
Completed 10/22

Clock Cycle 3057:
 Current CPU Blocking $t3
(lw, 3732, $t3, 10, 22, 800, )
Completed 11/22

Clock Cycle 3058:
 Current CPU Blocking $t3
(lw, 3732, $t3, 11, 22, 800, )
Completed 12/22

Clock Cycle 3059:
 Current CPU Blocking $t3
(lw, 3732, $t3, 12, 22, 800, )
Completed 13/22

Clock Cycle 3060:
 Current CPU Blocking $t3
(lw, 3732, $t3, 13, 22, 800, )
Completed 14/22

Clock Cycle 3061:
 Current CPU Blocking $t3
(lw, 3732, $t3, 14, 22, 800, )
Completed 15/22

Clock Cycle 3062:
 Current CPU Blocking $t3
(lw, 3732, $t3, 15, 22, 800, )
Completed 16/22

Clock Cycle 3063:
 Current CPU Blocking $t3
(lw, 3732, $t3, 16, 22, 800, )
Completed 17/22

Clock Cycle 3064:
 Current CPU Blocking $t3
(lw, 3732, $t3, 17, 22, 800, )
Completed 18/22

Clock Cycle 3065:
 Current CPU Blocking $t3
(lw, 3732, $t3, 18, 22, 800, )
Completed 19/22

Clock Cycle 3066:
 Current CPU Blocking $t3
(lw, 3732, $t3, 19, 22, 800, )
Completed 20/22

Clock Cycle 3067:
 Current CPU Blocking $t3
(lw, 3732, $t3, 20, 22, 800, )
Completed 21/22

Clock Cycle 3068:
 Current CPU Blocking $t3
(lw, 3732, $t3, 21, 22, 800, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3732 $t3 on Line 800

Clock Cycle 3069:
 Current CPU Blocking $t3

slt$t3,$t1,$t2
$t3 = 1

Clock Cycle 3070:
 Current CPU Blocking 

add$t0,$t0,$t3
$t0 = 1

Clock Cycle 3071:
 Current CPU Blocking 

sub$t0,$t0,$t2
$t0 = -5279

Clock Cycle 3072:
 Current CPU Blocking 

slt$t2,$t4,$t0
$t2 = 0

Clock Cycle 3073:
 Current CPU Blocking 

add$t1,$t3,$t1
$t1 = 1

Clock Cycle 3074:
 Current CPU Blocking 

addi$t1,$t3,4000
$t1 = 4001

Clock Cycle 3075:
 Current CPU Blocking 

slt$t1,$t0,$t0
$t1 = 0

Clock Cycle 3076:
 Current CPU Blocking 

slt$t3,$t1,$t2
$t3 = 0

Clock Cycle 3077:
 Current CPU Blocking 

addi$t1,$t1,2584
$t1 = 2584

Clock Cycle 3078:
 Current CPU Blocking 

slt$t0,$t3,$t2
$t0 = 0

Clock Cycle 3079:
 Current CPU Blocking 

add$t1,$t0,$t3
$t1 = 0

Clock Cycle 3080:
 Current CPU Blocking 

sub$t1,$t0,$t1
$t1 = 0

Clock Cycle 3081:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 604 $t0 on Line 813

Clock Cycle 3082:
 Current CPU Blocking 
(lw, 604, $t0, 0, 0, 813, )
Started lw 604 $t0 on Line 813
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub$t3,$t2,$t1
$t3 = 0

Clock Cycle 3083:
 Current CPU Blocking 
(lw, 604, $t0, 1, 12, 813, )
Completed 2/12
addi$t1,$t3,1440
$t1 = 1440

Clock Cycle 3084:
 Current CPU Blocking 
(lw, 604, $t0, 2, 12, 813, )
Completed 3/12

Clock Cycle 3085:
 Current CPU Blocking $t0
(lw, 604, $t0, 3, 12, 813, )
Completed 4/12

Clock Cycle 3086:
 Current CPU Blocking $t0
(lw, 604, $t0, 4, 12, 813, )
Completed 5/12

Clock Cycle 3087:
 Current CPU Blocking $t0
(lw, 604, $t0, 5, 12, 813, )
Completed 6/12

Clock Cycle 3088:
 Current CPU Blocking $t0
(lw, 604, $t0, 6, 12, 813, )
Completed 7/12

Clock Cycle 3089:
 Current CPU Blocking $t0
(lw, 604, $t0, 7, 12, 813, )
Completed 8/12

Clock Cycle 3090:
 Current CPU Blocking $t0
(lw, 604, $t0, 8, 12, 813, )
Completed 9/12

Clock Cycle 3091:
 Current CPU Blocking $t0
(lw, 604, $t0, 9, 12, 813, )
Completed 10/12

Clock Cycle 3092:
 Current CPU Blocking $t0
(lw, 604, $t0, 10, 12, 813, )
Completed 11/12

Clock Cycle 3093:
 Current CPU Blocking $t0
(lw, 604, $t0, 11, 12, 813, )
Completed 12/12
$t0 = 0
Finished Instruction lw 604 $t0 on Line 813

Clock Cycle 3094:
 Current CPU Blocking $t0

slt$t2,$t0,$t1
$t2 = 1

Clock Cycle 3095:
 Current CPU Blocking 

mul$t0,$t4,$t4
$t0 = 27878400

Clock Cycle 3096:
 Current CPU Blocking 

slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 3097:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2120 1440 on Line 819

Clock Cycle 3098:
 Current CPU Blocking 
(sw, 2120, 1440, 0, 0, 819, )
Started sw 2120 1440 on Line 819
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t4,$t2,$t3
$t4 = 0

Clock Cycle 3099:
 Current CPU Blocking 
(sw, 2120, 1440, 1, 12, 819, )
Completed 2/12
sub$t0,$t0,$t2
$t0 = 27878399

Clock Cycle 3100:
 Current CPU Blocking 
(sw, 2120, 1440, 2, 12, 819, )
Completed 3/12
DRAM Request(Write) Issued for sw 3996 1440 on Line 822

Clock Cycle 3101:
 Current CPU Blocking 
(sw, 2120, 1440, 3, 12, 819, )(sw, 3996, 1440, 0, 0, 822, )
Completed 4/12
slt$t1,$t1,$t4
$t1 = 0

Clock Cycle 3102:
 Current CPU Blocking 
(sw, 2120, 1440, 4, 12, 819, )(sw, 3996, 1440, 0, 0, 822, )
Completed 5/12
add$t2,$t0,$t1
$t2 = 27878399

Clock Cycle 3103:
 Current CPU Blocking 
(sw, 2120, 1440, 5, 12, 819, )(sw, 3996, 1440, 0, 0, 822, )
Completed 6/12
sub$t3,$t4,$t2
$t3 = -27878399

Clock Cycle 3104:
 Current CPU Blocking 
(sw, 2120, 1440, 6, 12, 819, )(sw, 3996, 1440, 0, 0, 822, )
Completed 7/12
DRAM Request(Write) Issued for sw 2704 -27878399 on Line 826

Clock Cycle 3105:
 Current CPU Blocking 
(sw, 2120, 1440, 7, 12, 819, )(sw, 2704, -27878399, 0, 0, 826, )(sw, 3996, 1440, 0, 0, 822, )
Completed 8/12
DRAM Request(Write) Issued for sw 1544 0 on Line 827

Clock Cycle 3106:
 Current CPU Blocking 
(sw, 2120, 1440, 8, 12, 819, )(sw, 2704, -27878399, 0, 0, 826, )(sw, 3996, 1440, 0, 0, 822, )(sw, 1544, 0, 0, 0, 827, )
Completed 9/12
DRAM Request(Write) Issued for sw 96 -27878399 on Line 828

Clock Cycle 3107:
 Current CPU Blocking 
(sw, 2120, 1440, 9, 12, 819, )(sw, 2704, -27878399, 0, 0, 826, )(sw, 3996, 1440, 0, 0, 822, )(sw, 1544, 0, 0, 0, 827, )(sw, 96, -27878399, 0, 0, 828, )
Completed 10/12
addi$t0,$t0,640
$t0 = 27879039

Clock Cycle 3108:
 Current CPU Blocking 
(sw, 2120, 1440, 10, 12, 819, )(sw, 2704, -27878399, 0, 0, 826, )(sw, 3996, 1440, 0, 0, 822, )(sw, 1544, 0, 0, 0, 827, )(sw, 96, -27878399, 0, 0, 828, )
Completed 11/12
slt$t1,$t1,$t0
$t1 = 1

Clock Cycle 3109:
 Current CPU Blocking 
(sw, 2120, 1440, 11, 12, 819, )(sw, 2704, -27878399, 0, 0, 826, )(sw, 3996, 1440, 0, 0, 822, )(sw, 1544, 0, 0, 0, 827, )(sw, 96, -27878399, 0, 0, 828, )
Completed 12/12
Finished Instruction sw 2120 1440 on Line 819
addi$t1,$t3,3556
$t1 = -27874843

Clock Cycle 3110:
 Current CPU Blocking 
(sw, 2704, -27878399, 0, 0, 826, )(sw, 3996, 1440, 0, 0, 822, )(sw, 1544, 0, 0, 0, 827, )(sw, 96, -27878399, 0, 0, 828, )
Started sw 2704 -27878399 on Line 826
Completed 1/2
addi$t3,$t4,3496
$t3 = 3496

Clock Cycle 3111:
 Current CPU Blocking 
(sw, 2704, -27878399, 1, 2, 826, )(sw, 3996, 1440, 0, 0, 822, )(sw, 1544, 0, 0, 0, 827, )(sw, 96, -27878399, 0, 0, 828, )
Completed 2/2
Finished Instruction sw 2704 -27878399 on Line 826
slt$t3,$t2,$t4
$t3 = 0

Clock Cycle 3112:
 Current CPU Blocking 
(sw, 3996, 1440, 0, 0, 822, )(sw, 1544, 0, 0, 0, 827, )(sw, 96, -27878399, 0, 0, 828, )
Started sw 3996 1440 on Line 822
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 852 $t0 on Line 834

Clock Cycle 3113:
 Current CPU Blocking 
(sw, 3996, 1440, 1, 22, 822, )(sw, 1544, 0, 0, 0, 827, )(sw, 96, -27878399, 0, 0, 828, )(lw, 852, $t0, 0, 0, 834, )
Completed 2/22
sub$t2,$t1,$t1
$t2 = 0

Clock Cycle 3114:
 Current CPU Blocking 
(sw, 3996, 1440, 2, 22, 822, )(sw, 1544, 0, 0, 0, 827, )(sw, 96, -27878399, 0, 0, 828, )(lw, 852, $t0, 0, 0, 834, )
Completed 3/22

Clock Cycle 3115:
 Current CPU Blocking $t0
(sw, 3996, 1440, 3, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 4/22

Clock Cycle 3116:
 Current CPU Blocking $t0
(sw, 3996, 1440, 4, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 5/22

Clock Cycle 3117:
 Current CPU Blocking $t0
(sw, 3996, 1440, 5, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 6/22

Clock Cycle 3118:
 Current CPU Blocking $t0
(sw, 3996, 1440, 6, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 7/22

Clock Cycle 3119:
 Current CPU Blocking $t0
(sw, 3996, 1440, 7, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 8/22

Clock Cycle 3120:
 Current CPU Blocking $t0
(sw, 3996, 1440, 8, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 9/22

Clock Cycle 3121:
 Current CPU Blocking $t0
(sw, 3996, 1440, 9, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 10/22
Memory at 2120 = 1440
Memory at 2704 = -27878399

Clock Cycle 3122:
 Current CPU Blocking $t0
(sw, 3996, 1440, 10, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 11/22

Clock Cycle 3123:
 Current CPU Blocking $t0
(sw, 3996, 1440, 11, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 12/22

Clock Cycle 3124:
 Current CPU Blocking $t0
(sw, 3996, 1440, 12, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 13/22

Clock Cycle 3125:
 Current CPU Blocking $t0
(sw, 3996, 1440, 13, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 14/22

Clock Cycle 3126:
 Current CPU Blocking $t0
(sw, 3996, 1440, 14, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 15/22

Clock Cycle 3127:
 Current CPU Blocking $t0
(sw, 3996, 1440, 15, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 16/22

Clock Cycle 3128:
 Current CPU Blocking $t0
(sw, 3996, 1440, 16, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 17/22

Clock Cycle 3129:
 Current CPU Blocking $t0
(sw, 3996, 1440, 17, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 18/22

Clock Cycle 3130:
 Current CPU Blocking $t0
(sw, 3996, 1440, 18, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 19/22

Clock Cycle 3131:
 Current CPU Blocking $t0
(sw, 3996, 1440, 19, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 20/22

Clock Cycle 3132:
 Current CPU Blocking $t0
(sw, 3996, 1440, 20, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 21/22

Clock Cycle 3133:
 Current CPU Blocking $t0
(sw, 3996, 1440, 21, 22, 822, )(sw, 96, -27878399, 0, 0, 828, )(sw, 1544, 0, 0, 0, 827, )(lw, 852, $t0, 0, 0, 834, )
Completed 22/22
Finished Instruction sw 3996 1440 on Line 822

Clock Cycle 3134:
 Current CPU Blocking $t0
(sw, 96, -27878399, 0, 0, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Started sw 96 -27878399 on Line 828
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3135:
 Current CPU Blocking $t0
(sw, 96, -27878399, 1, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 2/22

Clock Cycle 3136:
 Current CPU Blocking $t0
(sw, 96, -27878399, 2, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 3/22

Clock Cycle 3137:
 Current CPU Blocking $t0
(sw, 96, -27878399, 3, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 4/22

Clock Cycle 3138:
 Current CPU Blocking $t0
(sw, 96, -27878399, 4, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 5/22

Clock Cycle 3139:
 Current CPU Blocking $t0
(sw, 96, -27878399, 5, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 6/22

Clock Cycle 3140:
 Current CPU Blocking $t0
(sw, 96, -27878399, 6, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 7/22

Clock Cycle 3141:
 Current CPU Blocking $t0
(sw, 96, -27878399, 7, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 8/22

Clock Cycle 3142:
 Current CPU Blocking $t0
(sw, 96, -27878399, 8, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 9/22

Clock Cycle 3143:
 Current CPU Blocking $t0
(sw, 96, -27878399, 9, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 10/22
Memory at 3996 = 1440

Clock Cycle 3144:
 Current CPU Blocking $t0
(sw, 96, -27878399, 10, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 11/22

Clock Cycle 3145:
 Current CPU Blocking $t0
(sw, 96, -27878399, 11, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 12/22

Clock Cycle 3146:
 Current CPU Blocking $t0
(sw, 96, -27878399, 12, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 13/22

Clock Cycle 3147:
 Current CPU Blocking $t0
(sw, 96, -27878399, 13, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 14/22

Clock Cycle 3148:
 Current CPU Blocking $t0
(sw, 96, -27878399, 14, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 15/22

Clock Cycle 3149:
 Current CPU Blocking $t0
(sw, 96, -27878399, 15, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 16/22

Clock Cycle 3150:
 Current CPU Blocking $t0
(sw, 96, -27878399, 16, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 17/22

Clock Cycle 3151:
 Current CPU Blocking $t0
(sw, 96, -27878399, 17, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 18/22

Clock Cycle 3152:
 Current CPU Blocking $t0
(sw, 96, -27878399, 18, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 19/22

Clock Cycle 3153:
 Current CPU Blocking $t0
(sw, 96, -27878399, 19, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 20/22

Clock Cycle 3154:
 Current CPU Blocking $t0
(sw, 96, -27878399, 20, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 21/22

Clock Cycle 3155:
 Current CPU Blocking $t0
(sw, 96, -27878399, 21, 22, 828, )(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 22/22
Finished Instruction sw 96 -27878399 on Line 828

Clock Cycle 3156:
 Current CPU Blocking $t0
(lw, 852, $t0, 0, 0, 834, )(sw, 1544, 0, 0, 0, 827, )
Started lw 852 $t0 on Line 834
Completed 1/2

Clock Cycle 3157:
 Current CPU Blocking $t0
(lw, 852, $t0, 1, 2, 834, )(sw, 1544, 0, 0, 0, 827, )
Completed 2/2
$t0 = 0
Finished Instruction lw 852 $t0 on Line 834

Clock Cycle 3158:
 Current CPU Blocking $t0
(sw, 1544, 0, 0, 0, 827, )
Started sw 1544 0 on Line 827
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub$t2,$t0,$t4
$t2 = 0

Clock Cycle 3159:
 Current CPU Blocking 
(sw, 1544, 0, 1, 22, 827, )
Completed 2/22
slt$t2,$t3,$t0
$t2 = 0

Clock Cycle 3160:
 Current CPU Blocking 
(sw, 1544, 0, 2, 22, 827, )
Completed 3/22
add$t3,$t3,$t4
$t3 = 0

Clock Cycle 3161:
 Current CPU Blocking 
(sw, 1544, 0, 3, 22, 827, )
Completed 4/22
DRAM Request(Write) Issued for sw 2328 -27874843 on Line 839

Clock Cycle 3162:
 Current CPU Blocking 
(sw, 1544, 0, 4, 22, 827, )(sw, 2328, -27874843, 0, 0, 839, )
Completed 5/22
DRAM Request(Write) Issued for sw 1884 0 on Line 840

Clock Cycle 3163:
 Current CPU Blocking 
(sw, 1544, 0, 5, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 2328, -27874843, 0, 0, 839, )
Completed 6/22
DRAM Request(Write) Issued for sw 2072 0 on Line 841

Clock Cycle 3164:
 Current CPU Blocking 
(sw, 1544, 0, 6, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )
Completed 7/22
slt$t3,$t1,$t3
$t3 = 1

Clock Cycle 3165:
 Current CPU Blocking 
(sw, 1544, 0, 7, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )
Completed 8/22
add$t0,$t1,$t1
$t0 = -55749686

Clock Cycle 3166:
 Current CPU Blocking 
(sw, 1544, 0, 8, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )
Completed 9/22
DRAM Request(Write) Issued for sw 2416 0 on Line 844

Clock Cycle 3167:
 Current CPU Blocking 
(sw, 1544, 0, 9, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 10/22
Memory at 96 = -27878399
sub$t3,$t3,$t1
$t3 = 27874844

Clock Cycle 3168:
 Current CPU Blocking 
(sw, 1544, 0, 10, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 11/22
sub$t0,$t0,$t1
$t0 = -27874843

Clock Cycle 3169:
 Current CPU Blocking 
(sw, 1544, 0, 11, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 12/22
DRAM Request(Read) Issued for lw 344 $t4 on Line 847

Clock Cycle 3170:
 Current CPU Blocking 
(sw, 1544, 0, 12, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )(lw, 344, $t4, 0, 0, 847, )
Completed 13/22
sub$t0,$t0,$t2
$t0 = -27874843

Clock Cycle 3171:
 Current CPU Blocking 
(sw, 1544, 0, 13, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )(lw, 344, $t4, 0, 0, 847, )
Completed 14/22
DRAM Request(Write) Issued for sw 1340 0 on Line 849

Clock Cycle 3172:
 Current CPU Blocking 
(sw, 1544, 0, 14, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 1340, 0, 0, 0, 849, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )(lw, 344, $t4, 0, 0, 847, )
Completed 15/22
addi$t1,$t1,88
$t1 = -27874755

Clock Cycle 3173:
 Current CPU Blocking 
(sw, 1544, 0, 15, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 1340, 0, 0, 0, 849, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )(lw, 344, $t4, 0, 0, 847, )
Completed 16/22
add$t0,$t3,$t0
$t0 = 1

Clock Cycle 3174:
 Current CPU Blocking 
(sw, 1544, 0, 16, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 1340, 0, 0, 0, 849, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )(lw, 344, $t4, 0, 0, 847, )
Completed 17/22

Clock Cycle 3175:
 Current CPU Blocking $t4
(sw, 1544, 0, 17, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 1340, 0, 0, 0, 849, )(lw, 344, $t4, 0, 0, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 18/22

Clock Cycle 3176:
 Current CPU Blocking $t4
(sw, 1544, 0, 18, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 1340, 0, 0, 0, 849, )(lw, 344, $t4, 0, 0, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 19/22

Clock Cycle 3177:
 Current CPU Blocking $t4
(sw, 1544, 0, 19, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 1340, 0, 0, 0, 849, )(lw, 344, $t4, 0, 0, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 20/22

Clock Cycle 3178:
 Current CPU Blocking $t4
(sw, 1544, 0, 20, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 1340, 0, 0, 0, 849, )(lw, 344, $t4, 0, 0, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 21/22

Clock Cycle 3179:
 Current CPU Blocking $t4
(sw, 1544, 0, 21, 22, 827, )(sw, 1884, 0, 0, 0, 840, )(sw, 1340, 0, 0, 0, 849, )(lw, 344, $t4, 0, 0, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 22/22
Finished Instruction sw 1544 0 on Line 827

Clock Cycle 3180:
 Current CPU Blocking $t4
(sw, 1884, 0, 0, 0, 840, )(sw, 1340, 0, 0, 0, 849, )(lw, 344, $t4, 0, 0, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Started sw 1884 0 on Line 840
Completed 1/2

Clock Cycle 3181:
 Current CPU Blocking $t4
(sw, 1884, 0, 1, 2, 840, )(sw, 1340, 0, 0, 0, 849, )(lw, 344, $t4, 0, 0, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 2/2
Finished Instruction sw 1884 0 on Line 840

Clock Cycle 3182:
 Current CPU Blocking $t4
(sw, 1340, 0, 0, 0, 849, )(lw, 344, $t4, 0, 0, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Started sw 1340 0 on Line 849
Completed 1/2

Clock Cycle 3183:
 Current CPU Blocking $t4
(sw, 1340, 0, 1, 2, 849, )(lw, 344, $t4, 0, 0, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 2/2
Finished Instruction sw 1340 0 on Line 849

Clock Cycle 3184:
 Current CPU Blocking $t4
(lw, 344, $t4, 0, 0, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Started lw 344 $t4 on Line 847
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3185:
 Current CPU Blocking $t4
(lw, 344, $t4, 1, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 2/22

Clock Cycle 3186:
 Current CPU Blocking $t4
(lw, 344, $t4, 2, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 3/22

Clock Cycle 3187:
 Current CPU Blocking $t4
(lw, 344, $t4, 3, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 4/22

Clock Cycle 3188:
 Current CPU Blocking $t4
(lw, 344, $t4, 4, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 5/22

Clock Cycle 3189:
 Current CPU Blocking $t4
(lw, 344, $t4, 5, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 6/22

Clock Cycle 3190:
 Current CPU Blocking $t4
(lw, 344, $t4, 6, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 7/22

Clock Cycle 3191:
 Current CPU Blocking $t4
(lw, 344, $t4, 7, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 8/22

Clock Cycle 3192:
 Current CPU Blocking $t4
(lw, 344, $t4, 8, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 9/22

Clock Cycle 3193:
 Current CPU Blocking $t4
(lw, 344, $t4, 9, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 10/22

Clock Cycle 3194:
 Current CPU Blocking $t4
(lw, 344, $t4, 10, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 11/22

Clock Cycle 3195:
 Current CPU Blocking $t4
(lw, 344, $t4, 11, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 12/22

Clock Cycle 3196:
 Current CPU Blocking $t4
(lw, 344, $t4, 12, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 13/22

Clock Cycle 3197:
 Current CPU Blocking $t4
(lw, 344, $t4, 13, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 14/22

Clock Cycle 3198:
 Current CPU Blocking $t4
(lw, 344, $t4, 14, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 15/22

Clock Cycle 3199:
 Current CPU Blocking $t4
(lw, 344, $t4, 15, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 16/22

Clock Cycle 3200:
 Current CPU Blocking $t4
(lw, 344, $t4, 16, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 17/22

Clock Cycle 3201:
 Current CPU Blocking $t4
(lw, 344, $t4, 17, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 18/22

Clock Cycle 3202:
 Current CPU Blocking $t4
(lw, 344, $t4, 18, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 19/22

Clock Cycle 3203:
 Current CPU Blocking $t4
(lw, 344, $t4, 19, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 20/22

Clock Cycle 3204:
 Current CPU Blocking $t4
(lw, 344, $t4, 20, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 21/22

Clock Cycle 3205:
 Current CPU Blocking $t4
(lw, 344, $t4, 21, 22, 847, )(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 22/22
$t4 = 0
Finished Instruction lw 344 $t4 on Line 847

Clock Cycle 3206:
 Current CPU Blocking $t4
(sw, 2328, -27874843, 0, 0, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Started sw 2328 -27874843 on Line 839
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t0,$t1,$t4
$t0 = 1

Clock Cycle 3207:
 Current CPU Blocking 
(sw, 2328, -27874843, 1, 12, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 2/12
mul$t2,$t3,$t1
$t2 = -1913643860

Clock Cycle 3208:
 Current CPU Blocking 
(sw, 2328, -27874843, 2, 12, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 3/12
sub$t3,$t2,$t3
$t3 = -1941518704

Clock Cycle 3209:
 Current CPU Blocking 
(sw, 2328, -27874843, 3, 12, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 4/12
addi$t1,$t3,2860
$t1 = -1941515844

Clock Cycle 3210:
 Current CPU Blocking 
(sw, 2328, -27874843, 4, 12, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 5/12
mul$t3,$t4,$t0
$t3 = 0

Clock Cycle 3211:
 Current CPU Blocking 
(sw, 2328, -27874843, 5, 12, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 6/12
addi$t3,$t1,2924
$t3 = -1941512920

Clock Cycle 3212:
 Current CPU Blocking 
(sw, 2328, -27874843, 6, 12, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 7/12
add$t4,$t4,$t1
$t4 = -1941515844

Clock Cycle 3213:
 Current CPU Blocking 
(sw, 2328, -27874843, 7, 12, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 8/12
add$t1,$t3,$t1
$t1 = 411938532

Clock Cycle 3214:
 Current CPU Blocking 
(sw, 2328, -27874843, 8, 12, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 9/12
add$t1,$t2,$t3
$t1 = 439810516

Clock Cycle 3215:
 Current CPU Blocking 
(sw, 2328, -27874843, 9, 12, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 10/12
add$t1,$t4,$t4
$t1 = 411935608

Clock Cycle 3216:
 Current CPU Blocking 
(sw, 2328, -27874843, 10, 12, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )
Completed 11/12
DRAM Request(Write) Issued for sw 1064 -1913643860 on Line 862

Clock Cycle 3217:
 Current CPU Blocking 
(sw, 2328, -27874843, 11, 12, 839, )(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )(sw, 1064, -1913643860, 0, 0, 862, )
Completed 12/12
Finished Instruction sw 2328 -27874843 on Line 839
addi$t3,$t2,808
$t3 = -1913643052

Clock Cycle 3218:
 Current CPU Blocking 
(sw, 2072, 0, 0, 0, 841, )(sw, 2416, 0, 0, 0, 844, )(sw, 1064, -1913643860, 0, 0, 862, )
Started sw 2072 0 on Line 841
Completed 1/2
DRAM Request(Write) Issued for sw 1160 1 on Line 864

Clock Cycle 3219:
 Current CPU Blocking 
(sw, 2072, 0, 1, 2, 841, )(sw, 2416, 0, 0, 0, 844, )(sw, 1064, -1913643860, 0, 0, 862, )(sw, 1160, 1, 0, 0, 864, )
Completed 2/2
Finished Instruction sw 2072 0 on Line 841
add$t1,$t1,$t2
$t1 = -1501708252

Clock Cycle 3220:
 Current CPU Blocking 
(sw, 2416, 0, 0, 0, 844, )(sw, 1064, -1913643860, 0, 0, 862, )(sw, 1160, 1, 0, 0, 864, )
Started sw 2416 0 on Line 844
Completed 1/2
mul$t1,$t4,$t0
$t1 = -1941515844

Clock Cycle 3221:
 Current CPU Blocking 
(sw, 2416, 0, 1, 2, 844, )(sw, 1064, -1913643860, 0, 0, 862, )(sw, 1160, 1, 0, 0, 864, )
Completed 2/2
Finished Instruction sw 2416 0 on Line 844
add$t3,$t3,$t4
$t3 = 439808400

Clock Cycle 3222:
 Current CPU Blocking 
(sw, 1064, -1913643860, 0, 0, 862, )(sw, 1160, 1, 0, 0, 864, )
Started sw 1064 -1913643860 on Line 862
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add$t3,$t2,$t2
$t3 = 467679576

Clock Cycle 3223:
 Current CPU Blocking 
(sw, 1064, -1913643860, 1, 22, 862, )(sw, 1160, 1, 0, 0, 864, )
Completed 2/22
slt$t1,$t0,$t0
$t1 = 0

Clock Cycle 3224:
 Current CPU Blocking 
(sw, 1064, -1913643860, 2, 22, 862, )(sw, 1160, 1, 0, 0, 864, )
Completed 3/22
DRAM Request(Read) Issued for lw 804 $t1 on Line 870

Clock Cycle 3225:
 Current CPU Blocking 
(sw, 1064, -1913643860, 3, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 4/22
add$t2,$t3,$t2
$t2 = -1445964284

Clock Cycle 3226:
 Current CPU Blocking 
(sw, 1064, -1913643860, 4, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 5/22

Clock Cycle 3227:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 5, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 6/22

Clock Cycle 3228:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 6, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 7/22

Clock Cycle 3229:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 7, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 8/22

Clock Cycle 3230:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 8, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 9/22

Clock Cycle 3231:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 9, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 10/22
Memory at 2072 = 0
Memory at 2328 = -27874843

Clock Cycle 3232:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 10, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 11/22

Clock Cycle 3233:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 11, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 12/22

Clock Cycle 3234:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 12, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 13/22

Clock Cycle 3235:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 13, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 14/22

Clock Cycle 3236:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 14, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 15/22

Clock Cycle 3237:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 15, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 16/22

Clock Cycle 3238:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 16, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 17/22

Clock Cycle 3239:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 17, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 18/22

Clock Cycle 3240:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 18, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 19/22

Clock Cycle 3241:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 19, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 20/22

Clock Cycle 3242:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 20, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 21/22

Clock Cycle 3243:
 Current CPU Blocking $t1
(sw, 1064, -1913643860, 21, 22, 862, )(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 22/22
Finished Instruction sw 1064 -1913643860 on Line 862

Clock Cycle 3244:
 Current CPU Blocking $t1
(sw, 1160, 1, 0, 0, 864, )(lw, 804, $t1, 0, 0, 870, )
Started sw 1160 1 on Line 864
Completed 1/2

Clock Cycle 3245:
 Current CPU Blocking $t1
(sw, 1160, 1, 1, 2, 864, )(lw, 804, $t1, 0, 0, 870, )
Completed 2/2
Finished Instruction sw 1160 1 on Line 864

Clock Cycle 3246:
 Current CPU Blocking $t1
(lw, 804, $t1, 0, 0, 870, )
Started lw 804 $t1 on Line 870
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3247:
 Current CPU Blocking $t1
(lw, 804, $t1, 1, 22, 870, )
Completed 2/22

Clock Cycle 3248:
 Current CPU Blocking $t1
(lw, 804, $t1, 2, 22, 870, )
Completed 3/22

Clock Cycle 3249:
 Current CPU Blocking $t1
(lw, 804, $t1, 3, 22, 870, )
Completed 4/22

Clock Cycle 3250:
 Current CPU Blocking $t1
(lw, 804, $t1, 4, 22, 870, )
Completed 5/22

Clock Cycle 3251:
 Current CPU Blocking $t1
(lw, 804, $t1, 5, 22, 870, )
Completed 6/22

Clock Cycle 3252:
 Current CPU Blocking $t1
(lw, 804, $t1, 6, 22, 870, )
Completed 7/22

Clock Cycle 3253:
 Current CPU Blocking $t1
(lw, 804, $t1, 7, 22, 870, )
Completed 8/22

Clock Cycle 3254:
 Current CPU Blocking $t1
(lw, 804, $t1, 8, 22, 870, )
Completed 9/22

Clock Cycle 3255:
 Current CPU Blocking $t1
(lw, 804, $t1, 9, 22, 870, )
Completed 10/22
Memory at 1064 = -1913643860
Memory at 1160 = 1

Clock Cycle 3256:
 Current CPU Blocking $t1
(lw, 804, $t1, 10, 22, 870, )
Completed 11/22

Clock Cycle 3257:
 Current CPU Blocking $t1
(lw, 804, $t1, 11, 22, 870, )
Completed 12/22

Clock Cycle 3258:
 Current CPU Blocking $t1
(lw, 804, $t1, 12, 22, 870, )
Completed 13/22

Clock Cycle 3259:
 Current CPU Blocking $t1
(lw, 804, $t1, 13, 22, 870, )
Completed 14/22

Clock Cycle 3260:
 Current CPU Blocking $t1
(lw, 804, $t1, 14, 22, 870, )
Completed 15/22

Clock Cycle 3261:
 Current CPU Blocking $t1
(lw, 804, $t1, 15, 22, 870, )
Completed 16/22

Clock Cycle 3262:
 Current CPU Blocking $t1
(lw, 804, $t1, 16, 22, 870, )
Completed 17/22

Clock Cycle 3263:
 Current CPU Blocking $t1
(lw, 804, $t1, 17, 22, 870, )
Completed 18/22

Clock Cycle 3264:
 Current CPU Blocking $t1
(lw, 804, $t1, 18, 22, 870, )
Completed 19/22

Clock Cycle 3265:
 Current CPU Blocking $t1
(lw, 804, $t1, 19, 22, 870, )
Completed 20/22

Clock Cycle 3266:
 Current CPU Blocking $t1
(lw, 804, $t1, 20, 22, 870, )
Completed 21/22

Clock Cycle 3267:
 Current CPU Blocking $t1
(lw, 804, $t1, 21, 22, 870, )
Completed 22/22
$t1 = 0
Finished Instruction lw 804 $t1 on Line 870

Clock Cycle 3268:
 Current CPU Blocking $t1

addi$t4,$t1,268
$t4 = 268

Clock Cycle 3269:
 Current CPU Blocking 

mul$t0,$t3,$t0
$t0 = 467679576

Clock Cycle 3270:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 464 467679576 on Line 874

Clock Cycle 3271:
 Current CPU Blocking 
(sw, 464, 467679576, 0, 0, 874, )
Started sw 464 467679576 on Line 874
Completed 1/2
sub$t1,$t1,$t3
$t1 = -467679576

Clock Cycle 3272:
 Current CPU Blocking 
(sw, 464, 467679576, 1, 2, 874, )
Completed 2/2
Finished Instruction sw 464 467679576 on Line 874
DRAM Request(Read) Issued for lw 564 $t1 on Line 876

Clock Cycle 3273:
 Current CPU Blocking 
(lw, 564, $t1, 0, 0, 876, )
Started lw 564 $t1 on Line 876
Completed 1/2

Clock Cycle 3274:
 Current CPU Blocking $t1
(lw, 564, $t1, 1, 2, 876, )
Completed 2/2
$t1 = 0
Finished Instruction lw 564 $t1 on Line 876

Clock Cycle 3275:
 Current CPU Blocking $t1

mul$t1,$t1,$t3
$t1 = 0

Clock Cycle 3276:
 Current CPU Blocking 

sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 3277:
 Current CPU Blocking 

mul$t0,$t0,$t3
$t0 = -153596352

Clock Cycle 3278:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2692 467679576 on Line 880

Clock Cycle 3279:
 Current CPU Blocking 
(sw, 2692, 467679576, 0, 0, 880, )
Started sw 2692 467679576 on Line 880
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t3,8
$t2 = 467679584

Clock Cycle 3280:
 Current CPU Blocking 
(sw, 2692, 467679576, 1, 22, 880, )
Completed 2/22
mul$t3,$t4,$t3
$t3 = 784074784

Clock Cycle 3281:
 Current CPU Blocking 
(sw, 2692, 467679576, 2, 22, 880, )
Completed 3/22
addi$t1,$t0,540
$t1 = -153595812

Clock Cycle 3282:
 Current CPU Blocking 
(sw, 2692, 467679576, 3, 22, 880, )
Completed 4/22
add$t1,$t0,$t1
$t1 = -307192164

Clock Cycle 3283:
 Current CPU Blocking 
(sw, 2692, 467679576, 4, 22, 880, )
Completed 5/22
mul$t4,$t4,$t4
$t4 = 71824

Clock Cycle 3284:
 Current CPU Blocking 
(sw, 2692, 467679576, 5, 22, 880, )
Completed 6/22
sub$t0,$t0,$t2
$t0 = -621275936

Clock Cycle 3285:
 Current CPU Blocking 
(sw, 2692, 467679576, 6, 22, 880, )
Completed 7/22
slt$t0,$t3,$t3
$t0 = 0

Clock Cycle 3286:
 Current CPU Blocking 
(sw, 2692, 467679576, 7, 22, 880, )
Completed 8/22
add$t0,$t3,$t1
$t0 = 476882620

Clock Cycle 3287:
 Current CPU Blocking 
(sw, 2692, 467679576, 8, 22, 880, )
Completed 9/22
slt$t0,$t1,$t2
$t0 = 1

Clock Cycle 3288:
 Current CPU Blocking 
(sw, 2692, 467679576, 9, 22, 880, )
Completed 10/22
Memory at 464 = 467679576
slt$t4,$t4,$t3
$t4 = 1

Clock Cycle 3289:
 Current CPU Blocking 
(sw, 2692, 467679576, 10, 22, 880, )
Completed 11/22
DRAM Request(Write) Issued for sw 1212 467679584 on Line 891

Clock Cycle 3290:
 Current CPU Blocking 
(sw, 2692, 467679576, 11, 22, 880, )(sw, 1212, 467679584, 0, 0, 891, )
Completed 12/22
addi$t3,$t4,1588
$t3 = 1589

Clock Cycle 3291:
 Current CPU Blocking 
(sw, 2692, 467679576, 12, 22, 880, )(sw, 1212, 467679584, 0, 0, 891, )
Completed 13/22
slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 3292:
 Current CPU Blocking 
(sw, 2692, 467679576, 13, 22, 880, )(sw, 1212, 467679584, 0, 0, 891, )
Completed 14/22
mul$t4,$t0,$t4
$t4 = 1

Clock Cycle 3293:
 Current CPU Blocking 
(sw, 2692, 467679576, 14, 22, 880, )(sw, 1212, 467679584, 0, 0, 891, )
Completed 15/22
slt$t1,$t4,$t4
$t1 = 0

Clock Cycle 3294:
 Current CPU Blocking 
(sw, 2692, 467679576, 15, 22, 880, )(sw, 1212, 467679584, 0, 0, 891, )
Completed 16/22
add$t2,$t4,$t1
$t2 = 1

Clock Cycle 3295:
 Current CPU Blocking 
(sw, 2692, 467679576, 16, 22, 880, )(sw, 1212, 467679584, 0, 0, 891, )
Completed 17/22
mul$t4,$t0,$t3
$t4 = 1589

Clock Cycle 3296:
 Current CPU Blocking 
(sw, 2692, 467679576, 17, 22, 880, )(sw, 1212, 467679584, 0, 0, 891, )
Completed 18/22
add$t4,$t1,$t0
$t4 = 1

Clock Cycle 3297:
 Current CPU Blocking 
(sw, 2692, 467679576, 18, 22, 880, )(sw, 1212, 467679584, 0, 0, 891, )
Completed 19/22
slt$t0,$t0,$t2
$t0 = 0

Clock Cycle 3298:
 Current CPU Blocking 
(sw, 2692, 467679576, 19, 22, 880, )(sw, 1212, 467679584, 0, 0, 891, )
Completed 20/22
mul$t1,$t4,$t4
$t1 = 1

Clock Cycle 3299:
 Current CPU Blocking 
(sw, 2692, 467679576, 20, 22, 880, )(sw, 1212, 467679584, 0, 0, 891, )
Completed 21/22
add$t1,$t0,$t3
$t1 = 1589

Clock Cycle 3300:
 Current CPU Blocking 
(sw, 2692, 467679576, 21, 22, 880, )(sw, 1212, 467679584, 0, 0, 891, )
Completed 22/22
Finished Instruction sw 2692 467679576 on Line 880
DRAM Request(Write) Issued for sw 3604 1589 on Line 902

Clock Cycle 3301:
 Current CPU Blocking 
(sw, 1212, 467679584, 0, 0, 891, )(sw, 3604, 1589, 0, 0, 902, )
Started sw 1212 467679584 on Line 891
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add$t0,$t2,$t1
$t0 = 1590

Clock Cycle 3302:
 Current CPU Blocking 
(sw, 1212, 467679584, 1, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )
Completed 2/22
sub$t0,$t2,$t2
$t0 = 0

Clock Cycle 3303:
 Current CPU Blocking 
(sw, 1212, 467679584, 2, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )
Completed 3/22
slt$t2,$t3,$t2
$t2 = 0

Clock Cycle 3304:
 Current CPU Blocking 
(sw, 1212, 467679584, 3, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )
Completed 4/22
slt$t4,$t3,$t4
$t4 = 0

Clock Cycle 3305:
 Current CPU Blocking 
(sw, 1212, 467679584, 4, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )
Completed 5/22
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 3306:
 Current CPU Blocking 
(sw, 1212, 467679584, 5, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )
Completed 6/22
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 3307:
 Current CPU Blocking 
(sw, 1212, 467679584, 6, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )
Completed 7/22
sub$t3,$t4,$t3
$t3 = 0

Clock Cycle 3308:
 Current CPU Blocking 
(sw, 1212, 467679584, 7, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )
Completed 8/22
sub$t2,$t1,$t4
$t2 = 1589

Clock Cycle 3309:
 Current CPU Blocking 
(sw, 1212, 467679584, 8, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )
Completed 9/22
sub$t1,$t1,$t4
$t1 = 1589

Clock Cycle 3310:
 Current CPU Blocking 
(sw, 1212, 467679584, 9, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )
Completed 10/22
Memory at 2692 = 467679576
slt$t0,$t0,$t1
$t0 = 1

Clock Cycle 3311:
 Current CPU Blocking 
(sw, 1212, 467679584, 10, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )
Completed 11/22
add$t1,$t1,$t2
$t1 = 3178

Clock Cycle 3312:
 Current CPU Blocking 
(sw, 1212, 467679584, 11, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )
Completed 12/22
mul$t1,$t1,$t0
$t1 = 3178

Clock Cycle 3313:
 Current CPU Blocking 
(sw, 1212, 467679584, 12, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )
Completed 13/22
DRAM Request(Read) Issued for lw 2912 $t1 on Line 915

Clock Cycle 3314:
 Current CPU Blocking 
(sw, 1212, 467679584, 13, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )(lw, 2912, $t1, 0, 0, 915, )
Completed 14/22
DRAM Request(Read) Issued for lw 476 $t0 on Line 916

Clock Cycle 3315:
 Current CPU Blocking 
(sw, 1212, 467679584, 14, 22, 891, )(sw, 3604, 1589, 0, 0, 902, )(lw, 2912, $t1, 0, 0, 915, )(lw, 476, $t0, 0, 0, 916, )
Completed 15/22

Clock Cycle 3316:
 Current CPU Blocking $t1
(sw, 1212, 467679584, 15, 22, 891, )(lw, 2912, $t1, 0, 0, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 16/22

Clock Cycle 3317:
 Current CPU Blocking $t1
(sw, 1212, 467679584, 16, 22, 891, )(lw, 2912, $t1, 0, 0, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 17/22

Clock Cycle 3318:
 Current CPU Blocking $t1
(sw, 1212, 467679584, 17, 22, 891, )(lw, 2912, $t1, 0, 0, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 18/22

Clock Cycle 3319:
 Current CPU Blocking $t1
(sw, 1212, 467679584, 18, 22, 891, )(lw, 2912, $t1, 0, 0, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 19/22

Clock Cycle 3320:
 Current CPU Blocking $t1
(sw, 1212, 467679584, 19, 22, 891, )(lw, 2912, $t1, 0, 0, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 20/22

Clock Cycle 3321:
 Current CPU Blocking $t1
(sw, 1212, 467679584, 20, 22, 891, )(lw, 2912, $t1, 0, 0, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 21/22

Clock Cycle 3322:
 Current CPU Blocking $t1
(sw, 1212, 467679584, 21, 22, 891, )(lw, 2912, $t1, 0, 0, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 22/22
Finished Instruction sw 1212 467679584 on Line 891

Clock Cycle 3323:
 Current CPU Blocking $t1
(lw, 2912, $t1, 0, 0, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Started lw 2912 $t1 on Line 915
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3324:
 Current CPU Blocking $t1
(lw, 2912, $t1, 1, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 2/22

Clock Cycle 3325:
 Current CPU Blocking $t1
(lw, 2912, $t1, 2, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 3/22

Clock Cycle 3326:
 Current CPU Blocking $t1
(lw, 2912, $t1, 3, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 4/22

Clock Cycle 3327:
 Current CPU Blocking $t1
(lw, 2912, $t1, 4, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 5/22

Clock Cycle 3328:
 Current CPU Blocking $t1
(lw, 2912, $t1, 5, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 6/22

Clock Cycle 3329:
 Current CPU Blocking $t1
(lw, 2912, $t1, 6, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 7/22

Clock Cycle 3330:
 Current CPU Blocking $t1
(lw, 2912, $t1, 7, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 8/22

Clock Cycle 3331:
 Current CPU Blocking $t1
(lw, 2912, $t1, 8, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 9/22

Clock Cycle 3332:
 Current CPU Blocking $t1
(lw, 2912, $t1, 9, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 10/22
Memory at 1212 = 467679584

Clock Cycle 3333:
 Current CPU Blocking $t1
(lw, 2912, $t1, 10, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 11/22

Clock Cycle 3334:
 Current CPU Blocking $t1
(lw, 2912, $t1, 11, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 12/22

Clock Cycle 3335:
 Current CPU Blocking $t1
(lw, 2912, $t1, 12, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 13/22

Clock Cycle 3336:
 Current CPU Blocking $t1
(lw, 2912, $t1, 13, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 14/22

Clock Cycle 3337:
 Current CPU Blocking $t1
(lw, 2912, $t1, 14, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 15/22

Clock Cycle 3338:
 Current CPU Blocking $t1
(lw, 2912, $t1, 15, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 16/22

Clock Cycle 3339:
 Current CPU Blocking $t1
(lw, 2912, $t1, 16, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 17/22

Clock Cycle 3340:
 Current CPU Blocking $t1
(lw, 2912, $t1, 17, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 18/22

Clock Cycle 3341:
 Current CPU Blocking $t1
(lw, 2912, $t1, 18, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 19/22

Clock Cycle 3342:
 Current CPU Blocking $t1
(lw, 2912, $t1, 19, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 20/22

Clock Cycle 3343:
 Current CPU Blocking $t1
(lw, 2912, $t1, 20, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 21/22

Clock Cycle 3344:
 Current CPU Blocking $t1
(lw, 2912, $t1, 21, 22, 915, )(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2912 $t1 on Line 915

Clock Cycle 3345:
 Current CPU Blocking $t1
(sw, 3604, 1589, 0, 0, 902, )(lw, 476, $t0, 0, 0, 916, )
Started sw 3604 1589 on Line 902
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul$t4,$t3,$t1
$t4 = 0

Clock Cycle 3346:
 Current CPU Blocking 
(sw, 3604, 1589, 1, 12, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 2/12
sub$t2,$t1,$t2
$t2 = -1589

Clock Cycle 3347:
 Current CPU Blocking 
(sw, 3604, 1589, 2, 12, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 3/12

Clock Cycle 3348:
 Current CPU Blocking $t0
(sw, 3604, 1589, 3, 12, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 4/12

Clock Cycle 3349:
 Current CPU Blocking $t0
(sw, 3604, 1589, 4, 12, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 5/12

Clock Cycle 3350:
 Current CPU Blocking $t0
(sw, 3604, 1589, 5, 12, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 6/12

Clock Cycle 3351:
 Current CPU Blocking $t0
(sw, 3604, 1589, 6, 12, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 7/12

Clock Cycle 3352:
 Current CPU Blocking $t0
(sw, 3604, 1589, 7, 12, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 8/12

Clock Cycle 3353:
 Current CPU Blocking $t0
(sw, 3604, 1589, 8, 12, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 9/12

Clock Cycle 3354:
 Current CPU Blocking $t0
(sw, 3604, 1589, 9, 12, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 10/12

Clock Cycle 3355:
 Current CPU Blocking $t0
(sw, 3604, 1589, 10, 12, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 11/12

Clock Cycle 3356:
 Current CPU Blocking $t0
(sw, 3604, 1589, 11, 12, 902, )(lw, 476, $t0, 0, 0, 916, )
Completed 12/12
Finished Instruction sw 3604 1589 on Line 902

Clock Cycle 3357:
 Current CPU Blocking $t0
(lw, 476, $t0, 0, 0, 916, )
Started lw 476 $t0 on Line 916
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3358:
 Current CPU Blocking $t0
(lw, 476, $t0, 1, 22, 916, )
Completed 2/22

Clock Cycle 3359:
 Current CPU Blocking $t0
(lw, 476, $t0, 2, 22, 916, )
Completed 3/22

Clock Cycle 3360:
 Current CPU Blocking $t0
(lw, 476, $t0, 3, 22, 916, )
Completed 4/22

Clock Cycle 3361:
 Current CPU Blocking $t0
(lw, 476, $t0, 4, 22, 916, )
Completed 5/22

Clock Cycle 3362:
 Current CPU Blocking $t0
(lw, 476, $t0, 5, 22, 916, )
Completed 6/22

Clock Cycle 3363:
 Current CPU Blocking $t0
(lw, 476, $t0, 6, 22, 916, )
Completed 7/22

Clock Cycle 3364:
 Current CPU Blocking $t0
(lw, 476, $t0, 7, 22, 916, )
Completed 8/22

Clock Cycle 3365:
 Current CPU Blocking $t0
(lw, 476, $t0, 8, 22, 916, )
Completed 9/22

Clock Cycle 3366:
 Current CPU Blocking $t0
(lw, 476, $t0, 9, 22, 916, )
Completed 10/22
Memory at 3604 = 1589

Clock Cycle 3367:
 Current CPU Blocking $t0
(lw, 476, $t0, 10, 22, 916, )
Completed 11/22

Clock Cycle 3368:
 Current CPU Blocking $t0
(lw, 476, $t0, 11, 22, 916, )
Completed 12/22

Clock Cycle 3369:
 Current CPU Blocking $t0
(lw, 476, $t0, 12, 22, 916, )
Completed 13/22

Clock Cycle 3370:
 Current CPU Blocking $t0
(lw, 476, $t0, 13, 22, 916, )
Completed 14/22

Clock Cycle 3371:
 Current CPU Blocking $t0
(lw, 476, $t0, 14, 22, 916, )
Completed 15/22

Clock Cycle 3372:
 Current CPU Blocking $t0
(lw, 476, $t0, 15, 22, 916, )
Completed 16/22

Clock Cycle 3373:
 Current CPU Blocking $t0
(lw, 476, $t0, 16, 22, 916, )
Completed 17/22

Clock Cycle 3374:
 Current CPU Blocking $t0
(lw, 476, $t0, 17, 22, 916, )
Completed 18/22

Clock Cycle 3375:
 Current CPU Blocking $t0
(lw, 476, $t0, 18, 22, 916, )
Completed 19/22

Clock Cycle 3376:
 Current CPU Blocking $t0
(lw, 476, $t0, 19, 22, 916, )
Completed 20/22

Clock Cycle 3377:
 Current CPU Blocking $t0
(lw, 476, $t0, 20, 22, 916, )
Completed 21/22

Clock Cycle 3378:
 Current CPU Blocking $t0
(lw, 476, $t0, 21, 22, 916, )
Completed 22/22
$t0 = 0
Finished Instruction lw 476 $t0 on Line 916

Clock Cycle 3379:
 Current CPU Blocking $t0

sub$t0,$t1,$t2
$t0 = 1589

Clock Cycle 3380:
 Current CPU Blocking 

addi$t1,$t2,2584
$t1 = 995

Clock Cycle 3381:
 Current CPU Blocking 

addi$t0,$t2,1532
$t0 = -57

Clock Cycle 3382:
 Current CPU Blocking 

sub$t4,$t2,$t4
$t4 = -1589

Clock Cycle 3383:
 Current CPU Blocking 

mul$t1,$t1,$t2
$t1 = -1581055

Clock Cycle 3384:
 Current CPU Blocking 

slt$t1,$t1,$t2
$t1 = 1

Clock Cycle 3385:
 Current CPU Blocking 

add$t1,$t3,$t3
$t1 = 0

Clock Cycle 3386:
 Current CPU Blocking 

slt$t4,$t1,$t2
$t4 = 0

Clock Cycle 3387:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1804 0 on Line 927

Clock Cycle 3388:
 Current CPU Blocking 
(sw, 1804, 0, 0, 0, 927, )
Started sw 1804 0 on Line 927
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt$t2,$t0,$t2
$t2 = 0

Clock Cycle 3389:
 Current CPU Blocking 
(sw, 1804, 0, 1, 12, 927, )
Completed 2/12
slt$t1,$t3,$t1
$t1 = 0

Clock Cycle 3390:
 Current CPU Blocking 
(sw, 1804, 0, 2, 12, 927, )
Completed 3/12
DRAM Request(Write) Issued for sw 1628 0 on Line 930

Clock Cycle 3391:
 Current CPU Blocking 
(sw, 1804, 0, 3, 12, 927, )(sw, 1628, 0, 0, 0, 930, )
Completed 4/12
sub$t3,$t0,$t1
$t3 = -57

Clock Cycle 3392:
 Current CPU Blocking 
(sw, 1804, 0, 4, 12, 927, )(sw, 1628, 0, 0, 0, 930, )
Completed 5/12
mul$t1,$t1,$t0
$t1 = 0

Clock Cycle 3393:
 Current CPU Blocking 
(sw, 1804, 0, 5, 12, 927, )(sw, 1628, 0, 0, 0, 930, )
Completed 6/12
DRAM Request(Read) Issued for lw 2988 $t3 on Line 933

Clock Cycle 3394:
 Current CPU Blocking 
(sw, 1804, 0, 6, 12, 927, )(sw, 1628, 0, 0, 0, 930, )(lw, 2988, $t3, 0, 0, 933, )
Completed 7/12
DRAM Request(Write) Issued for sw 3036 0 on Line 934

Clock Cycle 3395:
 Current CPU Blocking 
(sw, 1804, 0, 7, 12, 927, )(sw, 1628, 0, 0, 0, 930, )(lw, 2988, $t3, 0, 0, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 8/12
slt$t2,$t4,$t1
$t2 = 0

Clock Cycle 3396:
 Current CPU Blocking 
(sw, 1804, 0, 8, 12, 927, )(sw, 1628, 0, 0, 0, 930, )(lw, 2988, $t3, 0, 0, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 9/12
slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 3397:
 Current CPU Blocking 
(sw, 1804, 0, 9, 12, 927, )(sw, 1628, 0, 0, 0, 930, )(lw, 2988, $t3, 0, 0, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 10/12

Clock Cycle 3398:
 Current CPU Blocking $t3
(sw, 1804, 0, 10, 12, 927, )(sw, 1628, 0, 0, 0, 930, )(lw, 2988, $t3, 0, 0, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 11/12

Clock Cycle 3399:
 Current CPU Blocking $t3
(sw, 1804, 0, 11, 12, 927, )(sw, 1628, 0, 0, 0, 930, )(lw, 2988, $t3, 0, 0, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 12/12
Finished Instruction sw 1804 0 on Line 927

Clock Cycle 3400:
 Current CPU Blocking $t3
(sw, 1628, 0, 0, 0, 930, )(lw, 2988, $t3, 0, 0, 933, )(sw, 3036, 0, 0, 0, 934, )
Started sw 1628 0 on Line 930
Completed 1/2

Clock Cycle 3401:
 Current CPU Blocking $t3
(sw, 1628, 0, 1, 2, 930, )(lw, 2988, $t3, 0, 0, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 2/2
Finished Instruction sw 1628 0 on Line 930

Clock Cycle 3402:
 Current CPU Blocking $t3
(lw, 2988, $t3, 0, 0, 933, )(sw, 3036, 0, 0, 0, 934, )
Started lw 2988 $t3 on Line 933
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3403:
 Current CPU Blocking $t3
(lw, 2988, $t3, 1, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 2/22

Clock Cycle 3404:
 Current CPU Blocking $t3
(lw, 2988, $t3, 2, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 3/22

Clock Cycle 3405:
 Current CPU Blocking $t3
(lw, 2988, $t3, 3, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 4/22

Clock Cycle 3406:
 Current CPU Blocking $t3
(lw, 2988, $t3, 4, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 5/22

Clock Cycle 3407:
 Current CPU Blocking $t3
(lw, 2988, $t3, 5, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 6/22

Clock Cycle 3408:
 Current CPU Blocking $t3
(lw, 2988, $t3, 6, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 7/22

Clock Cycle 3409:
 Current CPU Blocking $t3
(lw, 2988, $t3, 7, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 8/22

Clock Cycle 3410:
 Current CPU Blocking $t3
(lw, 2988, $t3, 8, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 9/22

Clock Cycle 3411:
 Current CPU Blocking $t3
(lw, 2988, $t3, 9, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 10/22

Clock Cycle 3412:
 Current CPU Blocking $t3
(lw, 2988, $t3, 10, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 11/22

Clock Cycle 3413:
 Current CPU Blocking $t3
(lw, 2988, $t3, 11, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 12/22

Clock Cycle 3414:
 Current CPU Blocking $t3
(lw, 2988, $t3, 12, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 13/22

Clock Cycle 3415:
 Current CPU Blocking $t3
(lw, 2988, $t3, 13, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 14/22

Clock Cycle 3416:
 Current CPU Blocking $t3
(lw, 2988, $t3, 14, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 15/22

Clock Cycle 3417:
 Current CPU Blocking $t3
(lw, 2988, $t3, 15, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 16/22

Clock Cycle 3418:
 Current CPU Blocking $t3
(lw, 2988, $t3, 16, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 17/22

Clock Cycle 3419:
 Current CPU Blocking $t3
(lw, 2988, $t3, 17, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 18/22

Clock Cycle 3420:
 Current CPU Blocking $t3
(lw, 2988, $t3, 18, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 19/22

Clock Cycle 3421:
 Current CPU Blocking $t3
(lw, 2988, $t3, 19, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 20/22

Clock Cycle 3422:
 Current CPU Blocking $t3
(lw, 2988, $t3, 20, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 21/22

Clock Cycle 3423:
 Current CPU Blocking $t3
(lw, 2988, $t3, 21, 22, 933, )(sw, 3036, 0, 0, 0, 934, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2988 $t3 on Line 933

Clock Cycle 3424:
 Current CPU Blocking $t3
(sw, 3036, 0, 0, 0, 934, )
Started sw 3036 0 on Line 934
Completed 1/2
mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 3425:
 Current CPU Blocking 
(sw, 3036, 0, 1, 2, 934, )
Completed 2/2
Finished Instruction sw 3036 0 on Line 934
sub$t1,$t3,$t0
$t1 = 57

Clock Cycle 3426:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3472 0 on Line 939

Clock Cycle 3427:
 Current CPU Blocking 
(sw, 3472, 0, 0, 0, 939, )
Started sw 3472 0 on Line 939
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1292 0 on Line 940

Clock Cycle 3428:
 Current CPU Blocking 
(sw, 3472, 0, 1, 22, 939, )(sw, 1292, 0, 0, 0, 940, )
Completed 2/22
DRAM Request(Read) Issued for lw 2184 $t1 on Line 941

Clock Cycle 3429:
 Current CPU Blocking 
(sw, 3472, 0, 2, 22, 939, )(sw, 1292, 0, 0, 0, 940, )(lw, 2184, $t1, 0, 0, 941, )
Completed 3/22
add$t4,$t0,$t0
$t4 = -114

Clock Cycle 3430:
 Current CPU Blocking 
(sw, 3472, 0, 3, 22, 939, )(sw, 1292, 0, 0, 0, 940, )(lw, 2184, $t1, 0, 0, 941, )
Completed 4/22
DRAM Request(Write) Issued for sw 1648 0 on Line 943

Clock Cycle 3431:
 Current CPU Blocking 
(sw, 3472, 0, 4, 22, 939, )(sw, 1292, 0, 0, 0, 940, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1648, 0, 0, 0, 943, )
Completed 5/22
addi$t4,$t0,1440
$t4 = 1383

Clock Cycle 3432:
 Current CPU Blocking 
(sw, 3472, 0, 5, 22, 939, )(sw, 1292, 0, 0, 0, 940, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1648, 0, 0, 0, 943, )
Completed 6/22
DRAM Request(Write) Issued for sw 2868 -57 on Line 945

Clock Cycle 3433:
 Current CPU Blocking 
(sw, 3472, 0, 6, 22, 939, )(sw, 1292, 0, 0, 0, 940, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )
Completed 7/22
DRAM Request(Read) Issued for lw 1364 $t3 on Line 946

Clock Cycle 3434:
 Current CPU Blocking 
(sw, 3472, 0, 7, 22, 939, )(sw, 1292, 0, 0, 0, 940, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 8/22

Clock Cycle 3435:
 Current CPU Blocking $t1
(sw, 3472, 0, 8, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 9/22

Clock Cycle 3436:
 Current CPU Blocking $t1
(sw, 3472, 0, 9, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 10/22

Clock Cycle 3437:
 Current CPU Blocking $t1
(sw, 3472, 0, 10, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 11/22

Clock Cycle 3438:
 Current CPU Blocking $t1
(sw, 3472, 0, 11, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 12/22

Clock Cycle 3439:
 Current CPU Blocking $t1
(sw, 3472, 0, 12, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 13/22

Clock Cycle 3440:
 Current CPU Blocking $t1
(sw, 3472, 0, 13, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 14/22

Clock Cycle 3441:
 Current CPU Blocking $t1
(sw, 3472, 0, 14, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 15/22

Clock Cycle 3442:
 Current CPU Blocking $t1
(sw, 3472, 0, 15, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 16/22

Clock Cycle 3443:
 Current CPU Blocking $t1
(sw, 3472, 0, 16, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 17/22

Clock Cycle 3444:
 Current CPU Blocking $t1
(sw, 3472, 0, 17, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 18/22

Clock Cycle 3445:
 Current CPU Blocking $t1
(sw, 3472, 0, 18, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 19/22

Clock Cycle 3446:
 Current CPU Blocking $t1
(sw, 3472, 0, 19, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 20/22

Clock Cycle 3447:
 Current CPU Blocking $t1
(sw, 3472, 0, 20, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 21/22

Clock Cycle 3448:
 Current CPU Blocking $t1
(sw, 3472, 0, 21, 22, 939, )(lw, 2184, $t1, 0, 0, 941, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(sw, 2868, -57, 0, 0, 945, )(lw, 1364, $t3, 0, 0, 946, )
Completed 22/22
Finished Instruction sw 3472 0 on Line 939

Clock Cycle 3449:
 Current CPU Blocking $t1
(lw, 2184, $t1, 0, 0, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Started lw 2184 $t1 on Line 941
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3450:
 Current CPU Blocking $t1
(lw, 2184, $t1, 1, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 2/22

Clock Cycle 3451:
 Current CPU Blocking $t1
(lw, 2184, $t1, 2, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 3/22

Clock Cycle 3452:
 Current CPU Blocking $t1
(lw, 2184, $t1, 3, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 4/22

Clock Cycle 3453:
 Current CPU Blocking $t1
(lw, 2184, $t1, 4, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 5/22

Clock Cycle 3454:
 Current CPU Blocking $t1
(lw, 2184, $t1, 5, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 6/22

Clock Cycle 3455:
 Current CPU Blocking $t1
(lw, 2184, $t1, 6, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 7/22

Clock Cycle 3456:
 Current CPU Blocking $t1
(lw, 2184, $t1, 7, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 8/22

Clock Cycle 3457:
 Current CPU Blocking $t1
(lw, 2184, $t1, 8, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 9/22

Clock Cycle 3458:
 Current CPU Blocking $t1
(lw, 2184, $t1, 9, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 10/22

Clock Cycle 3459:
 Current CPU Blocking $t1
(lw, 2184, $t1, 10, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 11/22

Clock Cycle 3460:
 Current CPU Blocking $t1
(lw, 2184, $t1, 11, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 12/22

Clock Cycle 3461:
 Current CPU Blocking $t1
(lw, 2184, $t1, 12, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 13/22

Clock Cycle 3462:
 Current CPU Blocking $t1
(lw, 2184, $t1, 13, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 14/22

Clock Cycle 3463:
 Current CPU Blocking $t1
(lw, 2184, $t1, 14, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 15/22

Clock Cycle 3464:
 Current CPU Blocking $t1
(lw, 2184, $t1, 15, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 16/22

Clock Cycle 3465:
 Current CPU Blocking $t1
(lw, 2184, $t1, 16, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 17/22

Clock Cycle 3466:
 Current CPU Blocking $t1
(lw, 2184, $t1, 17, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 18/22

Clock Cycle 3467:
 Current CPU Blocking $t1
(lw, 2184, $t1, 18, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 19/22

Clock Cycle 3468:
 Current CPU Blocking $t1
(lw, 2184, $t1, 19, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 20/22

Clock Cycle 3469:
 Current CPU Blocking $t1
(lw, 2184, $t1, 20, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 21/22

Clock Cycle 3470:
 Current CPU Blocking $t1
(lw, 2184, $t1, 21, 22, 941, )(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2184 $t1 on Line 941

Clock Cycle 3471:
 Current CPU Blocking $t1
(sw, 2868, -57, 0, 0, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Started sw 2868 -57 on Line 945
Completed 1/2
sub$t1,$t2,$t0
$t1 = 57

Clock Cycle 3472:
 Current CPU Blocking 
(sw, 2868, -57, 1, 2, 945, )(sw, 1292, 0, 0, 0, 940, )(sw, 1648, 0, 0, 0, 943, )(lw, 1364, $t3, 0, 0, 946, )
Completed 2/2
Finished Instruction sw 2868 -57 on Line 945

Clock Cycle 3473:
 Current CPU Blocking $t3
(sw, 1292, 0, 0, 0, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Started sw 1292 0 on Line 940
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3474:
 Current CPU Blocking $t3
(sw, 1292, 0, 1, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 2/22

Clock Cycle 3475:
 Current CPU Blocking $t3
(sw, 1292, 0, 2, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 3/22

Clock Cycle 3476:
 Current CPU Blocking $t3
(sw, 1292, 0, 3, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 4/22

Clock Cycle 3477:
 Current CPU Blocking $t3
(sw, 1292, 0, 4, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 5/22

Clock Cycle 3478:
 Current CPU Blocking $t3
(sw, 1292, 0, 5, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 6/22

Clock Cycle 3479:
 Current CPU Blocking $t3
(sw, 1292, 0, 6, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 7/22

Clock Cycle 3480:
 Current CPU Blocking $t3
(sw, 1292, 0, 7, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 8/22

Clock Cycle 3481:
 Current CPU Blocking $t3
(sw, 1292, 0, 8, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 9/22

Clock Cycle 3482:
 Current CPU Blocking $t3
(sw, 1292, 0, 9, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 10/22
Memory at 2868 = -57

Clock Cycle 3483:
 Current CPU Blocking $t3
(sw, 1292, 0, 10, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 11/22

Clock Cycle 3484:
 Current CPU Blocking $t3
(sw, 1292, 0, 11, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 12/22

Clock Cycle 3485:
 Current CPU Blocking $t3
(sw, 1292, 0, 12, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 13/22

Clock Cycle 3486:
 Current CPU Blocking $t3
(sw, 1292, 0, 13, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 14/22

Clock Cycle 3487:
 Current CPU Blocking $t3
(sw, 1292, 0, 14, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 15/22

Clock Cycle 3488:
 Current CPU Blocking $t3
(sw, 1292, 0, 15, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 16/22

Clock Cycle 3489:
 Current CPU Blocking $t3
(sw, 1292, 0, 16, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 17/22

Clock Cycle 3490:
 Current CPU Blocking $t3
(sw, 1292, 0, 17, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 18/22

Clock Cycle 3491:
 Current CPU Blocking $t3
(sw, 1292, 0, 18, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 19/22

Clock Cycle 3492:
 Current CPU Blocking $t3
(sw, 1292, 0, 19, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 20/22

Clock Cycle 3493:
 Current CPU Blocking $t3
(sw, 1292, 0, 20, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 21/22

Clock Cycle 3494:
 Current CPU Blocking $t3
(sw, 1292, 0, 21, 22, 940, )(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 22/22
Finished Instruction sw 1292 0 on Line 940

Clock Cycle 3495:
 Current CPU Blocking $t3
(lw, 1364, $t3, 0, 0, 946, )(sw, 1648, 0, 0, 0, 943, )
Started lw 1364 $t3 on Line 946
Completed 1/2

Clock Cycle 3496:
 Current CPU Blocking $t3
(lw, 1364, $t3, 1, 2, 946, )(sw, 1648, 0, 0, 0, 943, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1364 $t3 on Line 946

Clock Cycle 3497:
 Current CPU Blocking $t3
(sw, 1648, 0, 0, 0, 943, )
Started sw 1648 0 on Line 943
Completed 1/2
sub$t3,$t1,$t2
$t3 = 57

Clock Cycle 3498:
 Current CPU Blocking 
(sw, 1648, 0, 1, 2, 943, )
Completed 2/2
Finished Instruction sw 1648 0 on Line 943
DRAM Request(Read) Issued for lw 1768 $t3 on Line 949

Clock Cycle 3499:
 Current CPU Blocking 
(lw, 1768, $t3, 0, 0, 949, )
Started lw 1768 $t3 on Line 949
Completed 1/2

Clock Cycle 3500:
 Current CPU Blocking $t3
(lw, 1768, $t3, 1, 2, 949, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1768 $t3 on Line 949

Clock Cycle 3501:
 Current CPU Blocking $t3

mul$t3,$t2,$t4
$t3 = 0

Clock Cycle 3502:
 Current CPU Blocking 

slt$t1,$t0,$t3
$t1 = 1

Clock Cycle 3503:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1384 1 on Line 952

Clock Cycle 3504:
 Current CPU Blocking 
(sw, 1384, 1, 0, 0, 952, )
Started sw 1384 1 on Line 952
Completed 1/2
DRAM Request(Read) Issued for lw 3128 $t2 on Line 953

Clock Cycle 3505:
 Current CPU Blocking 
(sw, 1384, 1, 1, 2, 952, )(lw, 3128, $t2, 0, 0, 953, )
Completed 2/2
Finished Instruction sw 1384 1 on Line 952
DRAM Request(Read) Issued for lw 2652 $t0 on Line 954

Clock Cycle 3506:
 Current CPU Blocking 
(lw, 3128, $t2, 0, 0, 953, )(lw, 2652, $t0, 0, 0, 954, )
Started lw 3128 $t2 on Line 953
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2800 $t1 on Line 955

Clock Cycle 3507:
 Current CPU Blocking 
(lw, 3128, $t2, 1, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 2/22

Clock Cycle 3508:
 Current CPU Blocking $t1
(lw, 3128, $t2, 2, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 3/22

Clock Cycle 3509:
 Current CPU Blocking $t1
(lw, 3128, $t2, 3, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 4/22

Clock Cycle 3510:
 Current CPU Blocking $t1
(lw, 3128, $t2, 4, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 5/22

Clock Cycle 3511:
 Current CPU Blocking $t1
(lw, 3128, $t2, 5, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 6/22

Clock Cycle 3512:
 Current CPU Blocking $t1
(lw, 3128, $t2, 6, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 7/22

Clock Cycle 3513:
 Current CPU Blocking $t1
(lw, 3128, $t2, 7, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 8/22

Clock Cycle 3514:
 Current CPU Blocking $t1
(lw, 3128, $t2, 8, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 9/22

Clock Cycle 3515:
 Current CPU Blocking $t1
(lw, 3128, $t2, 9, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 10/22
Memory at 1384 = 1

Clock Cycle 3516:
 Current CPU Blocking $t1
(lw, 3128, $t2, 10, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 11/22

Clock Cycle 3517:
 Current CPU Blocking $t1
(lw, 3128, $t2, 11, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 12/22

Clock Cycle 3518:
 Current CPU Blocking $t1
(lw, 3128, $t2, 12, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 13/22

Clock Cycle 3519:
 Current CPU Blocking $t1
(lw, 3128, $t2, 13, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 14/22

Clock Cycle 3520:
 Current CPU Blocking $t1
(lw, 3128, $t2, 14, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 15/22

Clock Cycle 3521:
 Current CPU Blocking $t1
(lw, 3128, $t2, 15, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 16/22

Clock Cycle 3522:
 Current CPU Blocking $t1
(lw, 3128, $t2, 16, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 17/22

Clock Cycle 3523:
 Current CPU Blocking $t1
(lw, 3128, $t2, 17, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 18/22

Clock Cycle 3524:
 Current CPU Blocking $t1
(lw, 3128, $t2, 18, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 19/22

Clock Cycle 3525:
 Current CPU Blocking $t1
(lw, 3128, $t2, 19, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 20/22

Clock Cycle 3526:
 Current CPU Blocking $t1
(lw, 3128, $t2, 20, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 21/22

Clock Cycle 3527:
 Current CPU Blocking $t1
(lw, 3128, $t2, 21, 22, 953, )(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3128 $t2 on Line 953

Clock Cycle 3528:
 Current CPU Blocking $t1
(lw, 2652, $t0, 0, 0, 954, )(lw, 2800, $t1, 0, 0, 955, )
Started lw 2652 $t0 on Line 954
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 3529:
 Current CPU Blocking $t1
(lw, 2652, $t0, 1, 12, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 2/12

Clock Cycle 3530:
 Current CPU Blocking $t1
(lw, 2652, $t0, 2, 12, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 3/12

Clock Cycle 3531:
 Current CPU Blocking $t1
(lw, 2652, $t0, 3, 12, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 4/12

Clock Cycle 3532:
 Current CPU Blocking $t1
(lw, 2652, $t0, 4, 12, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 5/12

Clock Cycle 3533:
 Current CPU Blocking $t1
(lw, 2652, $t0, 5, 12, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 6/12

Clock Cycle 3534:
 Current CPU Blocking $t1
(lw, 2652, $t0, 6, 12, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 7/12

Clock Cycle 3535:
 Current CPU Blocking $t1
(lw, 2652, $t0, 7, 12, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 8/12

Clock Cycle 3536:
 Current CPU Blocking $t1
(lw, 2652, $t0, 8, 12, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 9/12

Clock Cycle 3537:
 Current CPU Blocking $t1
(lw, 2652, $t0, 9, 12, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 10/12

Clock Cycle 3538:
 Current CPU Blocking $t1
(lw, 2652, $t0, 10, 12, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 11/12

Clock Cycle 3539:
 Current CPU Blocking $t1
(lw, 2652, $t0, 11, 12, 954, )(lw, 2800, $t1, 0, 0, 955, )
Completed 12/12
$t0 = 0
Finished Instruction lw 2652 $t0 on Line 954

Clock Cycle 3540:
 Current CPU Blocking $t1
(lw, 2800, $t1, 0, 0, 955, )
Started lw 2800 $t1 on Line 955
Completed 1/2

Clock Cycle 3541:
 Current CPU Blocking $t1
(lw, 2800, $t1, 1, 2, 955, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2800 $t1 on Line 955

Clock Cycle 3542:
 Current CPU Blocking $t1

add$t1,$t2,$t4
$t1 = 1383

Clock Cycle 3543:
 Current CPU Blocking 

add$t1,$t0,$t4
$t1 = 1383

Clock Cycle 3544:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 520 $t4 on Line 958

Clock Cycle 3545:
 Current CPU Blocking 
(lw, 520, $t4, 0, 0, 958, )
Started lw 520 $t4 on Line 958
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub$t0,$t3,$t0
$t0 = 0

Clock Cycle 3546:
 Current CPU Blocking 
(lw, 520, $t4, 1, 12, 958, )
Completed 2/12

Clock Cycle 3547:
 Current CPU Blocking $t4
(lw, 520, $t4, 2, 12, 958, )
Completed 3/12

Clock Cycle 3548:
 Current CPU Blocking $t4
(lw, 520, $t4, 3, 12, 958, )
Completed 4/12

Clock Cycle 3549:
 Current CPU Blocking $t4
(lw, 520, $t4, 4, 12, 958, )
Completed 5/12

Clock Cycle 3550:
 Current CPU Blocking $t4
(lw, 520, $t4, 5, 12, 958, )
Completed 6/12

Clock Cycle 3551:
 Current CPU Blocking $t4
(lw, 520, $t4, 6, 12, 958, )
Completed 7/12

Clock Cycle 3552:
 Current CPU Blocking $t4
(lw, 520, $t4, 7, 12, 958, )
Completed 8/12

Clock Cycle 3553:
 Current CPU Blocking $t4
(lw, 520, $t4, 8, 12, 958, )
Completed 9/12

Clock Cycle 3554:
 Current CPU Blocking $t4
(lw, 520, $t4, 9, 12, 958, )
Completed 10/12

Clock Cycle 3555:
 Current CPU Blocking $t4
(lw, 520, $t4, 10, 12, 958, )
Completed 11/12

Clock Cycle 3556:
 Current CPU Blocking $t4
(lw, 520, $t4, 11, 12, 958, )
Completed 12/12
$t4 = 0
Finished Instruction lw 520 $t4 on Line 958

Clock Cycle 3557:
 Current CPU Blocking $t4

slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 3558:
 Current CPU Blocking 

slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 3559:
 Current CPU Blocking 

add$t3,$t1,$t3
$t3 = 1383

Clock Cycle 3560:
 Current CPU Blocking 

mul$t3,$t0,$t3
$t3 = 0

Clock Cycle 3561:
 Current CPU Blocking 

addi$t0,$t1,752
$t0 = 2135

Clock Cycle 3562:
 Current CPU Blocking 

mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 3563:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1816 $t0 on Line 966

Clock Cycle 3564:
 Current CPU Blocking 
(lw, 1816, $t0, 0, 0, 966, )
Started lw 1816 $t0 on Line 966
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub$t4,$t3,$t2
$t4 = 0

Clock Cycle 3565:
 Current CPU Blocking 
(lw, 1816, $t0, 1, 12, 966, )
Completed 2/12
DRAM Request(Read) Issued for lw 760 $t2 on Line 968

Clock Cycle 3566:
 Current CPU Blocking 
(lw, 1816, $t0, 2, 12, 966, )(lw, 760, $t2, 0, 0, 968, )
Completed 3/12

Clock Cycle 3567:
 Current CPU Blocking $t0
(lw, 1816, $t0, 3, 12, 966, )(lw, 760, $t2, 0, 0, 968, )
Completed 4/12

Clock Cycle 3568:
 Current CPU Blocking $t0
(lw, 1816, $t0, 4, 12, 966, )(lw, 760, $t2, 0, 0, 968, )
Completed 5/12

Clock Cycle 3569:
 Current CPU Blocking $t0
(lw, 1816, $t0, 5, 12, 966, )(lw, 760, $t2, 0, 0, 968, )
Completed 6/12

Clock Cycle 3570:
 Current CPU Blocking $t0
(lw, 1816, $t0, 6, 12, 966, )(lw, 760, $t2, 0, 0, 968, )
Completed 7/12

Clock Cycle 3571:
 Current CPU Blocking $t0
(lw, 1816, $t0, 7, 12, 966, )(lw, 760, $t2, 0, 0, 968, )
Completed 8/12

Clock Cycle 3572:
 Current CPU Blocking $t0
(lw, 1816, $t0, 8, 12, 966, )(lw, 760, $t2, 0, 0, 968, )
Completed 9/12

Clock Cycle 3573:
 Current CPU Blocking $t0
(lw, 1816, $t0, 9, 12, 966, )(lw, 760, $t2, 0, 0, 968, )
Completed 10/12

Clock Cycle 3574:
 Current CPU Blocking $t0
(lw, 1816, $t0, 10, 12, 966, )(lw, 760, $t2, 0, 0, 968, )
Completed 11/12

Clock Cycle 3575:
 Current CPU Blocking $t0
(lw, 1816, $t0, 11, 12, 966, )(lw, 760, $t2, 0, 0, 968, )
Completed 12/12
$t0 = -1612
Finished Instruction lw 1816 $t0 on Line 966

Clock Cycle 3576:
 Current CPU Blocking $t0
(lw, 760, $t2, 0, 0, 968, )
Started lw 760 $t2 on Line 968
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3577:
 Current CPU Blocking $t2
(lw, 760, $t2, 1, 12, 968, )
Completed 2/12

Clock Cycle 3578:
 Current CPU Blocking $t2
(lw, 760, $t2, 2, 12, 968, )
Completed 3/12

Clock Cycle 3579:
 Current CPU Blocking $t2
(lw, 760, $t2, 3, 12, 968, )
Completed 4/12

Clock Cycle 3580:
 Current CPU Blocking $t2
(lw, 760, $t2, 4, 12, 968, )
Completed 5/12

Clock Cycle 3581:
 Current CPU Blocking $t2
(lw, 760, $t2, 5, 12, 968, )
Completed 6/12

Clock Cycle 3582:
 Current CPU Blocking $t2
(lw, 760, $t2, 6, 12, 968, )
Completed 7/12

Clock Cycle 3583:
 Current CPU Blocking $t2
(lw, 760, $t2, 7, 12, 968, )
Completed 8/12

Clock Cycle 3584:
 Current CPU Blocking $t2
(lw, 760, $t2, 8, 12, 968, )
Completed 9/12

Clock Cycle 3585:
 Current CPU Blocking $t2
(lw, 760, $t2, 9, 12, 968, )
Completed 10/12

Clock Cycle 3586:
 Current CPU Blocking $t2
(lw, 760, $t2, 10, 12, 968, )
Completed 11/12

Clock Cycle 3587:
 Current CPU Blocking $t2
(lw, 760, $t2, 11, 12, 968, )
Completed 12/12
$t2 = 4708
Finished Instruction lw 760 $t2 on Line 968

Clock Cycle 3588:
 Current CPU Blocking $t2

mul$t0,$t2,$t3
$t0 = 0

Clock Cycle 3589:
 Current CPU Blocking 

addi$t4,$t2,880
$t4 = 5588

Clock Cycle 3590:
 Current CPU Blocking 

add$t0,$t4,$t4
$t0 = 11176

Clock Cycle 3591:
 Current CPU Blocking 

slt$t0,$t0,$t3
$t0 = 0

Clock Cycle 3592:
 Current CPU Blocking 

sub$t4,$t1,$t2
$t4 = -3325

Clock Cycle 3593:
 Current CPU Blocking 

mul$t3,$t1,$t3
$t3 = 0

Clock Cycle 3594:
 Current CPU Blocking 

slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 3595:
 Current CPU Blocking 

slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 3596:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2524 $t2 on Line 977

Clock Cycle 3597:
 Current CPU Blocking 
(lw, 2524, $t2, 0, 0, 977, )
Started lw 2524 $t2 on Line 977
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t1,$t4,$t0
$t1 = 1

Clock Cycle 3598:
 Current CPU Blocking 
(lw, 2524, $t2, 1, 12, 977, )
Completed 2/12
mul$t3,$t0,$t0
$t3 = 0

Clock Cycle 3599:
 Current CPU Blocking 
(lw, 2524, $t2, 2, 12, 977, )
Completed 3/12

Clock Cycle 3600:
 Current CPU Blocking $t2
(lw, 2524, $t2, 3, 12, 977, )
Completed 4/12

Clock Cycle 3601:
 Current CPU Blocking $t2
(lw, 2524, $t2, 4, 12, 977, )
Completed 5/12

Clock Cycle 3602:
 Current CPU Blocking $t2
(lw, 2524, $t2, 5, 12, 977, )
Completed 6/12

Clock Cycle 3603:
 Current CPU Blocking $t2
(lw, 2524, $t2, 6, 12, 977, )
Completed 7/12

Clock Cycle 3604:
 Current CPU Blocking $t2
(lw, 2524, $t2, 7, 12, 977, )
Completed 8/12

Clock Cycle 3605:
 Current CPU Blocking $t2
(lw, 2524, $t2, 8, 12, 977, )
Completed 9/12

Clock Cycle 3606:
 Current CPU Blocking $t2
(lw, 2524, $t2, 9, 12, 977, )
Completed 10/12

Clock Cycle 3607:
 Current CPU Blocking $t2
(lw, 2524, $t2, 10, 12, 977, )
Completed 11/12

Clock Cycle 3608:
 Current CPU Blocking $t2
(lw, 2524, $t2, 11, 12, 977, )
Completed 12/12
$t2 = 0
Finished Instruction lw 2524 $t2 on Line 977

Clock Cycle 3609:
 Current CPU Blocking $t2

DRAM Request(Read) Issued for lw 2540 $t2 on Line 980

Clock Cycle 3610:
 Current CPU Blocking 
(lw, 2540, $t2, 0, 0, 980, )
Started lw 2540 $t2 on Line 980
Completed 1/2
DRAM Request(Read) Issued for lw 1008 $t1 on Line 981

Clock Cycle 3611:
 Current CPU Blocking 
(lw, 2540, $t2, 1, 2, 980, )(lw, 1008, $t1, 0, 0, 981, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2540 $t2 on Line 980
addi$t4,$t3,2688
$t4 = 2688

Clock Cycle 3612:
 Current CPU Blocking 
(lw, 1008, $t1, 0, 0, 981, )
Started lw 1008 $t1 on Line 981
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3613:
 Current CPU Blocking $t1
(lw, 1008, $t1, 1, 12, 981, )
Completed 2/12

Clock Cycle 3614:
 Current CPU Blocking $t1
(lw, 1008, $t1, 2, 12, 981, )
Completed 3/12

Clock Cycle 3615:
 Current CPU Blocking $t1
(lw, 1008, $t1, 3, 12, 981, )
Completed 4/12

Clock Cycle 3616:
 Current CPU Blocking $t1
(lw, 1008, $t1, 4, 12, 981, )
Completed 5/12

Clock Cycle 3617:
 Current CPU Blocking $t1
(lw, 1008, $t1, 5, 12, 981, )
Completed 6/12

Clock Cycle 3618:
 Current CPU Blocking $t1
(lw, 1008, $t1, 6, 12, 981, )
Completed 7/12

Clock Cycle 3619:
 Current CPU Blocking $t1
(lw, 1008, $t1, 7, 12, 981, )
Completed 8/12

Clock Cycle 3620:
 Current CPU Blocking $t1
(lw, 1008, $t1, 8, 12, 981, )
Completed 9/12

Clock Cycle 3621:
 Current CPU Blocking $t1
(lw, 1008, $t1, 9, 12, 981, )
Completed 10/12

Clock Cycle 3622:
 Current CPU Blocking $t1
(lw, 1008, $t1, 10, 12, 981, )
Completed 11/12

Clock Cycle 3623:
 Current CPU Blocking $t1
(lw, 1008, $t1, 11, 12, 981, )
Completed 12/12
$t1 = 0
Finished Instruction lw 1008 $t1 on Line 981

Clock Cycle 3624:
 Current CPU Blocking $t1

sub$t0,$t2,$t1
$t0 = 0

Clock Cycle 3625:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2156 $t1 on Line 984

Clock Cycle 3626:
 Current CPU Blocking 
(lw, 2156, $t1, 0, 0, 984, )
Started lw 2156 $t1 on Line 984
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 3627:
 Current CPU Blocking $t1
(lw, 2156, $t1, 1, 12, 984, )
Completed 2/12

Clock Cycle 3628:
 Current CPU Blocking $t1
(lw, 2156, $t1, 2, 12, 984, )
Completed 3/12

Clock Cycle 3629:
 Current CPU Blocking $t1
(lw, 2156, $t1, 3, 12, 984, )
Completed 4/12

Clock Cycle 3630:
 Current CPU Blocking $t1
(lw, 2156, $t1, 4, 12, 984, )
Completed 5/12

Clock Cycle 3631:
 Current CPU Blocking $t1
(lw, 2156, $t1, 5, 12, 984, )
Completed 6/12

Clock Cycle 3632:
 Current CPU Blocking $t1
(lw, 2156, $t1, 6, 12, 984, )
Completed 7/12

Clock Cycle 3633:
 Current CPU Blocking $t1
(lw, 2156, $t1, 7, 12, 984, )
Completed 8/12

Clock Cycle 3634:
 Current CPU Blocking $t1
(lw, 2156, $t1, 8, 12, 984, )
Completed 9/12

Clock Cycle 3635:
 Current CPU Blocking $t1
(lw, 2156, $t1, 9, 12, 984, )
Completed 10/12

Clock Cycle 3636:
 Current CPU Blocking $t1
(lw, 2156, $t1, 10, 12, 984, )
Completed 11/12

Clock Cycle 3637:
 Current CPU Blocking $t1
(lw, 2156, $t1, 11, 12, 984, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2156 $t1 on Line 984

Clock Cycle 3638:
 Current CPU Blocking $t1

mul$t1,$t4,$t3
$t1 = 0

Clock Cycle 3639:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2624 $t3 on Line 986

Clock Cycle 3640:
 Current CPU Blocking 
(lw, 2624, $t3, 0, 0, 986, )
Started lw 2624 $t3 on Line 986
Completed 1/2
addi$t1,$t2,2096
$t1 = 2096

Clock Cycle 3641:
 Current CPU Blocking 
(lw, 2624, $t3, 1, 2, 986, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2624 $t3 on Line 986
DRAM Request(Read) Issued for lw 2532 $t1 on Line 988

Clock Cycle 3642:
 Current CPU Blocking 
(lw, 2532, $t1, 0, 0, 988, )
Started lw 2532 $t1 on Line 988
Completed 1/2

Clock Cycle 3643:
 Current CPU Blocking $t1
(lw, 2532, $t1, 1, 2, 988, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2532 $t1 on Line 988

Clock Cycle 3644:
 Current CPU Blocking $t1

addi$t1,$t0,2588
$t1 = 2588

Clock Cycle 3645:
 Current CPU Blocking 

addi$t3,$t3,2432
$t3 = 2432

Clock Cycle 3646:
 Current CPU Blocking 

sub$t3,$t3,$t2
$t3 = 2432

Clock Cycle 3647:
 Current CPU Blocking 

slt$t3,$t0,$t2
$t3 = 0

Clock Cycle 3648:
 Current CPU Blocking 

add$t0,$t1,$t3
$t0 = 2588

Clock Cycle 3649:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 256 2588 on Line 994

Clock Cycle 3650:
 Current CPU Blocking 
(sw, 256, 2588, 0, 0, 994, )
Started sw 256 2588 on Line 994
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add$t0,$t0,$t2
$t0 = 2588

Clock Cycle 3651:
 Current CPU Blocking 
(sw, 256, 2588, 1, 12, 994, )
Completed 2/12
mul$t3,$t0,$t3
$t3 = 0

Clock Cycle 3652:
 Current CPU Blocking 
(sw, 256, 2588, 2, 12, 994, )
Completed 3/12
sub$t0,$t1,$t1
$t0 = 0

Clock Cycle 3653:
 Current CPU Blocking 
(sw, 256, 2588, 3, 12, 994, )
Completed 4/12
addi$t2,$t1,3016
$t2 = 5604

Clock Cycle 3654:
 Current CPU Blocking 
(sw, 256, 2588, 4, 12, 994, )
Completed 5/12
mul$t4,$t1,$t0
$t4 = 0

Clock Cycle 3655:
 Current CPU Blocking 
(sw, 256, 2588, 5, 12, 994, )
Completed 6/12
DRAM Request(Read) Issued for lw 2004 $t4 on Line 1000

Clock Cycle 3656:
 Current CPU Blocking 
(sw, 256, 2588, 6, 12, 994, )(lw, 2004, $t4, 0, 0, 1000, )
Completed 7/12
add$t3,$t3,$t0
$t3 = 0

Clock Cycle 3657:
 Current CPU Blocking 
(sw, 256, 2588, 7, 12, 994, )(lw, 2004, $t4, 0, 0, 1000, )
Completed 8/12
DRAM Request(Write) Issued for sw 644 0 on Line 1002

Clock Cycle 3658:
 Current CPU Blocking 
(sw, 256, 2588, 8, 12, 994, )(sw, 644, 0, 0, 0, 1002, )(lw, 2004, $t4, 0, 0, 1000, )
Completed 9/12
DRAM Request(Write) Issued for sw 788 2588 on Line 1003

Clock Cycle 3659:
 Current CPU Blocking 
(sw, 256, 2588, 9, 12, 994, )(sw, 644, 0, 0, 0, 1002, )(sw, 788, 2588, 0, 0, 1003, )(lw, 2004, $t4, 0, 0, 1000, )
Completed 10/12

Clock Cycle 3660:
 Current CPU Blocking $t4
(sw, 256, 2588, 10, 12, 994, )(sw, 644, 0, 0, 0, 1002, )(sw, 788, 2588, 0, 0, 1003, )(lw, 2004, $t4, 0, 0, 1000, )
Completed 11/12

Clock Cycle 3661:
 Current CPU Blocking $t4
(sw, 256, 2588, 11, 12, 994, )(sw, 644, 0, 0, 0, 1002, )(sw, 788, 2588, 0, 0, 1003, )(lw, 2004, $t4, 0, 0, 1000, )
Completed 12/12
Finished Instruction sw 256 2588 on Line 994

Clock Cycle 3662:
 Current CPU Blocking $t4
(sw, 644, 0, 0, 0, 1002, )(sw, 788, 2588, 0, 0, 1003, )(lw, 2004, $t4, 0, 0, 1000, )
Started sw 644 0 on Line 1002
Completed 1/2

Clock Cycle 3663:
 Current CPU Blocking $t4
(sw, 644, 0, 1, 2, 1002, )(sw, 788, 2588, 0, 0, 1003, )(lw, 2004, $t4, 0, 0, 1000, )
Completed 2/2
Finished Instruction sw 644 0 on Line 1002

Clock Cycle 3664:
 Current CPU Blocking $t4
(sw, 788, 2588, 0, 0, 1003, )(lw, 2004, $t4, 0, 0, 1000, )
Started sw 788 2588 on Line 1003
Completed 1/2

Clock Cycle 3665:
 Current CPU Blocking $t4
(sw, 788, 2588, 1, 2, 1003, )(lw, 2004, $t4, 0, 0, 1000, )
Completed 2/2
Finished Instruction sw 788 2588 on Line 1003

Clock Cycle 3666:
 Current CPU Blocking $t4
(lw, 2004, $t4, 0, 0, 1000, )
Started lw 2004 $t4 on Line 1000
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3667:
 Current CPU Blocking $t4
(lw, 2004, $t4, 1, 22, 1000, )
Completed 2/22

Clock Cycle 3668:
 Current CPU Blocking $t4
(lw, 2004, $t4, 2, 22, 1000, )
Completed 3/22

Clock Cycle 3669:
 Current CPU Blocking $t4
(lw, 2004, $t4, 3, 22, 1000, )
Completed 4/22

Clock Cycle 3670:
 Current CPU Blocking $t4
(lw, 2004, $t4, 4, 22, 1000, )
Completed 5/22

Clock Cycle 3671:
 Current CPU Blocking $t4
(lw, 2004, $t4, 5, 22, 1000, )
Completed 6/22

Clock Cycle 3672:
 Current CPU Blocking $t4
(lw, 2004, $t4, 6, 22, 1000, )
Completed 7/22

Clock Cycle 3673:
 Current CPU Blocking $t4
(lw, 2004, $t4, 7, 22, 1000, )
Completed 8/22

Clock Cycle 3674:
 Current CPU Blocking $t4
(lw, 2004, $t4, 8, 22, 1000, )
Completed 9/22

Clock Cycle 3675:
 Current CPU Blocking $t4
(lw, 2004, $t4, 9, 22, 1000, )
Completed 10/22
Memory at 256 = 2588
Memory at 788 = 2588

Clock Cycle 3676:
 Current CPU Blocking $t4
(lw, 2004, $t4, 10, 22, 1000, )
Completed 11/22

Clock Cycle 3677:
 Current CPU Blocking $t4
(lw, 2004, $t4, 11, 22, 1000, )
Completed 12/22

Clock Cycle 3678:
 Current CPU Blocking $t4
(lw, 2004, $t4, 12, 22, 1000, )
Completed 13/22

Clock Cycle 3679:
 Current CPU Blocking $t4
(lw, 2004, $t4, 13, 22, 1000, )
Completed 14/22

Clock Cycle 3680:
 Current CPU Blocking $t4
(lw, 2004, $t4, 14, 22, 1000, )
Completed 15/22

Clock Cycle 3681:
 Current CPU Blocking $t4
(lw, 2004, $t4, 15, 22, 1000, )
Completed 16/22

Clock Cycle 3682:
 Current CPU Blocking $t4
(lw, 2004, $t4, 16, 22, 1000, )
Completed 17/22

Clock Cycle 3683:
 Current CPU Blocking $t4
(lw, 2004, $t4, 17, 22, 1000, )
Completed 18/22

Clock Cycle 3684:
 Current CPU Blocking $t4
(lw, 2004, $t4, 18, 22, 1000, )
Completed 19/22

Clock Cycle 3685:
 Current CPU Blocking $t4
(lw, 2004, $t4, 19, 22, 1000, )
Completed 20/22

Clock Cycle 3686:
 Current CPU Blocking $t4
(lw, 2004, $t4, 20, 22, 1000, )
Completed 21/22

Clock Cycle 3687:
 Current CPU Blocking $t4
(lw, 2004, $t4, 21, 22, 1000, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2004 $t4 on Line 1000

Clock Cycle 3688:
 Current CPU Blocking $t4

slt$t0,$t3,$t4
$t0 = 0

Clock Cycle 3689:
 Current CPU Blocking 

sub$t4,$t0,$t3
$t4 = 0

Clock Cycle 3690:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3864 0 on Line 1006

Clock Cycle 3691:
 Current CPU Blocking 
(sw, 3864, 0, 0, 0, 1006, )
Started sw 3864 0 on Line 1006
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add$t4,$t1,$t0
$t4 = 2588

Clock Cycle 3692:
 Current CPU Blocking 
(sw, 3864, 0, 1, 12, 1006, )
Completed 2/12
mul$t1,$t1,$t1
$t1 = 6697744

Clock Cycle 3693:
 Current CPU Blocking 
(sw, 3864, 0, 2, 12, 1006, )
Completed 3/12
addi$t3,$t4,976
$t3 = 3564

Clock Cycle 3694:
 Current CPU Blocking 
(sw, 3864, 0, 3, 12, 1006, )
Completed 4/12
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 3695:
 Current CPU Blocking 
(sw, 3864, 0, 4, 12, 1006, )
Completed 5/12
slt$t0,$t2,$t0
$t0 = 0

Clock Cycle 3696:
 Current CPU Blocking 
(sw, 3864, 0, 5, 12, 1006, )
Completed 6/12
add$t4,$t0,$t0
$t4 = 0

Clock Cycle 3697:
 Current CPU Blocking 
(sw, 3864, 0, 6, 12, 1006, )
Completed 7/12
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 3698:
 Current CPU Blocking 
(sw, 3864, 0, 7, 12, 1006, )
Completed 8/12
add$t2,$t0,$t0
$t2 = 0

Clock Cycle 3699:
 Current CPU Blocking 
(sw, 3864, 0, 8, 12, 1006, )
Completed 9/12
mul$t3,$t1,$t4
$t3 = 0

Clock Cycle 3700:
 Current CPU Blocking 
(sw, 3864, 0, 9, 12, 1006, )
Completed 10/12
add$t1,$t1,$t0
$t1 = 6697744

Clock Cycle 3701:
 Current CPU Blocking 
(sw, 3864, 0, 10, 12, 1006, )
Completed 11/12
slt$t3,$t1,$t4
$t3 = 0

Clock Cycle 3702:
 Current CPU Blocking 
(sw, 3864, 0, 11, 12, 1006, )
Completed 12/12
Finished Instruction sw 3864 0 on Line 1006
add$t2,$t3,$t2
$t2 = 0

Clock Cycle 3703:
 Current CPU Blocking 

add$t1,$t4,$t1
$t1 = 6697744

Clock Cycle 3704:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2812 0 on Line 1020

Clock Cycle 3705:
 Current CPU Blocking 
(sw, 2812, 0, 0, 0, 1020, )
Started sw 2812 0 on Line 1020
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub$t2,$t2,$t4
$t2 = 0

Clock Cycle 3706:
 Current CPU Blocking 
(sw, 2812, 0, 1, 22, 1020, )
Completed 2/22
add$t4,$t3,$t3
$t4 = 0

Clock Cycle 3707:
 Current CPU Blocking 
(sw, 2812, 0, 2, 22, 1020, )
Completed 3/22
slt$t2,$t3,$t4
$t2 = 0

Clock Cycle 3708:
 Current CPU Blocking 
(sw, 2812, 0, 3, 22, 1020, )
Completed 4/22
addi$t3,$t4,884
$t3 = 884

Clock Cycle 3709:
 Current CPU Blocking 
(sw, 2812, 0, 4, 22, 1020, )
Completed 5/22
DRAM Request(Read) Issued for lw 496 $t4 on Line 1025

Clock Cycle 3710:
 Current CPU Blocking 
(sw, 2812, 0, 5, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )
Completed 6/22
DRAM Request(Read) Issued for lw 144 $t1 on Line 1026

Clock Cycle 3711:
 Current CPU Blocking 
(sw, 2812, 0, 6, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 7/22
add$t3,$t2,$t2
$t3 = 0

Clock Cycle 3712:
 Current CPU Blocking 
(sw, 2812, 0, 7, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 8/22

Clock Cycle 3713:
 Current CPU Blocking $t4
(sw, 2812, 0, 8, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 9/22

Clock Cycle 3714:
 Current CPU Blocking $t4
(sw, 2812, 0, 9, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 10/22

Clock Cycle 3715:
 Current CPU Blocking $t4
(sw, 2812, 0, 10, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 11/22

Clock Cycle 3716:
 Current CPU Blocking $t4
(sw, 2812, 0, 11, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 12/22

Clock Cycle 3717:
 Current CPU Blocking $t4
(sw, 2812, 0, 12, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 13/22

Clock Cycle 3718:
 Current CPU Blocking $t4
(sw, 2812, 0, 13, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 14/22

Clock Cycle 3719:
 Current CPU Blocking $t4
(sw, 2812, 0, 14, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 15/22

Clock Cycle 3720:
 Current CPU Blocking $t4
(sw, 2812, 0, 15, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 16/22

Clock Cycle 3721:
 Current CPU Blocking $t4
(sw, 2812, 0, 16, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 17/22

Clock Cycle 3722:
 Current CPU Blocking $t4
(sw, 2812, 0, 17, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 18/22

Clock Cycle 3723:
 Current CPU Blocking $t4
(sw, 2812, 0, 18, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 19/22

Clock Cycle 3724:
 Current CPU Blocking $t4
(sw, 2812, 0, 19, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 20/22

Clock Cycle 3725:
 Current CPU Blocking $t4
(sw, 2812, 0, 20, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 21/22

Clock Cycle 3726:
 Current CPU Blocking $t4
(sw, 2812, 0, 21, 22, 1020, )(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 22/22
Finished Instruction sw 2812 0 on Line 1020

Clock Cycle 3727:
 Current CPU Blocking $t4
(lw, 496, $t4, 0, 0, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Started lw 496 $t4 on Line 1025
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3728:
 Current CPU Blocking $t4
(lw, 496, $t4, 1, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 2/22

Clock Cycle 3729:
 Current CPU Blocking $t4
(lw, 496, $t4, 2, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 3/22

Clock Cycle 3730:
 Current CPU Blocking $t4
(lw, 496, $t4, 3, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 4/22

Clock Cycle 3731:
 Current CPU Blocking $t4
(lw, 496, $t4, 4, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 5/22

Clock Cycle 3732:
 Current CPU Blocking $t4
(lw, 496, $t4, 5, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 6/22

Clock Cycle 3733:
 Current CPU Blocking $t4
(lw, 496, $t4, 6, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 7/22

Clock Cycle 3734:
 Current CPU Blocking $t4
(lw, 496, $t4, 7, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 8/22

Clock Cycle 3735:
 Current CPU Blocking $t4
(lw, 496, $t4, 8, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 9/22

Clock Cycle 3736:
 Current CPU Blocking $t4
(lw, 496, $t4, 9, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 10/22

Clock Cycle 3737:
 Current CPU Blocking $t4
(lw, 496, $t4, 10, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 11/22

Clock Cycle 3738:
 Current CPU Blocking $t4
(lw, 496, $t4, 11, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 12/22

Clock Cycle 3739:
 Current CPU Blocking $t4
(lw, 496, $t4, 12, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 13/22

Clock Cycle 3740:
 Current CPU Blocking $t4
(lw, 496, $t4, 13, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 14/22

Clock Cycle 3741:
 Current CPU Blocking $t4
(lw, 496, $t4, 14, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 15/22

Clock Cycle 3742:
 Current CPU Blocking $t4
(lw, 496, $t4, 15, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 16/22

Clock Cycle 3743:
 Current CPU Blocking $t4
(lw, 496, $t4, 16, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 17/22

Clock Cycle 3744:
 Current CPU Blocking $t4
(lw, 496, $t4, 17, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 18/22

Clock Cycle 3745:
 Current CPU Blocking $t4
(lw, 496, $t4, 18, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 19/22

Clock Cycle 3746:
 Current CPU Blocking $t4
(lw, 496, $t4, 19, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 20/22

Clock Cycle 3747:
 Current CPU Blocking $t4
(lw, 496, $t4, 20, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 21/22

Clock Cycle 3748:
 Current CPU Blocking $t4
(lw, 496, $t4, 21, 22, 1025, )(lw, 144, $t1, 0, 0, 1026, )
Completed 22/22
$t4 = 0
Finished Instruction lw 496 $t4 on Line 1025

Clock Cycle 3749:
 Current CPU Blocking $t4
(lw, 144, $t1, 0, 0, 1026, )
Started lw 144 $t1 on Line 1026
Completed 1/2
mul$t2,$t4,$t3
$t2 = 0

Clock Cycle 3750:
 Current CPU Blocking 
(lw, 144, $t1, 1, 2, 1026, )
Completed 2/2
$t1 = 0
Finished Instruction lw 144 $t1 on Line 1026

Clock Cycle 3751:
 Current CPU Blocking $t1

sub$t2,$t4,$t1
$t2 = 0

Clock Cycle 3752:
 Current CPU Blocking 

add$t4,$t3,$t4
$t4 = 0

Clock Cycle 3753:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 332 $t2 on Line 1031

Clock Cycle 3754:
 Current CPU Blocking 
(lw, 332, $t2, 0, 0, 1031, )
Started lw 332 $t2 on Line 1031
Completed 1/2

Clock Cycle 3755:
 Current CPU Blocking $t2
(lw, 332, $t2, 1, 2, 1031, )
Completed 2/2
$t2 = 0
Finished Instruction lw 332 $t2 on Line 1031

Clock Cycle 3756:
 Current CPU Blocking $t2

mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 3757:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3024 0 on Line 1033

Clock Cycle 3758:
 Current CPU Blocking 
(sw, 3024, 0, 0, 0, 1033, )
Started sw 3024 0 on Line 1033
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
add$t1,$t2,$t3
$t1 = 0

Clock Cycle 3759:
 Current CPU Blocking 
(sw, 3024, 0, 1, 12, 1033, )
Completed 2/12
add$t3,$t1,$t3
$t3 = 0

Clock Cycle 3760:
 Current CPU Blocking 
(sw, 3024, 0, 2, 12, 1033, )
Completed 3/12
slt$t3,$t0,$t4
$t3 = 0

Clock Cycle 3761:
 Current CPU Blocking 
(sw, 3024, 0, 3, 12, 1033, )
Completed 4/12
addi$t0,$t1,616
$t0 = 616

Clock Cycle 3762:
 Current CPU Blocking 
(sw, 3024, 0, 4, 12, 1033, )
Completed 5/12
DRAM Request(Read) Issued for lw 2556 $t3 on Line 1038

Clock Cycle 3763:
 Current CPU Blocking 
(sw, 3024, 0, 5, 12, 1033, )(lw, 2556, $t3, 0, 0, 1038, )
Completed 6/12

Clock Cycle 3764:
 Current CPU Blocking $t3
(sw, 3024, 0, 6, 12, 1033, )(lw, 2556, $t3, 0, 0, 1038, )
Completed 7/12

Clock Cycle 3765:
 Current CPU Blocking $t3
(sw, 3024, 0, 7, 12, 1033, )(lw, 2556, $t3, 0, 0, 1038, )
Completed 8/12

Clock Cycle 3766:
 Current CPU Blocking $t3
(sw, 3024, 0, 8, 12, 1033, )(lw, 2556, $t3, 0, 0, 1038, )
Completed 9/12

Clock Cycle 3767:
 Current CPU Blocking $t3
(sw, 3024, 0, 9, 12, 1033, )(lw, 2556, $t3, 0, 0, 1038, )
Completed 10/12

Clock Cycle 3768:
 Current CPU Blocking $t3
(sw, 3024, 0, 10, 12, 1033, )(lw, 2556, $t3, 0, 0, 1038, )
Completed 11/12

Clock Cycle 3769:
 Current CPU Blocking $t3
(sw, 3024, 0, 11, 12, 1033, )(lw, 2556, $t3, 0, 0, 1038, )
Completed 12/12
Finished Instruction sw 3024 0 on Line 1033

Clock Cycle 3770:
 Current CPU Blocking $t3
(lw, 2556, $t3, 0, 0, 1038, )
Started lw 2556 $t3 on Line 1038
Completed 1/2

Clock Cycle 3771:
 Current CPU Blocking $t3
(lw, 2556, $t3, 1, 2, 1038, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2556 $t3 on Line 1038

Clock Cycle 3772:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 3068 $t3 on Line 1039

Clock Cycle 3773:
 Current CPU Blocking 
(lw, 3068, $t3, 0, 0, 1039, )
Started lw 3068 $t3 on Line 1039
Completed 1/2
slt$t1,$t2,$t1
$t1 = 0

Clock Cycle 3774:
 Current CPU Blocking 
(lw, 3068, $t3, 1, 2, 1039, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3068 $t3 on Line 1039

Clock Cycle 3775:
 Current CPU Blocking $t3

mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 3776:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1640 0 on Line 1042

Clock Cycle 3777:
 Current CPU Blocking 
(sw, 1640, 0, 0, 0, 1042, )
Started sw 1640 0 on Line 1042
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t1,3000
$t2 = 3000

Clock Cycle 3778:
 Current CPU Blocking 
(sw, 1640, 0, 1, 22, 1042, )
Completed 2/22
addi$t4,$t2,2584
$t4 = 5584

Clock Cycle 3779:
 Current CPU Blocking 
(sw, 1640, 0, 2, 22, 1042, )
Completed 3/22
DRAM Request(Write) Issued for sw 3488 616 on Line 1045

Clock Cycle 3780:
 Current CPU Blocking 
(sw, 1640, 0, 3, 22, 1042, )(sw, 3488, 616, 0, 0, 1045, )
Completed 4/22
sub$t0,$t2,$t0
$t0 = 2384

Clock Cycle 3781:
 Current CPU Blocking 
(sw, 1640, 0, 4, 22, 1042, )(sw, 3488, 616, 0, 0, 1045, )
Completed 5/22
addi$t3,$t3,3552
$t3 = 3552

Clock Cycle 3782:
 Current CPU Blocking 
(sw, 1640, 0, 5, 22, 1042, )(sw, 3488, 616, 0, 0, 1045, )
Completed 6/22
addi$t1,$t0,3952
$t1 = 6336

Clock Cycle 3783:
 Current CPU Blocking 
(sw, 1640, 0, 6, 22, 1042, )(sw, 3488, 616, 0, 0, 1045, )
Completed 7/22
DRAM Request(Read) Issued for lw 72 $t3 on Line 1049

Clock Cycle 3784:
 Current CPU Blocking 
(sw, 1640, 0, 7, 22, 1042, )(sw, 3488, 616, 0, 0, 1045, )(lw, 72, $t3, 0, 0, 1049, )
Completed 8/22

Clock Cycle 3785:
 Current CPU Blocking $t3
(sw, 1640, 0, 8, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 9/22

Clock Cycle 3786:
 Current CPU Blocking $t3
(sw, 1640, 0, 9, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 10/22

Clock Cycle 3787:
 Current CPU Blocking $t3
(sw, 1640, 0, 10, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 11/22

Clock Cycle 3788:
 Current CPU Blocking $t3
(sw, 1640, 0, 11, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 12/22

Clock Cycle 3789:
 Current CPU Blocking $t3
(sw, 1640, 0, 12, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 13/22

Clock Cycle 3790:
 Current CPU Blocking $t3
(sw, 1640, 0, 13, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 14/22

Clock Cycle 3791:
 Current CPU Blocking $t3
(sw, 1640, 0, 14, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 15/22

Clock Cycle 3792:
 Current CPU Blocking $t3
(sw, 1640, 0, 15, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 16/22

Clock Cycle 3793:
 Current CPU Blocking $t3
(sw, 1640, 0, 16, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 17/22

Clock Cycle 3794:
 Current CPU Blocking $t3
(sw, 1640, 0, 17, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 18/22

Clock Cycle 3795:
 Current CPU Blocking $t3
(sw, 1640, 0, 18, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 19/22

Clock Cycle 3796:
 Current CPU Blocking $t3
(sw, 1640, 0, 19, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 20/22

Clock Cycle 3797:
 Current CPU Blocking $t3
(sw, 1640, 0, 20, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 21/22

Clock Cycle 3798:
 Current CPU Blocking $t3
(sw, 1640, 0, 21, 22, 1042, )(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 22/22
Finished Instruction sw 1640 0 on Line 1042

Clock Cycle 3799:
 Current CPU Blocking $t3
(lw, 72, $t3, 0, 0, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Started lw 72 $t3 on Line 1049
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3800:
 Current CPU Blocking $t3
(lw, 72, $t3, 1, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 2/22

Clock Cycle 3801:
 Current CPU Blocking $t3
(lw, 72, $t3, 2, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 3/22

Clock Cycle 3802:
 Current CPU Blocking $t3
(lw, 72, $t3, 3, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 4/22

Clock Cycle 3803:
 Current CPU Blocking $t3
(lw, 72, $t3, 4, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 5/22

Clock Cycle 3804:
 Current CPU Blocking $t3
(lw, 72, $t3, 5, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 6/22

Clock Cycle 3805:
 Current CPU Blocking $t3
(lw, 72, $t3, 6, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 7/22

Clock Cycle 3806:
 Current CPU Blocking $t3
(lw, 72, $t3, 7, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 8/22

Clock Cycle 3807:
 Current CPU Blocking $t3
(lw, 72, $t3, 8, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 9/22

Clock Cycle 3808:
 Current CPU Blocking $t3
(lw, 72, $t3, 9, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 10/22

Clock Cycle 3809:
 Current CPU Blocking $t3
(lw, 72, $t3, 10, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 11/22

Clock Cycle 3810:
 Current CPU Blocking $t3
(lw, 72, $t3, 11, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 12/22

Clock Cycle 3811:
 Current CPU Blocking $t3
(lw, 72, $t3, 12, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 13/22

Clock Cycle 3812:
 Current CPU Blocking $t3
(lw, 72, $t3, 13, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 14/22

Clock Cycle 3813:
 Current CPU Blocking $t3
(lw, 72, $t3, 14, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 15/22

Clock Cycle 3814:
 Current CPU Blocking $t3
(lw, 72, $t3, 15, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 16/22

Clock Cycle 3815:
 Current CPU Blocking $t3
(lw, 72, $t3, 16, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 17/22

Clock Cycle 3816:
 Current CPU Blocking $t3
(lw, 72, $t3, 17, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 18/22

Clock Cycle 3817:
 Current CPU Blocking $t3
(lw, 72, $t3, 18, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 19/22

Clock Cycle 3818:
 Current CPU Blocking $t3
(lw, 72, $t3, 19, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 20/22

Clock Cycle 3819:
 Current CPU Blocking $t3
(lw, 72, $t3, 20, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 21/22

Clock Cycle 3820:
 Current CPU Blocking $t3
(lw, 72, $t3, 21, 22, 1049, )(sw, 3488, 616, 0, 0, 1045, )
Completed 22/22
$t3 = 0
Finished Instruction lw 72 $t3 on Line 1049

Clock Cycle 3821:
 Current CPU Blocking $t3
(sw, 3488, 616, 0, 0, 1045, )
Started sw 3488 616 on Line 1045
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add$t2,$t3,$t2
$t2 = 3000

Clock Cycle 3822:
 Current CPU Blocking 
(sw, 3488, 616, 1, 12, 1045, )
Completed 2/12
addi$t4,$t4,3904
$t4 = 9488

Clock Cycle 3823:
 Current CPU Blocking 
(sw, 3488, 616, 2, 12, 1045, )
Completed 3/12
DRAM Request(Read) Issued for lw 3000 $t2 on Line 1052

Clock Cycle 3824:
 Current CPU Blocking 
(sw, 3488, 616, 3, 12, 1045, )(lw, 3000, $t2, 0, 0, 1052, )
Completed 4/12

Clock Cycle 3825:
 Current CPU Blocking $t2
(sw, 3488, 616, 4, 12, 1045, )(lw, 3000, $t2, 0, 0, 1052, )
Completed 5/12

Clock Cycle 3826:
 Current CPU Blocking $t2
(sw, 3488, 616, 5, 12, 1045, )(lw, 3000, $t2, 0, 0, 1052, )
Completed 6/12

Clock Cycle 3827:
 Current CPU Blocking $t2
(sw, 3488, 616, 6, 12, 1045, )(lw, 3000, $t2, 0, 0, 1052, )
Completed 7/12

Clock Cycle 3828:
 Current CPU Blocking $t2
(sw, 3488, 616, 7, 12, 1045, )(lw, 3000, $t2, 0, 0, 1052, )
Completed 8/12

Clock Cycle 3829:
 Current CPU Blocking $t2
(sw, 3488, 616, 8, 12, 1045, )(lw, 3000, $t2, 0, 0, 1052, )
Completed 9/12

Clock Cycle 3830:
 Current CPU Blocking $t2
(sw, 3488, 616, 9, 12, 1045, )(lw, 3000, $t2, 0, 0, 1052, )
Completed 10/12

Clock Cycle 3831:
 Current CPU Blocking $t2
(sw, 3488, 616, 10, 12, 1045, )(lw, 3000, $t2, 0, 0, 1052, )
Completed 11/12

Clock Cycle 3832:
 Current CPU Blocking $t2
(sw, 3488, 616, 11, 12, 1045, )(lw, 3000, $t2, 0, 0, 1052, )
Completed 12/12
Finished Instruction sw 3488 616 on Line 1045

Clock Cycle 3833:
 Current CPU Blocking $t2
(lw, 3000, $t2, 0, 0, 1052, )
Started lw 3000 $t2 on Line 1052
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3834:
 Current CPU Blocking $t2
(lw, 3000, $t2, 1, 22, 1052, )
Completed 2/22

Clock Cycle 3835:
 Current CPU Blocking $t2
(lw, 3000, $t2, 2, 22, 1052, )
Completed 3/22

Clock Cycle 3836:
 Current CPU Blocking $t2
(lw, 3000, $t2, 3, 22, 1052, )
Completed 4/22

Clock Cycle 3837:
 Current CPU Blocking $t2
(lw, 3000, $t2, 4, 22, 1052, )
Completed 5/22

Clock Cycle 3838:
 Current CPU Blocking $t2
(lw, 3000, $t2, 5, 22, 1052, )
Completed 6/22

Clock Cycle 3839:
 Current CPU Blocking $t2
(lw, 3000, $t2, 6, 22, 1052, )
Completed 7/22

Clock Cycle 3840:
 Current CPU Blocking $t2
(lw, 3000, $t2, 7, 22, 1052, )
Completed 8/22

Clock Cycle 3841:
 Current CPU Blocking $t2
(lw, 3000, $t2, 8, 22, 1052, )
Completed 9/22

Clock Cycle 3842:
 Current CPU Blocking $t2
(lw, 3000, $t2, 9, 22, 1052, )
Completed 10/22
Memory at 3488 = 616

Clock Cycle 3843:
 Current CPU Blocking $t2
(lw, 3000, $t2, 10, 22, 1052, )
Completed 11/22

Clock Cycle 3844:
 Current CPU Blocking $t2
(lw, 3000, $t2, 11, 22, 1052, )
Completed 12/22

Clock Cycle 3845:
 Current CPU Blocking $t2
(lw, 3000, $t2, 12, 22, 1052, )
Completed 13/22

Clock Cycle 3846:
 Current CPU Blocking $t2
(lw, 3000, $t2, 13, 22, 1052, )
Completed 14/22

Clock Cycle 3847:
 Current CPU Blocking $t2
(lw, 3000, $t2, 14, 22, 1052, )
Completed 15/22

Clock Cycle 3848:
 Current CPU Blocking $t2
(lw, 3000, $t2, 15, 22, 1052, )
Completed 16/22

Clock Cycle 3849:
 Current CPU Blocking $t2
(lw, 3000, $t2, 16, 22, 1052, )
Completed 17/22

Clock Cycle 3850:
 Current CPU Blocking $t2
(lw, 3000, $t2, 17, 22, 1052, )
Completed 18/22

Clock Cycle 3851:
 Current CPU Blocking $t2
(lw, 3000, $t2, 18, 22, 1052, )
Completed 19/22

Clock Cycle 3852:
 Current CPU Blocking $t2
(lw, 3000, $t2, 19, 22, 1052, )
Completed 20/22

Clock Cycle 3853:
 Current CPU Blocking $t2
(lw, 3000, $t2, 20, 22, 1052, )
Completed 21/22

Clock Cycle 3854:
 Current CPU Blocking $t2
(lw, 3000, $t2, 21, 22, 1052, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3000 $t2 on Line 1052

Clock Cycle 3855:
 Current CPU Blocking $t2

slt$t1,$t2,$t4
$t1 = 1

Clock Cycle 3856:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 224 $t0 on Line 1054

Clock Cycle 3857:
 Current CPU Blocking 
(lw, 224, $t0, 0, 0, 1054, )
Started lw 224 $t0 on Line 1054
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t2,3600
$t4 = 3600

Clock Cycle 3858:
 Current CPU Blocking 
(lw, 224, $t0, 1, 12, 1054, )
Completed 2/12

Clock Cycle 3859:
 Current CPU Blocking $t0
(lw, 224, $t0, 2, 12, 1054, )
Completed 3/12

Clock Cycle 3860:
 Current CPU Blocking $t0
(lw, 224, $t0, 3, 12, 1054, )
Completed 4/12

Clock Cycle 3861:
 Current CPU Blocking $t0
(lw, 224, $t0, 4, 12, 1054, )
Completed 5/12

Clock Cycle 3862:
 Current CPU Blocking $t0
(lw, 224, $t0, 5, 12, 1054, )
Completed 6/12

Clock Cycle 3863:
 Current CPU Blocking $t0
(lw, 224, $t0, 6, 12, 1054, )
Completed 7/12

Clock Cycle 3864:
 Current CPU Blocking $t0
(lw, 224, $t0, 7, 12, 1054, )
Completed 8/12

Clock Cycle 3865:
 Current CPU Blocking $t0
(lw, 224, $t0, 8, 12, 1054, )
Completed 9/12

Clock Cycle 3866:
 Current CPU Blocking $t0
(lw, 224, $t0, 9, 12, 1054, )
Completed 10/12

Clock Cycle 3867:
 Current CPU Blocking $t0
(lw, 224, $t0, 10, 12, 1054, )
Completed 11/12

Clock Cycle 3868:
 Current CPU Blocking $t0
(lw, 224, $t0, 11, 12, 1054, )
Completed 12/12
$t0 = 0
Finished Instruction lw 224 $t0 on Line 1054

Clock Cycle 3869:
 Current CPU Blocking $t0

add$t2,$t0,$t4
$t2 = 3600

Clock Cycle 3870:
 Current CPU Blocking 

slt$t0,$t1,$t2
$t0 = 1

Clock Cycle 3871:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 992 1 on Line 1058

Clock Cycle 3872:
 Current CPU Blocking 
(sw, 992, 1, 0, 0, 1058, )
Started sw 992 1 on Line 1058
Completed 1/2
DRAM Request(Read) Issued for lw 1084 $t3 on Line 1059

Clock Cycle 3873:
 Current CPU Blocking 
(sw, 992, 1, 1, 2, 1058, )(lw, 1084, $t3, 0, 0, 1059, )
Completed 2/2
Finished Instruction sw 992 1 on Line 1058
mul$t2,$t4,$t4
$t2 = 12960000

Clock Cycle 3874:
 Current CPU Blocking 
(lw, 1084, $t3, 0, 0, 1059, )
Started lw 1084 $t3 on Line 1059
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
mul$t0,$t0,$t4
$t0 = 3600

Clock Cycle 3875:
 Current CPU Blocking 
(lw, 1084, $t3, 1, 22, 1059, )
Completed 2/22

Clock Cycle 3876:
 Current CPU Blocking $t3
(lw, 1084, $t3, 2, 22, 1059, )
Completed 3/22

Clock Cycle 3877:
 Current CPU Blocking $t3
(lw, 1084, $t3, 3, 22, 1059, )
Completed 4/22

Clock Cycle 3878:
 Current CPU Blocking $t3
(lw, 1084, $t3, 4, 22, 1059, )
Completed 5/22

Clock Cycle 3879:
 Current CPU Blocking $t3
(lw, 1084, $t3, 5, 22, 1059, )
Completed 6/22

Clock Cycle 3880:
 Current CPU Blocking $t3
(lw, 1084, $t3, 6, 22, 1059, )
Completed 7/22

Clock Cycle 3881:
 Current CPU Blocking $t3
(lw, 1084, $t3, 7, 22, 1059, )
Completed 8/22

Clock Cycle 3882:
 Current CPU Blocking $t3
(lw, 1084, $t3, 8, 22, 1059, )
Completed 9/22

Clock Cycle 3883:
 Current CPU Blocking $t3
(lw, 1084, $t3, 9, 22, 1059, )
Completed 10/22
Memory at 992 = 1

Clock Cycle 3884:
 Current CPU Blocking $t3
(lw, 1084, $t3, 10, 22, 1059, )
Completed 11/22

Clock Cycle 3885:
 Current CPU Blocking $t3
(lw, 1084, $t3, 11, 22, 1059, )
Completed 12/22

Clock Cycle 3886:
 Current CPU Blocking $t3
(lw, 1084, $t3, 12, 22, 1059, )
Completed 13/22

Clock Cycle 3887:
 Current CPU Blocking $t3
(lw, 1084, $t3, 13, 22, 1059, )
Completed 14/22

Clock Cycle 3888:
 Current CPU Blocking $t3
(lw, 1084, $t3, 14, 22, 1059, )
Completed 15/22

Clock Cycle 3889:
 Current CPU Blocking $t3
(lw, 1084, $t3, 15, 22, 1059, )
Completed 16/22

Clock Cycle 3890:
 Current CPU Blocking $t3
(lw, 1084, $t3, 16, 22, 1059, )
Completed 17/22

Clock Cycle 3891:
 Current CPU Blocking $t3
(lw, 1084, $t3, 17, 22, 1059, )
Completed 18/22

Clock Cycle 3892:
 Current CPU Blocking $t3
(lw, 1084, $t3, 18, 22, 1059, )
Completed 19/22

Clock Cycle 3893:
 Current CPU Blocking $t3
(lw, 1084, $t3, 19, 22, 1059, )
Completed 20/22

Clock Cycle 3894:
 Current CPU Blocking $t3
(lw, 1084, $t3, 20, 22, 1059, )
Completed 21/22

Clock Cycle 3895:
 Current CPU Blocking $t3
(lw, 1084, $t3, 21, 22, 1059, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1084 $t3 on Line 1059

Clock Cycle 3896:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 604 $t3 on Line 1062

Clock Cycle 3897:
 Current CPU Blocking 
(lw, 604, $t3, 0, 0, 1062, )
Started lw 604 $t3 on Line 1062
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t0,1048
$t1 = 4648

Clock Cycle 3898:
 Current CPU Blocking 
(lw, 604, $t3, 1, 12, 1062, )
Completed 2/12
DRAM Request(Read) Issued for lw 160 $t2 on Line 1064

Clock Cycle 3899:
 Current CPU Blocking 
(lw, 604, $t3, 2, 12, 1062, )(lw, 160, $t2, 0, 0, 1064, )
Completed 3/12

Clock Cycle 3900:
 Current CPU Blocking $t3
(lw, 604, $t3, 3, 12, 1062, )(lw, 160, $t2, 0, 0, 1064, )
Completed 4/12

Clock Cycle 3901:
 Current CPU Blocking $t3
(lw, 604, $t3, 4, 12, 1062, )(lw, 160, $t2, 0, 0, 1064, )
Completed 5/12

Clock Cycle 3902:
 Current CPU Blocking $t3
(lw, 604, $t3, 5, 12, 1062, )(lw, 160, $t2, 0, 0, 1064, )
Completed 6/12

Clock Cycle 3903:
 Current CPU Blocking $t3
(lw, 604, $t3, 6, 12, 1062, )(lw, 160, $t2, 0, 0, 1064, )
Completed 7/12

Clock Cycle 3904:
 Current CPU Blocking $t3
(lw, 604, $t3, 7, 12, 1062, )(lw, 160, $t2, 0, 0, 1064, )
Completed 8/12

Clock Cycle 3905:
 Current CPU Blocking $t3
(lw, 604, $t3, 8, 12, 1062, )(lw, 160, $t2, 0, 0, 1064, )
Completed 9/12

Clock Cycle 3906:
 Current CPU Blocking $t3
(lw, 604, $t3, 9, 12, 1062, )(lw, 160, $t2, 0, 0, 1064, )
Completed 10/12

Clock Cycle 3907:
 Current CPU Blocking $t3
(lw, 604, $t3, 10, 12, 1062, )(lw, 160, $t2, 0, 0, 1064, )
Completed 11/12

Clock Cycle 3908:
 Current CPU Blocking $t3
(lw, 604, $t3, 11, 12, 1062, )(lw, 160, $t2, 0, 0, 1064, )
Completed 12/12
$t3 = 0
Finished Instruction lw 604 $t3 on Line 1062

Clock Cycle 3909:
 Current CPU Blocking $t3
(lw, 160, $t2, 0, 0, 1064, )
Started lw 160 $t2 on Line 1064
Completed 1/2
DRAM Request(Read) Issued for lw 2412 $t3 on Line 1065

Clock Cycle 3910:
 Current CPU Blocking 
(lw, 160, $t2, 1, 2, 1064, )(lw, 2412, $t3, 0, 0, 1065, )
Completed 2/2
$t2 = 0
Finished Instruction lw 160 $t2 on Line 1064
DRAM Request(Write) Issued for sw 1408 3600 on Line 1066

Clock Cycle 3911:
 Current CPU Blocking 
(lw, 2412, $t3, 0, 0, 1065, )(sw, 1408, 3600, 0, 0, 1066, )
Started lw 2412 $t3 on Line 1065
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2420 $t1 on Line 1067

Clock Cycle 3912:
 Current CPU Blocking 
(lw, 2412, $t3, 1, 12, 1065, )(lw, 2420, $t1, 0, 0, 1067, )(sw, 1408, 3600, 0, 0, 1066, )
Completed 2/12
sub$t2,$t0,$t4
$t2 = 0

Clock Cycle 3913:
 Current CPU Blocking 
(lw, 2412, $t3, 2, 12, 1065, )(lw, 2420, $t1, 0, 0, 1067, )(sw, 1408, 3600, 0, 0, 1066, )
Completed 3/12

Clock Cycle 3914:
 Current CPU Blocking $t1
(lw, 2412, $t3, 3, 12, 1065, )(lw, 2420, $t1, 0, 0, 1067, )(sw, 1408, 3600, 0, 0, 1066, )
Completed 4/12

Clock Cycle 3915:
 Current CPU Blocking $t1
(lw, 2412, $t3, 4, 12, 1065, )(lw, 2420, $t1, 0, 0, 1067, )(sw, 1408, 3600, 0, 0, 1066, )
Completed 5/12

Clock Cycle 3916:
 Current CPU Blocking $t1
(lw, 2412, $t3, 5, 12, 1065, )(lw, 2420, $t1, 0, 0, 1067, )(sw, 1408, 3600, 0, 0, 1066, )
Completed 6/12

Clock Cycle 3917:
 Current CPU Blocking $t1
(lw, 2412, $t3, 6, 12, 1065, )(lw, 2420, $t1, 0, 0, 1067, )(sw, 1408, 3600, 0, 0, 1066, )
Completed 7/12

Clock Cycle 3918:
 Current CPU Blocking $t1
(lw, 2412, $t3, 7, 12, 1065, )(lw, 2420, $t1, 0, 0, 1067, )(sw, 1408, 3600, 0, 0, 1066, )
Completed 8/12

Clock Cycle 3919:
 Current CPU Blocking $t1
(lw, 2412, $t3, 8, 12, 1065, )(lw, 2420, $t1, 0, 0, 1067, )(sw, 1408, 3600, 0, 0, 1066, )
Completed 9/12

Clock Cycle 3920:
 Current CPU Blocking $t1
(lw, 2412, $t3, 9, 12, 1065, )(lw, 2420, $t1, 0, 0, 1067, )(sw, 1408, 3600, 0, 0, 1066, )
Completed 10/12

Clock Cycle 3921:
 Current CPU Blocking $t1
(lw, 2412, $t3, 10, 12, 1065, )(lw, 2420, $t1, 0, 0, 1067, )(sw, 1408, 3600, 0, 0, 1066, )
Completed 11/12

Clock Cycle 3922:
 Current CPU Blocking $t1
(lw, 2412, $t3, 11, 12, 1065, )(lw, 2420, $t1, 0, 0, 1067, )(sw, 1408, 3600, 0, 0, 1066, )
Completed 12/12
$t3 = 0
Finished Instruction lw 2412 $t3 on Line 1065

Clock Cycle 3923:
 Current CPU Blocking $t1
(lw, 2420, $t1, 0, 0, 1067, )(sw, 1408, 3600, 0, 0, 1066, )
Started lw 2420 $t1 on Line 1067
Completed 1/2

Clock Cycle 3924:
 Current CPU Blocking $t1
(lw, 2420, $t1, 1, 2, 1067, )(sw, 1408, 3600, 0, 0, 1066, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2420 $t1 on Line 1067

Clock Cycle 3925:
 Current CPU Blocking $t1
(sw, 1408, 3600, 0, 0, 1066, )
Started sw 1408 3600 on Line 1066
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 480 0 on Line 1069

Clock Cycle 3926:
 Current CPU Blocking 
(sw, 1408, 3600, 1, 12, 1066, )(sw, 480, 0, 0, 0, 1069, )
Completed 2/12
slt$t2,$t2,$t1
$t2 = 0

Clock Cycle 3927:
 Current CPU Blocking 
(sw, 1408, 3600, 2, 12, 1066, )(sw, 480, 0, 0, 0, 1069, )
Completed 3/12
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 3928:
 Current CPU Blocking 
(sw, 1408, 3600, 3, 12, 1066, )(sw, 480, 0, 0, 0, 1069, )
Completed 4/12
add$t4,$t0,$t4
$t4 = 7200

Clock Cycle 3929:
 Current CPU Blocking 
(sw, 1408, 3600, 4, 12, 1066, )(sw, 480, 0, 0, 0, 1069, )
Completed 5/12
slt$t3,$t3,$t1
$t3 = 0

Clock Cycle 3930:
 Current CPU Blocking 
(sw, 1408, 3600, 5, 12, 1066, )(sw, 480, 0, 0, 0, 1069, )
Completed 6/12
DRAM Request(Read) Issued for lw 804 $t4 on Line 1074

Clock Cycle 3931:
 Current CPU Blocking 
(sw, 1408, 3600, 6, 12, 1066, )(sw, 480, 0, 0, 0, 1069, )(lw, 804, $t4, 0, 0, 1074, )
Completed 7/12
DRAM Request(Read) Issued for lw 2312 $t1 on Line 1075

Clock Cycle 3932:
 Current CPU Blocking 
(sw, 1408, 3600, 7, 12, 1066, )(sw, 480, 0, 0, 0, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 8/12
addi$t3,$t2,1152
$t3 = 1152

Clock Cycle 3933:
 Current CPU Blocking 
(sw, 1408, 3600, 8, 12, 1066, )(sw, 480, 0, 0, 0, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 9/12

Clock Cycle 3934:
 Current CPU Blocking $t4
(sw, 1408, 3600, 9, 12, 1066, )(sw, 480, 0, 0, 0, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 10/12

Clock Cycle 3935:
 Current CPU Blocking $t4
(sw, 1408, 3600, 10, 12, 1066, )(sw, 480, 0, 0, 0, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 11/12

Clock Cycle 3936:
 Current CPU Blocking $t4
(sw, 1408, 3600, 11, 12, 1066, )(sw, 480, 0, 0, 0, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 12/12
Finished Instruction sw 1408 3600 on Line 1066

Clock Cycle 3937:
 Current CPU Blocking $t4
(sw, 480, 0, 0, 0, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Started sw 480 0 on Line 1069
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3938:
 Current CPU Blocking $t4
(sw, 480, 0, 1, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 2/22

Clock Cycle 3939:
 Current CPU Blocking $t4
(sw, 480, 0, 2, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 3/22

Clock Cycle 3940:
 Current CPU Blocking $t4
(sw, 480, 0, 3, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 4/22

Clock Cycle 3941:
 Current CPU Blocking $t4
(sw, 480, 0, 4, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 5/22

Clock Cycle 3942:
 Current CPU Blocking $t4
(sw, 480, 0, 5, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 6/22

Clock Cycle 3943:
 Current CPU Blocking $t4
(sw, 480, 0, 6, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 7/22

Clock Cycle 3944:
 Current CPU Blocking $t4
(sw, 480, 0, 7, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 8/22

Clock Cycle 3945:
 Current CPU Blocking $t4
(sw, 480, 0, 8, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 9/22

Clock Cycle 3946:
 Current CPU Blocking $t4
(sw, 480, 0, 9, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 10/22
Memory at 1408 = 3600

Clock Cycle 3947:
 Current CPU Blocking $t4
(sw, 480, 0, 10, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 11/22

Clock Cycle 3948:
 Current CPU Blocking $t4
(sw, 480, 0, 11, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 12/22

Clock Cycle 3949:
 Current CPU Blocking $t4
(sw, 480, 0, 12, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 13/22

Clock Cycle 3950:
 Current CPU Blocking $t4
(sw, 480, 0, 13, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 14/22

Clock Cycle 3951:
 Current CPU Blocking $t4
(sw, 480, 0, 14, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 15/22

Clock Cycle 3952:
 Current CPU Blocking $t4
(sw, 480, 0, 15, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 16/22

Clock Cycle 3953:
 Current CPU Blocking $t4
(sw, 480, 0, 16, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 17/22

Clock Cycle 3954:
 Current CPU Blocking $t4
(sw, 480, 0, 17, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 18/22

Clock Cycle 3955:
 Current CPU Blocking $t4
(sw, 480, 0, 18, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 19/22

Clock Cycle 3956:
 Current CPU Blocking $t4
(sw, 480, 0, 19, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 20/22

Clock Cycle 3957:
 Current CPU Blocking $t4
(sw, 480, 0, 20, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 21/22

Clock Cycle 3958:
 Current CPU Blocking $t4
(sw, 480, 0, 21, 22, 1069, )(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 22/22
Finished Instruction sw 480 0 on Line 1069

Clock Cycle 3959:
 Current CPU Blocking $t4
(lw, 804, $t4, 0, 0, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Started lw 804 $t4 on Line 1074
Completed 1/2

Clock Cycle 3960:
 Current CPU Blocking $t4
(lw, 804, $t4, 1, 2, 1074, )(lw, 2312, $t1, 0, 0, 1075, )
Completed 2/2
$t4 = 0
Finished Instruction lw 804 $t4 on Line 1074

Clock Cycle 3961:
 Current CPU Blocking $t4
(lw, 2312, $t1, 0, 0, 1075, )
Started lw 2312 $t1 on Line 1075
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2492 $t4 on Line 1077

Clock Cycle 3962:
 Current CPU Blocking 
(lw, 2312, $t1, 1, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 2/22

Clock Cycle 3963:
 Current CPU Blocking $t4
(lw, 2312, $t1, 2, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 3/22

Clock Cycle 3964:
 Current CPU Blocking $t4
(lw, 2312, $t1, 3, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 4/22

Clock Cycle 3965:
 Current CPU Blocking $t4
(lw, 2312, $t1, 4, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 5/22

Clock Cycle 3966:
 Current CPU Blocking $t4
(lw, 2312, $t1, 5, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 6/22

Clock Cycle 3967:
 Current CPU Blocking $t4
(lw, 2312, $t1, 6, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 7/22

Clock Cycle 3968:
 Current CPU Blocking $t4
(lw, 2312, $t1, 7, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 8/22

Clock Cycle 3969:
 Current CPU Blocking $t4
(lw, 2312, $t1, 8, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 9/22

Clock Cycle 3970:
 Current CPU Blocking $t4
(lw, 2312, $t1, 9, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 10/22

Clock Cycle 3971:
 Current CPU Blocking $t4
(lw, 2312, $t1, 10, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 11/22

Clock Cycle 3972:
 Current CPU Blocking $t4
(lw, 2312, $t1, 11, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 12/22

Clock Cycle 3973:
 Current CPU Blocking $t4
(lw, 2312, $t1, 12, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 13/22

Clock Cycle 3974:
 Current CPU Blocking $t4
(lw, 2312, $t1, 13, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 14/22

Clock Cycle 3975:
 Current CPU Blocking $t4
(lw, 2312, $t1, 14, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 15/22

Clock Cycle 3976:
 Current CPU Blocking $t4
(lw, 2312, $t1, 15, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 16/22

Clock Cycle 3977:
 Current CPU Blocking $t4
(lw, 2312, $t1, 16, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 17/22

Clock Cycle 3978:
 Current CPU Blocking $t4
(lw, 2312, $t1, 17, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 18/22

Clock Cycle 3979:
 Current CPU Blocking $t4
(lw, 2312, $t1, 18, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 19/22

Clock Cycle 3980:
 Current CPU Blocking $t4
(lw, 2312, $t1, 19, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 20/22

Clock Cycle 3981:
 Current CPU Blocking $t4
(lw, 2312, $t1, 20, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 21/22

Clock Cycle 3982:
 Current CPU Blocking $t4
(lw, 2312, $t1, 21, 22, 1075, )(lw, 2492, $t4, 0, 0, 1077, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2312 $t1 on Line 1075

Clock Cycle 3983:
 Current CPU Blocking $t4
(lw, 2492, $t4, 0, 0, 1077, )
Started lw 2492 $t4 on Line 1077
Completed 1/2

Clock Cycle 3984:
 Current CPU Blocking $t4
(lw, 2492, $t4, 1, 2, 1077, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2492 $t4 on Line 1077

Clock Cycle 3985:
 Current CPU Blocking $t4

slt$t2,$t4,$t3
$t2 = 1

Clock Cycle 3986:
 Current CPU Blocking 

add$t2,$t4,$t1
$t2 = 0

Clock Cycle 3987:
 Current CPU Blocking 

addi$t3,$t3,3816
$t3 = 4968

Clock Cycle 3988:
 Current CPU Blocking 

add$t4,$t3,$t0
$t4 = 8568

Clock Cycle 3989:
 Current CPU Blocking 

addi$t3,$t3,164
$t3 = 5132

Clock Cycle 3990:
 Current CPU Blocking 

slt$t2,$t1,$t1
$t2 = 0

Clock Cycle 3991:
 Current CPU Blocking 

addi$t0,$t0,3600
$t0 = 7200

Clock Cycle 3992:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1188 $t4 on Line 1085

Clock Cycle 3993:
 Current CPU Blocking 
(lw, 1188, $t4, 0, 0, 1085, )
Started lw 1188 $t4 on Line 1085
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
mul$t3,$t3,$t2
$t3 = 0

Clock Cycle 3994:
 Current CPU Blocking 
(lw, 1188, $t4, 1, 12, 1085, )
Completed 2/12

Clock Cycle 3995:
 Current CPU Blocking $t4
(lw, 1188, $t4, 2, 12, 1085, )
Completed 3/12

Clock Cycle 3996:
 Current CPU Blocking $t4
(lw, 1188, $t4, 3, 12, 1085, )
Completed 4/12

Clock Cycle 3997:
 Current CPU Blocking $t4
(lw, 1188, $t4, 4, 12, 1085, )
Completed 5/12

Clock Cycle 3998:
 Current CPU Blocking $t4
(lw, 1188, $t4, 5, 12, 1085, )
Completed 6/12

Clock Cycle 3999:
 Current CPU Blocking $t4
(lw, 1188, $t4, 6, 12, 1085, )
Completed 7/12

Clock Cycle 4000:
 Current CPU Blocking $t4
(lw, 1188, $t4, 7, 12, 1085, )
Completed 8/12

Clock Cycle 4001:
 Current CPU Blocking $t4
(lw, 1188, $t4, 8, 12, 1085, )
Completed 9/12

Clock Cycle 4002:
 Current CPU Blocking $t4
(lw, 1188, $t4, 9, 12, 1085, )
Completed 10/12

Clock Cycle 4003:
 Current CPU Blocking $t4
(lw, 1188, $t4, 10, 12, 1085, )
Completed 11/12

Clock Cycle 4004:
 Current CPU Blocking $t4
(lw, 1188, $t4, 11, 12, 1085, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1188 $t4 on Line 1085

Clock Cycle 4005:
 Current CPU Blocking $t4

slt$t4,$t2,$t0
$t4 = 1

Clock Cycle 4006:
 Current CPU Blocking 

mul$t2,$t0,$t3
$t2 = 0

Clock Cycle 4007:
 Current CPU Blocking 

add$t3,$t3,$t3
$t3 = 0

Clock Cycle 4008:
 Current CPU Blocking 

slt$t4,$t2,$t2
$t4 = 0

Clock Cycle 4009:
 Current CPU Blocking 

add$t4,$t4,$t0
$t4 = 7200

Clock Cycle 4010:
 Current CPU Blocking 

mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 4011:
 Current CPU Blocking 

add$t2,$t3,$t2
$t2 = 0

Clock Cycle 4012:
 Current CPU Blocking 

addi$t2,$t4,3196
$t2 = 10396

Clock Cycle 4013:
 Current CPU Blocking 

mul$t2,$t0,$t3
$t2 = 0

Clock Cycle 4014:
 Current CPU Blocking 

mul$t0,$t2,$t1
$t0 = 0

Clock Cycle 4015:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1088 $t0 on Line 1097

Clock Cycle 4016:
 Current CPU Blocking 
(lw, 1088, $t0, 0, 0, 1097, )
Started lw 1088 $t0 on Line 1097
Completed 1/2
DRAM Request(Write) Issued for sw 552 0 on Line 1098

Clock Cycle 4017:
 Current CPU Blocking 
(lw, 1088, $t0, 1, 2, 1097, )(sw, 552, 0, 0, 0, 1098, )
Completed 2/2
$t0 = 1
Finished Instruction lw 1088 $t0 on Line 1097

Clock Cycle 4018:
 Current CPU Blocking $t0
(sw, 552, 0, 0, 0, 1098, )
Started sw 552 0 on Line 1098
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t0,$t1,$t0
$t0 = 1

Clock Cycle 4019:
 Current CPU Blocking 
(sw, 552, 0, 1, 12, 1098, )
Completed 2/12
DRAM Request(Read) Issued for lw 1300 $t4 on Line 1100

Clock Cycle 4020:
 Current CPU Blocking 
(sw, 552, 0, 2, 12, 1098, )(lw, 1300, $t4, 0, 0, 1100, )
Completed 3/12

Clock Cycle 4021:
 Current CPU Blocking $t4
(sw, 552, 0, 3, 12, 1098, )(lw, 1300, $t4, 0, 0, 1100, )
Completed 4/12

Clock Cycle 4022:
 Current CPU Blocking $t4
(sw, 552, 0, 4, 12, 1098, )(lw, 1300, $t4, 0, 0, 1100, )
Completed 5/12

Clock Cycle 4023:
 Current CPU Blocking $t4
(sw, 552, 0, 5, 12, 1098, )(lw, 1300, $t4, 0, 0, 1100, )
Completed 6/12

Clock Cycle 4024:
 Current CPU Blocking $t4
(sw, 552, 0, 6, 12, 1098, )(lw, 1300, $t4, 0, 0, 1100, )
Completed 7/12

Clock Cycle 4025:
 Current CPU Blocking $t4
(sw, 552, 0, 7, 12, 1098, )(lw, 1300, $t4, 0, 0, 1100, )
Completed 8/12

Clock Cycle 4026:
 Current CPU Blocking $t4
(sw, 552, 0, 8, 12, 1098, )(lw, 1300, $t4, 0, 0, 1100, )
Completed 9/12

Clock Cycle 4027:
 Current CPU Blocking $t4
(sw, 552, 0, 9, 12, 1098, )(lw, 1300, $t4, 0, 0, 1100, )
Completed 10/12

Clock Cycle 4028:
 Current CPU Blocking $t4
(sw, 552, 0, 10, 12, 1098, )(lw, 1300, $t4, 0, 0, 1100, )
Completed 11/12

Clock Cycle 4029:
 Current CPU Blocking $t4
(sw, 552, 0, 11, 12, 1098, )(lw, 1300, $t4, 0, 0, 1100, )
Completed 12/12
Finished Instruction sw 552 0 on Line 1098

Clock Cycle 4030:
 Current CPU Blocking $t4
(lw, 1300, $t4, 0, 0, 1100, )
Started lw 1300 $t4 on Line 1100
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4031:
 Current CPU Blocking $t4
(lw, 1300, $t4, 1, 22, 1100, )
Completed 2/22

Clock Cycle 4032:
 Current CPU Blocking $t4
(lw, 1300, $t4, 2, 22, 1100, )
Completed 3/22

Clock Cycle 4033:
 Current CPU Blocking $t4
(lw, 1300, $t4, 3, 22, 1100, )
Completed 4/22

Clock Cycle 4034:
 Current CPU Blocking $t4
(lw, 1300, $t4, 4, 22, 1100, )
Completed 5/22

Clock Cycle 4035:
 Current CPU Blocking $t4
(lw, 1300, $t4, 5, 22, 1100, )
Completed 6/22

Clock Cycle 4036:
 Current CPU Blocking $t4
(lw, 1300, $t4, 6, 22, 1100, )
Completed 7/22

Clock Cycle 4037:
 Current CPU Blocking $t4
(lw, 1300, $t4, 7, 22, 1100, )
Completed 8/22

Clock Cycle 4038:
 Current CPU Blocking $t4
(lw, 1300, $t4, 8, 22, 1100, )
Completed 9/22

Clock Cycle 4039:
 Current CPU Blocking $t4
(lw, 1300, $t4, 9, 22, 1100, )
Completed 10/22

Clock Cycle 4040:
 Current CPU Blocking $t4
(lw, 1300, $t4, 10, 22, 1100, )
Completed 11/22

Clock Cycle 4041:
 Current CPU Blocking $t4
(lw, 1300, $t4, 11, 22, 1100, )
Completed 12/22

Clock Cycle 4042:
 Current CPU Blocking $t4
(lw, 1300, $t4, 12, 22, 1100, )
Completed 13/22

Clock Cycle 4043:
 Current CPU Blocking $t4
(lw, 1300, $t4, 13, 22, 1100, )
Completed 14/22

Clock Cycle 4044:
 Current CPU Blocking $t4
(lw, 1300, $t4, 14, 22, 1100, )
Completed 15/22

Clock Cycle 4045:
 Current CPU Blocking $t4
(lw, 1300, $t4, 15, 22, 1100, )
Completed 16/22

Clock Cycle 4046:
 Current CPU Blocking $t4
(lw, 1300, $t4, 16, 22, 1100, )
Completed 17/22

Clock Cycle 4047:
 Current CPU Blocking $t4
(lw, 1300, $t4, 17, 22, 1100, )
Completed 18/22

Clock Cycle 4048:
 Current CPU Blocking $t4
(lw, 1300, $t4, 18, 22, 1100, )
Completed 19/22

Clock Cycle 4049:
 Current CPU Blocking $t4
(lw, 1300, $t4, 19, 22, 1100, )
Completed 20/22

Clock Cycle 4050:
 Current CPU Blocking $t4
(lw, 1300, $t4, 20, 22, 1100, )
Completed 21/22

Clock Cycle 4051:
 Current CPU Blocking $t4
(lw, 1300, $t4, 21, 22, 1100, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1300 $t4 on Line 1100

Clock Cycle 4052:
 Current CPU Blocking $t4

mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 4053:
 Current CPU Blocking 

add$t1,$t1,$t1
$t1 = 0

Clock Cycle 4054:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1000 $t4 on Line 1103

Clock Cycle 4055:
 Current CPU Blocking 
(lw, 1000, $t4, 0, 0, 1103, )
Started lw 1000 $t4 on Line 1103
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 4056:
 Current CPU Blocking $t4
(lw, 1000, $t4, 1, 12, 1103, )
Completed 2/12

Clock Cycle 4057:
 Current CPU Blocking $t4
(lw, 1000, $t4, 2, 12, 1103, )
Completed 3/12

Clock Cycle 4058:
 Current CPU Blocking $t4
(lw, 1000, $t4, 3, 12, 1103, )
Completed 4/12

Clock Cycle 4059:
 Current CPU Blocking $t4
(lw, 1000, $t4, 4, 12, 1103, )
Completed 5/12

Clock Cycle 4060:
 Current CPU Blocking $t4
(lw, 1000, $t4, 5, 12, 1103, )
Completed 6/12

Clock Cycle 4061:
 Current CPU Blocking $t4
(lw, 1000, $t4, 6, 12, 1103, )
Completed 7/12

Clock Cycle 4062:
 Current CPU Blocking $t4
(lw, 1000, $t4, 7, 12, 1103, )
Completed 8/12

Clock Cycle 4063:
 Current CPU Blocking $t4
(lw, 1000, $t4, 8, 12, 1103, )
Completed 9/12

Clock Cycle 4064:
 Current CPU Blocking $t4
(lw, 1000, $t4, 9, 12, 1103, )
Completed 10/12

Clock Cycle 4065:
 Current CPU Blocking $t4
(lw, 1000, $t4, 10, 12, 1103, )
Completed 11/12

Clock Cycle 4066:
 Current CPU Blocking $t4
(lw, 1000, $t4, 11, 12, 1103, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1000 $t4 on Line 1103

Clock Cycle 4067:
 Current CPU Blocking $t4

add$t2,$t4,$t3
$t2 = 0

Clock Cycle 4068:
 Current CPU Blocking 

addi$t2,$t1,2416
$t2 = 2416

Clock Cycle 4069:
 Current CPU Blocking 

sub$t2,$t2,$t3
$t2 = 2416

Clock Cycle 4070:
 Current CPU Blocking 

slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 4071:
 Current CPU Blocking 

sub$t0,$t0,$t4
$t0 = 1

Clock Cycle 4072:
 Current CPU Blocking 

add$t3,$t4,$t0
$t3 = 1

Clock Cycle 4073:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 96 $t1 on Line 1110

Clock Cycle 4074:
 Current CPU Blocking 
(lw, 96, $t1, 0, 0, 1110, )
Started lw 96 $t1 on Line 1110
Completed 1/2
add$t3,$t4,$t0
$t3 = 1

Clock Cycle 4075:
 Current CPU Blocking 
(lw, 96, $t1, 1, 2, 1110, )
Completed 2/2
$t1 = -27878399
Finished Instruction lw 96 $t1 on Line 1110
DRAM Request(Read) Issued for lw 1284 $t2 on Line 1112

Clock Cycle 4076:
 Current CPU Blocking 
(lw, 1284, $t2, 0, 0, 1112, )
Started lw 1284 $t2 on Line 1112
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4077:
 Current CPU Blocking $t2
(lw, 1284, $t2, 1, 12, 1112, )
Completed 2/12

Clock Cycle 4078:
 Current CPU Blocking $t2
(lw, 1284, $t2, 2, 12, 1112, )
Completed 3/12

Clock Cycle 4079:
 Current CPU Blocking $t2
(lw, 1284, $t2, 3, 12, 1112, )
Completed 4/12

Clock Cycle 4080:
 Current CPU Blocking $t2
(lw, 1284, $t2, 4, 12, 1112, )
Completed 5/12

Clock Cycle 4081:
 Current CPU Blocking $t2
(lw, 1284, $t2, 5, 12, 1112, )
Completed 6/12

Clock Cycle 4082:
 Current CPU Blocking $t2
(lw, 1284, $t2, 6, 12, 1112, )
Completed 7/12

Clock Cycle 4083:
 Current CPU Blocking $t2
(lw, 1284, $t2, 7, 12, 1112, )
Completed 8/12

Clock Cycle 4084:
 Current CPU Blocking $t2
(lw, 1284, $t2, 8, 12, 1112, )
Completed 9/12

Clock Cycle 4085:
 Current CPU Blocking $t2
(lw, 1284, $t2, 9, 12, 1112, )
Completed 10/12

Clock Cycle 4086:
 Current CPU Blocking $t2
(lw, 1284, $t2, 10, 12, 1112, )
Completed 11/12

Clock Cycle 4087:
 Current CPU Blocking $t2
(lw, 1284, $t2, 11, 12, 1112, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1284 $t2 on Line 1112

Clock Cycle 4088:
 Current CPU Blocking $t2

mul$t2,$t4,$t4
$t2 = 0

Clock Cycle 4089:
 Current CPU Blocking 

addi$t0,$t1,1588
$t0 = -27876811

Clock Cycle 4090:
 Current CPU Blocking 

add$t4,$t2,$t1
$t4 = -27878399

Clock Cycle 4091:
 Current CPU Blocking 

add$t1,$t3,$t2
$t1 = 1

Clock Cycle 4092:
 Current CPU Blocking 

slt$t3,$t3,$t2
$t3 = 0

Clock Cycle 4093:
 Current CPU Blocking 

addi$t3,$t3,3072
$t3 = 3072

Clock Cycle 4094:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1944 $t0 on Line 1119

Clock Cycle 4095:
 Current CPU Blocking 
(lw, 1944, $t0, 0, 0, 1119, )
Started lw 1944 $t0 on Line 1119
Completed 1/2
mul$t3,$t1,$t1
$t3 = 1

Clock Cycle 4096:
 Current CPU Blocking 
(lw, 1944, $t0, 1, 2, 1119, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1944 $t0 on Line 1119
DRAM Request(Write) Issued for sw 920 -27878399 on Line 1121

Clock Cycle 4097:
 Current CPU Blocking 
(sw, 920, -27878399, 0, 0, 1121, )
Started sw 920 -27878399 on Line 1121
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1600 0 on Line 1122

Clock Cycle 4098:
 Current CPU Blocking 
(sw, 920, -27878399, 1, 12, 1121, )(sw, 1600, 0, 0, 0, 1122, )
Completed 2/12
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 4099:
 Current CPU Blocking 
(sw, 920, -27878399, 2, 12, 1121, )(sw, 1600, 0, 0, 0, 1122, )
Completed 3/12
slt$t0,$t0,$t1
$t0 = 1

Clock Cycle 4100:
 Current CPU Blocking 
(sw, 920, -27878399, 3, 12, 1121, )(sw, 1600, 0, 0, 0, 1122, )
Completed 4/12
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 4101:
 Current CPU Blocking 
(sw, 920, -27878399, 4, 12, 1121, )(sw, 1600, 0, 0, 0, 1122, )
Completed 5/12
sub$t4,$t2,$t2
$t4 = 0

Clock Cycle 4102:
 Current CPU Blocking 
(sw, 920, -27878399, 5, 12, 1121, )(sw, 1600, 0, 0, 0, 1122, )
Completed 6/12
slt$t4,$t4,$t3
$t4 = 1

Clock Cycle 4103:
 Current CPU Blocking 
(sw, 920, -27878399, 6, 12, 1121, )(sw, 1600, 0, 0, 0, 1122, )
Completed 7/12
sub$t4,$t2,$t3
$t4 = -1

Clock Cycle 4104:
 Current CPU Blocking 
(sw, 920, -27878399, 7, 12, 1121, )(sw, 1600, 0, 0, 0, 1122, )
Completed 8/12
slt$t1,$t0,$t4
$t1 = 0

Clock Cycle 4105:
 Current CPU Blocking 
(sw, 920, -27878399, 8, 12, 1121, )(sw, 1600, 0, 0, 0, 1122, )
Completed 9/12
addi$t0,$t4,2236
$t0 = 2235

Clock Cycle 4106:
 Current CPU Blocking 
(sw, 920, -27878399, 9, 12, 1121, )(sw, 1600, 0, 0, 0, 1122, )
Completed 10/12
addi$t0,$t4,1812
$t0 = 1811

Clock Cycle 4107:
 Current CPU Blocking 
(sw, 920, -27878399, 10, 12, 1121, )(sw, 1600, 0, 0, 0, 1122, )
Completed 11/12
add$t2,$t4,$t3
$t2 = 0

Clock Cycle 4108:
 Current CPU Blocking 
(sw, 920, -27878399, 11, 12, 1121, )(sw, 1600, 0, 0, 0, 1122, )
Completed 12/12
Finished Instruction sw 920 -27878399 on Line 1121
add$t3,$t1,$t0
$t3 = 1811

Clock Cycle 4109:
 Current CPU Blocking 
(sw, 1600, 0, 0, 0, 1122, )
Started sw 1600 0 on Line 1122
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3548 $t1 on Line 1134

Clock Cycle 4110:
 Current CPU Blocking 
(sw, 1600, 0, 1, 22, 1122, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 2/22
DRAM Request(Read) Issued for lw 720 $t0 on Line 1135

Clock Cycle 4111:
 Current CPU Blocking 
(sw, 1600, 0, 2, 22, 1122, )(lw, 3548, $t1, 0, 0, 1134, )(lw, 720, $t0, 0, 0, 1135, )
Completed 3/22

Clock Cycle 4112:
 Current CPU Blocking $t0
(sw, 1600, 0, 3, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 4/22

Clock Cycle 4113:
 Current CPU Blocking $t0
(sw, 1600, 0, 4, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 5/22

Clock Cycle 4114:
 Current CPU Blocking $t0
(sw, 1600, 0, 5, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 6/22

Clock Cycle 4115:
 Current CPU Blocking $t0
(sw, 1600, 0, 6, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 7/22

Clock Cycle 4116:
 Current CPU Blocking $t0
(sw, 1600, 0, 7, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 8/22

Clock Cycle 4117:
 Current CPU Blocking $t0
(sw, 1600, 0, 8, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 9/22

Clock Cycle 4118:
 Current CPU Blocking $t0
(sw, 1600, 0, 9, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 10/22
Memory at 920 = -27878399

Clock Cycle 4119:
 Current CPU Blocking $t0
(sw, 1600, 0, 10, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 11/22

Clock Cycle 4120:
 Current CPU Blocking $t0
(sw, 1600, 0, 11, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 12/22

Clock Cycle 4121:
 Current CPU Blocking $t0
(sw, 1600, 0, 12, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 13/22

Clock Cycle 4122:
 Current CPU Blocking $t0
(sw, 1600, 0, 13, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 14/22

Clock Cycle 4123:
 Current CPU Blocking $t0
(sw, 1600, 0, 14, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 15/22

Clock Cycle 4124:
 Current CPU Blocking $t0
(sw, 1600, 0, 15, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 16/22

Clock Cycle 4125:
 Current CPU Blocking $t0
(sw, 1600, 0, 16, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 17/22

Clock Cycle 4126:
 Current CPU Blocking $t0
(sw, 1600, 0, 17, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 18/22

Clock Cycle 4127:
 Current CPU Blocking $t0
(sw, 1600, 0, 18, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 19/22

Clock Cycle 4128:
 Current CPU Blocking $t0
(sw, 1600, 0, 19, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 20/22

Clock Cycle 4129:
 Current CPU Blocking $t0
(sw, 1600, 0, 20, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 21/22

Clock Cycle 4130:
 Current CPU Blocking $t0
(sw, 1600, 0, 21, 22, 1122, )(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 22/22
Finished Instruction sw 1600 0 on Line 1122

Clock Cycle 4131:
 Current CPU Blocking $t0
(lw, 720, $t0, 0, 0, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Started lw 720 $t0 on Line 1135
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4132:
 Current CPU Blocking $t0
(lw, 720, $t0, 1, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 2/22

Clock Cycle 4133:
 Current CPU Blocking $t0
(lw, 720, $t0, 2, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 3/22

Clock Cycle 4134:
 Current CPU Blocking $t0
(lw, 720, $t0, 3, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 4/22

Clock Cycle 4135:
 Current CPU Blocking $t0
(lw, 720, $t0, 4, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 5/22

Clock Cycle 4136:
 Current CPU Blocking $t0
(lw, 720, $t0, 5, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 6/22

Clock Cycle 4137:
 Current CPU Blocking $t0
(lw, 720, $t0, 6, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 7/22

Clock Cycle 4138:
 Current CPU Blocking $t0
(lw, 720, $t0, 7, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 8/22

Clock Cycle 4139:
 Current CPU Blocking $t0
(lw, 720, $t0, 8, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 9/22

Clock Cycle 4140:
 Current CPU Blocking $t0
(lw, 720, $t0, 9, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 10/22

Clock Cycle 4141:
 Current CPU Blocking $t0
(lw, 720, $t0, 10, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 11/22

Clock Cycle 4142:
 Current CPU Blocking $t0
(lw, 720, $t0, 11, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 12/22

Clock Cycle 4143:
 Current CPU Blocking $t0
(lw, 720, $t0, 12, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 13/22

Clock Cycle 4144:
 Current CPU Blocking $t0
(lw, 720, $t0, 13, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 14/22

Clock Cycle 4145:
 Current CPU Blocking $t0
(lw, 720, $t0, 14, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 15/22

Clock Cycle 4146:
 Current CPU Blocking $t0
(lw, 720, $t0, 15, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 16/22

Clock Cycle 4147:
 Current CPU Blocking $t0
(lw, 720, $t0, 16, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 17/22

Clock Cycle 4148:
 Current CPU Blocking $t0
(lw, 720, $t0, 17, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 18/22

Clock Cycle 4149:
 Current CPU Blocking $t0
(lw, 720, $t0, 18, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 19/22

Clock Cycle 4150:
 Current CPU Blocking $t0
(lw, 720, $t0, 19, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 20/22

Clock Cycle 4151:
 Current CPU Blocking $t0
(lw, 720, $t0, 20, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 21/22

Clock Cycle 4152:
 Current CPU Blocking $t0
(lw, 720, $t0, 21, 22, 1135, )(lw, 3548, $t1, 0, 0, 1134, )
Completed 22/22
$t0 = 0
Finished Instruction lw 720 $t0 on Line 1135

Clock Cycle 4153:
 Current CPU Blocking $t0
(lw, 3548, $t1, 0, 0, 1134, )
Started lw 3548 $t1 on Line 1134
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t0,184
$t4 = 184

Clock Cycle 4154:
 Current CPU Blocking 
(lw, 3548, $t1, 1, 12, 1134, )
Completed 2/12
sub$t2,$t3,$t2
$t2 = 1811

Clock Cycle 4155:
 Current CPU Blocking 
(lw, 3548, $t1, 2, 12, 1134, )
Completed 3/12

Clock Cycle 4156:
 Current CPU Blocking $t1
(lw, 3548, $t1, 3, 12, 1134, )
Completed 4/12

Clock Cycle 4157:
 Current CPU Blocking $t1
(lw, 3548, $t1, 4, 12, 1134, )
Completed 5/12

Clock Cycle 4158:
 Current CPU Blocking $t1
(lw, 3548, $t1, 5, 12, 1134, )
Completed 6/12

Clock Cycle 4159:
 Current CPU Blocking $t1
(lw, 3548, $t1, 6, 12, 1134, )
Completed 7/12

Clock Cycle 4160:
 Current CPU Blocking $t1
(lw, 3548, $t1, 7, 12, 1134, )
Completed 8/12

Clock Cycle 4161:
 Current CPU Blocking $t1
(lw, 3548, $t1, 8, 12, 1134, )
Completed 9/12

Clock Cycle 4162:
 Current CPU Blocking $t1
(lw, 3548, $t1, 9, 12, 1134, )
Completed 10/12

Clock Cycle 4163:
 Current CPU Blocking $t1
(lw, 3548, $t1, 10, 12, 1134, )
Completed 11/12

Clock Cycle 4164:
 Current CPU Blocking $t1
(lw, 3548, $t1, 11, 12, 1134, )
Completed 12/12
$t1 = 0
Finished Instruction lw 3548 $t1 on Line 1134

Clock Cycle 4165:
 Current CPU Blocking $t1

addi$t1,$t2,1256
$t1 = 3067

Clock Cycle 4166:
 Current CPU Blocking 

slt$t3,$t2,$t4
$t3 = 0

Clock Cycle 4167:
 Current CPU Blocking 

mul$t3,$t3,$t0
$t3 = 0

Clock Cycle 4168:
 Current CPU Blocking 

add$t4,$t2,$t1
$t4 = 4878

Clock Cycle 4169:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2444 0 on Line 1142

Clock Cycle 4170:
 Current CPU Blocking 
(sw, 2444, 0, 0, 0, 1142, )
Started sw 2444 0 on Line 1142
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t2,3196
$t2 = 5007

Clock Cycle 4171:
 Current CPU Blocking 
(sw, 2444, 0, 1, 12, 1142, )
Completed 2/12
add$t3,$t0,$t1
$t3 = 3067

Clock Cycle 4172:
 Current CPU Blocking 
(sw, 2444, 0, 2, 12, 1142, )
Completed 3/12
mul$t2,$t4,$t1
$t2 = 14960826

Clock Cycle 4173:
 Current CPU Blocking 
(sw, 2444, 0, 3, 12, 1142, )
Completed 4/12
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 4174:
 Current CPU Blocking 
(sw, 2444, 0, 4, 12, 1142, )
Completed 5/12
slt$t0,$t1,$t2
$t0 = 1

Clock Cycle 4175:
 Current CPU Blocking 
(sw, 2444, 0, 5, 12, 1142, )
Completed 6/12
sub$t2,$t2,$t0
$t2 = 14960825

Clock Cycle 4176:
 Current CPU Blocking 
(sw, 2444, 0, 6, 12, 1142, )
Completed 7/12
DRAM Request(Write) Issued for sw 2984 1 on Line 1149

Clock Cycle 4177:
 Current CPU Blocking 
(sw, 2444, 0, 7, 12, 1142, )(sw, 2984, 1, 0, 0, 1149, )
Completed 8/12
sub$t2,$t2,$t4
$t2 = 14955947

Clock Cycle 4178:
 Current CPU Blocking 
(sw, 2444, 0, 8, 12, 1142, )(sw, 2984, 1, 0, 0, 1149, )
Completed 9/12
addi$t4,$t0,2620
$t4 = 2621

Clock Cycle 4179:
 Current CPU Blocking 
(sw, 2444, 0, 9, 12, 1142, )(sw, 2984, 1, 0, 0, 1149, )
Completed 10/12
add$t3,$t3,$t4
$t3 = 2622

Clock Cycle 4180:
 Current CPU Blocking 
(sw, 2444, 0, 10, 12, 1142, )(sw, 2984, 1, 0, 0, 1149, )
Completed 11/12
add$t0,$t0,$t2
$t0 = 14955948

Clock Cycle 4181:
 Current CPU Blocking 
(sw, 2444, 0, 11, 12, 1142, )(sw, 2984, 1, 0, 0, 1149, )
Completed 12/12
Finished Instruction sw 2444 0 on Line 1142
sub$t4,$t4,$t3
$t4 = -1

Clock Cycle 4182:
 Current CPU Blocking 
(sw, 2984, 1, 0, 0, 1149, )
Started sw 2984 1 on Line 1149
Completed 1/2
DRAM Request(Read) Issued for lw 1088 $t3 on Line 1155

Clock Cycle 4183:
 Current CPU Blocking 
(sw, 2984, 1, 1, 2, 1149, )(lw, 1088, $t3, 0, 0, 1155, )
Completed 2/2
Finished Instruction sw 2984 1 on Line 1149
addi$t2,$t2,1264
$t2 = 14957211

Clock Cycle 4184:
 Current CPU Blocking 
(lw, 1088, $t3, 0, 0, 1155, )
Started lw 1088 $t3 on Line 1155
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4185:
 Current CPU Blocking $t3
(lw, 1088, $t3, 1, 22, 1155, )
Completed 2/22

Clock Cycle 4186:
 Current CPU Blocking $t3
(lw, 1088, $t3, 2, 22, 1155, )
Completed 3/22

Clock Cycle 4187:
 Current CPU Blocking $t3
(lw, 1088, $t3, 3, 22, 1155, )
Completed 4/22

Clock Cycle 4188:
 Current CPU Blocking $t3
(lw, 1088, $t3, 4, 22, 1155, )
Completed 5/22

Clock Cycle 4189:
 Current CPU Blocking $t3
(lw, 1088, $t3, 5, 22, 1155, )
Completed 6/22

Clock Cycle 4190:
 Current CPU Blocking $t3
(lw, 1088, $t3, 6, 22, 1155, )
Completed 7/22

Clock Cycle 4191:
 Current CPU Blocking $t3
(lw, 1088, $t3, 7, 22, 1155, )
Completed 8/22

Clock Cycle 4192:
 Current CPU Blocking $t3
(lw, 1088, $t3, 8, 22, 1155, )
Completed 9/22

Clock Cycle 4193:
 Current CPU Blocking $t3
(lw, 1088, $t3, 9, 22, 1155, )
Completed 10/22
Memory at 2984 = 1

Clock Cycle 4194:
 Current CPU Blocking $t3
(lw, 1088, $t3, 10, 22, 1155, )
Completed 11/22

Clock Cycle 4195:
 Current CPU Blocking $t3
(lw, 1088, $t3, 11, 22, 1155, )
Completed 12/22

Clock Cycle 4196:
 Current CPU Blocking $t3
(lw, 1088, $t3, 12, 22, 1155, )
Completed 13/22

Clock Cycle 4197:
 Current CPU Blocking $t3
(lw, 1088, $t3, 13, 22, 1155, )
Completed 14/22

Clock Cycle 4198:
 Current CPU Blocking $t3
(lw, 1088, $t3, 14, 22, 1155, )
Completed 15/22

Clock Cycle 4199:
 Current CPU Blocking $t3
(lw, 1088, $t3, 15, 22, 1155, )
Completed 16/22

Clock Cycle 4200:
 Current CPU Blocking $t3
(lw, 1088, $t3, 16, 22, 1155, )
Completed 17/22

Clock Cycle 4201:
 Current CPU Blocking $t3
(lw, 1088, $t3, 17, 22, 1155, )
Completed 18/22

Clock Cycle 4202:
 Current CPU Blocking $t3
(lw, 1088, $t3, 18, 22, 1155, )
Completed 19/22

Clock Cycle 4203:
 Current CPU Blocking $t3
(lw, 1088, $t3, 19, 22, 1155, )
Completed 20/22

Clock Cycle 4204:
 Current CPU Blocking $t3
(lw, 1088, $t3, 20, 22, 1155, )
Completed 21/22

Clock Cycle 4205:
 Current CPU Blocking $t3
(lw, 1088, $t3, 21, 22, 1155, )
Completed 22/22
$t3 = 1
Finished Instruction lw 1088 $t3 on Line 1155

Clock Cycle 4206:
 Current CPU Blocking $t3

mul$t4,$t0,$t3
$t4 = 14955948

Clock Cycle 4207:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 352 14955948 on Line 1158

Clock Cycle 4208:
 Current CPU Blocking 
(sw, 352, 14955948, 0, 0, 1158, )
Started sw 352 14955948 on Line 1158
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3724 14955948 on Line 1159

Clock Cycle 4209:
 Current CPU Blocking 
(sw, 352, 14955948, 1, 12, 1158, )(sw, 3724, 14955948, 0, 0, 1159, )
Completed 2/12
DRAM Request(Write) Issued for sw 2008 3067 on Line 1160

Clock Cycle 4210:
 Current CPU Blocking 
(sw, 352, 14955948, 2, 12, 1158, )(sw, 3724, 14955948, 0, 0, 1159, )(sw, 2008, 3067, 0, 0, 1160, )
Completed 3/12
add$t0,$t1,$t3
$t0 = 3068

Clock Cycle 4211:
 Current CPU Blocking 
(sw, 352, 14955948, 3, 12, 1158, )(sw, 3724, 14955948, 0, 0, 1159, )(sw, 2008, 3067, 0, 0, 1160, )
Completed 4/12
DRAM Request(Read) Issued for lw 3884 $t2 on Line 1162

Clock Cycle 4212:
 Current CPU Blocking 
(sw, 352, 14955948, 4, 12, 1158, )(sw, 3724, 14955948, 0, 0, 1159, )(sw, 2008, 3067, 0, 0, 1160, )(lw, 3884, $t2, 0, 0, 1162, )
Completed 5/12
DRAM Request(Write) Issued for sw 2352 14955948 on Line 1163

Clock Cycle 4213:
 Current CPU Blocking 
(sw, 352, 14955948, 5, 12, 1158, )(sw, 3724, 14955948, 0, 0, 1159, )(sw, 2008, 3067, 0, 0, 1160, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 6/12

Clock Cycle 4214:
 Current CPU Blocking $t2
(sw, 352, 14955948, 6, 12, 1158, )(sw, 3724, 14955948, 0, 0, 1159, )(sw, 2008, 3067, 0, 0, 1160, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 7/12

Clock Cycle 4215:
 Current CPU Blocking $t2
(sw, 352, 14955948, 7, 12, 1158, )(sw, 3724, 14955948, 0, 0, 1159, )(sw, 2008, 3067, 0, 0, 1160, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 8/12

Clock Cycle 4216:
 Current CPU Blocking $t2
(sw, 352, 14955948, 8, 12, 1158, )(sw, 3724, 14955948, 0, 0, 1159, )(sw, 2008, 3067, 0, 0, 1160, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 9/12

Clock Cycle 4217:
 Current CPU Blocking $t2
(sw, 352, 14955948, 9, 12, 1158, )(sw, 3724, 14955948, 0, 0, 1159, )(sw, 2008, 3067, 0, 0, 1160, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 10/12

Clock Cycle 4218:
 Current CPU Blocking $t2
(sw, 352, 14955948, 10, 12, 1158, )(sw, 3724, 14955948, 0, 0, 1159, )(sw, 2008, 3067, 0, 0, 1160, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 11/12

Clock Cycle 4219:
 Current CPU Blocking $t2
(sw, 352, 14955948, 11, 12, 1158, )(sw, 3724, 14955948, 0, 0, 1159, )(sw, 2008, 3067, 0, 0, 1160, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 12/12
Finished Instruction sw 352 14955948 on Line 1158

Clock Cycle 4220:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 0, 0, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Started sw 3724 14955948 on Line 1159
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4221:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 1, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 2/22

Clock Cycle 4222:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 2, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 3/22

Clock Cycle 4223:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 3, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 4/22

Clock Cycle 4224:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 4, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 5/22

Clock Cycle 4225:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 5, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 6/22

Clock Cycle 4226:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 6, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 7/22

Clock Cycle 4227:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 7, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 8/22

Clock Cycle 4228:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 8, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 9/22

Clock Cycle 4229:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 9, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 10/22
Memory at 352 = 14955948

Clock Cycle 4230:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 10, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 11/22

Clock Cycle 4231:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 11, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 12/22

Clock Cycle 4232:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 12, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 13/22

Clock Cycle 4233:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 13, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 14/22

Clock Cycle 4234:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 14, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 15/22

Clock Cycle 4235:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 15, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 16/22

Clock Cycle 4236:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 16, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 17/22

Clock Cycle 4237:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 17, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 18/22

Clock Cycle 4238:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 18, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 19/22

Clock Cycle 4239:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 19, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 20/22

Clock Cycle 4240:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 20, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 21/22

Clock Cycle 4241:
 Current CPU Blocking $t2
(sw, 3724, 14955948, 21, 22, 1159, )(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 22/22
Finished Instruction sw 3724 14955948 on Line 1159

Clock Cycle 4242:
 Current CPU Blocking $t2
(lw, 3884, $t2, 0, 0, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Started lw 3884 $t2 on Line 1162
Completed 1/2

Clock Cycle 4243:
 Current CPU Blocking $t2
(lw, 3884, $t2, 1, 2, 1162, )(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3884 $t2 on Line 1162

Clock Cycle 4244:
 Current CPU Blocking $t2
(sw, 2008, 3067, 0, 0, 1160, )(sw, 2352, 14955948, 0, 0, 1163, )
Started sw 2008 3067 on Line 1160
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2024 0 on Line 1164

Clock Cycle 4245:
 Current CPU Blocking 
(sw, 2008, 3067, 1, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 2/22
DRAM Request(Read) Issued for lw 4000 $t3 on Line 1165

Clock Cycle 4246:
 Current CPU Blocking 
(sw, 2008, 3067, 2, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(sw, 2352, 14955948, 0, 0, 1163, )(lw, 4000, $t3, 0, 0, 1165, )
Completed 3/22
mul$t4,$t1,$t0
$t4 = 9409556

Clock Cycle 4247:
 Current CPU Blocking 
(sw, 2008, 3067, 3, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(sw, 2352, 14955948, 0, 0, 1163, )(lw, 4000, $t3, 0, 0, 1165, )
Completed 4/22

Clock Cycle 4248:
 Current CPU Blocking $t3
(sw, 2008, 3067, 4, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 5/22

Clock Cycle 4249:
 Current CPU Blocking $t3
(sw, 2008, 3067, 5, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 6/22

Clock Cycle 4250:
 Current CPU Blocking $t3
(sw, 2008, 3067, 6, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 7/22

Clock Cycle 4251:
 Current CPU Blocking $t3
(sw, 2008, 3067, 7, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 8/22

Clock Cycle 4252:
 Current CPU Blocking $t3
(sw, 2008, 3067, 8, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 9/22

Clock Cycle 4253:
 Current CPU Blocking $t3
(sw, 2008, 3067, 9, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 10/22
Memory at 3724 = 14955948

Clock Cycle 4254:
 Current CPU Blocking $t3
(sw, 2008, 3067, 10, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 11/22

Clock Cycle 4255:
 Current CPU Blocking $t3
(sw, 2008, 3067, 11, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 12/22

Clock Cycle 4256:
 Current CPU Blocking $t3
(sw, 2008, 3067, 12, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 13/22

Clock Cycle 4257:
 Current CPU Blocking $t3
(sw, 2008, 3067, 13, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 14/22

Clock Cycle 4258:
 Current CPU Blocking $t3
(sw, 2008, 3067, 14, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 15/22

Clock Cycle 4259:
 Current CPU Blocking $t3
(sw, 2008, 3067, 15, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 16/22

Clock Cycle 4260:
 Current CPU Blocking $t3
(sw, 2008, 3067, 16, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 17/22

Clock Cycle 4261:
 Current CPU Blocking $t3
(sw, 2008, 3067, 17, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 18/22

Clock Cycle 4262:
 Current CPU Blocking $t3
(sw, 2008, 3067, 18, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 19/22

Clock Cycle 4263:
 Current CPU Blocking $t3
(sw, 2008, 3067, 19, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 20/22

Clock Cycle 4264:
 Current CPU Blocking $t3
(sw, 2008, 3067, 20, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 21/22

Clock Cycle 4265:
 Current CPU Blocking $t3
(sw, 2008, 3067, 21, 22, 1160, )(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 22/22
Finished Instruction sw 2008 3067 on Line 1160

Clock Cycle 4266:
 Current CPU Blocking $t3
(sw, 2024, 0, 0, 0, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Started sw 2024 0 on Line 1164
Completed 1/2

Clock Cycle 4267:
 Current CPU Blocking $t3
(sw, 2024, 0, 1, 2, 1164, )(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 2/2
Finished Instruction sw 2024 0 on Line 1164

Clock Cycle 4268:
 Current CPU Blocking $t3
(lw, 4000, $t3, 0, 0, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Started lw 4000 $t3 on Line 1165
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4269:
 Current CPU Blocking $t3
(lw, 4000, $t3, 1, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 2/22

Clock Cycle 4270:
 Current CPU Blocking $t3
(lw, 4000, $t3, 2, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 3/22

Clock Cycle 4271:
 Current CPU Blocking $t3
(lw, 4000, $t3, 3, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 4/22

Clock Cycle 4272:
 Current CPU Blocking $t3
(lw, 4000, $t3, 4, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 5/22

Clock Cycle 4273:
 Current CPU Blocking $t3
(lw, 4000, $t3, 5, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 6/22

Clock Cycle 4274:
 Current CPU Blocking $t3
(lw, 4000, $t3, 6, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 7/22

Clock Cycle 4275:
 Current CPU Blocking $t3
(lw, 4000, $t3, 7, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 8/22

Clock Cycle 4276:
 Current CPU Blocking $t3
(lw, 4000, $t3, 8, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 9/22

Clock Cycle 4277:
 Current CPU Blocking $t3
(lw, 4000, $t3, 9, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 10/22
Memory at 2008 = 3067

Clock Cycle 4278:
 Current CPU Blocking $t3
(lw, 4000, $t3, 10, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 11/22

Clock Cycle 4279:
 Current CPU Blocking $t3
(lw, 4000, $t3, 11, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 12/22

Clock Cycle 4280:
 Current CPU Blocking $t3
(lw, 4000, $t3, 12, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 13/22

Clock Cycle 4281:
 Current CPU Blocking $t3
(lw, 4000, $t3, 13, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 14/22

Clock Cycle 4282:
 Current CPU Blocking $t3
(lw, 4000, $t3, 14, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 15/22

Clock Cycle 4283:
 Current CPU Blocking $t3
(lw, 4000, $t3, 15, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 16/22

Clock Cycle 4284:
 Current CPU Blocking $t3
(lw, 4000, $t3, 16, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 17/22

Clock Cycle 4285:
 Current CPU Blocking $t3
(lw, 4000, $t3, 17, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 18/22

Clock Cycle 4286:
 Current CPU Blocking $t3
(lw, 4000, $t3, 18, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 19/22

Clock Cycle 4287:
 Current CPU Blocking $t3
(lw, 4000, $t3, 19, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 20/22

Clock Cycle 4288:
 Current CPU Blocking $t3
(lw, 4000, $t3, 20, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 21/22

Clock Cycle 4289:
 Current CPU Blocking $t3
(lw, 4000, $t3, 21, 22, 1165, )(sw, 2352, 14955948, 0, 0, 1163, )
Completed 22/22
$t3 = 0
Finished Instruction lw 4000 $t3 on Line 1165

Clock Cycle 4290:
 Current CPU Blocking $t3
(sw, 2352, 14955948, 0, 0, 1163, )
Started sw 2352 14955948 on Line 1163
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
add$t1,$t3,$t3
$t1 = 0

Clock Cycle 4291:
 Current CPU Blocking 
(sw, 2352, 14955948, 1, 12, 1163, )
Completed 2/12
DRAM Request(Write) Issued for sw 720 0 on Line 1168

Clock Cycle 4292:
 Current CPU Blocking 
(sw, 2352, 14955948, 2, 12, 1163, )(sw, 720, 0, 0, 0, 1168, )
Completed 3/12
add$t3,$t3,$t4
$t3 = 9409556

Clock Cycle 4293:
 Current CPU Blocking 
(sw, 2352, 14955948, 3, 12, 1163, )(sw, 720, 0, 0, 0, 1168, )
Completed 4/12
DRAM Request(Write) Issued for sw 96 9409556 on Line 1170

Clock Cycle 4294:
 Current CPU Blocking 
(sw, 2352, 14955948, 4, 12, 1163, )(sw, 720, 0, 0, 0, 1168, )(sw, 96, 9409556, 0, 0, 1170, )
Completed 5/12
addi$t1,$t4,1760
$t1 = 9411316

Clock Cycle 4295:
 Current CPU Blocking 
(sw, 2352, 14955948, 5, 12, 1163, )(sw, 720, 0, 0, 0, 1168, )(sw, 96, 9409556, 0, 0, 1170, )
Completed 6/12
DRAM Request(Read) Issued for lw 2380 $t0 on Line 1172

Clock Cycle 4296:
 Current CPU Blocking 
(sw, 2352, 14955948, 6, 12, 1163, )(lw, 2380, $t0, 0, 0, 1172, )(sw, 720, 0, 0, 0, 1168, )(sw, 96, 9409556, 0, 0, 1170, )
Completed 7/12
mul$t2,$t2,$t4
$t2 = 0

Clock Cycle 4297:
 Current CPU Blocking 
(sw, 2352, 14955948, 7, 12, 1163, )(lw, 2380, $t0, 0, 0, 1172, )(sw, 720, 0, 0, 0, 1168, )(sw, 96, 9409556, 0, 0, 1170, )
Completed 8/12
slt$t4,$t4,$t2
$t4 = 0

Clock Cycle 4298:
 Current CPU Blocking 
(sw, 2352, 14955948, 8, 12, 1163, )(lw, 2380, $t0, 0, 0, 1172, )(sw, 720, 0, 0, 0, 1168, )(sw, 96, 9409556, 0, 0, 1170, )
Completed 9/12
DRAM Request(Write) Issued for sw 3560 9411316 on Line 1175

Clock Cycle 4299:
 Current CPU Blocking 
(sw, 2352, 14955948, 9, 12, 1163, )(lw, 2380, $t0, 0, 0, 1172, )(sw, 720, 0, 0, 0, 1168, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 3560, 9411316, 0, 0, 1175, )
Completed 10/12
add$t1,$t2,$t1
$t1 = 9411316

Clock Cycle 4300:
 Current CPU Blocking 
(sw, 2352, 14955948, 10, 12, 1163, )(lw, 2380, $t0, 0, 0, 1172, )(sw, 720, 0, 0, 0, 1168, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 3560, 9411316, 0, 0, 1175, )
Completed 11/12
add$t3,$t3,$t2
$t3 = 9409556

Clock Cycle 4301:
 Current CPU Blocking 
(sw, 2352, 14955948, 11, 12, 1163, )(lw, 2380, $t0, 0, 0, 1172, )(sw, 720, 0, 0, 0, 1168, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 3560, 9411316, 0, 0, 1175, )
Completed 12/12
Finished Instruction sw 2352 14955948 on Line 1163
DRAM Request(Write) Issued for sw 1000 0 on Line 1178

Clock Cycle 4302:
 Current CPU Blocking 
(lw, 2380, $t0, 0, 0, 1172, )(sw, 720, 0, 0, 0, 1168, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1000, 0, 0, 0, 1178, )
Started lw 2380 $t0 on Line 1172
Completed 1/2
DRAM Request(Read) Issued for lw 2056 $t2 on Line 1179

Clock Cycle 4303:
 Current CPU Blocking 
(lw, 2380, $t0, 1, 2, 1172, )(lw, 2056, $t2, 0, 0, 1179, )(sw, 720, 0, 0, 0, 1168, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1000, 0, 0, 0, 1178, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2380 $t0 on Line 1172
DRAM Request(Write) Issued for sw 1860 9409556 on Line 1180

Clock Cycle 4304:
 Current CPU Blocking 
(lw, 2056, $t2, 0, 0, 1179, )(sw, 720, 0, 0, 0, 1168, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1000, 0, 0, 0, 1178, )(sw, 1860, 9409556, 0, 0, 1180, )
Started lw 2056 $t2 on Line 1179
Completed 1/2
DRAM Request(Read) Issued for lw 340 $t1 on Line 1181

Clock Cycle 4305:
 Current CPU Blocking 
(lw, 2056, $t2, 1, 2, 1179, )(sw, 720, 0, 0, 0, 1168, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1000, 0, 0, 0, 1178, )(sw, 1860, 9409556, 0, 0, 1180, )(lw, 340, $t1, 0, 0, 1181, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2056 $t2 on Line 1179

Clock Cycle 4306:
 Current CPU Blocking $t1
(sw, 720, 0, 0, 0, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Started sw 720 0 on Line 1168
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4307:
 Current CPU Blocking $t1
(sw, 720, 0, 1, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 2/22

Clock Cycle 4308:
 Current CPU Blocking $t1
(sw, 720, 0, 2, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 3/22

Clock Cycle 4309:
 Current CPU Blocking $t1
(sw, 720, 0, 3, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 4/22

Clock Cycle 4310:
 Current CPU Blocking $t1
(sw, 720, 0, 4, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 5/22

Clock Cycle 4311:
 Current CPU Blocking $t1
(sw, 720, 0, 5, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 6/22

Clock Cycle 4312:
 Current CPU Blocking $t1
(sw, 720, 0, 6, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 7/22

Clock Cycle 4313:
 Current CPU Blocking $t1
(sw, 720, 0, 7, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 8/22

Clock Cycle 4314:
 Current CPU Blocking $t1
(sw, 720, 0, 8, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 9/22

Clock Cycle 4315:
 Current CPU Blocking $t1
(sw, 720, 0, 9, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 10/22
Memory at 2352 = 14955948

Clock Cycle 4316:
 Current CPU Blocking $t1
(sw, 720, 0, 10, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 11/22

Clock Cycle 4317:
 Current CPU Blocking $t1
(sw, 720, 0, 11, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 12/22

Clock Cycle 4318:
 Current CPU Blocking $t1
(sw, 720, 0, 12, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 13/22

Clock Cycle 4319:
 Current CPU Blocking $t1
(sw, 720, 0, 13, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 14/22

Clock Cycle 4320:
 Current CPU Blocking $t1
(sw, 720, 0, 14, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 15/22

Clock Cycle 4321:
 Current CPU Blocking $t1
(sw, 720, 0, 15, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 16/22

Clock Cycle 4322:
 Current CPU Blocking $t1
(sw, 720, 0, 16, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 17/22

Clock Cycle 4323:
 Current CPU Blocking $t1
(sw, 720, 0, 17, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 18/22

Clock Cycle 4324:
 Current CPU Blocking $t1
(sw, 720, 0, 18, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 19/22

Clock Cycle 4325:
 Current CPU Blocking $t1
(sw, 720, 0, 19, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 20/22

Clock Cycle 4326:
 Current CPU Blocking $t1
(sw, 720, 0, 20, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 21/22

Clock Cycle 4327:
 Current CPU Blocking $t1
(sw, 720, 0, 21, 22, 1168, )(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 22/22
Finished Instruction sw 720 0 on Line 1168

Clock Cycle 4328:
 Current CPU Blocking $t1
(lw, 340, $t1, 0, 0, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Started lw 340 $t1 on Line 1181
Completed 1/2

Clock Cycle 4329:
 Current CPU Blocking $t1
(lw, 340, $t1, 1, 2, 1181, )(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 2/2
$t1 = 0
Finished Instruction lw 340 $t1 on Line 1181

Clock Cycle 4330:
 Current CPU Blocking $t1
(sw, 96, 9409556, 0, 0, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Started sw 96 9409556 on Line 1170
Completed 1/2
mul$t3,$t1,$t0
$t3 = 0

Clock Cycle 4331:
 Current CPU Blocking 
(sw, 96, 9409556, 1, 2, 1170, )(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 2/2
Finished Instruction sw 96 9409556 on Line 1170
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 4332:
 Current CPU Blocking 
(sw, 1000, 0, 0, 0, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Started sw 1000 0 on Line 1178
Completed 1/2
mul$t2,$t3,$t0
$t2 = 0

Clock Cycle 4333:
 Current CPU Blocking 
(sw, 1000, 0, 1, 2, 1178, )(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 2/2
Finished Instruction sw 1000 0 on Line 1178
sub$t0,$t3,$t3
$t0 = 0

Clock Cycle 4334:
 Current CPU Blocking 
(sw, 3560, 9411316, 0, 0, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Started sw 3560 9411316 on Line 1175
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sub$t0,$t2,$t1
$t0 = 0

Clock Cycle 4335:
 Current CPU Blocking 
(sw, 3560, 9411316, 1, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 2/22
add$t0,$t0,$t2
$t0 = 0

Clock Cycle 4336:
 Current CPU Blocking 
(sw, 3560, 9411316, 2, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 3/22
sub$t4,$t0,$t3
$t4 = 0

Clock Cycle 4337:
 Current CPU Blocking 
(sw, 3560, 9411316, 3, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 4/22
slt$t1,$t1,$t2
$t1 = 0

Clock Cycle 4338:
 Current CPU Blocking 
(sw, 3560, 9411316, 4, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 5/22
sub$t3,$t4,$t0
$t3 = 0

Clock Cycle 4339:
 Current CPU Blocking 
(sw, 3560, 9411316, 5, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 6/22
sub$t1,$t1,$t1
$t1 = 0

Clock Cycle 4340:
 Current CPU Blocking 
(sw, 3560, 9411316, 6, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 7/22
sub$t4,$t4,$t4
$t4 = 0

Clock Cycle 4341:
 Current CPU Blocking 
(sw, 3560, 9411316, 7, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 8/22
slt$t3,$t3,$t0
$t3 = 0

Clock Cycle 4342:
 Current CPU Blocking 
(sw, 3560, 9411316, 8, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 9/22
addi$t0,$t4,3868
$t0 = 3868

Clock Cycle 4343:
 Current CPU Blocking 
(sw, 3560, 9411316, 9, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 10/22
Memory at 96 = 9409556
sub$t4,$t4,$t0
$t4 = -3868

Clock Cycle 4344:
 Current CPU Blocking 
(sw, 3560, 9411316, 10, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 11/22
slt$t3,$t2,$t3
$t3 = 0

Clock Cycle 4345:
 Current CPU Blocking 
(sw, 3560, 9411316, 11, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )
Completed 12/22
DRAM Request(Read) Issued for lw 1900 $t3 on Line 1197

Clock Cycle 4346:
 Current CPU Blocking 
(sw, 3560, 9411316, 12, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 13/22
add$t1,$t1,$t0
$t1 = 3868

Clock Cycle 4347:
 Current CPU Blocking 
(sw, 3560, 9411316, 13, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 14/22

Clock Cycle 4348:
 Current CPU Blocking $t3
(sw, 3560, 9411316, 14, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 15/22

Clock Cycle 4349:
 Current CPU Blocking $t3
(sw, 3560, 9411316, 15, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 16/22

Clock Cycle 4350:
 Current CPU Blocking $t3
(sw, 3560, 9411316, 16, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 17/22

Clock Cycle 4351:
 Current CPU Blocking $t3
(sw, 3560, 9411316, 17, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 18/22

Clock Cycle 4352:
 Current CPU Blocking $t3
(sw, 3560, 9411316, 18, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 19/22

Clock Cycle 4353:
 Current CPU Blocking $t3
(sw, 3560, 9411316, 19, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 20/22

Clock Cycle 4354:
 Current CPU Blocking $t3
(sw, 3560, 9411316, 20, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 21/22

Clock Cycle 4355:
 Current CPU Blocking $t3
(sw, 3560, 9411316, 21, 22, 1175, )(sw, 1860, 9409556, 0, 0, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 22/22
Finished Instruction sw 3560 9411316 on Line 1175

Clock Cycle 4356:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 0, 0, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Started sw 1860 9409556 on Line 1180
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4357:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 1, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 2/22

Clock Cycle 4358:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 2, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 3/22

Clock Cycle 4359:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 3, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 4/22

Clock Cycle 4360:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 4, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 5/22

Clock Cycle 4361:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 5, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 6/22

Clock Cycle 4362:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 6, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 7/22

Clock Cycle 4363:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 7, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 8/22

Clock Cycle 4364:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 8, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 9/22

Clock Cycle 4365:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 9, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 10/22
Memory at 3560 = 9411316

Clock Cycle 4366:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 10, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 11/22

Clock Cycle 4367:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 11, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 12/22

Clock Cycle 4368:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 12, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 13/22

Clock Cycle 4369:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 13, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 14/22

Clock Cycle 4370:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 14, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 15/22

Clock Cycle 4371:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 15, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 16/22

Clock Cycle 4372:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 16, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 17/22

Clock Cycle 4373:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 17, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 18/22

Clock Cycle 4374:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 18, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 19/22

Clock Cycle 4375:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 19, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 20/22

Clock Cycle 4376:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 20, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 21/22

Clock Cycle 4377:
 Current CPU Blocking $t3
(sw, 1860, 9409556, 21, 22, 1180, )(lw, 1900, $t3, 0, 0, 1197, )
Completed 22/22
Finished Instruction sw 1860 9409556 on Line 1180

Clock Cycle 4378:
 Current CPU Blocking $t3
(lw, 1900, $t3, 0, 0, 1197, )
Started lw 1900 $t3 on Line 1197
Completed 1/2

Clock Cycle 4379:
 Current CPU Blocking $t3
(lw, 1900, $t3, 1, 2, 1197, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1900 $t3 on Line 1197

Clock Cycle 4380:
 Current CPU Blocking $t3

mul$t0,$t3,$t2
$t0 = 0

Clock Cycle 4381:
 Current CPU Blocking 

add$t1,$t0,$t0
$t1 = 0

Clock Cycle 4382:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3284 $t0 on Line 1201

Clock Cycle 4383:
 Current CPU Blocking 
(lw, 3284, $t0, 0, 0, 1201, )
Started lw 3284 $t0 on Line 1201
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4384:
 Current CPU Blocking $t0
(lw, 3284, $t0, 1, 22, 1201, )
Completed 2/22

Clock Cycle 4385:
 Current CPU Blocking $t0
(lw, 3284, $t0, 2, 22, 1201, )
Completed 3/22

Clock Cycle 4386:
 Current CPU Blocking $t0
(lw, 3284, $t0, 3, 22, 1201, )
Completed 4/22

Clock Cycle 4387:
 Current CPU Blocking $t0
(lw, 3284, $t0, 4, 22, 1201, )
Completed 5/22

Clock Cycle 4388:
 Current CPU Blocking $t0
(lw, 3284, $t0, 5, 22, 1201, )
Completed 6/22

Clock Cycle 4389:
 Current CPU Blocking $t0
(lw, 3284, $t0, 6, 22, 1201, )
Completed 7/22

Clock Cycle 4390:
 Current CPU Blocking $t0
(lw, 3284, $t0, 7, 22, 1201, )
Completed 8/22

Clock Cycle 4391:
 Current CPU Blocking $t0
(lw, 3284, $t0, 8, 22, 1201, )
Completed 9/22

Clock Cycle 4392:
 Current CPU Blocking $t0
(lw, 3284, $t0, 9, 22, 1201, )
Completed 10/22
Memory at 1860 = 9409556

Clock Cycle 4393:
 Current CPU Blocking $t0
(lw, 3284, $t0, 10, 22, 1201, )
Completed 11/22

Clock Cycle 4394:
 Current CPU Blocking $t0
(lw, 3284, $t0, 11, 22, 1201, )
Completed 12/22

Clock Cycle 4395:
 Current CPU Blocking $t0
(lw, 3284, $t0, 12, 22, 1201, )
Completed 13/22

Clock Cycle 4396:
 Current CPU Blocking $t0
(lw, 3284, $t0, 13, 22, 1201, )
Completed 14/22

Clock Cycle 4397:
 Current CPU Blocking $t0
(lw, 3284, $t0, 14, 22, 1201, )
Completed 15/22

Clock Cycle 4398:
 Current CPU Blocking $t0
(lw, 3284, $t0, 15, 22, 1201, )
Completed 16/22

Clock Cycle 4399:
 Current CPU Blocking $t0
(lw, 3284, $t0, 16, 22, 1201, )
Completed 17/22

Clock Cycle 4400:
 Current CPU Blocking $t0
(lw, 3284, $t0, 17, 22, 1201, )
Completed 18/22

Clock Cycle 4401:
 Current CPU Blocking $t0
(lw, 3284, $t0, 18, 22, 1201, )
Completed 19/22

Clock Cycle 4402:
 Current CPU Blocking $t0
(lw, 3284, $t0, 19, 22, 1201, )
Completed 20/22

Clock Cycle 4403:
 Current CPU Blocking $t0
(lw, 3284, $t0, 20, 22, 1201, )
Completed 21/22

Clock Cycle 4404:
 Current CPU Blocking $t0
(lw, 3284, $t0, 21, 22, 1201, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3284 $t0 on Line 1201

Clock Cycle 4405:
 Current CPU Blocking $t0

addi$t0,$t0,3908
$t0 = 3908

Clock Cycle 4406:
 Current CPU Blocking 

sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 4407:
 Current CPU Blocking 

slt$t2,$t4,$t1
$t2 = 0

Clock Cycle 4408:
 Current CPU Blocking 

add$t4,$t2,$t4
$t4 = 0

Clock Cycle 4409:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2464 $t0 on Line 1206

Clock Cycle 4410:
 Current CPU Blocking 
(lw, 2464, $t0, 0, 0, 1206, )
Started lw 2464 $t0 on Line 1206
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
add$t4,$t2,$t2
$t4 = 0

Clock Cycle 4411:
 Current CPU Blocking 
(lw, 2464, $t0, 1, 12, 1206, )
Completed 2/12
mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 4412:
 Current CPU Blocking 
(lw, 2464, $t0, 2, 12, 1206, )
Completed 3/12

Clock Cycle 4413:
 Current CPU Blocking $t0
(lw, 2464, $t0, 3, 12, 1206, )
Completed 4/12

Clock Cycle 4414:
 Current CPU Blocking $t0
(lw, 2464, $t0, 4, 12, 1206, )
Completed 5/12

Clock Cycle 4415:
 Current CPU Blocking $t0
(lw, 2464, $t0, 5, 12, 1206, )
Completed 6/12

Clock Cycle 4416:
 Current CPU Blocking $t0
(lw, 2464, $t0, 6, 12, 1206, )
Completed 7/12

Clock Cycle 4417:
 Current CPU Blocking $t0
(lw, 2464, $t0, 7, 12, 1206, )
Completed 8/12

Clock Cycle 4418:
 Current CPU Blocking $t0
(lw, 2464, $t0, 8, 12, 1206, )
Completed 9/12

Clock Cycle 4419:
 Current CPU Blocking $t0
(lw, 2464, $t0, 9, 12, 1206, )
Completed 10/12

Clock Cycle 4420:
 Current CPU Blocking $t0
(lw, 2464, $t0, 10, 12, 1206, )
Completed 11/12

Clock Cycle 4421:
 Current CPU Blocking $t0
(lw, 2464, $t0, 11, 12, 1206, )
Completed 12/12
$t0 = 0
Finished Instruction lw 2464 $t0 on Line 1206

Clock Cycle 4422:
 Current CPU Blocking $t0

sub$t1,$t1,$t0
$t1 = 0

Clock Cycle 4423:
 Current CPU Blocking 

slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 4424:
 Current CPU Blocking 

mul$t0,$t4,$t4
$t0 = 0

Clock Cycle 4425:
 Current CPU Blocking 

slt$t1,$t0,$t2
$t1 = 0

Clock Cycle 4426:
 Current CPU Blocking 

addi$t0,$t0,2840
$t0 = 2840

Clock Cycle 4427:
 Current CPU Blocking 

addi$t4,$t4,2312
$t4 = 2312

Clock Cycle 4428:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2868 2312 on Line 1215

Clock Cycle 4429:
 Current CPU Blocking 
(sw, 2868, 2312, 0, 0, 1215, )
Started sw 2868 2312 on Line 1215
Completed 1/2
addi$t4,$t1,872
$t4 = 872

Clock Cycle 4430:
 Current CPU Blocking 
(sw, 2868, 2312, 1, 2, 1215, )
Completed 2/2
Finished Instruction sw 2868 2312 on Line 1215
sub$t2,$t2,$t1
$t2 = 0

Clock Cycle 4431:
 Current CPU Blocking 

sub$t0,$t4,$t1
$t0 = 872

Clock Cycle 4432:
 Current CPU Blocking 

addi$t3,$t0,1404
$t3 = 2276

Clock Cycle 4433:
 Current CPU Blocking 

sub$t1,$t3,$t0
$t1 = 1404

Clock Cycle 4434:
 Current CPU Blocking 

slt$t1,$t0,$t3
$t1 = 1

Clock Cycle 4435:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 972 $t3 on Line 1222

Clock Cycle 4436:
 Current CPU Blocking 
(lw, 972, $t3, 0, 0, 1222, )
Started lw 972 $t3 on Line 1222
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sub$t4,$t1,$t0
$t4 = -871

Clock Cycle 4437:
 Current CPU Blocking 
(lw, 972, $t3, 1, 22, 1222, )
Completed 2/22
addi$t1,$t1,556
$t1 = 557

Clock Cycle 4438:
 Current CPU Blocking 
(lw, 972, $t3, 2, 22, 1222, )
Completed 3/22
sub$t0,$t4,$t0
$t0 = -1743

Clock Cycle 4439:
 Current CPU Blocking 
(lw, 972, $t3, 3, 22, 1222, )
Completed 4/22

Clock Cycle 4440:
 Current CPU Blocking $t3
(lw, 972, $t3, 4, 22, 1222, )
Completed 5/22

Clock Cycle 4441:
 Current CPU Blocking $t3
(lw, 972, $t3, 5, 22, 1222, )
Completed 6/22

Clock Cycle 4442:
 Current CPU Blocking $t3
(lw, 972, $t3, 6, 22, 1222, )
Completed 7/22

Clock Cycle 4443:
 Current CPU Blocking $t3
(lw, 972, $t3, 7, 22, 1222, )
Completed 8/22

Clock Cycle 4444:
 Current CPU Blocking $t3
(lw, 972, $t3, 8, 22, 1222, )
Completed 9/22

Clock Cycle 4445:
 Current CPU Blocking $t3
(lw, 972, $t3, 9, 22, 1222, )
Completed 10/22
Memory at 2868 = 2312

Clock Cycle 4446:
 Current CPU Blocking $t3
(lw, 972, $t3, 10, 22, 1222, )
Completed 11/22

Clock Cycle 4447:
 Current CPU Blocking $t3
(lw, 972, $t3, 11, 22, 1222, )
Completed 12/22

Clock Cycle 4448:
 Current CPU Blocking $t3
(lw, 972, $t3, 12, 22, 1222, )
Completed 13/22

Clock Cycle 4449:
 Current CPU Blocking $t3
(lw, 972, $t3, 13, 22, 1222, )
Completed 14/22

Clock Cycle 4450:
 Current CPU Blocking $t3
(lw, 972, $t3, 14, 22, 1222, )
Completed 15/22

Clock Cycle 4451:
 Current CPU Blocking $t3
(lw, 972, $t3, 15, 22, 1222, )
Completed 16/22

Clock Cycle 4452:
 Current CPU Blocking $t3
(lw, 972, $t3, 16, 22, 1222, )
Completed 17/22

Clock Cycle 4453:
 Current CPU Blocking $t3
(lw, 972, $t3, 17, 22, 1222, )
Completed 18/22

Clock Cycle 4454:
 Current CPU Blocking $t3
(lw, 972, $t3, 18, 22, 1222, )
Completed 19/22

Clock Cycle 4455:
 Current CPU Blocking $t3
(lw, 972, $t3, 19, 22, 1222, )
Completed 20/22

Clock Cycle 4456:
 Current CPU Blocking $t3
(lw, 972, $t3, 20, 22, 1222, )
Completed 21/22

Clock Cycle 4457:
 Current CPU Blocking $t3
(lw, 972, $t3, 21, 22, 1222, )
Completed 22/22
$t3 = 0
Finished Instruction lw 972 $t3 on Line 1222

Clock Cycle 4458:
 Current CPU Blocking $t3

add$t1,$t1,$t3
$t1 = 557

Clock Cycle 4459:
 Current CPU Blocking 

sub$t3,$t3,$t4
$t3 = 871

Clock Cycle 4460:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3464 0 on Line 1228

Clock Cycle 4461:
 Current CPU Blocking 
(sw, 3464, 0, 0, 0, 1228, )
Started sw 3464 0 on Line 1228
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add$t2,$t2,$t4
$t2 = -871

Clock Cycle 4462:
 Current CPU Blocking 
(sw, 3464, 0, 1, 12, 1228, )
Completed 2/12
mul$t0,$t3,$t3
$t0 = 758641

Clock Cycle 4463:
 Current CPU Blocking 
(sw, 3464, 0, 2, 12, 1228, )
Completed 3/12
slt$t2,$t4,$t0
$t2 = 1

Clock Cycle 4464:
 Current CPU Blocking 
(sw, 3464, 0, 3, 12, 1228, )
Completed 4/12
addi$t4,$t3,28
$t4 = 899

Clock Cycle 4465:
 Current CPU Blocking 
(sw, 3464, 0, 4, 12, 1228, )
Completed 5/12
DRAM Request(Write) Issued for sw 1760 871 on Line 1233

Clock Cycle 4466:
 Current CPU Blocking 
(sw, 3464, 0, 5, 12, 1228, )(sw, 1760, 871, 0, 0, 1233, )
Completed 6/12
mul$t0,$t0,$t3
$t0 = 660776311

Clock Cycle 4467:
 Current CPU Blocking 
(sw, 3464, 0, 6, 12, 1228, )(sw, 1760, 871, 0, 0, 1233, )
Completed 7/12
mul$t3,$t3,$t2
$t3 = 871

Clock Cycle 4468:
 Current CPU Blocking 
(sw, 3464, 0, 7, 12, 1228, )(sw, 1760, 871, 0, 0, 1233, )
Completed 8/12
mul$t3,$t2,$t1
$t3 = 557

Clock Cycle 4469:
 Current CPU Blocking 
(sw, 3464, 0, 8, 12, 1228, )(sw, 1760, 871, 0, 0, 1233, )
Completed 9/12
DRAM Request(Write) Issued for sw 2644 660776311 on Line 1237

Clock Cycle 4470:
 Current CPU Blocking 
(sw, 3464, 0, 9, 12, 1228, )(sw, 1760, 871, 0, 0, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )
Completed 10/12
addi$t1,$t3,944
$t1 = 1501

Clock Cycle 4471:
 Current CPU Blocking 
(sw, 3464, 0, 10, 12, 1228, )(sw, 1760, 871, 0, 0, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )
Completed 11/12
slt$t2,$t3,$t3
$t2 = 0

Clock Cycle 4472:
 Current CPU Blocking 
(sw, 3464, 0, 11, 12, 1228, )(sw, 1760, 871, 0, 0, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )
Completed 12/12
Finished Instruction sw 3464 0 on Line 1228
add$t3,$t2,$t1
$t3 = 1501

Clock Cycle 4473:
 Current CPU Blocking 
(sw, 1760, 871, 0, 0, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )
Started sw 1760 871 on Line 1233
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t1,328
$t2 = 1829

Clock Cycle 4474:
 Current CPU Blocking 
(sw, 1760, 871, 1, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )
Completed 2/22
DRAM Request(Read) Issued for lw 2564 $t4 on Line 1242

Clock Cycle 4475:
 Current CPU Blocking 
(sw, 1760, 871, 2, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 3/22
mul$t2,$t0,$t2
$t2 = 1674062643

Clock Cycle 4476:
 Current CPU Blocking 
(sw, 1760, 871, 3, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 4/22

Clock Cycle 4477:
 Current CPU Blocking $t4
(sw, 1760, 871, 4, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 5/22

Clock Cycle 4478:
 Current CPU Blocking $t4
(sw, 1760, 871, 5, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 6/22

Clock Cycle 4479:
 Current CPU Blocking $t4
(sw, 1760, 871, 6, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 7/22

Clock Cycle 4480:
 Current CPU Blocking $t4
(sw, 1760, 871, 7, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 8/22

Clock Cycle 4481:
 Current CPU Blocking $t4
(sw, 1760, 871, 8, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 9/22

Clock Cycle 4482:
 Current CPU Blocking $t4
(sw, 1760, 871, 9, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 10/22

Clock Cycle 4483:
 Current CPU Blocking $t4
(sw, 1760, 871, 10, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 11/22

Clock Cycle 4484:
 Current CPU Blocking $t4
(sw, 1760, 871, 11, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 12/22

Clock Cycle 4485:
 Current CPU Blocking $t4
(sw, 1760, 871, 12, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 13/22

Clock Cycle 4486:
 Current CPU Blocking $t4
(sw, 1760, 871, 13, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 14/22

Clock Cycle 4487:
 Current CPU Blocking $t4
(sw, 1760, 871, 14, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 15/22

Clock Cycle 4488:
 Current CPU Blocking $t4
(sw, 1760, 871, 15, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 16/22

Clock Cycle 4489:
 Current CPU Blocking $t4
(sw, 1760, 871, 16, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 17/22

Clock Cycle 4490:
 Current CPU Blocking $t4
(sw, 1760, 871, 17, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 18/22

Clock Cycle 4491:
 Current CPU Blocking $t4
(sw, 1760, 871, 18, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 19/22

Clock Cycle 4492:
 Current CPU Blocking $t4
(sw, 1760, 871, 19, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 20/22

Clock Cycle 4493:
 Current CPU Blocking $t4
(sw, 1760, 871, 20, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 21/22

Clock Cycle 4494:
 Current CPU Blocking $t4
(sw, 1760, 871, 21, 22, 1233, )(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 22/22
Finished Instruction sw 1760 871 on Line 1233

Clock Cycle 4495:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 0, 0, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Started sw 2644 660776311 on Line 1237
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4496:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 1, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 2/22

Clock Cycle 4497:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 2, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 3/22

Clock Cycle 4498:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 3, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 4/22

Clock Cycle 4499:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 4, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 5/22

Clock Cycle 4500:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 5, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 6/22

Clock Cycle 4501:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 6, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 7/22

Clock Cycle 4502:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 7, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 8/22

Clock Cycle 4503:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 8, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 9/22

Clock Cycle 4504:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 9, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 10/22
Memory at 1760 = 871

Clock Cycle 4505:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 10, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 11/22

Clock Cycle 4506:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 11, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 12/22

Clock Cycle 4507:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 12, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 13/22

Clock Cycle 4508:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 13, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 14/22

Clock Cycle 4509:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 14, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 15/22

Clock Cycle 4510:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 15, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 16/22

Clock Cycle 4511:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 16, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 17/22

Clock Cycle 4512:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 17, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 18/22

Clock Cycle 4513:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 18, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 19/22

Clock Cycle 4514:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 19, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 20/22

Clock Cycle 4515:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 20, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 21/22

Clock Cycle 4516:
 Current CPU Blocking $t4
(sw, 2644, 660776311, 21, 22, 1237, )(lw, 2564, $t4, 0, 0, 1242, )
Completed 22/22
Finished Instruction sw 2644 660776311 on Line 1237

Clock Cycle 4517:
 Current CPU Blocking $t4
(lw, 2564, $t4, 0, 0, 1242, )
Started lw 2564 $t4 on Line 1242
Completed 1/2

Clock Cycle 4518:
 Current CPU Blocking $t4
(lw, 2564, $t4, 1, 2, 1242, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2564 $t4 on Line 1242

Clock Cycle 4519:
 Current CPU Blocking $t4

mul$t0,$t0,$t4
$t0 = 0

Clock Cycle 4520:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1088 $t2 on Line 1245

Clock Cycle 4521:
 Current CPU Blocking 
(lw, 1088, $t2, 0, 0, 1245, )
Started lw 1088 $t2 on Line 1245
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4522:
 Current CPU Blocking $t2
(lw, 1088, $t2, 1, 22, 1245, )
Completed 2/22

Clock Cycle 4523:
 Current CPU Blocking $t2
(lw, 1088, $t2, 2, 22, 1245, )
Completed 3/22

Clock Cycle 4524:
 Current CPU Blocking $t2
(lw, 1088, $t2, 3, 22, 1245, )
Completed 4/22

Clock Cycle 4525:
 Current CPU Blocking $t2
(lw, 1088, $t2, 4, 22, 1245, )
Completed 5/22

Clock Cycle 4526:
 Current CPU Blocking $t2
(lw, 1088, $t2, 5, 22, 1245, )
Completed 6/22

Clock Cycle 4527:
 Current CPU Blocking $t2
(lw, 1088, $t2, 6, 22, 1245, )
Completed 7/22

Clock Cycle 4528:
 Current CPU Blocking $t2
(lw, 1088, $t2, 7, 22, 1245, )
Completed 8/22

Clock Cycle 4529:
 Current CPU Blocking $t2
(lw, 1088, $t2, 8, 22, 1245, )
Completed 9/22

Clock Cycle 4530:
 Current CPU Blocking $t2
(lw, 1088, $t2, 9, 22, 1245, )
Completed 10/22
Memory at 2644 = 660776311

Clock Cycle 4531:
 Current CPU Blocking $t2
(lw, 1088, $t2, 10, 22, 1245, )
Completed 11/22

Clock Cycle 4532:
 Current CPU Blocking $t2
(lw, 1088, $t2, 11, 22, 1245, )
Completed 12/22

Clock Cycle 4533:
 Current CPU Blocking $t2
(lw, 1088, $t2, 12, 22, 1245, )
Completed 13/22

Clock Cycle 4534:
 Current CPU Blocking $t2
(lw, 1088, $t2, 13, 22, 1245, )
Completed 14/22

Clock Cycle 4535:
 Current CPU Blocking $t2
(lw, 1088, $t2, 14, 22, 1245, )
Completed 15/22

Clock Cycle 4536:
 Current CPU Blocking $t2
(lw, 1088, $t2, 15, 22, 1245, )
Completed 16/22

Clock Cycle 4537:
 Current CPU Blocking $t2
(lw, 1088, $t2, 16, 22, 1245, )
Completed 17/22

Clock Cycle 4538:
 Current CPU Blocking $t2
(lw, 1088, $t2, 17, 22, 1245, )
Completed 18/22

Clock Cycle 4539:
 Current CPU Blocking $t2
(lw, 1088, $t2, 18, 22, 1245, )
Completed 19/22

Clock Cycle 4540:
 Current CPU Blocking $t2
(lw, 1088, $t2, 19, 22, 1245, )
Completed 20/22

Clock Cycle 4541:
 Current CPU Blocking $t2
(lw, 1088, $t2, 20, 22, 1245, )
Completed 21/22

Clock Cycle 4542:
 Current CPU Blocking $t2
(lw, 1088, $t2, 21, 22, 1245, )
Completed 22/22
$t2 = 1
Finished Instruction lw 1088 $t2 on Line 1245

Clock Cycle 4543:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 3188 1 on Line 1246

Clock Cycle 4544:
 Current CPU Blocking 
(sw, 3188, 1, 0, 0, 1246, )
Started sw 3188 1 on Line 1246
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul$t3,$t2,$t1
$t3 = 1501

Clock Cycle 4545:
 Current CPU Blocking 
(sw, 3188, 1, 1, 12, 1246, )
Completed 2/12
mul$t2,$t0,$t2
$t2 = 0

Clock Cycle 4546:
 Current CPU Blocking 
(sw, 3188, 1, 2, 12, 1246, )
Completed 3/12
slt$t1,$t4,$t1
$t1 = 1

Clock Cycle 4547:
 Current CPU Blocking 
(sw, 3188, 1, 3, 12, 1246, )
Completed 4/12
slt$t3,$t4,$t1
$t3 = 1

Clock Cycle 4548:
 Current CPU Blocking 
(sw, 3188, 1, 4, 12, 1246, )
Completed 5/12
add$t1,$t1,$t2
$t1 = 1

Clock Cycle 4549:
 Current CPU Blocking 
(sw, 3188, 1, 5, 12, 1246, )
Completed 6/12
DRAM Request(Write) Issued for sw 3544 0 on Line 1252

Clock Cycle 4550:
 Current CPU Blocking 
(sw, 3188, 1, 6, 12, 1246, )(sw, 3544, 0, 0, 0, 1252, )
Completed 7/12
DRAM Request(Read) Issued for lw 2104 $t0 on Line 1253

Clock Cycle 4551:
 Current CPU Blocking 
(sw, 3188, 1, 7, 12, 1246, )(sw, 3544, 0, 0, 0, 1252, )(lw, 2104, $t0, 0, 0, 1253, )
Completed 8/12
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 4552:
 Current CPU Blocking 
(sw, 3188, 1, 8, 12, 1246, )(sw, 3544, 0, 0, 0, 1252, )(lw, 2104, $t0, 0, 0, 1253, )
Completed 9/12

Clock Cycle 4553:
 Current CPU Blocking $t0
(sw, 3188, 1, 9, 12, 1246, )(sw, 3544, 0, 0, 0, 1252, )(lw, 2104, $t0, 0, 0, 1253, )
Completed 10/12

Clock Cycle 4554:
 Current CPU Blocking $t0
(sw, 3188, 1, 10, 12, 1246, )(sw, 3544, 0, 0, 0, 1252, )(lw, 2104, $t0, 0, 0, 1253, )
Completed 11/12

Clock Cycle 4555:
 Current CPU Blocking $t0
(sw, 3188, 1, 11, 12, 1246, )(sw, 3544, 0, 0, 0, 1252, )(lw, 2104, $t0, 0, 0, 1253, )
Completed 12/12
Finished Instruction sw 3188 1 on Line 1246

Clock Cycle 4556:
 Current CPU Blocking $t0
(sw, 3544, 0, 0, 0, 1252, )(lw, 2104, $t0, 0, 0, 1253, )
Started sw 3544 0 on Line 1252
Completed 1/2

Clock Cycle 4557:
 Current CPU Blocking $t0
(sw, 3544, 0, 1, 2, 1252, )(lw, 2104, $t0, 0, 0, 1253, )
Completed 2/2
Finished Instruction sw 3544 0 on Line 1252

Clock Cycle 4558:
 Current CPU Blocking $t0
(lw, 2104, $t0, 0, 0, 1253, )
Started lw 2104 $t0 on Line 1253
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4559:
 Current CPU Blocking $t0
(lw, 2104, $t0, 1, 22, 1253, )
Completed 2/22

Clock Cycle 4560:
 Current CPU Blocking $t0
(lw, 2104, $t0, 2, 22, 1253, )
Completed 3/22

Clock Cycle 4561:
 Current CPU Blocking $t0
(lw, 2104, $t0, 3, 22, 1253, )
Completed 4/22

Clock Cycle 4562:
 Current CPU Blocking $t0
(lw, 2104, $t0, 4, 22, 1253, )
Completed 5/22

Clock Cycle 4563:
 Current CPU Blocking $t0
(lw, 2104, $t0, 5, 22, 1253, )
Completed 6/22

Clock Cycle 4564:
 Current CPU Blocking $t0
(lw, 2104, $t0, 6, 22, 1253, )
Completed 7/22

Clock Cycle 4565:
 Current CPU Blocking $t0
(lw, 2104, $t0, 7, 22, 1253, )
Completed 8/22

Clock Cycle 4566:
 Current CPU Blocking $t0
(lw, 2104, $t0, 8, 22, 1253, )
Completed 9/22

Clock Cycle 4567:
 Current CPU Blocking $t0
(lw, 2104, $t0, 9, 22, 1253, )
Completed 10/22
Memory at 3188 = 1

Clock Cycle 4568:
 Current CPU Blocking $t0
(lw, 2104, $t0, 10, 22, 1253, )
Completed 11/22

Clock Cycle 4569:
 Current CPU Blocking $t0
(lw, 2104, $t0, 11, 22, 1253, )
Completed 12/22

Clock Cycle 4570:
 Current CPU Blocking $t0
(lw, 2104, $t0, 12, 22, 1253, )
Completed 13/22

Clock Cycle 4571:
 Current CPU Blocking $t0
(lw, 2104, $t0, 13, 22, 1253, )
Completed 14/22

Clock Cycle 4572:
 Current CPU Blocking $t0
(lw, 2104, $t0, 14, 22, 1253, )
Completed 15/22

Clock Cycle 4573:
 Current CPU Blocking $t0
(lw, 2104, $t0, 15, 22, 1253, )
Completed 16/22

Clock Cycle 4574:
 Current CPU Blocking $t0
(lw, 2104, $t0, 16, 22, 1253, )
Completed 17/22

Clock Cycle 4575:
 Current CPU Blocking $t0
(lw, 2104, $t0, 17, 22, 1253, )
Completed 18/22

Clock Cycle 4576:
 Current CPU Blocking $t0
(lw, 2104, $t0, 18, 22, 1253, )
Completed 19/22

Clock Cycle 4577:
 Current CPU Blocking $t0
(lw, 2104, $t0, 19, 22, 1253, )
Completed 20/22

Clock Cycle 4578:
 Current CPU Blocking $t0
(lw, 2104, $t0, 20, 22, 1253, )
Completed 21/22

Clock Cycle 4579:
 Current CPU Blocking $t0
(lw, 2104, $t0, 21, 22, 1253, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2104 $t0 on Line 1253

Clock Cycle 4580:
 Current CPU Blocking $t0

sub$t0,$t2,$t0
$t0 = 0

Clock Cycle 4581:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1732 1 on Line 1256

Clock Cycle 4582:
 Current CPU Blocking 
(sw, 1732, 1, 0, 0, 1256, )
Started sw 1732 1 on Line 1256
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t2,1616
$t4 = 1616

Clock Cycle 4583:
 Current CPU Blocking 
(sw, 1732, 1, 1, 12, 1256, )
Completed 2/12
addi$t0,$t3,620
$t0 = 620

Clock Cycle 4584:
 Current CPU Blocking 
(sw, 1732, 1, 2, 12, 1256, )
Completed 3/12
add$t3,$t3,$t4
$t3 = 1616

Clock Cycle 4585:
 Current CPU Blocking 
(sw, 1732, 1, 3, 12, 1256, )
Completed 4/12
add$t4,$t1,$t3
$t4 = 1617

Clock Cycle 4586:
 Current CPU Blocking 
(sw, 1732, 1, 4, 12, 1256, )
Completed 5/12
DRAM Request(Read) Issued for lw 2160 $t2 on Line 1261

Clock Cycle 4587:
 Current CPU Blocking 
(sw, 1732, 1, 5, 12, 1256, )(lw, 2160, $t2, 0, 0, 1261, )
Completed 6/12

Clock Cycle 4588:
 Current CPU Blocking $t2
(sw, 1732, 1, 6, 12, 1256, )(lw, 2160, $t2, 0, 0, 1261, )
Completed 7/12

Clock Cycle 4589:
 Current CPU Blocking $t2
(sw, 1732, 1, 7, 12, 1256, )(lw, 2160, $t2, 0, 0, 1261, )
Completed 8/12

Clock Cycle 4590:
 Current CPU Blocking $t2
(sw, 1732, 1, 8, 12, 1256, )(lw, 2160, $t2, 0, 0, 1261, )
Completed 9/12

Clock Cycle 4591:
 Current CPU Blocking $t2
(sw, 1732, 1, 9, 12, 1256, )(lw, 2160, $t2, 0, 0, 1261, )
Completed 10/12

Clock Cycle 4592:
 Current CPU Blocking $t2
(sw, 1732, 1, 10, 12, 1256, )(lw, 2160, $t2, 0, 0, 1261, )
Completed 11/12

Clock Cycle 4593:
 Current CPU Blocking $t2
(sw, 1732, 1, 11, 12, 1256, )(lw, 2160, $t2, 0, 0, 1261, )
Completed 12/12
Finished Instruction sw 1732 1 on Line 1256

Clock Cycle 4594:
 Current CPU Blocking $t2
(lw, 2160, $t2, 0, 0, 1261, )
Started lw 2160 $t2 on Line 1261
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4595:
 Current CPU Blocking $t2
(lw, 2160, $t2, 1, 22, 1261, )
Completed 2/22

Clock Cycle 4596:
 Current CPU Blocking $t2
(lw, 2160, $t2, 2, 22, 1261, )
Completed 3/22

Clock Cycle 4597:
 Current CPU Blocking $t2
(lw, 2160, $t2, 3, 22, 1261, )
Completed 4/22

Clock Cycle 4598:
 Current CPU Blocking $t2
(lw, 2160, $t2, 4, 22, 1261, )
Completed 5/22

Clock Cycle 4599:
 Current CPU Blocking $t2
(lw, 2160, $t2, 5, 22, 1261, )
Completed 6/22

Clock Cycle 4600:
 Current CPU Blocking $t2
(lw, 2160, $t2, 6, 22, 1261, )
Completed 7/22

Clock Cycle 4601:
 Current CPU Blocking $t2
(lw, 2160, $t2, 7, 22, 1261, )
Completed 8/22

Clock Cycle 4602:
 Current CPU Blocking $t2
(lw, 2160, $t2, 8, 22, 1261, )
Completed 9/22

Clock Cycle 4603:
 Current CPU Blocking $t2
(lw, 2160, $t2, 9, 22, 1261, )
Completed 10/22
Memory at 1732 = 1

Clock Cycle 4604:
 Current CPU Blocking $t2
(lw, 2160, $t2, 10, 22, 1261, )
Completed 11/22

Clock Cycle 4605:
 Current CPU Blocking $t2
(lw, 2160, $t2, 11, 22, 1261, )
Completed 12/22

Clock Cycle 4606:
 Current CPU Blocking $t2
(lw, 2160, $t2, 12, 22, 1261, )
Completed 13/22

Clock Cycle 4607:
 Current CPU Blocking $t2
(lw, 2160, $t2, 13, 22, 1261, )
Completed 14/22

Clock Cycle 4608:
 Current CPU Blocking $t2
(lw, 2160, $t2, 14, 22, 1261, )
Completed 15/22

Clock Cycle 4609:
 Current CPU Blocking $t2
(lw, 2160, $t2, 15, 22, 1261, )
Completed 16/22

Clock Cycle 4610:
 Current CPU Blocking $t2
(lw, 2160, $t2, 16, 22, 1261, )
Completed 17/22

Clock Cycle 4611:
 Current CPU Blocking $t2
(lw, 2160, $t2, 17, 22, 1261, )
Completed 18/22

Clock Cycle 4612:
 Current CPU Blocking $t2
(lw, 2160, $t2, 18, 22, 1261, )
Completed 19/22

Clock Cycle 4613:
 Current CPU Blocking $t2
(lw, 2160, $t2, 19, 22, 1261, )
Completed 20/22

Clock Cycle 4614:
 Current CPU Blocking $t2
(lw, 2160, $t2, 20, 22, 1261, )
Completed 21/22

Clock Cycle 4615:
 Current CPU Blocking $t2
(lw, 2160, $t2, 21, 22, 1261, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2160 $t2 on Line 1261

Clock Cycle 4616:
 Current CPU Blocking $t2

sub$t1,$t0,$t2
$t1 = 620

Clock Cycle 4617:
 Current CPU Blocking 

addi$t2,$t0,3572
$t2 = 4192

Clock Cycle 4618:
 Current CPU Blocking 

add$t0,$t4,$t3
$t0 = 3233

Clock Cycle 4619:
 Current CPU Blocking 

addi$t2,$t3,388
$t2 = 2004

Clock Cycle 4620:
 Current CPU Blocking 

mul$t0,$t3,$t4
$t0 = 2613072

Clock Cycle 4621:
 Current CPU Blocking 

add$t2,$t3,$t2
$t2 = 3620

Clock Cycle 4622:
 Current CPU Blocking 

slt$t1,$t1,$t3
$t1 = 1

Clock Cycle 4623:
 Current CPU Blocking 

add$t1,$t4,$t1
$t1 = 1618

Clock Cycle 4624:
 Current CPU Blocking 

addi$t3,$t3,2268
$t3 = 3884

Clock Cycle 4625:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1560 $t4 on Line 1271

Clock Cycle 4626:
 Current CPU Blocking 
(lw, 1560, $t4, 0, 0, 1271, )
Started lw 1560 $t4 on Line 1271
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4627:
 Current CPU Blocking $t4
(lw, 1560, $t4, 1, 12, 1271, )
Completed 2/12

Clock Cycle 4628:
 Current CPU Blocking $t4
(lw, 1560, $t4, 2, 12, 1271, )
Completed 3/12

Clock Cycle 4629:
 Current CPU Blocking $t4
(lw, 1560, $t4, 3, 12, 1271, )
Completed 4/12

Clock Cycle 4630:
 Current CPU Blocking $t4
(lw, 1560, $t4, 4, 12, 1271, )
Completed 5/12

Clock Cycle 4631:
 Current CPU Blocking $t4
(lw, 1560, $t4, 5, 12, 1271, )
Completed 6/12

Clock Cycle 4632:
 Current CPU Blocking $t4
(lw, 1560, $t4, 6, 12, 1271, )
Completed 7/12

Clock Cycle 4633:
 Current CPU Blocking $t4
(lw, 1560, $t4, 7, 12, 1271, )
Completed 8/12

Clock Cycle 4634:
 Current CPU Blocking $t4
(lw, 1560, $t4, 8, 12, 1271, )
Completed 9/12

Clock Cycle 4635:
 Current CPU Blocking $t4
(lw, 1560, $t4, 9, 12, 1271, )
Completed 10/12

Clock Cycle 4636:
 Current CPU Blocking $t4
(lw, 1560, $t4, 10, 12, 1271, )
Completed 11/12

Clock Cycle 4637:
 Current CPU Blocking $t4
(lw, 1560, $t4, 11, 12, 1271, )
Completed 12/12
$t4 = -15184
Finished Instruction lw 1560 $t4 on Line 1271

Clock Cycle 4638:
 Current CPU Blocking $t4

slt$t3,$t0,$t4
$t3 = 0

Clock Cycle 4639:
 Current CPU Blocking 

add$t3,$t0,$t4
$t3 = 2597888

Clock Cycle 4640:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1020 3620 on Line 1274

Clock Cycle 4641:
 Current CPU Blocking 
(sw, 1020, 3620, 0, 0, 1274, )
Started sw 1020 3620 on Line 1274
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t1,$t4,$t2
$t1 = 1

Clock Cycle 4642:
 Current CPU Blocking 
(sw, 1020, 3620, 1, 12, 1274, )
Completed 2/12
DRAM Request(Read) Issued for lw 840 $t2 on Line 1276

Clock Cycle 4643:
 Current CPU Blocking 
(sw, 1020, 3620, 2, 12, 1274, )(lw, 840, $t2, 0, 0, 1276, )
Completed 3/12

Clock Cycle 4644:
 Current CPU Blocking $t2
(sw, 1020, 3620, 3, 12, 1274, )(lw, 840, $t2, 0, 0, 1276, )
Completed 4/12

Clock Cycle 4645:
 Current CPU Blocking $t2
(sw, 1020, 3620, 4, 12, 1274, )(lw, 840, $t2, 0, 0, 1276, )
Completed 5/12

Clock Cycle 4646:
 Current CPU Blocking $t2
(sw, 1020, 3620, 5, 12, 1274, )(lw, 840, $t2, 0, 0, 1276, )
Completed 6/12

Clock Cycle 4647:
 Current CPU Blocking $t2
(sw, 1020, 3620, 6, 12, 1274, )(lw, 840, $t2, 0, 0, 1276, )
Completed 7/12

Clock Cycle 4648:
 Current CPU Blocking $t2
(sw, 1020, 3620, 7, 12, 1274, )(lw, 840, $t2, 0, 0, 1276, )
Completed 8/12

Clock Cycle 4649:
 Current CPU Blocking $t2
(sw, 1020, 3620, 8, 12, 1274, )(lw, 840, $t2, 0, 0, 1276, )
Completed 9/12

Clock Cycle 4650:
 Current CPU Blocking $t2
(sw, 1020, 3620, 9, 12, 1274, )(lw, 840, $t2, 0, 0, 1276, )
Completed 10/12

Clock Cycle 4651:
 Current CPU Blocking $t2
(sw, 1020, 3620, 10, 12, 1274, )(lw, 840, $t2, 0, 0, 1276, )
Completed 11/12

Clock Cycle 4652:
 Current CPU Blocking $t2
(sw, 1020, 3620, 11, 12, 1274, )(lw, 840, $t2, 0, 0, 1276, )
Completed 12/12
Finished Instruction sw 1020 3620 on Line 1274

Clock Cycle 4653:
 Current CPU Blocking $t2
(lw, 840, $t2, 0, 0, 1276, )
Started lw 840 $t2 on Line 1276
Completed 1/2

Clock Cycle 4654:
 Current CPU Blocking $t2
(lw, 840, $t2, 1, 2, 1276, )
Completed 2/2
$t2 = 0
Finished Instruction lw 840 $t2 on Line 1276

Clock Cycle 4655:
 Current CPU Blocking $t2

mul$t3,$t4,$t2
$t3 = 0

Clock Cycle 4656:
 Current CPU Blocking 

add$t0,$t1,$t1
$t0 = 2

Clock Cycle 4657:
 Current CPU Blocking 

addi$t4,$t2,3976
$t4 = 3976

Clock Cycle 4658:
 Current CPU Blocking 

sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 4659:
 Current CPU Blocking 

addi$t4,$t1,2032
$t4 = 2033

Clock Cycle 4660:
 Current CPU Blocking 

mul$t0,$t3,$t2
$t0 = 0

Clock Cycle 4661:
 Current CPU Blocking 

slt$t4,$t2,$t0
$t4 = 0

Clock Cycle 4662:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1260 $t0 on Line 1284

Clock Cycle 4663:
 Current CPU Blocking 
(lw, 1260, $t0, 0, 0, 1284, )
Started lw 1260 $t0 on Line 1284
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
mul$t2,$t1,$t1
$t2 = 1

Clock Cycle 4664:
 Current CPU Blocking 
(lw, 1260, $t0, 1, 22, 1284, )
Completed 2/22
DRAM Request(Write) Issued for sw 3740 1 on Line 1286

Clock Cycle 4665:
 Current CPU Blocking 
(lw, 1260, $t0, 2, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 3/22

Clock Cycle 4666:
 Current CPU Blocking $t0
(lw, 1260, $t0, 3, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 4/22

Clock Cycle 4667:
 Current CPU Blocking $t0
(lw, 1260, $t0, 4, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 5/22

Clock Cycle 4668:
 Current CPU Blocking $t0
(lw, 1260, $t0, 5, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 6/22

Clock Cycle 4669:
 Current CPU Blocking $t0
(lw, 1260, $t0, 6, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 7/22

Clock Cycle 4670:
 Current CPU Blocking $t0
(lw, 1260, $t0, 7, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 8/22

Clock Cycle 4671:
 Current CPU Blocking $t0
(lw, 1260, $t0, 8, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 9/22

Clock Cycle 4672:
 Current CPU Blocking $t0
(lw, 1260, $t0, 9, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 10/22
Memory at 1020 = 3620

Clock Cycle 4673:
 Current CPU Blocking $t0
(lw, 1260, $t0, 10, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 11/22

Clock Cycle 4674:
 Current CPU Blocking $t0
(lw, 1260, $t0, 11, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 12/22

Clock Cycle 4675:
 Current CPU Blocking $t0
(lw, 1260, $t0, 12, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 13/22

Clock Cycle 4676:
 Current CPU Blocking $t0
(lw, 1260, $t0, 13, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 14/22

Clock Cycle 4677:
 Current CPU Blocking $t0
(lw, 1260, $t0, 14, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 15/22

Clock Cycle 4678:
 Current CPU Blocking $t0
(lw, 1260, $t0, 15, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 16/22

Clock Cycle 4679:
 Current CPU Blocking $t0
(lw, 1260, $t0, 16, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 17/22

Clock Cycle 4680:
 Current CPU Blocking $t0
(lw, 1260, $t0, 17, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 18/22

Clock Cycle 4681:
 Current CPU Blocking $t0
(lw, 1260, $t0, 18, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 19/22

Clock Cycle 4682:
 Current CPU Blocking $t0
(lw, 1260, $t0, 19, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 20/22

Clock Cycle 4683:
 Current CPU Blocking $t0
(lw, 1260, $t0, 20, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 21/22

Clock Cycle 4684:
 Current CPU Blocking $t0
(lw, 1260, $t0, 21, 22, 1284, )(sw, 3740, 1, 0, 0, 1286, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1260 $t0 on Line 1284

Clock Cycle 4685:
 Current CPU Blocking $t0
(sw, 3740, 1, 0, 0, 1286, )
Started sw 3740 1 on Line 1286
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul$t1,$t0,$t4
$t1 = 0

Clock Cycle 4686:
 Current CPU Blocking 
(sw, 3740, 1, 1, 12, 1286, )
Completed 2/12
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 4687:
 Current CPU Blocking 
(sw, 3740, 1, 2, 12, 1286, )
Completed 3/12
add$t3,$t0,$t3
$t3 = 0

Clock Cycle 4688:
 Current CPU Blocking 
(sw, 3740, 1, 3, 12, 1286, )
Completed 4/12
addi$t2,$t0,2500
$t2 = 2500

Clock Cycle 4689:
 Current CPU Blocking 
(sw, 3740, 1, 4, 12, 1286, )
Completed 5/12
slt$t0,$t0,$t2
$t0 = 1

Clock Cycle 4690:
 Current CPU Blocking 
(sw, 3740, 1, 5, 12, 1286, )
Completed 6/12
DRAM Request(Write) Issued for sw 1984 0 on Line 1292

Clock Cycle 4691:
 Current CPU Blocking 
(sw, 3740, 1, 6, 12, 1286, )(sw, 1984, 0, 0, 0, 1292, )
Completed 7/12
addi$t3,$t2,1248
$t3 = 3748

Clock Cycle 4692:
 Current CPU Blocking 
(sw, 3740, 1, 7, 12, 1286, )(sw, 1984, 0, 0, 0, 1292, )
Completed 8/12
slt$t4,$t4,$t3
$t4 = 1

Clock Cycle 4693:
 Current CPU Blocking 
(sw, 3740, 1, 8, 12, 1286, )(sw, 1984, 0, 0, 0, 1292, )
Completed 9/12
slt$t1,$t4,$t1
$t1 = 0

Clock Cycle 4694:
 Current CPU Blocking 
(sw, 3740, 1, 9, 12, 1286, )(sw, 1984, 0, 0, 0, 1292, )
Completed 10/12
add$t2,$t1,$t1
$t2 = 0

Clock Cycle 4695:
 Current CPU Blocking 
(sw, 3740, 1, 10, 12, 1286, )(sw, 1984, 0, 0, 0, 1292, )
Completed 11/12
DRAM Request(Write) Issued for sw 1020 1 on Line 1297

Clock Cycle 4696:
 Current CPU Blocking 
(sw, 3740, 1, 11, 12, 1286, )(sw, 1984, 0, 0, 0, 1292, )(sw, 1020, 1, 0, 0, 1297, )
Completed 12/12
Finished Instruction sw 3740 1 on Line 1286
DRAM Request(Read) Issued for lw 236 $t1 on Line 1298

Clock Cycle 4697:
 Current CPU Blocking 
(sw, 1984, 0, 0, 0, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Started sw 1984 0 on Line 1292
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4698:
 Current CPU Blocking $t1
(sw, 1984, 0, 1, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 2/22

Clock Cycle 4699:
 Current CPU Blocking $t1
(sw, 1984, 0, 2, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 3/22

Clock Cycle 4700:
 Current CPU Blocking $t1
(sw, 1984, 0, 3, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 4/22

Clock Cycle 4701:
 Current CPU Blocking $t1
(sw, 1984, 0, 4, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 5/22

Clock Cycle 4702:
 Current CPU Blocking $t1
(sw, 1984, 0, 5, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 6/22

Clock Cycle 4703:
 Current CPU Blocking $t1
(sw, 1984, 0, 6, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 7/22

Clock Cycle 4704:
 Current CPU Blocking $t1
(sw, 1984, 0, 7, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 8/22

Clock Cycle 4705:
 Current CPU Blocking $t1
(sw, 1984, 0, 8, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 9/22

Clock Cycle 4706:
 Current CPU Blocking $t1
(sw, 1984, 0, 9, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 10/22
Memory at 3740 = 1

Clock Cycle 4707:
 Current CPU Blocking $t1
(sw, 1984, 0, 10, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 11/22

Clock Cycle 4708:
 Current CPU Blocking $t1
(sw, 1984, 0, 11, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 12/22

Clock Cycle 4709:
 Current CPU Blocking $t1
(sw, 1984, 0, 12, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 13/22

Clock Cycle 4710:
 Current CPU Blocking $t1
(sw, 1984, 0, 13, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 14/22

Clock Cycle 4711:
 Current CPU Blocking $t1
(sw, 1984, 0, 14, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 15/22

Clock Cycle 4712:
 Current CPU Blocking $t1
(sw, 1984, 0, 15, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 16/22

Clock Cycle 4713:
 Current CPU Blocking $t1
(sw, 1984, 0, 16, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 17/22

Clock Cycle 4714:
 Current CPU Blocking $t1
(sw, 1984, 0, 17, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 18/22

Clock Cycle 4715:
 Current CPU Blocking $t1
(sw, 1984, 0, 18, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 19/22

Clock Cycle 4716:
 Current CPU Blocking $t1
(sw, 1984, 0, 19, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 20/22

Clock Cycle 4717:
 Current CPU Blocking $t1
(sw, 1984, 0, 20, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 21/22

Clock Cycle 4718:
 Current CPU Blocking $t1
(sw, 1984, 0, 21, 22, 1292, )(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 22/22
Finished Instruction sw 1984 0 on Line 1292

Clock Cycle 4719:
 Current CPU Blocking $t1
(sw, 1020, 1, 0, 0, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Started sw 1020 1 on Line 1297
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4720:
 Current CPU Blocking $t1
(sw, 1020, 1, 1, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 2/22

Clock Cycle 4721:
 Current CPU Blocking $t1
(sw, 1020, 1, 2, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 3/22

Clock Cycle 4722:
 Current CPU Blocking $t1
(sw, 1020, 1, 3, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 4/22

Clock Cycle 4723:
 Current CPU Blocking $t1
(sw, 1020, 1, 4, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 5/22

Clock Cycle 4724:
 Current CPU Blocking $t1
(sw, 1020, 1, 5, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 6/22

Clock Cycle 4725:
 Current CPU Blocking $t1
(sw, 1020, 1, 6, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 7/22

Clock Cycle 4726:
 Current CPU Blocking $t1
(sw, 1020, 1, 7, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 8/22

Clock Cycle 4727:
 Current CPU Blocking $t1
(sw, 1020, 1, 8, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 9/22

Clock Cycle 4728:
 Current CPU Blocking $t1
(sw, 1020, 1, 9, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 10/22

Clock Cycle 4729:
 Current CPU Blocking $t1
(sw, 1020, 1, 10, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 11/22

Clock Cycle 4730:
 Current CPU Blocking $t1
(sw, 1020, 1, 11, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 12/22

Clock Cycle 4731:
 Current CPU Blocking $t1
(sw, 1020, 1, 12, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 13/22

Clock Cycle 4732:
 Current CPU Blocking $t1
(sw, 1020, 1, 13, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 14/22

Clock Cycle 4733:
 Current CPU Blocking $t1
(sw, 1020, 1, 14, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 15/22

Clock Cycle 4734:
 Current CPU Blocking $t1
(sw, 1020, 1, 15, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 16/22

Clock Cycle 4735:
 Current CPU Blocking $t1
(sw, 1020, 1, 16, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 17/22

Clock Cycle 4736:
 Current CPU Blocking $t1
(sw, 1020, 1, 17, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 18/22

Clock Cycle 4737:
 Current CPU Blocking $t1
(sw, 1020, 1, 18, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 19/22

Clock Cycle 4738:
 Current CPU Blocking $t1
(sw, 1020, 1, 19, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 20/22

Clock Cycle 4739:
 Current CPU Blocking $t1
(sw, 1020, 1, 20, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 21/22

Clock Cycle 4740:
 Current CPU Blocking $t1
(sw, 1020, 1, 21, 22, 1297, )(lw, 236, $t1, 0, 0, 1298, )
Completed 22/22
Finished Instruction sw 1020 1 on Line 1297

Clock Cycle 4741:
 Current CPU Blocking $t1
(lw, 236, $t1, 0, 0, 1298, )
Started lw 236 $t1 on Line 1298
Completed 1/2

Clock Cycle 4742:
 Current CPU Blocking $t1
(lw, 236, $t1, 1, 2, 1298, )
Completed 2/2
$t1 = 0
Finished Instruction lw 236 $t1 on Line 1298

Clock Cycle 4743:
 Current CPU Blocking $t1

slt$t2,$t1,$t2
$t2 = 0

Clock Cycle 4744:
 Current CPU Blocking 

add$t1,$t0,$t0
$t1 = 2

Clock Cycle 4745:
 Current CPU Blocking 

sub$t2,$t0,$t2
$t2 = 1

Clock Cycle 4746:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1444 $t1 on Line 1302

Clock Cycle 4747:
 Current CPU Blocking 
(lw, 1444, $t1, 0, 0, 1302, )
Started lw 1444 $t1 on Line 1302
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4748:
 Current CPU Blocking $t1
(lw, 1444, $t1, 1, 22, 1302, )
Completed 2/22

Clock Cycle 4749:
 Current CPU Blocking $t1
(lw, 1444, $t1, 2, 22, 1302, )
Completed 3/22

Clock Cycle 4750:
 Current CPU Blocking $t1
(lw, 1444, $t1, 3, 22, 1302, )
Completed 4/22

Clock Cycle 4751:
 Current CPU Blocking $t1
(lw, 1444, $t1, 4, 22, 1302, )
Completed 5/22

Clock Cycle 4752:
 Current CPU Blocking $t1
(lw, 1444, $t1, 5, 22, 1302, )
Completed 6/22

Clock Cycle 4753:
 Current CPU Blocking $t1
(lw, 1444, $t1, 6, 22, 1302, )
Completed 7/22

Clock Cycle 4754:
 Current CPU Blocking $t1
(lw, 1444, $t1, 7, 22, 1302, )
Completed 8/22

Clock Cycle 4755:
 Current CPU Blocking $t1
(lw, 1444, $t1, 8, 22, 1302, )
Completed 9/22

Clock Cycle 4756:
 Current CPU Blocking $t1
(lw, 1444, $t1, 9, 22, 1302, )
Completed 10/22
Memory at 1020 = 1

Clock Cycle 4757:
 Current CPU Blocking $t1
(lw, 1444, $t1, 10, 22, 1302, )
Completed 11/22

Clock Cycle 4758:
 Current CPU Blocking $t1
(lw, 1444, $t1, 11, 22, 1302, )
Completed 12/22

Clock Cycle 4759:
 Current CPU Blocking $t1
(lw, 1444, $t1, 12, 22, 1302, )
Completed 13/22

Clock Cycle 4760:
 Current CPU Blocking $t1
(lw, 1444, $t1, 13, 22, 1302, )
Completed 14/22

Clock Cycle 4761:
 Current CPU Blocking $t1
(lw, 1444, $t1, 14, 22, 1302, )
Completed 15/22

Clock Cycle 4762:
 Current CPU Blocking $t1
(lw, 1444, $t1, 15, 22, 1302, )
Completed 16/22

Clock Cycle 4763:
 Current CPU Blocking $t1
(lw, 1444, $t1, 16, 22, 1302, )
Completed 17/22

Clock Cycle 4764:
 Current CPU Blocking $t1
(lw, 1444, $t1, 17, 22, 1302, )
Completed 18/22

Clock Cycle 4765:
 Current CPU Blocking $t1
(lw, 1444, $t1, 18, 22, 1302, )
Completed 19/22

Clock Cycle 4766:
 Current CPU Blocking $t1
(lw, 1444, $t1, 19, 22, 1302, )
Completed 20/22

Clock Cycle 4767:
 Current CPU Blocking $t1
(lw, 1444, $t1, 20, 22, 1302, )
Completed 21/22

Clock Cycle 4768:
 Current CPU Blocking $t1
(lw, 1444, $t1, 21, 22, 1302, )
Completed 22/22
$t1 = 0
Finished Instruction lw 1444 $t1 on Line 1302

Clock Cycle 4769:
 Current CPU Blocking $t1

addi$t2,$t1,2104
$t2 = 2104

Clock Cycle 4770:
 Current CPU Blocking 

mul$t0,$t2,$t4
$t0 = 2104

Clock Cycle 4771:
 Current CPU Blocking 

slt$t4,$t0,$t4
$t4 = 0

Clock Cycle 4772:
 Current CPU Blocking 

sub$t2,$t4,$t2
$t2 = -2104

Clock Cycle 4773:
 Current CPU Blocking 

slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 4774:
 Current CPU Blocking 

mul$t0,$t3,$t3
$t0 = 14047504

Clock Cycle 4775:
 Current CPU Blocking 

addi$t4,$t2,1172
$t4 = -932

Clock Cycle 4776:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2580 $t2 on Line 1310

Clock Cycle 4777:
 Current CPU Blocking 
(lw, 2580, $t2, 0, 0, 1310, )
Started lw 2580 $t2 on Line 1310
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t4,$t3,$t1
$t4 = 3748

Clock Cycle 4778:
 Current CPU Blocking 
(lw, 2580, $t2, 1, 12, 1310, )
Completed 2/12
DRAM Request(Write) Issued for sw 904 14047504 on Line 1312

Clock Cycle 4779:
 Current CPU Blocking 
(lw, 2580, $t2, 2, 12, 1310, )(sw, 904, 14047504, 0, 0, 1312, )
Completed 3/12
addi$t4,$t3,232
$t4 = 3980

Clock Cycle 4780:
 Current CPU Blocking 
(lw, 2580, $t2, 3, 12, 1310, )(sw, 904, 14047504, 0, 0, 1312, )
Completed 4/12

Clock Cycle 4781:
 Current CPU Blocking $t2
(lw, 2580, $t2, 4, 12, 1310, )(sw, 904, 14047504, 0, 0, 1312, )
Completed 5/12

Clock Cycle 4782:
 Current CPU Blocking $t2
(lw, 2580, $t2, 5, 12, 1310, )(sw, 904, 14047504, 0, 0, 1312, )
Completed 6/12

Clock Cycle 4783:
 Current CPU Blocking $t2
(lw, 2580, $t2, 6, 12, 1310, )(sw, 904, 14047504, 0, 0, 1312, )
Completed 7/12

Clock Cycle 4784:
 Current CPU Blocking $t2
(lw, 2580, $t2, 7, 12, 1310, )(sw, 904, 14047504, 0, 0, 1312, )
Completed 8/12

Clock Cycle 4785:
 Current CPU Blocking $t2
(lw, 2580, $t2, 8, 12, 1310, )(sw, 904, 14047504, 0, 0, 1312, )
Completed 9/12

Clock Cycle 4786:
 Current CPU Blocking $t2
(lw, 2580, $t2, 9, 12, 1310, )(sw, 904, 14047504, 0, 0, 1312, )
Completed 10/12

Clock Cycle 4787:
 Current CPU Blocking $t2
(lw, 2580, $t2, 10, 12, 1310, )(sw, 904, 14047504, 0, 0, 1312, )
Completed 11/12

Clock Cycle 4788:
 Current CPU Blocking $t2
(lw, 2580, $t2, 11, 12, 1310, )(sw, 904, 14047504, 0, 0, 1312, )
Completed 12/12
$t2 = 0
Finished Instruction lw 2580 $t2 on Line 1310

Clock Cycle 4789:
 Current CPU Blocking $t2
(sw, 904, 14047504, 0, 0, 1312, )
Started sw 904 14047504 on Line 1312
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t0,$t4,$t2
$t0 = 0

Clock Cycle 4790:
 Current CPU Blocking 
(sw, 904, 14047504, 1, 12, 1312, )
Completed 2/12
DRAM Request(Write) Issued for sw 2264 3980 on Line 1315

Clock Cycle 4791:
 Current CPU Blocking 
(sw, 904, 14047504, 2, 12, 1312, )(sw, 2264, 3980, 0, 0, 1315, )
Completed 3/12
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 4792:
 Current CPU Blocking 
(sw, 904, 14047504, 3, 12, 1312, )(sw, 2264, 3980, 0, 0, 1315, )
Completed 4/12
mul$t0,$t4,$t0
$t0 = 0

Clock Cycle 4793:
 Current CPU Blocking 
(sw, 904, 14047504, 4, 12, 1312, )(sw, 2264, 3980, 0, 0, 1315, )
Completed 5/12
sub$t2,$t1,$t0
$t2 = 0

Clock Cycle 4794:
 Current CPU Blocking 
(sw, 904, 14047504, 5, 12, 1312, )(sw, 2264, 3980, 0, 0, 1315, )
Completed 6/12
DRAM Request(Write) Issued for sw 3080 0 on Line 1319

Clock Cycle 4795:
 Current CPU Blocking 
(sw, 904, 14047504, 6, 12, 1312, )(sw, 2264, 3980, 0, 0, 1315, )(sw, 3080, 0, 0, 0, 1319, )
Completed 7/12
DRAM Request(Read) Issued for lw 416 $t0 on Line 1320

Clock Cycle 4796:
 Current CPU Blocking 
(sw, 904, 14047504, 7, 12, 1312, )(lw, 416, $t0, 0, 0, 1320, )(sw, 2264, 3980, 0, 0, 1315, )(sw, 3080, 0, 0, 0, 1319, )
Completed 8/12

Clock Cycle 4797:
 Current CPU Blocking $t0
(sw, 904, 14047504, 8, 12, 1312, )(lw, 416, $t0, 0, 0, 1320, )(sw, 2264, 3980, 0, 0, 1315, )(sw, 3080, 0, 0, 0, 1319, )
Completed 9/12

Clock Cycle 4798:
 Current CPU Blocking $t0
(sw, 904, 14047504, 9, 12, 1312, )(lw, 416, $t0, 0, 0, 1320, )(sw, 2264, 3980, 0, 0, 1315, )(sw, 3080, 0, 0, 0, 1319, )
Completed 10/12

Clock Cycle 4799:
 Current CPU Blocking $t0
(sw, 904, 14047504, 10, 12, 1312, )(lw, 416, $t0, 0, 0, 1320, )(sw, 2264, 3980, 0, 0, 1315, )(sw, 3080, 0, 0, 0, 1319, )
Completed 11/12

Clock Cycle 4800:
 Current CPU Blocking $t0
(sw, 904, 14047504, 11, 12, 1312, )(lw, 416, $t0, 0, 0, 1320, )(sw, 2264, 3980, 0, 0, 1315, )(sw, 3080, 0, 0, 0, 1319, )
Completed 12/12
Finished Instruction sw 904 14047504 on Line 1312

Clock Cycle 4801:
 Current CPU Blocking $t0
(lw, 416, $t0, 0, 0, 1320, )(sw, 2264, 3980, 0, 0, 1315, )(sw, 3080, 0, 0, 0, 1319, )
Started lw 416 $t0 on Line 1320
Completed 1/2

Clock Cycle 4802:
 Current CPU Blocking $t0
(lw, 416, $t0, 1, 2, 1320, )(sw, 2264, 3980, 0, 0, 1315, )(sw, 3080, 0, 0, 0, 1319, )
Completed 2/2
$t0 = 0
Finished Instruction lw 416 $t0 on Line 1320

Clock Cycle 4803:
 Current CPU Blocking $t0
(sw, 2264, 3980, 0, 0, 1315, )(sw, 3080, 0, 0, 0, 1319, )
Started sw 2264 3980 on Line 1315
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add$t4,$t0,$t0
$t4 = 0

Clock Cycle 4804:
 Current CPU Blocking 
(sw, 2264, 3980, 1, 22, 1315, )(sw, 3080, 0, 0, 0, 1319, )
Completed 2/22
addi$t2,$t4,1356
$t2 = 1356

Clock Cycle 4805:
 Current CPU Blocking 
(sw, 2264, 3980, 2, 22, 1315, )(sw, 3080, 0, 0, 0, 1319, )
Completed 3/22
addi$t4,$t4,1756
$t4 = 1756

Clock Cycle 4806:
 Current CPU Blocking 
(sw, 2264, 3980, 3, 22, 1315, )(sw, 3080, 0, 0, 0, 1319, )
Completed 4/22
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 4807:
 Current CPU Blocking 
(sw, 2264, 3980, 4, 22, 1315, )(sw, 3080, 0, 0, 0, 1319, )
Completed 5/22
DRAM Request(Read) Issued for lw 1856 $t1 on Line 1325

Clock Cycle 4808:
 Current CPU Blocking 
(sw, 2264, 3980, 5, 22, 1315, )(sw, 3080, 0, 0, 0, 1319, )(lw, 1856, $t1, 0, 0, 1325, )
Completed 6/22

Clock Cycle 4809:
 Current CPU Blocking $t1
(sw, 2264, 3980, 6, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 7/22

Clock Cycle 4810:
 Current CPU Blocking $t1
(sw, 2264, 3980, 7, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 8/22

Clock Cycle 4811:
 Current CPU Blocking $t1
(sw, 2264, 3980, 8, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 9/22

Clock Cycle 4812:
 Current CPU Blocking $t1
(sw, 2264, 3980, 9, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 10/22
Memory at 904 = 14047504

Clock Cycle 4813:
 Current CPU Blocking $t1
(sw, 2264, 3980, 10, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 11/22

Clock Cycle 4814:
 Current CPU Blocking $t1
(sw, 2264, 3980, 11, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 12/22

Clock Cycle 4815:
 Current CPU Blocking $t1
(sw, 2264, 3980, 12, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 13/22

Clock Cycle 4816:
 Current CPU Blocking $t1
(sw, 2264, 3980, 13, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 14/22

Clock Cycle 4817:
 Current CPU Blocking $t1
(sw, 2264, 3980, 14, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 15/22

Clock Cycle 4818:
 Current CPU Blocking $t1
(sw, 2264, 3980, 15, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 16/22

Clock Cycle 4819:
 Current CPU Blocking $t1
(sw, 2264, 3980, 16, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 17/22

Clock Cycle 4820:
 Current CPU Blocking $t1
(sw, 2264, 3980, 17, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 18/22

Clock Cycle 4821:
 Current CPU Blocking $t1
(sw, 2264, 3980, 18, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 19/22

Clock Cycle 4822:
 Current CPU Blocking $t1
(sw, 2264, 3980, 19, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 20/22

Clock Cycle 4823:
 Current CPU Blocking $t1
(sw, 2264, 3980, 20, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 21/22

Clock Cycle 4824:
 Current CPU Blocking $t1
(sw, 2264, 3980, 21, 22, 1315, )(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 22/22
Finished Instruction sw 2264 3980 on Line 1315

Clock Cycle 4825:
 Current CPU Blocking $t1
(lw, 1856, $t1, 0, 0, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Started lw 1856 $t1 on Line 1325
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4826:
 Current CPU Blocking $t1
(lw, 1856, $t1, 1, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 2/22

Clock Cycle 4827:
 Current CPU Blocking $t1
(lw, 1856, $t1, 2, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 3/22

Clock Cycle 4828:
 Current CPU Blocking $t1
(lw, 1856, $t1, 3, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 4/22

Clock Cycle 4829:
 Current CPU Blocking $t1
(lw, 1856, $t1, 4, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 5/22

Clock Cycle 4830:
 Current CPU Blocking $t1
(lw, 1856, $t1, 5, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 6/22

Clock Cycle 4831:
 Current CPU Blocking $t1
(lw, 1856, $t1, 6, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 7/22

Clock Cycle 4832:
 Current CPU Blocking $t1
(lw, 1856, $t1, 7, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 8/22

Clock Cycle 4833:
 Current CPU Blocking $t1
(lw, 1856, $t1, 8, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 9/22

Clock Cycle 4834:
 Current CPU Blocking $t1
(lw, 1856, $t1, 9, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 10/22
Memory at 2264 = 3980

Clock Cycle 4835:
 Current CPU Blocking $t1
(lw, 1856, $t1, 10, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 11/22

Clock Cycle 4836:
 Current CPU Blocking $t1
(lw, 1856, $t1, 11, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 12/22

Clock Cycle 4837:
 Current CPU Blocking $t1
(lw, 1856, $t1, 12, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 13/22

Clock Cycle 4838:
 Current CPU Blocking $t1
(lw, 1856, $t1, 13, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 14/22

Clock Cycle 4839:
 Current CPU Blocking $t1
(lw, 1856, $t1, 14, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 15/22

Clock Cycle 4840:
 Current CPU Blocking $t1
(lw, 1856, $t1, 15, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 16/22

Clock Cycle 4841:
 Current CPU Blocking $t1
(lw, 1856, $t1, 16, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 17/22

Clock Cycle 4842:
 Current CPU Blocking $t1
(lw, 1856, $t1, 17, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 18/22

Clock Cycle 4843:
 Current CPU Blocking $t1
(lw, 1856, $t1, 18, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 19/22

Clock Cycle 4844:
 Current CPU Blocking $t1
(lw, 1856, $t1, 19, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 20/22

Clock Cycle 4845:
 Current CPU Blocking $t1
(lw, 1856, $t1, 20, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 21/22

Clock Cycle 4846:
 Current CPU Blocking $t1
(lw, 1856, $t1, 21, 22, 1325, )(sw, 3080, 0, 0, 0, 1319, )
Completed 22/22
$t1 = 0
Finished Instruction lw 1856 $t1 on Line 1325

Clock Cycle 4847:
 Current CPU Blocking $t1
(sw, 3080, 0, 0, 0, 1319, )
Started sw 3080 0 on Line 1319
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2604 $t1 on Line 1326

Clock Cycle 4848:
 Current CPU Blocking 
(sw, 3080, 0, 1, 12, 1319, )(lw, 2604, $t1, 0, 0, 1326, )
Completed 2/12
addi$t3,$t4,76
$t3 = 1832

Clock Cycle 4849:
 Current CPU Blocking 
(sw, 3080, 0, 2, 12, 1319, )(lw, 2604, $t1, 0, 0, 1326, )
Completed 3/12
addi$t4,$t0,3112
$t4 = 3112

Clock Cycle 4850:
 Current CPU Blocking 
(sw, 3080, 0, 3, 12, 1319, )(lw, 2604, $t1, 0, 0, 1326, )
Completed 4/12

Clock Cycle 4851:
 Current CPU Blocking $t1
(sw, 3080, 0, 4, 12, 1319, )(lw, 2604, $t1, 0, 0, 1326, )
Completed 5/12

Clock Cycle 4852:
 Current CPU Blocking $t1
(sw, 3080, 0, 5, 12, 1319, )(lw, 2604, $t1, 0, 0, 1326, )
Completed 6/12

Clock Cycle 4853:
 Current CPU Blocking $t1
(sw, 3080, 0, 6, 12, 1319, )(lw, 2604, $t1, 0, 0, 1326, )
Completed 7/12

Clock Cycle 4854:
 Current CPU Blocking $t1
(sw, 3080, 0, 7, 12, 1319, )(lw, 2604, $t1, 0, 0, 1326, )
Completed 8/12

Clock Cycle 4855:
 Current CPU Blocking $t1
(sw, 3080, 0, 8, 12, 1319, )(lw, 2604, $t1, 0, 0, 1326, )
Completed 9/12

Clock Cycle 4856:
 Current CPU Blocking $t1
(sw, 3080, 0, 9, 12, 1319, )(lw, 2604, $t1, 0, 0, 1326, )
Completed 10/12

Clock Cycle 4857:
 Current CPU Blocking $t1
(sw, 3080, 0, 10, 12, 1319, )(lw, 2604, $t1, 0, 0, 1326, )
Completed 11/12

Clock Cycle 4858:
 Current CPU Blocking $t1
(sw, 3080, 0, 11, 12, 1319, )(lw, 2604, $t1, 0, 0, 1326, )
Completed 12/12
Finished Instruction sw 3080 0 on Line 1319

Clock Cycle 4859:
 Current CPU Blocking $t1
(lw, 2604, $t1, 0, 0, 1326, )
Started lw 2604 $t1 on Line 1326
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4860:
 Current CPU Blocking $t1
(lw, 2604, $t1, 1, 22, 1326, )
Completed 2/22

Clock Cycle 4861:
 Current CPU Blocking $t1
(lw, 2604, $t1, 2, 22, 1326, )
Completed 3/22

Clock Cycle 4862:
 Current CPU Blocking $t1
(lw, 2604, $t1, 3, 22, 1326, )
Completed 4/22

Clock Cycle 4863:
 Current CPU Blocking $t1
(lw, 2604, $t1, 4, 22, 1326, )
Completed 5/22

Clock Cycle 4864:
 Current CPU Blocking $t1
(lw, 2604, $t1, 5, 22, 1326, )
Completed 6/22

Clock Cycle 4865:
 Current CPU Blocking $t1
(lw, 2604, $t1, 6, 22, 1326, )
Completed 7/22

Clock Cycle 4866:
 Current CPU Blocking $t1
(lw, 2604, $t1, 7, 22, 1326, )
Completed 8/22

Clock Cycle 4867:
 Current CPU Blocking $t1
(lw, 2604, $t1, 8, 22, 1326, )
Completed 9/22

Clock Cycle 4868:
 Current CPU Blocking $t1
(lw, 2604, $t1, 9, 22, 1326, )
Completed 10/22

Clock Cycle 4869:
 Current CPU Blocking $t1
(lw, 2604, $t1, 10, 22, 1326, )
Completed 11/22

Clock Cycle 4870:
 Current CPU Blocking $t1
(lw, 2604, $t1, 11, 22, 1326, )
Completed 12/22

Clock Cycle 4871:
 Current CPU Blocking $t1
(lw, 2604, $t1, 12, 22, 1326, )
Completed 13/22

Clock Cycle 4872:
 Current CPU Blocking $t1
(lw, 2604, $t1, 13, 22, 1326, )
Completed 14/22

Clock Cycle 4873:
 Current CPU Blocking $t1
(lw, 2604, $t1, 14, 22, 1326, )
Completed 15/22

Clock Cycle 4874:
 Current CPU Blocking $t1
(lw, 2604, $t1, 15, 22, 1326, )
Completed 16/22

Clock Cycle 4875:
 Current CPU Blocking $t1
(lw, 2604, $t1, 16, 22, 1326, )
Completed 17/22

Clock Cycle 4876:
 Current CPU Blocking $t1
(lw, 2604, $t1, 17, 22, 1326, )
Completed 18/22

Clock Cycle 4877:
 Current CPU Blocking $t1
(lw, 2604, $t1, 18, 22, 1326, )
Completed 19/22

Clock Cycle 4878:
 Current CPU Blocking $t1
(lw, 2604, $t1, 19, 22, 1326, )
Completed 20/22

Clock Cycle 4879:
 Current CPU Blocking $t1
(lw, 2604, $t1, 20, 22, 1326, )
Completed 21/22

Clock Cycle 4880:
 Current CPU Blocking $t1
(lw, 2604, $t1, 21, 22, 1326, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2604 $t1 on Line 1326

Clock Cycle 4881:
 Current CPU Blocking $t1

add$t3,$t4,$t1
$t3 = 3112

Clock Cycle 4882:
 Current CPU Blocking 

slt$t4,$t0,$t4
$t4 = 1

Clock Cycle 4883:
 Current CPU Blocking 

addi$t2,$t3,2364
$t2 = 5476

Clock Cycle 4884:
 Current CPU Blocking 

slt$t3,$t3,$t3
$t3 = 0

Clock Cycle 4885:
 Current CPU Blocking 

slt$t1,$t0,$t1
$t1 = 0

Clock Cycle 4886:
 Current CPU Blocking 

slt$t2,$t2,$t0
$t2 = 0

Clock Cycle 4887:
 Current CPU Blocking 

slt$t2,$t1,$t1
$t2 = 0

Clock Cycle 4888:
 Current CPU Blocking 

add$t2,$t1,$t0
$t2 = 0

Clock Cycle 4889:
 Current CPU Blocking 

sub$t4,$t1,$t0
$t4 = 0

Clock Cycle 4890:
 Current CPU Blocking 

slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 4891:
 Current CPU Blocking 

slt$t3,$t2,$t0
$t3 = 0

Clock Cycle 4892:
 Current CPU Blocking 

add$t4,$t3,$t1
$t4 = 0

Clock Cycle 4893:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1892 $t2 on Line 1341

Clock Cycle 4894:
 Current CPU Blocking 
(lw, 1892, $t2, 0, 0, 1341, )
Started lw 1892 $t2 on Line 1341
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4895:
 Current CPU Blocking $t2
(lw, 1892, $t2, 1, 12, 1341, )
Completed 2/12

Clock Cycle 4896:
 Current CPU Blocking $t2
(lw, 1892, $t2, 2, 12, 1341, )
Completed 3/12

Clock Cycle 4897:
 Current CPU Blocking $t2
(lw, 1892, $t2, 3, 12, 1341, )
Completed 4/12

Clock Cycle 4898:
 Current CPU Blocking $t2
(lw, 1892, $t2, 4, 12, 1341, )
Completed 5/12

Clock Cycle 4899:
 Current CPU Blocking $t2
(lw, 1892, $t2, 5, 12, 1341, )
Completed 6/12

Clock Cycle 4900:
 Current CPU Blocking $t2
(lw, 1892, $t2, 6, 12, 1341, )
Completed 7/12

Clock Cycle 4901:
 Current CPU Blocking $t2
(lw, 1892, $t2, 7, 12, 1341, )
Completed 8/12

Clock Cycle 4902:
 Current CPU Blocking $t2
(lw, 1892, $t2, 8, 12, 1341, )
Completed 9/12

Clock Cycle 4903:
 Current CPU Blocking $t2
(lw, 1892, $t2, 9, 12, 1341, )
Completed 10/12

Clock Cycle 4904:
 Current CPU Blocking $t2
(lw, 1892, $t2, 10, 12, 1341, )
Completed 11/12

Clock Cycle 4905:
 Current CPU Blocking $t2
(lw, 1892, $t2, 11, 12, 1341, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1892 $t2 on Line 1341

Clock Cycle 4906:
 Current CPU Blocking $t2

slt$t4,$t2,$t4
$t4 = 0

Clock Cycle 4907:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 220 0 on Line 1343

Clock Cycle 4908:
 Current CPU Blocking 
(sw, 220, 0, 0, 0, 1343, )
Started sw 220 0 on Line 1343
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 4909:
 Current CPU Blocking 
(sw, 220, 0, 1, 12, 1343, )
Completed 2/12
addi$t1,$t2,72
$t1 = 72

Clock Cycle 4910:
 Current CPU Blocking 
(sw, 220, 0, 2, 12, 1343, )
Completed 3/12
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 4911:
 Current CPU Blocking 
(sw, 220, 0, 3, 12, 1343, )
Completed 4/12
addi$t1,$t4,3928
$t1 = 3928

Clock Cycle 4912:
 Current CPU Blocking 
(sw, 220, 0, 4, 12, 1343, )
Completed 5/12
DRAM Request(Read) Issued for lw 2656 $t1 on Line 1348

Clock Cycle 4913:
 Current CPU Blocking 
(sw, 220, 0, 5, 12, 1343, )(lw, 2656, $t1, 0, 0, 1348, )
Completed 6/12
DRAM Request(Read) Issued for lw 3112 $t3 on Line 1349

Clock Cycle 4914:
 Current CPU Blocking 
(sw, 220, 0, 6, 12, 1343, )(lw, 2656, $t1, 0, 0, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 7/12

Clock Cycle 4915:
 Current CPU Blocking $t1
(sw, 220, 0, 7, 12, 1343, )(lw, 2656, $t1, 0, 0, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 8/12

Clock Cycle 4916:
 Current CPU Blocking $t1
(sw, 220, 0, 8, 12, 1343, )(lw, 2656, $t1, 0, 0, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 9/12

Clock Cycle 4917:
 Current CPU Blocking $t1
(sw, 220, 0, 9, 12, 1343, )(lw, 2656, $t1, 0, 0, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 10/12

Clock Cycle 4918:
 Current CPU Blocking $t1
(sw, 220, 0, 10, 12, 1343, )(lw, 2656, $t1, 0, 0, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 11/12

Clock Cycle 4919:
 Current CPU Blocking $t1
(sw, 220, 0, 11, 12, 1343, )(lw, 2656, $t1, 0, 0, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 12/12
Finished Instruction sw 220 0 on Line 1343

Clock Cycle 4920:
 Current CPU Blocking $t1
(lw, 2656, $t1, 0, 0, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Started lw 2656 $t1 on Line 1348
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4921:
 Current CPU Blocking $t1
(lw, 2656, $t1, 1, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 2/22

Clock Cycle 4922:
 Current CPU Blocking $t1
(lw, 2656, $t1, 2, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 3/22

Clock Cycle 4923:
 Current CPU Blocking $t1
(lw, 2656, $t1, 3, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 4/22

Clock Cycle 4924:
 Current CPU Blocking $t1
(lw, 2656, $t1, 4, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 5/22

Clock Cycle 4925:
 Current CPU Blocking $t1
(lw, 2656, $t1, 5, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 6/22

Clock Cycle 4926:
 Current CPU Blocking $t1
(lw, 2656, $t1, 6, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 7/22

Clock Cycle 4927:
 Current CPU Blocking $t1
(lw, 2656, $t1, 7, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 8/22

Clock Cycle 4928:
 Current CPU Blocking $t1
(lw, 2656, $t1, 8, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 9/22

Clock Cycle 4929:
 Current CPU Blocking $t1
(lw, 2656, $t1, 9, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 10/22

Clock Cycle 4930:
 Current CPU Blocking $t1
(lw, 2656, $t1, 10, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 11/22

Clock Cycle 4931:
 Current CPU Blocking $t1
(lw, 2656, $t1, 11, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 12/22

Clock Cycle 4932:
 Current CPU Blocking $t1
(lw, 2656, $t1, 12, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 13/22

Clock Cycle 4933:
 Current CPU Blocking $t1
(lw, 2656, $t1, 13, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 14/22

Clock Cycle 4934:
 Current CPU Blocking $t1
(lw, 2656, $t1, 14, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 15/22

Clock Cycle 4935:
 Current CPU Blocking $t1
(lw, 2656, $t1, 15, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 16/22

Clock Cycle 4936:
 Current CPU Blocking $t1
(lw, 2656, $t1, 16, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 17/22

Clock Cycle 4937:
 Current CPU Blocking $t1
(lw, 2656, $t1, 17, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 18/22

Clock Cycle 4938:
 Current CPU Blocking $t1
(lw, 2656, $t1, 18, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 19/22

Clock Cycle 4939:
 Current CPU Blocking $t1
(lw, 2656, $t1, 19, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 20/22

Clock Cycle 4940:
 Current CPU Blocking $t1
(lw, 2656, $t1, 20, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 21/22

Clock Cycle 4941:
 Current CPU Blocking $t1
(lw, 2656, $t1, 21, 22, 1348, )(lw, 3112, $t3, 0, 0, 1349, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2656 $t1 on Line 1348

Clock Cycle 4942:
 Current CPU Blocking $t1
(lw, 3112, $t3, 0, 0, 1349, )
Started lw 3112 $t3 on Line 1349
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add$t4,$t1,$t4
$t4 = 0

Clock Cycle 4943:
 Current CPU Blocking 
(lw, 3112, $t3, 1, 12, 1349, )
Completed 2/12
DRAM Request(Write) Issued for sw 3184 0 on Line 1351

Clock Cycle 4944:
 Current CPU Blocking 
(lw, 3112, $t3, 2, 12, 1349, )(sw, 3184, 0, 0, 0, 1351, )
Completed 3/12

Clock Cycle 4945:
 Current CPU Blocking $t3
(lw, 3112, $t3, 3, 12, 1349, )(sw, 3184, 0, 0, 0, 1351, )
Completed 4/12

Clock Cycle 4946:
 Current CPU Blocking $t3
(lw, 3112, $t3, 4, 12, 1349, )(sw, 3184, 0, 0, 0, 1351, )
Completed 5/12

Clock Cycle 4947:
 Current CPU Blocking $t3
(lw, 3112, $t3, 5, 12, 1349, )(sw, 3184, 0, 0, 0, 1351, )
Completed 6/12

Clock Cycle 4948:
 Current CPU Blocking $t3
(lw, 3112, $t3, 6, 12, 1349, )(sw, 3184, 0, 0, 0, 1351, )
Completed 7/12

Clock Cycle 4949:
 Current CPU Blocking $t3
(lw, 3112, $t3, 7, 12, 1349, )(sw, 3184, 0, 0, 0, 1351, )
Completed 8/12

Clock Cycle 4950:
 Current CPU Blocking $t3
(lw, 3112, $t3, 8, 12, 1349, )(sw, 3184, 0, 0, 0, 1351, )
Completed 9/12

Clock Cycle 4951:
 Current CPU Blocking $t3
(lw, 3112, $t3, 9, 12, 1349, )(sw, 3184, 0, 0, 0, 1351, )
Completed 10/12

Clock Cycle 4952:
 Current CPU Blocking $t3
(lw, 3112, $t3, 10, 12, 1349, )(sw, 3184, 0, 0, 0, 1351, )
Completed 11/12

Clock Cycle 4953:
 Current CPU Blocking $t3
(lw, 3112, $t3, 11, 12, 1349, )(sw, 3184, 0, 0, 0, 1351, )
Completed 12/12
$t3 = 2612
Finished Instruction lw 3112 $t3 on Line 1349

Clock Cycle 4954:
 Current CPU Blocking $t3
(sw, 3184, 0, 0, 0, 1351, )
Started sw 3184 0 on Line 1351
Completed 1/2
sub$t0,$t0,$t3
$t0 = -2612

Clock Cycle 4955:
 Current CPU Blocking 
(sw, 3184, 0, 1, 2, 1351, )
Completed 2/2
Finished Instruction sw 3184 0 on Line 1351
addi$t3,$t2,3564
$t3 = 3564

Clock Cycle 4956:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 16 3564 on Line 1354

Clock Cycle 4957:
 Current CPU Blocking 
(sw, 16, 3564, 0, 0, 1354, )
Started sw 16 3564 on Line 1354
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul$t1,$t4,$t0
$t1 = 0

Clock Cycle 4958:
 Current CPU Blocking 
(sw, 16, 3564, 1, 22, 1354, )
Completed 2/22
add$t3,$t3,$t2
$t3 = 3564

Clock Cycle 4959:
 Current CPU Blocking 
(sw, 16, 3564, 2, 22, 1354, )
Completed 3/22
DRAM Request(Write) Issued for sw 1452 3564 on Line 1357

Clock Cycle 4960:
 Current CPU Blocking 
(sw, 16, 3564, 3, 22, 1354, )(sw, 1452, 3564, 0, 0, 1357, )
Completed 4/22
DRAM Request(Write) Issued for sw 2332 0 on Line 1358

Clock Cycle 4961:
 Current CPU Blocking 
(sw, 16, 3564, 4, 22, 1354, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 5/22
addi$t0,$t0,1828
$t0 = -784

Clock Cycle 4962:
 Current CPU Blocking 
(sw, 16, 3564, 5, 22, 1354, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 6/22
DRAM Request(Read) Issued for lw 3072 $t3 on Line 1360

Clock Cycle 4963:
 Current CPU Blocking 
(sw, 16, 3564, 6, 22, 1354, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )(lw, 3072, $t3, 0, 0, 1360, )
Completed 7/22
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 4964:
 Current CPU Blocking 
(sw, 16, 3564, 7, 22, 1354, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )(lw, 3072, $t3, 0, 0, 1360, )
Completed 8/22
add$t0,$t0,$t0
$t0 = -1568

Clock Cycle 4965:
 Current CPU Blocking 
(sw, 16, 3564, 8, 22, 1354, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )(lw, 3072, $t3, 0, 0, 1360, )
Completed 9/22

Clock Cycle 4966:
 Current CPU Blocking $t3
(sw, 16, 3564, 9, 22, 1354, )(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 10/22

Clock Cycle 4967:
 Current CPU Blocking $t3
(sw, 16, 3564, 10, 22, 1354, )(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 11/22

Clock Cycle 4968:
 Current CPU Blocking $t3
(sw, 16, 3564, 11, 22, 1354, )(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 12/22

Clock Cycle 4969:
 Current CPU Blocking $t3
(sw, 16, 3564, 12, 22, 1354, )(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 13/22

Clock Cycle 4970:
 Current CPU Blocking $t3
(sw, 16, 3564, 13, 22, 1354, )(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 14/22

Clock Cycle 4971:
 Current CPU Blocking $t3
(sw, 16, 3564, 14, 22, 1354, )(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 15/22

Clock Cycle 4972:
 Current CPU Blocking $t3
(sw, 16, 3564, 15, 22, 1354, )(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 16/22

Clock Cycle 4973:
 Current CPU Blocking $t3
(sw, 16, 3564, 16, 22, 1354, )(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 17/22

Clock Cycle 4974:
 Current CPU Blocking $t3
(sw, 16, 3564, 17, 22, 1354, )(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 18/22

Clock Cycle 4975:
 Current CPU Blocking $t3
(sw, 16, 3564, 18, 22, 1354, )(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 19/22

Clock Cycle 4976:
 Current CPU Blocking $t3
(sw, 16, 3564, 19, 22, 1354, )(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 20/22

Clock Cycle 4977:
 Current CPU Blocking $t3
(sw, 16, 3564, 20, 22, 1354, )(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 21/22

Clock Cycle 4978:
 Current CPU Blocking $t3
(sw, 16, 3564, 21, 22, 1354, )(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 22/22
Finished Instruction sw 16 3564 on Line 1354

Clock Cycle 4979:
 Current CPU Blocking $t3
(lw, 3072, $t3, 0, 0, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Started lw 3072 $t3 on Line 1360
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4980:
 Current CPU Blocking $t3
(lw, 3072, $t3, 1, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 2/22

Clock Cycle 4981:
 Current CPU Blocking $t3
(lw, 3072, $t3, 2, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 3/22

Clock Cycle 4982:
 Current CPU Blocking $t3
(lw, 3072, $t3, 3, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 4/22

Clock Cycle 4983:
 Current CPU Blocking $t3
(lw, 3072, $t3, 4, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 5/22

Clock Cycle 4984:
 Current CPU Blocking $t3
(lw, 3072, $t3, 5, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 6/22

Clock Cycle 4985:
 Current CPU Blocking $t3
(lw, 3072, $t3, 6, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 7/22

Clock Cycle 4986:
 Current CPU Blocking $t3
(lw, 3072, $t3, 7, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 8/22

Clock Cycle 4987:
 Current CPU Blocking $t3
(lw, 3072, $t3, 8, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 9/22

Clock Cycle 4988:
 Current CPU Blocking $t3
(lw, 3072, $t3, 9, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 10/22
Memory at 16 = 3564

Clock Cycle 4989:
 Current CPU Blocking $t3
(lw, 3072, $t3, 10, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 11/22

Clock Cycle 4990:
 Current CPU Blocking $t3
(lw, 3072, $t3, 11, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 12/22

Clock Cycle 4991:
 Current CPU Blocking $t3
(lw, 3072, $t3, 12, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 13/22

Clock Cycle 4992:
 Current CPU Blocking $t3
(lw, 3072, $t3, 13, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 14/22

Clock Cycle 4993:
 Current CPU Blocking $t3
(lw, 3072, $t3, 14, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 15/22

Clock Cycle 4994:
 Current CPU Blocking $t3
(lw, 3072, $t3, 15, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 16/22

Clock Cycle 4995:
 Current CPU Blocking $t3
(lw, 3072, $t3, 16, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 17/22

Clock Cycle 4996:
 Current CPU Blocking $t3
(lw, 3072, $t3, 17, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 18/22

Clock Cycle 4997:
 Current CPU Blocking $t3
(lw, 3072, $t3, 18, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 19/22

Clock Cycle 4998:
 Current CPU Blocking $t3
(lw, 3072, $t3, 19, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 20/22

Clock Cycle 4999:
 Current CPU Blocking $t3
(lw, 3072, $t3, 20, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 21/22

Clock Cycle 5000:
 Current CPU Blocking $t3
(lw, 3072, $t3, 21, 22, 1360, )(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3072 $t3 on Line 1360

Clock Cycle 5001:
 Current CPU Blocking $t3
(sw, 1452, 3564, 0, 0, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Started sw 1452 3564 on Line 1357
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 5002:
 Current CPU Blocking 
(sw, 1452, 3564, 1, 12, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 2/12
slt$t1,$t2,$t3
$t1 = 0

Clock Cycle 5003:
 Current CPU Blocking 
(sw, 1452, 3564, 2, 12, 1357, )(sw, 2332, 0, 0, 0, 1358, )
Completed 3/12
DRAM Request(Read) Issued for lw 400 $t1 on Line 1365

Clock Cycle 5004:
 Current CPU Blocking 
(sw, 1452, 3564, 3, 12, 1357, )(sw, 2332, 0, 0, 0, 1358, )(lw, 400, $t1, 0, 0, 1365, )
Completed 4/12
addi$t2,$t3,864
$t2 = 864

Clock Cycle 5005:
 Current CPU Blocking 
(sw, 1452, 3564, 4, 12, 1357, )(sw, 2332, 0, 0, 0, 1358, )(lw, 400, $t1, 0, 0, 1365, )
Completed 5/12
addi$t4,$t4,176
$t4 = 176

Clock Cycle 5006:
 Current CPU Blocking 
(sw, 1452, 3564, 5, 12, 1357, )(sw, 2332, 0, 0, 0, 1358, )(lw, 400, $t1, 0, 0, 1365, )
Completed 6/12
slt$t4,$t2,$t4
$t4 = 0

Clock Cycle 5007:
 Current CPU Blocking 
(sw, 1452, 3564, 6, 12, 1357, )(sw, 2332, 0, 0, 0, 1358, )(lw, 400, $t1, 0, 0, 1365, )
Completed 7/12
DRAM Request(Write) Issued for sw 852 864 on Line 1369

Clock Cycle 5008:
 Current CPU Blocking 
(sw, 1452, 3564, 7, 12, 1357, )(sw, 2332, 0, 0, 0, 1358, )(lw, 400, $t1, 0, 0, 1365, )(sw, 852, 864, 0, 0, 1369, )
Completed 8/12
DRAM Request(Read) Issued for lw 884 $t4 on Line 1370

Clock Cycle 5009:
 Current CPU Blocking 
(sw, 1452, 3564, 8, 12, 1357, )(sw, 2332, 0, 0, 0, 1358, )(lw, 400, $t1, 0, 0, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )
Completed 9/12
DRAM Request(Read) Issued for lw 2512 $t2 on Line 1371

Clock Cycle 5010:
 Current CPU Blocking 
(sw, 1452, 3564, 9, 12, 1357, )(sw, 2332, 0, 0, 0, 1358, )(lw, 400, $t1, 0, 0, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 10/12

Clock Cycle 5011:
 Current CPU Blocking $t1
(sw, 1452, 3564, 10, 12, 1357, )(lw, 400, $t1, 0, 0, 1365, )(sw, 2332, 0, 0, 0, 1358, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 11/12

Clock Cycle 5012:
 Current CPU Blocking $t1
(sw, 1452, 3564, 11, 12, 1357, )(lw, 400, $t1, 0, 0, 1365, )(sw, 2332, 0, 0, 0, 1358, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 12/12
Finished Instruction sw 1452 3564 on Line 1357

Clock Cycle 5013:
 Current CPU Blocking $t1
(lw, 400, $t1, 0, 0, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Started lw 400 $t1 on Line 1365
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5014:
 Current CPU Blocking $t1
(lw, 400, $t1, 1, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 2/22

Clock Cycle 5015:
 Current CPU Blocking $t1
(lw, 400, $t1, 2, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 3/22

Clock Cycle 5016:
 Current CPU Blocking $t1
(lw, 400, $t1, 3, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 4/22

Clock Cycle 5017:
 Current CPU Blocking $t1
(lw, 400, $t1, 4, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 5/22

Clock Cycle 5018:
 Current CPU Blocking $t1
(lw, 400, $t1, 5, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 6/22

Clock Cycle 5019:
 Current CPU Blocking $t1
(lw, 400, $t1, 6, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 7/22

Clock Cycle 5020:
 Current CPU Blocking $t1
(lw, 400, $t1, 7, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 8/22

Clock Cycle 5021:
 Current CPU Blocking $t1
(lw, 400, $t1, 8, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 9/22

Clock Cycle 5022:
 Current CPU Blocking $t1
(lw, 400, $t1, 9, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 10/22
Memory at 1452 = 3564

Clock Cycle 5023:
 Current CPU Blocking $t1
(lw, 400, $t1, 10, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 11/22

Clock Cycle 5024:
 Current CPU Blocking $t1
(lw, 400, $t1, 11, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 12/22

Clock Cycle 5025:
 Current CPU Blocking $t1
(lw, 400, $t1, 12, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 13/22

Clock Cycle 5026:
 Current CPU Blocking $t1
(lw, 400, $t1, 13, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 14/22

Clock Cycle 5027:
 Current CPU Blocking $t1
(lw, 400, $t1, 14, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 15/22

Clock Cycle 5028:
 Current CPU Blocking $t1
(lw, 400, $t1, 15, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 16/22

Clock Cycle 5029:
 Current CPU Blocking $t1
(lw, 400, $t1, 16, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 17/22

Clock Cycle 5030:
 Current CPU Blocking $t1
(lw, 400, $t1, 17, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 18/22

Clock Cycle 5031:
 Current CPU Blocking $t1
(lw, 400, $t1, 18, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 19/22

Clock Cycle 5032:
 Current CPU Blocking $t1
(lw, 400, $t1, 19, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 20/22

Clock Cycle 5033:
 Current CPU Blocking $t1
(lw, 400, $t1, 20, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 21/22

Clock Cycle 5034:
 Current CPU Blocking $t1
(lw, 400, $t1, 21, 22, 1365, )(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 22/22
$t1 = 0
Finished Instruction lw 400 $t1 on Line 1365

Clock Cycle 5035:
 Current CPU Blocking $t1
(sw, 852, 864, 0, 0, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Started sw 852 864 on Line 1369
Completed 1/2

Clock Cycle 5036:
 Current CPU Blocking $t4
(sw, 852, 864, 1, 2, 1369, )(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 2/2
Finished Instruction sw 852 864 on Line 1369

Clock Cycle 5037:
 Current CPU Blocking $t4
(lw, 884, $t4, 0, 0, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Started lw 884 $t4 on Line 1370
Completed 1/2

Clock Cycle 5038:
 Current CPU Blocking $t4
(lw, 884, $t4, 1, 2, 1370, )(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 2/2
$t4 = 0
Finished Instruction lw 884 $t4 on Line 1370

Clock Cycle 5039:
 Current CPU Blocking $t4
(sw, 2332, 0, 0, 0, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Started sw 2332 0 on Line 1358
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5040:
 Current CPU Blocking $t2
(sw, 2332, 0, 1, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 2/22

Clock Cycle 5041:
 Current CPU Blocking $t2
(sw, 2332, 0, 2, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 3/22

Clock Cycle 5042:
 Current CPU Blocking $t2
(sw, 2332, 0, 3, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 4/22

Clock Cycle 5043:
 Current CPU Blocking $t2
(sw, 2332, 0, 4, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 5/22

Clock Cycle 5044:
 Current CPU Blocking $t2
(sw, 2332, 0, 5, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 6/22

Clock Cycle 5045:
 Current CPU Blocking $t2
(sw, 2332, 0, 6, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 7/22

Clock Cycle 5046:
 Current CPU Blocking $t2
(sw, 2332, 0, 7, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 8/22

Clock Cycle 5047:
 Current CPU Blocking $t2
(sw, 2332, 0, 8, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 9/22

Clock Cycle 5048:
 Current CPU Blocking $t2
(sw, 2332, 0, 9, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 10/22
Memory at 852 = 864

Clock Cycle 5049:
 Current CPU Blocking $t2
(sw, 2332, 0, 10, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 11/22

Clock Cycle 5050:
 Current CPU Blocking $t2
(sw, 2332, 0, 11, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 12/22

Clock Cycle 5051:
 Current CPU Blocking $t2
(sw, 2332, 0, 12, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 13/22

Clock Cycle 5052:
 Current CPU Blocking $t2
(sw, 2332, 0, 13, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 14/22

Clock Cycle 5053:
 Current CPU Blocking $t2
(sw, 2332, 0, 14, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 15/22

Clock Cycle 5054:
 Current CPU Blocking $t2
(sw, 2332, 0, 15, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 16/22

Clock Cycle 5055:
 Current CPU Blocking $t2
(sw, 2332, 0, 16, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 17/22

Clock Cycle 5056:
 Current CPU Blocking $t2
(sw, 2332, 0, 17, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 18/22

Clock Cycle 5057:
 Current CPU Blocking $t2
(sw, 2332, 0, 18, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 19/22

Clock Cycle 5058:
 Current CPU Blocking $t2
(sw, 2332, 0, 19, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 20/22

Clock Cycle 5059:
 Current CPU Blocking $t2
(sw, 2332, 0, 20, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 21/22

Clock Cycle 5060:
 Current CPU Blocking $t2
(sw, 2332, 0, 21, 22, 1358, )(lw, 2512, $t2, 0, 0, 1371, )
Completed 22/22
Finished Instruction sw 2332 0 on Line 1358

Clock Cycle 5061:
 Current CPU Blocking $t2
(lw, 2512, $t2, 0, 0, 1371, )
Started lw 2512 $t2 on Line 1371
Completed 1/2

Clock Cycle 5062:
 Current CPU Blocking $t2
(lw, 2512, $t2, 1, 2, 1371, )
Completed 2/2
$t2 = 1
Finished Instruction lw 2512 $t2 on Line 1371

Clock Cycle 5063:
 Current CPU Blocking $t2

mul$t1,$t4,$t2
$t1 = 0

Clock Cycle 5064:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1896 $t0 on Line 1373

Clock Cycle 5065:
 Current CPU Blocking 
(lw, 1896, $t0, 0, 0, 1373, )
Started lw 1896 $t0 on Line 1373
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5066:
 Current CPU Blocking $t0
(lw, 1896, $t0, 1, 22, 1373, )
Completed 2/22

Clock Cycle 5067:
 Current CPU Blocking $t0
(lw, 1896, $t0, 2, 22, 1373, )
Completed 3/22

Clock Cycle 5068:
 Current CPU Blocking $t0
(lw, 1896, $t0, 3, 22, 1373, )
Completed 4/22

Clock Cycle 5069:
 Current CPU Blocking $t0
(lw, 1896, $t0, 4, 22, 1373, )
Completed 5/22

Clock Cycle 5070:
 Current CPU Blocking $t0
(lw, 1896, $t0, 5, 22, 1373, )
Completed 6/22

Clock Cycle 5071:
 Current CPU Blocking $t0
(lw, 1896, $t0, 6, 22, 1373, )
Completed 7/22

Clock Cycle 5072:
 Current CPU Blocking $t0
(lw, 1896, $t0, 7, 22, 1373, )
Completed 8/22

Clock Cycle 5073:
 Current CPU Blocking $t0
(lw, 1896, $t0, 8, 22, 1373, )
Completed 9/22

Clock Cycle 5074:
 Current CPU Blocking $t0
(lw, 1896, $t0, 9, 22, 1373, )
Completed 10/22

Clock Cycle 5075:
 Current CPU Blocking $t0
(lw, 1896, $t0, 10, 22, 1373, )
Completed 11/22

Clock Cycle 5076:
 Current CPU Blocking $t0
(lw, 1896, $t0, 11, 22, 1373, )
Completed 12/22

Clock Cycle 5077:
 Current CPU Blocking $t0
(lw, 1896, $t0, 12, 22, 1373, )
Completed 13/22

Clock Cycle 5078:
 Current CPU Blocking $t0
(lw, 1896, $t0, 13, 22, 1373, )
Completed 14/22

Clock Cycle 5079:
 Current CPU Blocking $t0
(lw, 1896, $t0, 14, 22, 1373, )
Completed 15/22

Clock Cycle 5080:
 Current CPU Blocking $t0
(lw, 1896, $t0, 15, 22, 1373, )
Completed 16/22

Clock Cycle 5081:
 Current CPU Blocking $t0
(lw, 1896, $t0, 16, 22, 1373, )
Completed 17/22

Clock Cycle 5082:
 Current CPU Blocking $t0
(lw, 1896, $t0, 17, 22, 1373, )
Completed 18/22

Clock Cycle 5083:
 Current CPU Blocking $t0
(lw, 1896, $t0, 18, 22, 1373, )
Completed 19/22

Clock Cycle 5084:
 Current CPU Blocking $t0
(lw, 1896, $t0, 19, 22, 1373, )
Completed 20/22

Clock Cycle 5085:
 Current CPU Blocking $t0
(lw, 1896, $t0, 20, 22, 1373, )
Completed 21/22

Clock Cycle 5086:
 Current CPU Blocking $t0
(lw, 1896, $t0, 21, 22, 1373, )
Completed 22/22
$t0 = 415697760
Finished Instruction lw 1896 $t0 on Line 1373

Clock Cycle 5087:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 820 $t0 on Line 1374

Clock Cycle 5088:
 Current CPU Blocking 
(lw, 820, $t0, 0, 0, 1374, )
Started lw 820 $t0 on Line 1374
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t4,$t1,$t1
$t4 = 0

Clock Cycle 5089:
 Current CPU Blocking 
(lw, 820, $t0, 1, 12, 1374, )
Completed 2/12
sub$t4,$t1,$t3
$t4 = 0

Clock Cycle 5090:
 Current CPU Blocking 
(lw, 820, $t0, 2, 12, 1374, )
Completed 3/12
add$t2,$t3,$t1
$t2 = 0

Clock Cycle 5091:
 Current CPU Blocking 
(lw, 820, $t0, 3, 12, 1374, )
Completed 4/12
mul$t1,$t1,$t1
$t1 = 0

Clock Cycle 5092:
 Current CPU Blocking 
(lw, 820, $t0, 4, 12, 1374, )
Completed 5/12

Clock Cycle 5093:
 Current CPU Blocking $t0
(lw, 820, $t0, 5, 12, 1374, )
Completed 6/12

Clock Cycle 5094:
 Current CPU Blocking $t0
(lw, 820, $t0, 6, 12, 1374, )
Completed 7/12

Clock Cycle 5095:
 Current CPU Blocking $t0
(lw, 820, $t0, 7, 12, 1374, )
Completed 8/12

Clock Cycle 5096:
 Current CPU Blocking $t0
(lw, 820, $t0, 8, 12, 1374, )
Completed 9/12

Clock Cycle 5097:
 Current CPU Blocking $t0
(lw, 820, $t0, 9, 12, 1374, )
Completed 10/12

Clock Cycle 5098:
 Current CPU Blocking $t0
(lw, 820, $t0, 10, 12, 1374, )
Completed 11/12

Clock Cycle 5099:
 Current CPU Blocking $t0
(lw, 820, $t0, 11, 12, 1374, )
Completed 12/12
$t0 = 0
Finished Instruction lw 820 $t0 on Line 1374

Clock Cycle 5100:
 Current CPU Blocking $t0

sub$t3,$t2,$t0
$t3 = 0

Clock Cycle 5101:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1396 $t0 on Line 1380

Clock Cycle 5102:
 Current CPU Blocking 
(lw, 1396, $t0, 0, 0, 1380, )
Started lw 1396 $t0 on Line 1380
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5103:
 Current CPU Blocking $t0
(lw, 1396, $t0, 1, 12, 1380, )
Completed 2/12

Clock Cycle 5104:
 Current CPU Blocking $t0
(lw, 1396, $t0, 2, 12, 1380, )
Completed 3/12

Clock Cycle 5105:
 Current CPU Blocking $t0
(lw, 1396, $t0, 3, 12, 1380, )
Completed 4/12

Clock Cycle 5106:
 Current CPU Blocking $t0
(lw, 1396, $t0, 4, 12, 1380, )
Completed 5/12

Clock Cycle 5107:
 Current CPU Blocking $t0
(lw, 1396, $t0, 5, 12, 1380, )
Completed 6/12

Clock Cycle 5108:
 Current CPU Blocking $t0
(lw, 1396, $t0, 6, 12, 1380, )
Completed 7/12

Clock Cycle 5109:
 Current CPU Blocking $t0
(lw, 1396, $t0, 7, 12, 1380, )
Completed 8/12

Clock Cycle 5110:
 Current CPU Blocking $t0
(lw, 1396, $t0, 8, 12, 1380, )
Completed 9/12

Clock Cycle 5111:
 Current CPU Blocking $t0
(lw, 1396, $t0, 9, 12, 1380, )
Completed 10/12

Clock Cycle 5112:
 Current CPU Blocking $t0
(lw, 1396, $t0, 10, 12, 1380, )
Completed 11/12

Clock Cycle 5113:
 Current CPU Blocking $t0
(lw, 1396, $t0, 11, 12, 1380, )
Completed 12/12
$t0 = 0
Finished Instruction lw 1396 $t0 on Line 1380

Clock Cycle 5114:
 Current CPU Blocking $t0

sub$t1,$t1,$t0
$t1 = 0

Clock Cycle 5115:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2468 0 on Line 1382

Clock Cycle 5116:
 Current CPU Blocking 
(sw, 2468, 0, 0, 0, 1382, )
Started sw 2468 0 on Line 1382
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t2,$t4,$t4
$t2 = 0

Clock Cycle 5117:
 Current CPU Blocking 
(sw, 2468, 0, 1, 12, 1382, )
Completed 2/12
DRAM Request(Write) Issued for sw 2556 0 on Line 1384

Clock Cycle 5118:
 Current CPU Blocking 
(sw, 2468, 0, 2, 12, 1382, )(sw, 2556, 0, 0, 0, 1384, )
Completed 3/12
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 5119:
 Current CPU Blocking 
(sw, 2468, 0, 3, 12, 1382, )(sw, 2556, 0, 0, 0, 1384, )
Completed 4/12
sub$t1,$t3,$t2
$t1 = 0

Clock Cycle 5120:
 Current CPU Blocking 
(sw, 2468, 0, 4, 12, 1382, )(sw, 2556, 0, 0, 0, 1384, )
Completed 5/12
mul$t0,$t1,$t1
$t0 = 0

Clock Cycle 5121:
 Current CPU Blocking 
(sw, 2468, 0, 5, 12, 1382, )(sw, 2556, 0, 0, 0, 1384, )
Completed 6/12
DRAM Request(Write) Issued for sw 1128 0 on Line 1388

Clock Cycle 5122:
 Current CPU Blocking 
(sw, 2468, 0, 6, 12, 1382, )(sw, 2556, 0, 0, 0, 1384, )(sw, 1128, 0, 0, 0, 1388, )
Completed 7/12
DRAM Request(Write) Issued for sw 3272 0 on Line 1389

Clock Cycle 5123:
 Current CPU Blocking 
(sw, 2468, 0, 7, 12, 1382, )(sw, 2556, 0, 0, 0, 1384, )(sw, 1128, 0, 0, 0, 1388, )(sw, 3272, 0, 0, 0, 1389, )
Completed 8/12
DRAM Request(Read) Issued for lw 1784 $t4 on Line 1390

Clock Cycle 5124:
 Current CPU Blocking 
(sw, 2468, 0, 8, 12, 1382, )(sw, 2556, 0, 0, 0, 1384, )(sw, 1128, 0, 0, 0, 1388, )(sw, 3272, 0, 0, 0, 1389, )(lw, 1784, $t4, 0, 0, 1390, )
Completed 9/12
DRAM Request(Read) Issued for lw 3240 $t3 on Line 1391

Clock Cycle 5125:
 Current CPU Blocking 
(sw, 2468, 0, 9, 12, 1382, )(sw, 2556, 0, 0, 0, 1384, )(sw, 1128, 0, 0, 0, 1388, )(sw, 3272, 0, 0, 0, 1389, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 3240, $t3, 0, 0, 1391, )
Completed 10/12
DRAM Request(Read) Issued for lw 164 $t0 on Line 1392

Clock Cycle 5126:
 Current CPU Blocking 
(sw, 2468, 0, 10, 12, 1382, )(sw, 2556, 0, 0, 0, 1384, )(sw, 1128, 0, 0, 0, 1388, )(sw, 3272, 0, 0, 0, 1389, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 3240, $t3, 0, 0, 1391, )(lw, 164, $t0, 0, 0, 1392, )
Completed 11/12

Clock Cycle 5127:
 Current CPU Blocking $t3
(sw, 2468, 0, 11, 12, 1382, )(sw, 2556, 0, 0, 0, 1384, )(sw, 3272, 0, 0, 0, 1389, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 3240, $t3, 0, 0, 1391, )(lw, 164, $t0, 0, 0, 1392, )
Completed 12/12
Finished Instruction sw 2468 0 on Line 1382

Clock Cycle 5128:
 Current CPU Blocking $t3
(sw, 2556, 0, 0, 0, 1384, )(sw, 3272, 0, 0, 0, 1389, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 3240, $t3, 0, 0, 1391, )(lw, 164, $t0, 0, 0, 1392, )
Started sw 2556 0 on Line 1384
Completed 1/2

Clock Cycle 5129:
 Current CPU Blocking $t3
(sw, 2556, 0, 1, 2, 1384, )(sw, 3272, 0, 0, 0, 1389, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 3240, $t3, 0, 0, 1391, )(lw, 164, $t0, 0, 0, 1392, )
Completed 2/2
Finished Instruction sw 2556 0 on Line 1384

Clock Cycle 5130:
 Current CPU Blocking $t3
(sw, 3272, 0, 0, 0, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Started sw 3272 0 on Line 1389
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5131:
 Current CPU Blocking $t3
(sw, 3272, 0, 1, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 2/22

Clock Cycle 5132:
 Current CPU Blocking $t3
(sw, 3272, 0, 2, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 3/22

Clock Cycle 5133:
 Current CPU Blocking $t3
(sw, 3272, 0, 3, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 4/22

Clock Cycle 5134:
 Current CPU Blocking $t3
(sw, 3272, 0, 4, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 5/22

Clock Cycle 5135:
 Current CPU Blocking $t3
(sw, 3272, 0, 5, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 6/22

Clock Cycle 5136:
 Current CPU Blocking $t3
(sw, 3272, 0, 6, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 7/22

Clock Cycle 5137:
 Current CPU Blocking $t3
(sw, 3272, 0, 7, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 8/22

Clock Cycle 5138:
 Current CPU Blocking $t3
(sw, 3272, 0, 8, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 9/22

Clock Cycle 5139:
 Current CPU Blocking $t3
(sw, 3272, 0, 9, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 10/22
Memory at 2468 = 0

Clock Cycle 5140:
 Current CPU Blocking $t3
(sw, 3272, 0, 10, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 11/22

Clock Cycle 5141:
 Current CPU Blocking $t3
(sw, 3272, 0, 11, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 12/22

Clock Cycle 5142:
 Current CPU Blocking $t3
(sw, 3272, 0, 12, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 13/22

Clock Cycle 5143:
 Current CPU Blocking $t3
(sw, 3272, 0, 13, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 14/22

Clock Cycle 5144:
 Current CPU Blocking $t3
(sw, 3272, 0, 14, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 15/22

Clock Cycle 5145:
 Current CPU Blocking $t3
(sw, 3272, 0, 15, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 16/22

Clock Cycle 5146:
 Current CPU Blocking $t3
(sw, 3272, 0, 16, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 17/22

Clock Cycle 5147:
 Current CPU Blocking $t3
(sw, 3272, 0, 17, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 18/22

Clock Cycle 5148:
 Current CPU Blocking $t3
(sw, 3272, 0, 18, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 19/22

Clock Cycle 5149:
 Current CPU Blocking $t3
(sw, 3272, 0, 19, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 20/22

Clock Cycle 5150:
 Current CPU Blocking $t3
(sw, 3272, 0, 20, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 21/22

Clock Cycle 5151:
 Current CPU Blocking $t3
(sw, 3272, 0, 21, 22, 1389, )(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 22/22
Finished Instruction sw 3272 0 on Line 1389

Clock Cycle 5152:
 Current CPU Blocking $t3
(lw, 3240, $t3, 0, 0, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Started lw 3240 $t3 on Line 1391
Completed 1/2

Clock Cycle 5153:
 Current CPU Blocking $t3
(lw, 3240, $t3, 1, 2, 1391, )(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3240 $t3 on Line 1391

Clock Cycle 5154:
 Current CPU Blocking $t3
(sw, 1128, 0, 0, 0, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )
Started sw 1128 0 on Line 1388
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 304 0 on Line 1393

Clock Cycle 5155:
 Current CPU Blocking 
(sw, 1128, 0, 1, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 2/22
add$t1,$t1,$t3
$t1 = 0

Clock Cycle 5156:
 Current CPU Blocking 
(sw, 1128, 0, 2, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 3/22

Clock Cycle 5157:
 Current CPU Blocking $t4
(sw, 1128, 0, 3, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 4/22

Clock Cycle 5158:
 Current CPU Blocking $t4
(sw, 1128, 0, 4, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 5/22

Clock Cycle 5159:
 Current CPU Blocking $t4
(sw, 1128, 0, 5, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 6/22

Clock Cycle 5160:
 Current CPU Blocking $t4
(sw, 1128, 0, 6, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 7/22

Clock Cycle 5161:
 Current CPU Blocking $t4
(sw, 1128, 0, 7, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 8/22

Clock Cycle 5162:
 Current CPU Blocking $t4
(sw, 1128, 0, 8, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 9/22

Clock Cycle 5163:
 Current CPU Blocking $t4
(sw, 1128, 0, 9, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 10/22

Clock Cycle 5164:
 Current CPU Blocking $t4
(sw, 1128, 0, 10, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 11/22

Clock Cycle 5165:
 Current CPU Blocking $t4
(sw, 1128, 0, 11, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 12/22

Clock Cycle 5166:
 Current CPU Blocking $t4
(sw, 1128, 0, 12, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 13/22

Clock Cycle 5167:
 Current CPU Blocking $t4
(sw, 1128, 0, 13, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 14/22

Clock Cycle 5168:
 Current CPU Blocking $t4
(sw, 1128, 0, 14, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 15/22

Clock Cycle 5169:
 Current CPU Blocking $t4
(sw, 1128, 0, 15, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 16/22

Clock Cycle 5170:
 Current CPU Blocking $t4
(sw, 1128, 0, 16, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 17/22

Clock Cycle 5171:
 Current CPU Blocking $t4
(sw, 1128, 0, 17, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 18/22

Clock Cycle 5172:
 Current CPU Blocking $t4
(sw, 1128, 0, 18, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 19/22

Clock Cycle 5173:
 Current CPU Blocking $t4
(sw, 1128, 0, 19, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 20/22

Clock Cycle 5174:
 Current CPU Blocking $t4
(sw, 1128, 0, 20, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 21/22

Clock Cycle 5175:
 Current CPU Blocking $t4
(sw, 1128, 0, 21, 22, 1388, )(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 22/22
Finished Instruction sw 1128 0 on Line 1388

Clock Cycle 5176:
 Current CPU Blocking $t4
(lw, 1784, $t4, 0, 0, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Started lw 1784 $t4 on Line 1390
Completed 1/2

Clock Cycle 5177:
 Current CPU Blocking $t4
(lw, 1784, $t4, 1, 2, 1390, )(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1784 $t4 on Line 1390

Clock Cycle 5178:
 Current CPU Blocking $t4
(lw, 164, $t0, 0, 0, 1392, )(sw, 304, 0, 0, 0, 1393, )
Started lw 164 $t0 on Line 1392
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t2,$t4,2344
$t2 = 2344

Clock Cycle 5179:
 Current CPU Blocking 
(lw, 164, $t0, 1, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 2/22
addi$t3,$t2,3176
$t3 = 5520

Clock Cycle 5180:
 Current CPU Blocking 
(lw, 164, $t0, 2, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )
Completed 3/22
DRAM Request(Read) Issued for lw 1588 $t3 on Line 1397

Clock Cycle 5181:
 Current CPU Blocking 
(lw, 164, $t0, 3, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 4/22
add$t2,$t1,$t4
$t2 = 0

Clock Cycle 5182:
 Current CPU Blocking 
(lw, 164, $t0, 4, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 5/22
add$t2,$t1,$t2
$t2 = 0

Clock Cycle 5183:
 Current CPU Blocking 
(lw, 164, $t0, 5, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 6/22

Clock Cycle 5184:
 Current CPU Blocking $t3
(lw, 164, $t0, 6, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 7/22

Clock Cycle 5185:
 Current CPU Blocking $t3
(lw, 164, $t0, 7, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 8/22

Clock Cycle 5186:
 Current CPU Blocking $t3
(lw, 164, $t0, 8, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 9/22

Clock Cycle 5187:
 Current CPU Blocking $t3
(lw, 164, $t0, 9, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 10/22

Clock Cycle 5188:
 Current CPU Blocking $t3
(lw, 164, $t0, 10, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 11/22

Clock Cycle 5189:
 Current CPU Blocking $t3
(lw, 164, $t0, 11, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 12/22

Clock Cycle 5190:
 Current CPU Blocking $t3
(lw, 164, $t0, 12, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 13/22

Clock Cycle 5191:
 Current CPU Blocking $t3
(lw, 164, $t0, 13, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 14/22

Clock Cycle 5192:
 Current CPU Blocking $t3
(lw, 164, $t0, 14, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 15/22

Clock Cycle 5193:
 Current CPU Blocking $t3
(lw, 164, $t0, 15, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 16/22

Clock Cycle 5194:
 Current CPU Blocking $t3
(lw, 164, $t0, 16, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 17/22

Clock Cycle 5195:
 Current CPU Blocking $t3
(lw, 164, $t0, 17, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 18/22

Clock Cycle 5196:
 Current CPU Blocking $t3
(lw, 164, $t0, 18, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 19/22

Clock Cycle 5197:
 Current CPU Blocking $t3
(lw, 164, $t0, 19, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 20/22

Clock Cycle 5198:
 Current CPU Blocking $t3
(lw, 164, $t0, 20, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 21/22

Clock Cycle 5199:
 Current CPU Blocking $t3
(lw, 164, $t0, 21, 22, 1392, )(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 22/22
$t0 = 1
Finished Instruction lw 164 $t0 on Line 1392

Clock Cycle 5200:
 Current CPU Blocking $t3
(sw, 304, 0, 0, 0, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Started sw 304 0 on Line 1393
Completed 1/2

Clock Cycle 5201:
 Current CPU Blocking $t3
(sw, 304, 0, 1, 2, 1393, )(lw, 1588, $t3, 0, 0, 1397, )
Completed 2/2
Finished Instruction sw 304 0 on Line 1393

Clock Cycle 5202:
 Current CPU Blocking $t3
(lw, 1588, $t3, 0, 0, 1397, )
Started lw 1588 $t3 on Line 1397
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5203:
 Current CPU Blocking $t3
(lw, 1588, $t3, 1, 22, 1397, )
Completed 2/22

Clock Cycle 5204:
 Current CPU Blocking $t3
(lw, 1588, $t3, 2, 22, 1397, )
Completed 3/22

Clock Cycle 5205:
 Current CPU Blocking $t3
(lw, 1588, $t3, 3, 22, 1397, )
Completed 4/22

Clock Cycle 5206:
 Current CPU Blocking $t3
(lw, 1588, $t3, 4, 22, 1397, )
Completed 5/22

Clock Cycle 5207:
 Current CPU Blocking $t3
(lw, 1588, $t3, 5, 22, 1397, )
Completed 6/22

Clock Cycle 5208:
 Current CPU Blocking $t3
(lw, 1588, $t3, 6, 22, 1397, )
Completed 7/22

Clock Cycle 5209:
 Current CPU Blocking $t3
(lw, 1588, $t3, 7, 22, 1397, )
Completed 8/22

Clock Cycle 5210:
 Current CPU Blocking $t3
(lw, 1588, $t3, 8, 22, 1397, )
Completed 9/22

Clock Cycle 5211:
 Current CPU Blocking $t3
(lw, 1588, $t3, 9, 22, 1397, )
Completed 10/22

Clock Cycle 5212:
 Current CPU Blocking $t3
(lw, 1588, $t3, 10, 22, 1397, )
Completed 11/22

Clock Cycle 5213:
 Current CPU Blocking $t3
(lw, 1588, $t3, 11, 22, 1397, )
Completed 12/22

Clock Cycle 5214:
 Current CPU Blocking $t3
(lw, 1588, $t3, 12, 22, 1397, )
Completed 13/22

Clock Cycle 5215:
 Current CPU Blocking $t3
(lw, 1588, $t3, 13, 22, 1397, )
Completed 14/22

Clock Cycle 5216:
 Current CPU Blocking $t3
(lw, 1588, $t3, 14, 22, 1397, )
Completed 15/22

Clock Cycle 5217:
 Current CPU Blocking $t3
(lw, 1588, $t3, 15, 22, 1397, )
Completed 16/22

Clock Cycle 5218:
 Current CPU Blocking $t3
(lw, 1588, $t3, 16, 22, 1397, )
Completed 17/22

Clock Cycle 5219:
 Current CPU Blocking $t3
(lw, 1588, $t3, 17, 22, 1397, )
Completed 18/22

Clock Cycle 5220:
 Current CPU Blocking $t3
(lw, 1588, $t3, 18, 22, 1397, )
Completed 19/22

Clock Cycle 5221:
 Current CPU Blocking $t3
(lw, 1588, $t3, 19, 22, 1397, )
Completed 20/22

Clock Cycle 5222:
 Current CPU Blocking $t3
(lw, 1588, $t3, 20, 22, 1397, )
Completed 21/22

Clock Cycle 5223:
 Current CPU Blocking $t3
(lw, 1588, $t3, 21, 22, 1397, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1588 $t3 on Line 1397

Clock Cycle 5224:
 Current CPU Blocking $t3

slt$t3,$t2,$t2
$t3 = 0

Clock Cycle 5225:
 Current CPU Blocking 

mul$t2,$t3,$t0
$t2 = 0

Clock Cycle 5226:
 Current CPU Blocking 

sub$t1,$t4,$t3
$t1 = 0

Clock Cycle 5227:
 Current CPU Blocking 

sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 5228:
 Current CPU Blocking 

add$t1,$t1,$t3
$t1 = 0

Clock Cycle 5229:
 Current CPU Blocking 

addi$t2,$t2,1104
$t2 = 1104

Clock Cycle 5230:
 Current CPU Blocking 

mul$t2,$t2,$t0
$t2 = 1104

Clock Cycle 5231:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3136 $t4 on Line 1407

Clock Cycle 5232:
 Current CPU Blocking 
(lw, 3136, $t4, 0, 0, 1407, )
Started lw 3136 $t4 on Line 1407
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 5233:
 Current CPU Blocking $t4
(lw, 3136, $t4, 1, 12, 1407, )
Completed 2/12

Clock Cycle 5234:
 Current CPU Blocking $t4
(lw, 3136, $t4, 2, 12, 1407, )
Completed 3/12

Clock Cycle 5235:
 Current CPU Blocking $t4
(lw, 3136, $t4, 3, 12, 1407, )
Completed 4/12

Clock Cycle 5236:
 Current CPU Blocking $t4
(lw, 3136, $t4, 4, 12, 1407, )
Completed 5/12

Clock Cycle 5237:
 Current CPU Blocking $t4
(lw, 3136, $t4, 5, 12, 1407, )
Completed 6/12

Clock Cycle 5238:
 Current CPU Blocking $t4
(lw, 3136, $t4, 6, 12, 1407, )
Completed 7/12

Clock Cycle 5239:
 Current CPU Blocking $t4
(lw, 3136, $t4, 7, 12, 1407, )
Completed 8/12

Clock Cycle 5240:
 Current CPU Blocking $t4
(lw, 3136, $t4, 8, 12, 1407, )
Completed 9/12

Clock Cycle 5241:
 Current CPU Blocking $t4
(lw, 3136, $t4, 9, 12, 1407, )
Completed 10/12

Clock Cycle 5242:
 Current CPU Blocking $t4
(lw, 3136, $t4, 10, 12, 1407, )
Completed 11/12

Clock Cycle 5243:
 Current CPU Blocking $t4
(lw, 3136, $t4, 11, 12, 1407, )
Completed 12/12
$t4 = 0
Finished Instruction lw 3136 $t4 on Line 1407

Clock Cycle 5244:
 Current CPU Blocking $t4

sub$t1,$t4,$t3
$t1 = 0

Clock Cycle 5245:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2700 $t1 on Line 1409

Clock Cycle 5246:
 Current CPU Blocking 
(lw, 2700, $t1, 0, 0, 1409, )
Started lw 2700 $t1 on Line 1409
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t2,$t0,$t2
$t2 = -1103

Clock Cycle 5247:
 Current CPU Blocking 
(lw, 2700, $t1, 1, 12, 1409, )
Completed 2/12

Clock Cycle 5248:
 Current CPU Blocking $t1
(lw, 2700, $t1, 2, 12, 1409, )
Completed 3/12

Clock Cycle 5249:
 Current CPU Blocking $t1
(lw, 2700, $t1, 3, 12, 1409, )
Completed 4/12

Clock Cycle 5250:
 Current CPU Blocking $t1
(lw, 2700, $t1, 4, 12, 1409, )
Completed 5/12

Clock Cycle 5251:
 Current CPU Blocking $t1
(lw, 2700, $t1, 5, 12, 1409, )
Completed 6/12

Clock Cycle 5252:
 Current CPU Blocking $t1
(lw, 2700, $t1, 6, 12, 1409, )
Completed 7/12

Clock Cycle 5253:
 Current CPU Blocking $t1
(lw, 2700, $t1, 7, 12, 1409, )
Completed 8/12

Clock Cycle 5254:
 Current CPU Blocking $t1
(lw, 2700, $t1, 8, 12, 1409, )
Completed 9/12

Clock Cycle 5255:
 Current CPU Blocking $t1
(lw, 2700, $t1, 9, 12, 1409, )
Completed 10/12

Clock Cycle 5256:
 Current CPU Blocking $t1
(lw, 2700, $t1, 10, 12, 1409, )
Completed 11/12

Clock Cycle 5257:
 Current CPU Blocking $t1
(lw, 2700, $t1, 11, 12, 1409, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2700 $t1 on Line 1409

Clock Cycle 5258:
 Current CPU Blocking $t1

addi$t1,$t0,956
$t1 = 957

Clock Cycle 5259:
 Current CPU Blocking 

addi$t2,$t0,32
$t2 = 33

Clock Cycle 5260:
 Current CPU Blocking 

addi$t2,$t4,1020
$t2 = 1020

Clock Cycle 5261:
 Current CPU Blocking 

sub$t2,$t2,$t4
$t2 = 1020

Clock Cycle 5262:
 Current CPU Blocking 

slt$t2,$t1,$t4
$t2 = 0

Clock Cycle 5263:
 Current CPU Blocking 

slt$t4,$t4,$t4
$t4 = 0

Clock Cycle 5264:
 Current CPU Blocking 

add$t4,$t3,$t1
$t4 = 957

Clock Cycle 5265:
 Current CPU Blocking 

mul$t3,$t1,$t4
$t3 = 915849

Clock Cycle 5266:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 436 957 on Line 1419

Clock Cycle 5267:
 Current CPU Blocking 
(sw, 436, 957, 0, 0, 1419, )
Started sw 436 957 on Line 1419
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t0,888
$t0 = 889

Clock Cycle 5268:
 Current CPU Blocking 
(sw, 436, 957, 1, 12, 1419, )
Completed 2/12
DRAM Request(Write) Issued for sw 1116 889 on Line 1421

Clock Cycle 5269:
 Current CPU Blocking 
(sw, 436, 957, 2, 12, 1419, )(sw, 1116, 889, 0, 0, 1421, )
Completed 3/12
mul$t4,$t2,$t3
$t4 = 0

Clock Cycle 5270:
 Current CPU Blocking 
(sw, 436, 957, 3, 12, 1419, )(sw, 1116, 889, 0, 0, 1421, )
Completed 4/12
addi$t4,$t1,3088
$t4 = 4045

Clock Cycle 5271:
 Current CPU Blocking 
(sw, 436, 957, 4, 12, 1419, )(sw, 1116, 889, 0, 0, 1421, )
Completed 5/12
mul$t4,$t2,$t3
$t4 = 0

Clock Cycle 5272:
 Current CPU Blocking 
(sw, 436, 957, 5, 12, 1419, )(sw, 1116, 889, 0, 0, 1421, )
Completed 6/12
addi$t0,$t1,40
$t0 = 997

Clock Cycle 5273:
 Current CPU Blocking 
(sw, 436, 957, 6, 12, 1419, )(sw, 1116, 889, 0, 0, 1421, )
Completed 7/12
mul$t3,$t4,$t1
$t3 = 0

Clock Cycle 5274:
 Current CPU Blocking 
(sw, 436, 957, 7, 12, 1419, )(sw, 1116, 889, 0, 0, 1421, )
Completed 8/12
DRAM Request(Read) Issued for lw 3488 $t3 on Line 1427

Clock Cycle 5275:
 Current CPU Blocking 
(sw, 436, 957, 8, 12, 1419, )(sw, 1116, 889, 0, 0, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 9/12
slt$t1,$t1,$t4
$t1 = 0

Clock Cycle 5276:
 Current CPU Blocking 
(sw, 436, 957, 9, 12, 1419, )(sw, 1116, 889, 0, 0, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 10/12
addi$t2,$t0,880
$t2 = 1877

Clock Cycle 5277:
 Current CPU Blocking 
(sw, 436, 957, 10, 12, 1419, )(sw, 1116, 889, 0, 0, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 11/12
mul$t0,$t0,$t2
$t0 = 1871369

Clock Cycle 5278:
 Current CPU Blocking 
(sw, 436, 957, 11, 12, 1419, )(sw, 1116, 889, 0, 0, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 12/12
Finished Instruction sw 436 957 on Line 1419

Clock Cycle 5279:
 Current CPU Blocking $t3
(sw, 1116, 889, 0, 0, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Started sw 1116 889 on Line 1421
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5280:
 Current CPU Blocking $t3
(sw, 1116, 889, 1, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 2/22

Clock Cycle 5281:
 Current CPU Blocking $t3
(sw, 1116, 889, 2, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 3/22

Clock Cycle 5282:
 Current CPU Blocking $t3
(sw, 1116, 889, 3, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 4/22

Clock Cycle 5283:
 Current CPU Blocking $t3
(sw, 1116, 889, 4, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 5/22

Clock Cycle 5284:
 Current CPU Blocking $t3
(sw, 1116, 889, 5, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 6/22

Clock Cycle 5285:
 Current CPU Blocking $t3
(sw, 1116, 889, 6, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 7/22

Clock Cycle 5286:
 Current CPU Blocking $t3
(sw, 1116, 889, 7, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 8/22

Clock Cycle 5287:
 Current CPU Blocking $t3
(sw, 1116, 889, 8, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 9/22

Clock Cycle 5288:
 Current CPU Blocking $t3
(sw, 1116, 889, 9, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 10/22
Memory at 436 = 957

Clock Cycle 5289:
 Current CPU Blocking $t3
(sw, 1116, 889, 10, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 11/22

Clock Cycle 5290:
 Current CPU Blocking $t3
(sw, 1116, 889, 11, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 12/22

Clock Cycle 5291:
 Current CPU Blocking $t3
(sw, 1116, 889, 12, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 13/22

Clock Cycle 5292:
 Current CPU Blocking $t3
(sw, 1116, 889, 13, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 14/22

Clock Cycle 5293:
 Current CPU Blocking $t3
(sw, 1116, 889, 14, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 15/22

Clock Cycle 5294:
 Current CPU Blocking $t3
(sw, 1116, 889, 15, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 16/22

Clock Cycle 5295:
 Current CPU Blocking $t3
(sw, 1116, 889, 16, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 17/22

Clock Cycle 5296:
 Current CPU Blocking $t3
(sw, 1116, 889, 17, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 18/22

Clock Cycle 5297:
 Current CPU Blocking $t3
(sw, 1116, 889, 18, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 19/22

Clock Cycle 5298:
 Current CPU Blocking $t3
(sw, 1116, 889, 19, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 20/22

Clock Cycle 5299:
 Current CPU Blocking $t3
(sw, 1116, 889, 20, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 21/22

Clock Cycle 5300:
 Current CPU Blocking $t3
(sw, 1116, 889, 21, 22, 1421, )(lw, 3488, $t3, 0, 0, 1427, )
Completed 22/22
Finished Instruction sw 1116 889 on Line 1421

Clock Cycle 5301:
 Current CPU Blocking $t3
(lw, 3488, $t3, 0, 0, 1427, )
Started lw 3488 $t3 on Line 1427
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5302:
 Current CPU Blocking $t3
(lw, 3488, $t3, 1, 22, 1427, )
Completed 2/22

Clock Cycle 5303:
 Current CPU Blocking $t3
(lw, 3488, $t3, 2, 22, 1427, )
Completed 3/22

Clock Cycle 5304:
 Current CPU Blocking $t3
(lw, 3488, $t3, 3, 22, 1427, )
Completed 4/22

Clock Cycle 5305:
 Current CPU Blocking $t3
(lw, 3488, $t3, 4, 22, 1427, )
Completed 5/22

Clock Cycle 5306:
 Current CPU Blocking $t3
(lw, 3488, $t3, 5, 22, 1427, )
Completed 6/22

Clock Cycle 5307:
 Current CPU Blocking $t3
(lw, 3488, $t3, 6, 22, 1427, )
Completed 7/22

Clock Cycle 5308:
 Current CPU Blocking $t3
(lw, 3488, $t3, 7, 22, 1427, )
Completed 8/22

Clock Cycle 5309:
 Current CPU Blocking $t3
(lw, 3488, $t3, 8, 22, 1427, )
Completed 9/22

Clock Cycle 5310:
 Current CPU Blocking $t3
(lw, 3488, $t3, 9, 22, 1427, )
Completed 10/22
Memory at 1116 = 889

Clock Cycle 5311:
 Current CPU Blocking $t3
(lw, 3488, $t3, 10, 22, 1427, )
Completed 11/22

Clock Cycle 5312:
 Current CPU Blocking $t3
(lw, 3488, $t3, 11, 22, 1427, )
Completed 12/22

Clock Cycle 5313:
 Current CPU Blocking $t3
(lw, 3488, $t3, 12, 22, 1427, )
Completed 13/22

Clock Cycle 5314:
 Current CPU Blocking $t3
(lw, 3488, $t3, 13, 22, 1427, )
Completed 14/22

Clock Cycle 5315:
 Current CPU Blocking $t3
(lw, 3488, $t3, 14, 22, 1427, )
Completed 15/22

Clock Cycle 5316:
 Current CPU Blocking $t3
(lw, 3488, $t3, 15, 22, 1427, )
Completed 16/22

Clock Cycle 5317:
 Current CPU Blocking $t3
(lw, 3488, $t3, 16, 22, 1427, )
Completed 17/22

Clock Cycle 5318:
 Current CPU Blocking $t3
(lw, 3488, $t3, 17, 22, 1427, )
Completed 18/22

Clock Cycle 5319:
 Current CPU Blocking $t3
(lw, 3488, $t3, 18, 22, 1427, )
Completed 19/22

Clock Cycle 5320:
 Current CPU Blocking $t3
(lw, 3488, $t3, 19, 22, 1427, )
Completed 20/22

Clock Cycle 5321:
 Current CPU Blocking $t3
(lw, 3488, $t3, 20, 22, 1427, )
Completed 21/22

Clock Cycle 5322:
 Current CPU Blocking $t3
(lw, 3488, $t3, 21, 22, 1427, )
Completed 22/22
$t3 = 616
Finished Instruction lw 3488 $t3 on Line 1427

Clock Cycle 5323:
 Current CPU Blocking $t3

sub$t3,$t3,$t4
$t3 = 616

Clock Cycle 5324:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1076 $t4 on Line 1432

Clock Cycle 5325:
 Current CPU Blocking 
(lw, 1076, $t4, 0, 0, 1432, )
Started lw 1076 $t4 on Line 1432
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub$t1,$t2,$t1
$t1 = 1877

Clock Cycle 5326:
 Current CPU Blocking 
(lw, 1076, $t4, 1, 12, 1432, )
Completed 2/12
add$t2,$t0,$t3
$t2 = 1871985

Clock Cycle 5327:
 Current CPU Blocking 
(lw, 1076, $t4, 2, 12, 1432, )
Completed 3/12
mul$t0,$t0,$t1
$t0 = -782407683

Clock Cycle 5328:
 Current CPU Blocking 
(lw, 1076, $t4, 3, 12, 1432, )
Completed 4/12
mul$t3,$t3,$t0
$t3 = -926795576

Clock Cycle 5329:
 Current CPU Blocking 
(lw, 1076, $t4, 4, 12, 1432, )
Completed 5/12
mul$t1,$t3,$t2
$t1 = 327913544

Clock Cycle 5330:
 Current CPU Blocking 
(lw, 1076, $t4, 5, 12, 1432, )
Completed 6/12

Clock Cycle 5331:
 Current CPU Blocking $t4
(lw, 1076, $t4, 6, 12, 1432, )
Completed 7/12

Clock Cycle 5332:
 Current CPU Blocking $t4
(lw, 1076, $t4, 7, 12, 1432, )
Completed 8/12

Clock Cycle 5333:
 Current CPU Blocking $t4
(lw, 1076, $t4, 8, 12, 1432, )
Completed 9/12

Clock Cycle 5334:
 Current CPU Blocking $t4
(lw, 1076, $t4, 9, 12, 1432, )
Completed 10/12

Clock Cycle 5335:
 Current CPU Blocking $t4
(lw, 1076, $t4, 10, 12, 1432, )
Completed 11/12

Clock Cycle 5336:
 Current CPU Blocking $t4
(lw, 1076, $t4, 11, 12, 1432, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1076 $t4 on Line 1432

Clock Cycle 5337:
 Current CPU Blocking $t4

addi$t4,$t0,536
$t4 = -782407147

Clock Cycle 5338:
 Current CPU Blocking 

add$t2,$t2,$t0
$t2 = -780535698

Clock Cycle 5339:
 Current CPU Blocking 

slt$t0,$t0,$t0
$t0 = 0

Clock Cycle 5340:
 Current CPU Blocking 

add$t0,$t2,$t4
$t0 = -1562942845

Clock Cycle 5341:
 Current CPU Blocking 

mul$t1,$t1,$t0
$t1 = 706634968

Clock Cycle 5342:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2088 $t0 on Line 1443

Clock Cycle 5343:
 Current CPU Blocking 
(lw, 2088, $t0, 0, 0, 1443, )
Started lw 2088 $t0 on Line 1443
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t4,$t3,$t1
$t4 = 1

Clock Cycle 5344:
 Current CPU Blocking 
(lw, 2088, $t0, 1, 12, 1443, )
Completed 2/12
addi$t3,$t2,1904
$t3 = -780533794

Clock Cycle 5345:
 Current CPU Blocking 
(lw, 2088, $t0, 2, 12, 1443, )
Completed 3/12
addi$t4,$t1,1424
$t4 = 706636392

Clock Cycle 5346:
 Current CPU Blocking 
(lw, 2088, $t0, 3, 12, 1443, )
Completed 4/12
slt$t4,$t1,$t3
$t4 = 0

Clock Cycle 5347:
 Current CPU Blocking 
(lw, 2088, $t0, 4, 12, 1443, )
Completed 5/12

Clock Cycle 5348:
 Current CPU Blocking $t0
(lw, 2088, $t0, 5, 12, 1443, )
Completed 6/12

Clock Cycle 5349:
 Current CPU Blocking $t0
(lw, 2088, $t0, 6, 12, 1443, )
Completed 7/12

Clock Cycle 5350:
 Current CPU Blocking $t0
(lw, 2088, $t0, 7, 12, 1443, )
Completed 8/12

Clock Cycle 5351:
 Current CPU Blocking $t0
(lw, 2088, $t0, 8, 12, 1443, )
Completed 9/12

Clock Cycle 5352:
 Current CPU Blocking $t0
(lw, 2088, $t0, 9, 12, 1443, )
Completed 10/12

Clock Cycle 5353:
 Current CPU Blocking $t0
(lw, 2088, $t0, 10, 12, 1443, )
Completed 11/12

Clock Cycle 5354:
 Current CPU Blocking $t0
(lw, 2088, $t0, 11, 12, 1443, )
Completed 12/12
$t0 = 0
Finished Instruction lw 2088 $t0 on Line 1443

Clock Cycle 5355:
 Current CPU Blocking $t0

mul$t1,$t0,$t4
$t1 = 0

Clock Cycle 5356:
 Current CPU Blocking 

slt$t1,$t0,$t0
$t1 = 0

Clock Cycle 5357:
 Current CPU Blocking 

mul$t3,$t1,$t4
$t3 = 0

Clock Cycle 5358:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1476 0 on Line 1451

Clock Cycle 5359:
 Current CPU Blocking 
(sw, 1476, 0, 0, 0, 1451, )
Started sw 1476 0 on Line 1451
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 728 0 on Line 1452

Clock Cycle 5360:
 Current CPU Blocking 
(sw, 1476, 0, 1, 12, 1451, )(sw, 728, 0, 0, 0, 1452, )
Completed 2/12
addi$t1,$t1,200
$t1 = 200

Clock Cycle 5361:
 Current CPU Blocking 
(sw, 1476, 0, 2, 12, 1451, )(sw, 728, 0, 0, 0, 1452, )
Completed 3/12
sub$t2,$t2,$t4
$t2 = -780535698

Clock Cycle 5362:
 Current CPU Blocking 
(sw, 1476, 0, 3, 12, 1451, )(sw, 728, 0, 0, 0, 1452, )
Completed 4/12
addi$t1,$t2,3600
$t1 = -780532098

Clock Cycle 5363:
 Current CPU Blocking 
(sw, 1476, 0, 4, 12, 1451, )(sw, 728, 0, 0, 0, 1452, )
Completed 5/12
DRAM Request(Write) Issued for sw 2636 0 on Line 1456

Clock Cycle 5364:
 Current CPU Blocking 
(sw, 1476, 0, 5, 12, 1451, )(sw, 728, 0, 0, 0, 1452, )(sw, 2636, 0, 0, 0, 1456, )
Completed 6/12
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 5365:
 Current CPU Blocking 
(sw, 1476, 0, 6, 12, 1451, )(sw, 728, 0, 0, 0, 1452, )(sw, 2636, 0, 0, 0, 1456, )
Completed 7/12
slt$t2,$t0,$t4
$t2 = 0

Clock Cycle 5366:
 Current CPU Blocking 
(sw, 1476, 0, 7, 12, 1451, )(sw, 728, 0, 0, 0, 1452, )(sw, 2636, 0, 0, 0, 1456, )
Completed 8/12
add$t3,$t2,$t3
$t3 = 0

Clock Cycle 5367:
 Current CPU Blocking 
(sw, 1476, 0, 8, 12, 1451, )(sw, 728, 0, 0, 0, 1452, )(sw, 2636, 0, 0, 0, 1456, )
Completed 9/12
slt$t2,$t0,$t3
$t2 = 0

Clock Cycle 5368:
 Current CPU Blocking 
(sw, 1476, 0, 9, 12, 1451, )(sw, 728, 0, 0, 0, 1452, )(sw, 2636, 0, 0, 0, 1456, )
Completed 10/12
mul$t1,$t1,$t4
$t1 = 0

Clock Cycle 5369:
 Current CPU Blocking 
(sw, 1476, 0, 10, 12, 1451, )(sw, 728, 0, 0, 0, 1452, )(sw, 2636, 0, 0, 0, 1456, )
Completed 11/12
sub$t2,$t4,$t3
$t2 = 0

Clock Cycle 5370:
 Current CPU Blocking 
(sw, 1476, 0, 11, 12, 1451, )(sw, 728, 0, 0, 0, 1452, )(sw, 2636, 0, 0, 0, 1456, )
Completed 12/12
Finished Instruction sw 1476 0 on Line 1451
slt$t3,$t4,$t1
$t3 = 0

Clock Cycle 5371:
 Current CPU Blocking 
(sw, 728, 0, 0, 0, 1452, )(sw, 2636, 0, 0, 0, 1456, )
Started sw 728 0 on Line 1452
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sub$t1,$t0,$t2
$t1 = 0

Clock Cycle 5372:
 Current CPU Blocking 
(sw, 728, 0, 1, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )
Completed 2/22
mul$t1,$t4,$t2
$t1 = 0

Clock Cycle 5373:
 Current CPU Blocking 
(sw, 728, 0, 2, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )
Completed 3/22
add$t3,$t0,$t3
$t3 = 0

Clock Cycle 5374:
 Current CPU Blocking 
(sw, 728, 0, 3, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )
Completed 4/22
add$t2,$t3,$t1
$t2 = 0

Clock Cycle 5375:
 Current CPU Blocking 
(sw, 728, 0, 4, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )
Completed 5/22
addi$t2,$t2,468
$t2 = 468

Clock Cycle 5376:
 Current CPU Blocking 
(sw, 728, 0, 5, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )
Completed 6/22
DRAM Request(Write) Issued for sw 1280 0 on Line 1469

Clock Cycle 5377:
 Current CPU Blocking 
(sw, 728, 0, 6, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )
Completed 7/22
DRAM Request(Write) Issued for sw 2000 0 on Line 1470

Clock Cycle 5378:
 Current CPU Blocking 
(sw, 728, 0, 7, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )
Completed 8/22
DRAM Request(Write) Issued for sw 1756 468 on Line 1471

Clock Cycle 5379:
 Current CPU Blocking 
(sw, 728, 0, 8, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )
Completed 9/22
add$t4,$t2,$t3
$t4 = 468

Clock Cycle 5380:
 Current CPU Blocking 
(sw, 728, 0, 9, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )
Completed 10/22
slt$t1,$t0,$t3
$t1 = 0

Clock Cycle 5381:
 Current CPU Blocking 
(sw, 728, 0, 10, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )
Completed 11/22
addi$t4,$t3,3604
$t4 = 3604

Clock Cycle 5382:
 Current CPU Blocking 
(sw, 728, 0, 11, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )
Completed 12/22
DRAM Request(Write) Issued for sw 3324 0 on Line 1475

Clock Cycle 5383:
 Current CPU Blocking 
(sw, 728, 0, 12, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 3324, 0, 0, 0, 1475, )
Completed 13/22
DRAM Request(Write) Issued for sw 1628 0 on Line 1476

Clock Cycle 5384:
 Current CPU Blocking 
(sw, 728, 0, 13, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1628, 0, 0, 0, 1476, )
Completed 14/22
DRAM Request(Write) Issued for sw 3372 468 on Line 1477

Clock Cycle 5385:
 Current CPU Blocking 
(sw, 728, 0, 14, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )
Completed 15/22
DRAM Request(Write) Issued for sw 1108 0 on Line 1478

Clock Cycle 5386:
 Current CPU Blocking 
(sw, 728, 0, 15, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )
Completed 16/22
mul$t1,$t2,$t1
$t1 = 0

Clock Cycle 5387:
 Current CPU Blocking 
(sw, 728, 0, 16, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )
Completed 17/22
add$t4,$t0,$t1
$t4 = 0

Clock Cycle 5388:
 Current CPU Blocking 
(sw, 728, 0, 17, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )
Completed 18/22
addi$t4,$t3,3380
$t4 = 3380

Clock Cycle 5389:
 Current CPU Blocking 
(sw, 728, 0, 18, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )
Completed 19/22
mul$t0,$t3,$t1
$t0 = 0

Clock Cycle 5390:
 Current CPU Blocking 
(sw, 728, 0, 19, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )
Completed 20/22
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 5391:
 Current CPU Blocking 
(sw, 728, 0, 20, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )
Completed 21/22
addi$t2,$t4,188
$t2 = 3568

Clock Cycle 5392:
 Current CPU Blocking 
(sw, 728, 0, 21, 22, 1452, )(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )
Completed 22/22
Finished Instruction sw 728 0 on Line 1452
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 5393:
 Current CPU Blocking 
(sw, 2636, 0, 0, 0, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )
Started sw 2636 0 on Line 1456
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3864 $t2 on Line 1486

Clock Cycle 5394:
 Current CPU Blocking 
(sw, 2636, 0, 1, 22, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 2/22
addi$t4,$t4,868
$t4 = 868

Clock Cycle 5395:
 Current CPU Blocking 
(sw, 2636, 0, 2, 22, 1456, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 3/22

Clock Cycle 5396:
 Current CPU Blocking $t2
(sw, 2636, 0, 3, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 4/22

Clock Cycle 5397:
 Current CPU Blocking $t2
(sw, 2636, 0, 4, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 5/22

Clock Cycle 5398:
 Current CPU Blocking $t2
(sw, 2636, 0, 5, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 6/22

Clock Cycle 5399:
 Current CPU Blocking $t2
(sw, 2636, 0, 6, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 7/22

Clock Cycle 5400:
 Current CPU Blocking $t2
(sw, 2636, 0, 7, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 8/22

Clock Cycle 5401:
 Current CPU Blocking $t2
(sw, 2636, 0, 8, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 9/22

Clock Cycle 5402:
 Current CPU Blocking $t2
(sw, 2636, 0, 9, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 10/22

Clock Cycle 5403:
 Current CPU Blocking $t2
(sw, 2636, 0, 10, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 11/22

Clock Cycle 5404:
 Current CPU Blocking $t2
(sw, 2636, 0, 11, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 12/22

Clock Cycle 5405:
 Current CPU Blocking $t2
(sw, 2636, 0, 12, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 13/22

Clock Cycle 5406:
 Current CPU Blocking $t2
(sw, 2636, 0, 13, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 14/22

Clock Cycle 5407:
 Current CPU Blocking $t2
(sw, 2636, 0, 14, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 15/22

Clock Cycle 5408:
 Current CPU Blocking $t2
(sw, 2636, 0, 15, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 16/22

Clock Cycle 5409:
 Current CPU Blocking $t2
(sw, 2636, 0, 16, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 17/22

Clock Cycle 5410:
 Current CPU Blocking $t2
(sw, 2636, 0, 17, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 18/22

Clock Cycle 5411:
 Current CPU Blocking $t2
(sw, 2636, 0, 18, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 19/22

Clock Cycle 5412:
 Current CPU Blocking $t2
(sw, 2636, 0, 19, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 20/22

Clock Cycle 5413:
 Current CPU Blocking $t2
(sw, 2636, 0, 20, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 21/22

Clock Cycle 5414:
 Current CPU Blocking $t2
(sw, 2636, 0, 21, 22, 1456, )(sw, 3324, 0, 0, 0, 1475, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1108, 0, 0, 0, 1478, )(lw, 3864, $t2, 0, 0, 1486, )
Completed 22/22
Finished Instruction sw 2636 0 on Line 1456

Clock Cycle 5415:
 Current CPU Blocking $t2
(sw, 3324, 0, 0, 0, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Started sw 3324 0 on Line 1475
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5416:
 Current CPU Blocking $t2
(sw, 3324, 0, 1, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 2/22

Clock Cycle 5417:
 Current CPU Blocking $t2
(sw, 3324, 0, 2, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 3/22

Clock Cycle 5418:
 Current CPU Blocking $t2
(sw, 3324, 0, 3, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 4/22

Clock Cycle 5419:
 Current CPU Blocking $t2
(sw, 3324, 0, 4, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 5/22

Clock Cycle 5420:
 Current CPU Blocking $t2
(sw, 3324, 0, 5, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 6/22

Clock Cycle 5421:
 Current CPU Blocking $t2
(sw, 3324, 0, 6, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 7/22

Clock Cycle 5422:
 Current CPU Blocking $t2
(sw, 3324, 0, 7, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 8/22

Clock Cycle 5423:
 Current CPU Blocking $t2
(sw, 3324, 0, 8, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 9/22

Clock Cycle 5424:
 Current CPU Blocking $t2
(sw, 3324, 0, 9, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 10/22

Clock Cycle 5425:
 Current CPU Blocking $t2
(sw, 3324, 0, 10, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 11/22

Clock Cycle 5426:
 Current CPU Blocking $t2
(sw, 3324, 0, 11, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 12/22

Clock Cycle 5427:
 Current CPU Blocking $t2
(sw, 3324, 0, 12, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 13/22

Clock Cycle 5428:
 Current CPU Blocking $t2
(sw, 3324, 0, 13, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 14/22

Clock Cycle 5429:
 Current CPU Blocking $t2
(sw, 3324, 0, 14, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 15/22

Clock Cycle 5430:
 Current CPU Blocking $t2
(sw, 3324, 0, 15, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 16/22

Clock Cycle 5431:
 Current CPU Blocking $t2
(sw, 3324, 0, 16, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 17/22

Clock Cycle 5432:
 Current CPU Blocking $t2
(sw, 3324, 0, 17, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 18/22

Clock Cycle 5433:
 Current CPU Blocking $t2
(sw, 3324, 0, 18, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 19/22

Clock Cycle 5434:
 Current CPU Blocking $t2
(sw, 3324, 0, 19, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 20/22

Clock Cycle 5435:
 Current CPU Blocking $t2
(sw, 3324, 0, 20, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 21/22

Clock Cycle 5436:
 Current CPU Blocking $t2
(sw, 3324, 0, 21, 22, 1475, )(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 22/22
Finished Instruction sw 3324 0 on Line 1475

Clock Cycle 5437:
 Current CPU Blocking $t2
(lw, 3864, $t2, 0, 0, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Started lw 3864 $t2 on Line 1486
Completed 1/2

Clock Cycle 5438:
 Current CPU Blocking $t2
(lw, 3864, $t2, 1, 2, 1486, )(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3864 $t2 on Line 1486

Clock Cycle 5439:
 Current CPU Blocking $t2
(sw, 3372, 468, 0, 0, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Started sw 3372 468 on Line 1477
Completed 1/2
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 5440:
 Current CPU Blocking 
(sw, 3372, 468, 1, 2, 1477, )(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 2/2
Finished Instruction sw 3372 468 on Line 1477
mul$t3,$t3,$t4
$t3 = 0

Clock Cycle 5441:
 Current CPU Blocking 
(sw, 1280, 0, 0, 0, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Started sw 1280 0 on Line 1469
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1252 $t1 on Line 1490

Clock Cycle 5442:
 Current CPU Blocking 
(sw, 1280, 0, 1, 22, 1469, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )(lw, 1252, $t1, 0, 0, 1490, )
Completed 2/22

Clock Cycle 5443:
 Current CPU Blocking $t1
(sw, 1280, 0, 2, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 3/22

Clock Cycle 5444:
 Current CPU Blocking $t1
(sw, 1280, 0, 3, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 4/22

Clock Cycle 5445:
 Current CPU Blocking $t1
(sw, 1280, 0, 4, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 5/22

Clock Cycle 5446:
 Current CPU Blocking $t1
(sw, 1280, 0, 5, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 6/22

Clock Cycle 5447:
 Current CPU Blocking $t1
(sw, 1280, 0, 6, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 7/22

Clock Cycle 5448:
 Current CPU Blocking $t1
(sw, 1280, 0, 7, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 8/22

Clock Cycle 5449:
 Current CPU Blocking $t1
(sw, 1280, 0, 8, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 9/22

Clock Cycle 5450:
 Current CPU Blocking $t1
(sw, 1280, 0, 9, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 10/22
Memory at 3372 = 468

Clock Cycle 5451:
 Current CPU Blocking $t1
(sw, 1280, 0, 10, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 11/22

Clock Cycle 5452:
 Current CPU Blocking $t1
(sw, 1280, 0, 11, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 12/22

Clock Cycle 5453:
 Current CPU Blocking $t1
(sw, 1280, 0, 12, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 13/22

Clock Cycle 5454:
 Current CPU Blocking $t1
(sw, 1280, 0, 13, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 14/22

Clock Cycle 5455:
 Current CPU Blocking $t1
(sw, 1280, 0, 14, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 15/22

Clock Cycle 5456:
 Current CPU Blocking $t1
(sw, 1280, 0, 15, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 16/22

Clock Cycle 5457:
 Current CPU Blocking $t1
(sw, 1280, 0, 16, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 17/22

Clock Cycle 5458:
 Current CPU Blocking $t1
(sw, 1280, 0, 17, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 18/22

Clock Cycle 5459:
 Current CPU Blocking $t1
(sw, 1280, 0, 18, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 19/22

Clock Cycle 5460:
 Current CPU Blocking $t1
(sw, 1280, 0, 19, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 20/22

Clock Cycle 5461:
 Current CPU Blocking $t1
(sw, 1280, 0, 20, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 21/22

Clock Cycle 5462:
 Current CPU Blocking $t1
(sw, 1280, 0, 21, 22, 1469, )(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 22/22
Finished Instruction sw 1280 0 on Line 1469

Clock Cycle 5463:
 Current CPU Blocking $t1
(lw, 1252, $t1, 0, 0, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Started lw 1252 $t1 on Line 1490
Completed 1/2

Clock Cycle 5464:
 Current CPU Blocking $t1
(lw, 1252, $t1, 1, 2, 1490, )(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1252 $t1 on Line 1490

Clock Cycle 5465:
 Current CPU Blocking $t1
(sw, 2000, 0, 0, 0, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Started sw 2000 0 on Line 1470
Completed 1/2
sub$t4,$t1,$t4
$t4 = 0

Clock Cycle 5466:
 Current CPU Blocking 
(sw, 2000, 0, 1, 2, 1470, )(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )
Completed 2/2
Finished Instruction sw 2000 0 on Line 1470
DRAM Request(Read) Issued for lw 1336 $t4 on Line 1492

Clock Cycle 5467:
 Current CPU Blocking 
(sw, 1756, 468, 0, 0, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )(lw, 1336, $t4, 0, 0, 1492, )
Started sw 1756 468 on Line 1471
Completed 1/2
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 5468:
 Current CPU Blocking 
(sw, 1756, 468, 1, 2, 1471, )(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )(lw, 1336, $t4, 0, 0, 1492, )
Completed 2/2
Finished Instruction sw 1756 468 on Line 1471
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 5469:
 Current CPU Blocking 
(sw, 1628, 0, 0, 0, 1476, )(sw, 1108, 0, 0, 0, 1478, )(lw, 1336, $t4, 0, 0, 1492, )
Started sw 1628 0 on Line 1476
Completed 1/2
addi$t2,$t0,2252
$t2 = 2252

Clock Cycle 5470:
 Current CPU Blocking 
(sw, 1628, 0, 1, 2, 1476, )(sw, 1108, 0, 0, 0, 1478, )(lw, 1336, $t4, 0, 0, 1492, )
Completed 2/2
Finished Instruction sw 1628 0 on Line 1476

Clock Cycle 5471:
 Current CPU Blocking $t4
(sw, 1108, 0, 0, 0, 1478, )(lw, 1336, $t4, 0, 0, 1492, )
Started sw 1108 0 on Line 1478
Completed 1/2

Clock Cycle 5472:
 Current CPU Blocking $t4
(sw, 1108, 0, 1, 2, 1478, )(lw, 1336, $t4, 0, 0, 1492, )
Completed 2/2
Finished Instruction sw 1108 0 on Line 1478

Clock Cycle 5473:
 Current CPU Blocking $t4
(lw, 1336, $t4, 0, 0, 1492, )
Started lw 1336 $t4 on Line 1492
Completed 1/2

Clock Cycle 5474:
 Current CPU Blocking $t4
(lw, 1336, $t4, 1, 2, 1492, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1336 $t4 on Line 1492

Clock Cycle 5475:
 Current CPU Blocking $t4

add$t4,$t1,$t4
$t4 = 0

Clock Cycle 5476:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2924 0 on Line 1497

Clock Cycle 5477:
 Current CPU Blocking 
(sw, 2924, 0, 0, 0, 1497, )
Started sw 2924 0 on Line 1497
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add$t3,$t4,$t0
$t3 = 0

Clock Cycle 5478:
 Current CPU Blocking 
(sw, 2924, 0, 1, 22, 1497, )
Completed 2/22
add$t2,$t4,$t3
$t2 = 0

Clock Cycle 5479:
 Current CPU Blocking 
(sw, 2924, 0, 2, 22, 1497, )
Completed 3/22
add$t4,$t1,$t0
$t4 = 0

Clock Cycle 5480:
 Current CPU Blocking 
(sw, 2924, 0, 3, 22, 1497, )
Completed 4/22
DRAM Request(Read) Issued for lw 300 $t2 on Line 1501

Clock Cycle 5481:
 Current CPU Blocking 
(sw, 2924, 0, 4, 22, 1497, )(lw, 300, $t2, 0, 0, 1501, )
Completed 5/22
slt$t0,$t0,$t4
$t0 = 0

Clock Cycle 5482:
 Current CPU Blocking 
(sw, 2924, 0, 5, 22, 1497, )(lw, 300, $t2, 0, 0, 1501, )
Completed 6/22
slt$t0,$t1,$t0
$t0 = 0

Clock Cycle 5483:
 Current CPU Blocking 
(sw, 2924, 0, 6, 22, 1497, )(lw, 300, $t2, 0, 0, 1501, )
Completed 7/22
DRAM Request(Read) Issued for lw 2856 $t0 on Line 1504

Clock Cycle 5484:
 Current CPU Blocking 
(sw, 2924, 0, 7, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 8/22

Clock Cycle 5485:
 Current CPU Blocking $t2
(sw, 2924, 0, 8, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 9/22

Clock Cycle 5486:
 Current CPU Blocking $t2
(sw, 2924, 0, 9, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 10/22
Memory at 1756 = 468

Clock Cycle 5487:
 Current CPU Blocking $t2
(sw, 2924, 0, 10, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 11/22

Clock Cycle 5488:
 Current CPU Blocking $t2
(sw, 2924, 0, 11, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 12/22

Clock Cycle 5489:
 Current CPU Blocking $t2
(sw, 2924, 0, 12, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 13/22

Clock Cycle 5490:
 Current CPU Blocking $t2
(sw, 2924, 0, 13, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 14/22

Clock Cycle 5491:
 Current CPU Blocking $t2
(sw, 2924, 0, 14, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 15/22

Clock Cycle 5492:
 Current CPU Blocking $t2
(sw, 2924, 0, 15, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 16/22

Clock Cycle 5493:
 Current CPU Blocking $t2
(sw, 2924, 0, 16, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 17/22

Clock Cycle 5494:
 Current CPU Blocking $t2
(sw, 2924, 0, 17, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 18/22

Clock Cycle 5495:
 Current CPU Blocking $t2
(sw, 2924, 0, 18, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 19/22

Clock Cycle 5496:
 Current CPU Blocking $t2
(sw, 2924, 0, 19, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 20/22

Clock Cycle 5497:
 Current CPU Blocking $t2
(sw, 2924, 0, 20, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 21/22

Clock Cycle 5498:
 Current CPU Blocking $t2
(sw, 2924, 0, 21, 22, 1497, )(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 22/22
Finished Instruction sw 2924 0 on Line 1497

Clock Cycle 5499:
 Current CPU Blocking $t2
(lw, 2856, $t0, 0, 0, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Started lw 2856 $t0 on Line 1504
Completed 1/2

Clock Cycle 5500:
 Current CPU Blocking $t2
(lw, 2856, $t0, 1, 2, 1504, )(lw, 300, $t2, 0, 0, 1501, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2856 $t0 on Line 1504

Clock Cycle 5501:
 Current CPU Blocking $t2
(lw, 300, $t2, 0, 0, 1501, )
Started lw 300 $t2 on Line 1501
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5502:
 Current CPU Blocking $t2
(lw, 300, $t2, 1, 22, 1501, )
Completed 2/22

Clock Cycle 5503:
 Current CPU Blocking $t2
(lw, 300, $t2, 2, 22, 1501, )
Completed 3/22

Clock Cycle 5504:
 Current CPU Blocking $t2
(lw, 300, $t2, 3, 22, 1501, )
Completed 4/22

Clock Cycle 5505:
 Current CPU Blocking $t2
(lw, 300, $t2, 4, 22, 1501, )
Completed 5/22

Clock Cycle 5506:
 Current CPU Blocking $t2
(lw, 300, $t2, 5, 22, 1501, )
Completed 6/22

Clock Cycle 5507:
 Current CPU Blocking $t2
(lw, 300, $t2, 6, 22, 1501, )
Completed 7/22

Clock Cycle 5508:
 Current CPU Blocking $t2
(lw, 300, $t2, 7, 22, 1501, )
Completed 8/22

Clock Cycle 5509:
 Current CPU Blocking $t2
(lw, 300, $t2, 8, 22, 1501, )
Completed 9/22

Clock Cycle 5510:
 Current CPU Blocking $t2
(lw, 300, $t2, 9, 22, 1501, )
Completed 10/22

Clock Cycle 5511:
 Current CPU Blocking $t2
(lw, 300, $t2, 10, 22, 1501, )
Completed 11/22

Clock Cycle 5512:
 Current CPU Blocking $t2
(lw, 300, $t2, 11, 22, 1501, )
Completed 12/22

Clock Cycle 5513:
 Current CPU Blocking $t2
(lw, 300, $t2, 12, 22, 1501, )
Completed 13/22

Clock Cycle 5514:
 Current CPU Blocking $t2
(lw, 300, $t2, 13, 22, 1501, )
Completed 14/22

Clock Cycle 5515:
 Current CPU Blocking $t2
(lw, 300, $t2, 14, 22, 1501, )
Completed 15/22

Clock Cycle 5516:
 Current CPU Blocking $t2
(lw, 300, $t2, 15, 22, 1501, )
Completed 16/22

Clock Cycle 5517:
 Current CPU Blocking $t2
(lw, 300, $t2, 16, 22, 1501, )
Completed 17/22

Clock Cycle 5518:
 Current CPU Blocking $t2
(lw, 300, $t2, 17, 22, 1501, )
Completed 18/22

Clock Cycle 5519:
 Current CPU Blocking $t2
(lw, 300, $t2, 18, 22, 1501, )
Completed 19/22

Clock Cycle 5520:
 Current CPU Blocking $t2
(lw, 300, $t2, 19, 22, 1501, )
Completed 20/22

Clock Cycle 5521:
 Current CPU Blocking $t2
(lw, 300, $t2, 20, 22, 1501, )
Completed 21/22

Clock Cycle 5522:
 Current CPU Blocking $t2
(lw, 300, $t2, 21, 22, 1501, )
Completed 22/22
$t2 = 0
Finished Instruction lw 300 $t2 on Line 1501

Clock Cycle 5523:
 Current CPU Blocking $t2

slt$t2,$t3,$t0
$t2 = 0

Clock Cycle 5524:
 Current CPU Blocking 

add$t0,$t4,$t0
$t0 = 0

Clock Cycle 5525:
 Current CPU Blocking 

mul$t1,$t3,$t0
$t1 = 0

Clock Cycle 5526:
 Current CPU Blocking 

addi$t4,$t2,2948
$t4 = 2948

Clock Cycle 5527:
 Current CPU Blocking 

addi$t4,$t2,3244
$t4 = 3244

Clock Cycle 5528:
 Current CPU Blocking 

sub$t0,$t2,$t2
$t0 = 0

Clock Cycle 5529:
 Current CPU Blocking 

sub$t4,$t0,$t3
$t4 = 0

Clock Cycle 5530:
 Current CPU Blocking 

slt$t3,$t0,$t1
$t3 = 0

Clock Cycle 5531:
 Current CPU Blocking 

mul$t1,$t2,$t2
$t1 = 0

Clock Cycle 5532:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3312 $t1 on Line 1514

Clock Cycle 5533:
 Current CPU Blocking 
(lw, 3312, $t1, 0, 0, 1514, )
Started lw 3312 $t1 on Line 1514
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 5534:
 Current CPU Blocking $t1
(lw, 3312, $t1, 1, 12, 1514, )
Completed 2/12

Clock Cycle 5535:
 Current CPU Blocking $t1
(lw, 3312, $t1, 2, 12, 1514, )
Completed 3/12

Clock Cycle 5536:
 Current CPU Blocking $t1
(lw, 3312, $t1, 3, 12, 1514, )
Completed 4/12

Clock Cycle 5537:
 Current CPU Blocking $t1
(lw, 3312, $t1, 4, 12, 1514, )
Completed 5/12

Clock Cycle 5538:
 Current CPU Blocking $t1
(lw, 3312, $t1, 5, 12, 1514, )
Completed 6/12

Clock Cycle 5539:
 Current CPU Blocking $t1
(lw, 3312, $t1, 6, 12, 1514, )
Completed 7/12

Clock Cycle 5540:
 Current CPU Blocking $t1
(lw, 3312, $t1, 7, 12, 1514, )
Completed 8/12

Clock Cycle 5541:
 Current CPU Blocking $t1
(lw, 3312, $t1, 8, 12, 1514, )
Completed 9/12

Clock Cycle 5542:
 Current CPU Blocking $t1
(lw, 3312, $t1, 9, 12, 1514, )
Completed 10/12

Clock Cycle 5543:
 Current CPU Blocking $t1
(lw, 3312, $t1, 10, 12, 1514, )
Completed 11/12

Clock Cycle 5544:
 Current CPU Blocking $t1
(lw, 3312, $t1, 11, 12, 1514, )
Completed 12/12
$t1 = 0
Finished Instruction lw 3312 $t1 on Line 1514

Clock Cycle 5545:
 Current CPU Blocking $t1

add$t0,$t0,$t1
$t0 = 0

Clock Cycle 5546:
 Current CPU Blocking 

addi$t0,$t3,3756
$t0 = 3756

Clock Cycle 5547:
 Current CPU Blocking 

addi$t4,$t3,3568
$t4 = 3568

Clock Cycle 5548:
 Current CPU Blocking 

slt$t3,$t2,$t0
$t3 = 1

Clock Cycle 5549:
 Current CPU Blocking 

mul$t3,$t1,$t4
$t3 = 0

Clock Cycle 5550:
 Current CPU Blocking 

add$t0,$t0,$t3
$t0 = 3756

Clock Cycle 5551:
 Current CPU Blocking 

slt$t0,$t1,$t1
$t0 = 0

Clock Cycle 5552:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 548 $t3 on Line 1522

Clock Cycle 5553:
 Current CPU Blocking 
(lw, 548, $t3, 0, 0, 1522, )
Started lw 548 $t3 on Line 1522
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 460 3568 on Line 1523

Clock Cycle 5554:
 Current CPU Blocking 
(lw, 548, $t3, 1, 12, 1522, )(sw, 460, 3568, 0, 0, 1523, )
Completed 2/12
add$t0,$t1,$t2
$t0 = 0

Clock Cycle 5555:
 Current CPU Blocking 
(lw, 548, $t3, 2, 12, 1522, )(sw, 460, 3568, 0, 0, 1523, )
Completed 3/12
addi$t0,$t1,452
$t0 = 452

Clock Cycle 5556:
 Current CPU Blocking 
(lw, 548, $t3, 3, 12, 1522, )(sw, 460, 3568, 0, 0, 1523, )
Completed 4/12
mul$t2,$t2,$t0
$t2 = 0

Clock Cycle 5557:
 Current CPU Blocking 
(lw, 548, $t3, 4, 12, 1522, )(sw, 460, 3568, 0, 0, 1523, )
Completed 5/12
slt$t4,$t2,$t4
$t4 = 1

Clock Cycle 5558:
 Current CPU Blocking 
(lw, 548, $t3, 5, 12, 1522, )(sw, 460, 3568, 0, 0, 1523, )
Completed 6/12
DRAM Request(Read) Issued for lw 208 $t4 on Line 1528

Clock Cycle 5559:
 Current CPU Blocking 
(lw, 548, $t3, 6, 12, 1522, )(sw, 460, 3568, 0, 0, 1523, )(lw, 208, $t4, 0, 0, 1528, )
Completed 7/12

Clock Cycle 5560:
 Current CPU Blocking $t4
(lw, 548, $t3, 7, 12, 1522, )(lw, 208, $t4, 0, 0, 1528, )(sw, 460, 3568, 0, 0, 1523, )
Completed 8/12

Clock Cycle 5561:
 Current CPU Blocking $t4
(lw, 548, $t3, 8, 12, 1522, )(lw, 208, $t4, 0, 0, 1528, )(sw, 460, 3568, 0, 0, 1523, )
Completed 9/12

Clock Cycle 5562:
 Current CPU Blocking $t4
(lw, 548, $t3, 9, 12, 1522, )(lw, 208, $t4, 0, 0, 1528, )(sw, 460, 3568, 0, 0, 1523, )
Completed 10/12

Clock Cycle 5563:
 Current CPU Blocking $t4
(lw, 548, $t3, 10, 12, 1522, )(lw, 208, $t4, 0, 0, 1528, )(sw, 460, 3568, 0, 0, 1523, )
Completed 11/12

Clock Cycle 5564:
 Current CPU Blocking $t4
(lw, 548, $t3, 11, 12, 1522, )(lw, 208, $t4, 0, 0, 1528, )(sw, 460, 3568, 0, 0, 1523, )
Completed 12/12
$t3 = 0
Finished Instruction lw 548 $t3 on Line 1522

Clock Cycle 5565:
 Current CPU Blocking $t4
(lw, 208, $t4, 0, 0, 1528, )(sw, 460, 3568, 0, 0, 1523, )
Started lw 208 $t4 on Line 1528
Completed 1/2

Clock Cycle 5566:
 Current CPU Blocking $t4
(lw, 208, $t4, 1, 2, 1528, )(sw, 460, 3568, 0, 0, 1523, )
Completed 2/2
$t4 = 0
Finished Instruction lw 208 $t4 on Line 1528

Clock Cycle 5567:
 Current CPU Blocking $t4
(sw, 460, 3568, 0, 0, 1523, )
Started sw 460 3568 on Line 1523
Completed 1/2
sub$t4,$t4,$t3
$t4 = 0

Clock Cycle 5568:
 Current CPU Blocking 
(sw, 460, 3568, 1, 2, 1523, )
Completed 2/2
Finished Instruction sw 460 3568 on Line 1523
DRAM Request(Read) Issued for lw 3060 $t1 on Line 1530

Clock Cycle 5569:
 Current CPU Blocking 
(lw, 3060, $t1, 0, 0, 1530, )
Started lw 3060 $t1 on Line 1530
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t0,$t3,3936
$t0 = 3936

Clock Cycle 5570:
 Current CPU Blocking 
(lw, 3060, $t1, 1, 22, 1530, )
Completed 2/22
DRAM Request(Write) Issued for sw 464 0 on Line 1532

Clock Cycle 5571:
 Current CPU Blocking 
(lw, 3060, $t1, 2, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 3/22

Clock Cycle 5572:
 Current CPU Blocking $t1
(lw, 3060, $t1, 3, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 4/22

Clock Cycle 5573:
 Current CPU Blocking $t1
(lw, 3060, $t1, 4, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 5/22

Clock Cycle 5574:
 Current CPU Blocking $t1
(lw, 3060, $t1, 5, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 6/22

Clock Cycle 5575:
 Current CPU Blocking $t1
(lw, 3060, $t1, 6, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 7/22

Clock Cycle 5576:
 Current CPU Blocking $t1
(lw, 3060, $t1, 7, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 8/22

Clock Cycle 5577:
 Current CPU Blocking $t1
(lw, 3060, $t1, 8, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 9/22

Clock Cycle 5578:
 Current CPU Blocking $t1
(lw, 3060, $t1, 9, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 10/22
Memory at 460 = 3568

Clock Cycle 5579:
 Current CPU Blocking $t1
(lw, 3060, $t1, 10, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 11/22

Clock Cycle 5580:
 Current CPU Blocking $t1
(lw, 3060, $t1, 11, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 12/22

Clock Cycle 5581:
 Current CPU Blocking $t1
(lw, 3060, $t1, 12, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 13/22

Clock Cycle 5582:
 Current CPU Blocking $t1
(lw, 3060, $t1, 13, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 14/22

Clock Cycle 5583:
 Current CPU Blocking $t1
(lw, 3060, $t1, 14, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 15/22

Clock Cycle 5584:
 Current CPU Blocking $t1
(lw, 3060, $t1, 15, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 16/22

Clock Cycle 5585:
 Current CPU Blocking $t1
(lw, 3060, $t1, 16, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 17/22

Clock Cycle 5586:
 Current CPU Blocking $t1
(lw, 3060, $t1, 17, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 18/22

Clock Cycle 5587:
 Current CPU Blocking $t1
(lw, 3060, $t1, 18, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 19/22

Clock Cycle 5588:
 Current CPU Blocking $t1
(lw, 3060, $t1, 19, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 20/22

Clock Cycle 5589:
 Current CPU Blocking $t1
(lw, 3060, $t1, 20, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 21/22

Clock Cycle 5590:
 Current CPU Blocking $t1
(lw, 3060, $t1, 21, 22, 1530, )(sw, 464, 0, 0, 0, 1532, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3060 $t1 on Line 1530

Clock Cycle 5591:
 Current CPU Blocking $t1
(sw, 464, 0, 0, 0, 1532, )
Started sw 464 0 on Line 1532
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1664 0 on Line 1533

Clock Cycle 5592:
 Current CPU Blocking 
(sw, 464, 0, 1, 12, 1532, )(sw, 1664, 0, 0, 0, 1533, )
Completed 2/12
sub$t2,$t0,$t0
$t2 = 0

Clock Cycle 5593:
 Current CPU Blocking 
(sw, 464, 0, 2, 12, 1532, )(sw, 1664, 0, 0, 0, 1533, )
Completed 3/12
DRAM Request(Write) Issued for sw 3760 3936 on Line 1535

Clock Cycle 5594:
 Current CPU Blocking 
(sw, 464, 0, 3, 12, 1532, )(sw, 1664, 0, 0, 0, 1533, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 4/12
DRAM Request(Read) Issued for lw 1740 $t0 on Line 1536

Clock Cycle 5595:
 Current CPU Blocking 
(sw, 464, 0, 4, 12, 1532, )(sw, 1664, 0, 0, 0, 1533, )(sw, 3760, 3936, 0, 0, 1535, )(lw, 1740, $t0, 0, 0, 1536, )
Completed 5/12
add$t3,$t4,$t3
$t3 = 0

Clock Cycle 5596:
 Current CPU Blocking 
(sw, 464, 0, 5, 12, 1532, )(sw, 1664, 0, 0, 0, 1533, )(sw, 3760, 3936, 0, 0, 1535, )(lw, 1740, $t0, 0, 0, 1536, )
Completed 6/12

Clock Cycle 5597:
 Current CPU Blocking $t0
(sw, 464, 0, 6, 12, 1532, )(sw, 1664, 0, 0, 0, 1533, )(sw, 3760, 3936, 0, 0, 1535, )(lw, 1740, $t0, 0, 0, 1536, )
Completed 7/12

Clock Cycle 5598:
 Current CPU Blocking $t0
(sw, 464, 0, 7, 12, 1532, )(sw, 1664, 0, 0, 0, 1533, )(sw, 3760, 3936, 0, 0, 1535, )(lw, 1740, $t0, 0, 0, 1536, )
Completed 8/12

Clock Cycle 5599:
 Current CPU Blocking $t0
(sw, 464, 0, 8, 12, 1532, )(sw, 1664, 0, 0, 0, 1533, )(sw, 3760, 3936, 0, 0, 1535, )(lw, 1740, $t0, 0, 0, 1536, )
Completed 9/12

Clock Cycle 5600:
 Current CPU Blocking $t0
(sw, 464, 0, 9, 12, 1532, )(sw, 1664, 0, 0, 0, 1533, )(sw, 3760, 3936, 0, 0, 1535, )(lw, 1740, $t0, 0, 0, 1536, )
Completed 10/12

Clock Cycle 5601:
 Current CPU Blocking $t0
(sw, 464, 0, 10, 12, 1532, )(sw, 1664, 0, 0, 0, 1533, )(sw, 3760, 3936, 0, 0, 1535, )(lw, 1740, $t0, 0, 0, 1536, )
Completed 11/12

Clock Cycle 5602:
 Current CPU Blocking $t0
(sw, 464, 0, 11, 12, 1532, )(sw, 1664, 0, 0, 0, 1533, )(sw, 3760, 3936, 0, 0, 1535, )(lw, 1740, $t0, 0, 0, 1536, )
Completed 12/12
Finished Instruction sw 464 0 on Line 1532

Clock Cycle 5603:
 Current CPU Blocking $t0
(sw, 1664, 0, 0, 0, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Started sw 1664 0 on Line 1533
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5604:
 Current CPU Blocking $t0
(sw, 1664, 0, 1, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 2/22

Clock Cycle 5605:
 Current CPU Blocking $t0
(sw, 1664, 0, 2, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 3/22

Clock Cycle 5606:
 Current CPU Blocking $t0
(sw, 1664, 0, 3, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 4/22

Clock Cycle 5607:
 Current CPU Blocking $t0
(sw, 1664, 0, 4, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 5/22

Clock Cycle 5608:
 Current CPU Blocking $t0
(sw, 1664, 0, 5, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 6/22

Clock Cycle 5609:
 Current CPU Blocking $t0
(sw, 1664, 0, 6, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 7/22

Clock Cycle 5610:
 Current CPU Blocking $t0
(sw, 1664, 0, 7, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 8/22

Clock Cycle 5611:
 Current CPU Blocking $t0
(sw, 1664, 0, 8, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 9/22

Clock Cycle 5612:
 Current CPU Blocking $t0
(sw, 1664, 0, 9, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 10/22
Memory at 464 = 0

Clock Cycle 5613:
 Current CPU Blocking $t0
(sw, 1664, 0, 10, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 11/22

Clock Cycle 5614:
 Current CPU Blocking $t0
(sw, 1664, 0, 11, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 12/22

Clock Cycle 5615:
 Current CPU Blocking $t0
(sw, 1664, 0, 12, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 13/22

Clock Cycle 5616:
 Current CPU Blocking $t0
(sw, 1664, 0, 13, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 14/22

Clock Cycle 5617:
 Current CPU Blocking $t0
(sw, 1664, 0, 14, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 15/22

Clock Cycle 5618:
 Current CPU Blocking $t0
(sw, 1664, 0, 15, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 16/22

Clock Cycle 5619:
 Current CPU Blocking $t0
(sw, 1664, 0, 16, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 17/22

Clock Cycle 5620:
 Current CPU Blocking $t0
(sw, 1664, 0, 17, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 18/22

Clock Cycle 5621:
 Current CPU Blocking $t0
(sw, 1664, 0, 18, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 19/22

Clock Cycle 5622:
 Current CPU Blocking $t0
(sw, 1664, 0, 19, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 20/22

Clock Cycle 5623:
 Current CPU Blocking $t0
(sw, 1664, 0, 20, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 21/22

Clock Cycle 5624:
 Current CPU Blocking $t0
(sw, 1664, 0, 21, 22, 1533, )(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 22/22
Finished Instruction sw 1664 0 on Line 1533

Clock Cycle 5625:
 Current CPU Blocking $t0
(lw, 1740, $t0, 0, 0, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Started lw 1740 $t0 on Line 1536
Completed 1/2

Clock Cycle 5626:
 Current CPU Blocking $t0
(lw, 1740, $t0, 1, 2, 1536, )(sw, 3760, 3936, 0, 0, 1535, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1740 $t0 on Line 1536

Clock Cycle 5627:
 Current CPU Blocking $t0
(sw, 3760, 3936, 0, 0, 1535, )
Started sw 3760 3936 on Line 1535
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
mul$t3,$t1,$t0
$t3 = 0

Clock Cycle 5628:
 Current CPU Blocking 
(sw, 3760, 3936, 1, 22, 1535, )
Completed 2/22
mul$t2,$t3,$t4
$t2 = 0

Clock Cycle 5629:
 Current CPU Blocking 
(sw, 3760, 3936, 2, 22, 1535, )
Completed 3/22
add$t0,$t3,$t1
$t0 = 0

Clock Cycle 5630:
 Current CPU Blocking 
(sw, 3760, 3936, 3, 22, 1535, )
Completed 4/22
addi$t2,$t4,836
$t2 = 836

Clock Cycle 5631:
 Current CPU Blocking 
(sw, 3760, 3936, 4, 22, 1535, )
Completed 5/22
addi$t3,$t2,2908
$t3 = 3744

Clock Cycle 5632:
 Current CPU Blocking 
(sw, 3760, 3936, 5, 22, 1535, )
Completed 6/22
slt$t2,$t2,$t3
$t2 = 1

Clock Cycle 5633:
 Current CPU Blocking 
(sw, 3760, 3936, 6, 22, 1535, )
Completed 7/22
sub$t1,$t4,$t3
$t1 = -3744

Clock Cycle 5634:
 Current CPU Blocking 
(sw, 3760, 3936, 7, 22, 1535, )
Completed 8/22
slt$t2,$t4,$t4
$t2 = 0

Clock Cycle 5635:
 Current CPU Blocking 
(sw, 3760, 3936, 8, 22, 1535, )
Completed 9/22
slt$t4,$t4,$t4
$t4 = 0

Clock Cycle 5636:
 Current CPU Blocking 
(sw, 3760, 3936, 9, 22, 1535, )
Completed 10/22
add$t0,$t1,$t4
$t0 = -3744

Clock Cycle 5637:
 Current CPU Blocking 
(sw, 3760, 3936, 10, 22, 1535, )
Completed 11/22
sub$t2,$t2,$t2
$t2 = 0

Clock Cycle 5638:
 Current CPU Blocking 
(sw, 3760, 3936, 11, 22, 1535, )
Completed 12/22
add$t4,$t0,$t4
$t4 = -3744

Clock Cycle 5639:
 Current CPU Blocking 
(sw, 3760, 3936, 12, 22, 1535, )
Completed 13/22
DRAM Request(Write) Issued for sw 1620 -3744 on Line 1550

Clock Cycle 5640:
 Current CPU Blocking 
(sw, 3760, 3936, 13, 22, 1535, )(sw, 1620, -3744, 0, 0, 1550, )
Completed 14/22
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 5641:
 Current CPU Blocking 
(sw, 3760, 3936, 14, 22, 1535, )(sw, 1620, -3744, 0, 0, 1550, )
Completed 15/22
add$t0,$t2,$t3
$t0 = 3744

Clock Cycle 5642:
 Current CPU Blocking 
(sw, 3760, 3936, 15, 22, 1535, )(sw, 1620, -3744, 0, 0, 1550, )
Completed 16/22
addi$t0,$t2,3016
$t0 = 3016

Clock Cycle 5643:
 Current CPU Blocking 
(sw, 3760, 3936, 16, 22, 1535, )(sw, 1620, -3744, 0, 0, 1550, )
Completed 17/22
add$t2,$t2,$t4
$t2 = 0

Clock Cycle 5644:
 Current CPU Blocking 
(sw, 3760, 3936, 17, 22, 1535, )(sw, 1620, -3744, 0, 0, 1550, )
Completed 18/22
addi$t0,$t4,1868
$t0 = 1868

Clock Cycle 5645:
 Current CPU Blocking 
(sw, 3760, 3936, 18, 22, 1535, )(sw, 1620, -3744, 0, 0, 1550, )
Completed 19/22
add$t4,$t0,$t3
$t4 = 5612

Clock Cycle 5646:
 Current CPU Blocking 
(sw, 3760, 3936, 19, 22, 1535, )(sw, 1620, -3744, 0, 0, 1550, )
Completed 20/22
slt$t2,$t4,$t4
$t2 = 0

Clock Cycle 5647:
 Current CPU Blocking 
(sw, 3760, 3936, 20, 22, 1535, )(sw, 1620, -3744, 0, 0, 1550, )
Completed 21/22
mul$t3,$t0,$t3
$t3 = 6993792

Clock Cycle 5648:
 Current CPU Blocking 
(sw, 3760, 3936, 21, 22, 1535, )(sw, 1620, -3744, 0, 0, 1550, )
Completed 22/22
Finished Instruction sw 3760 3936 on Line 1535
sub$t3,$t2,$t1
$t3 = 3744

Clock Cycle 5649:
 Current CPU Blocking 
(sw, 1620, -3744, 0, 0, 1550, )
Started sw 1620 -3744 on Line 1550
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t0,$t3,2324
$t0 = 6068

Clock Cycle 5650:
 Current CPU Blocking 
(sw, 1620, -3744, 1, 22, 1550, )
Completed 2/22
slt$t0,$t0,$t4
$t0 = 0

Clock Cycle 5651:
 Current CPU Blocking 
(sw, 1620, -3744, 2, 22, 1550, )
Completed 3/22
DRAM Request(Write) Issued for sw 508 3744 on Line 1562

Clock Cycle 5652:
 Current CPU Blocking 
(sw, 1620, -3744, 3, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )
Completed 4/22
slt$t3,$t4,$t0
$t3 = 0

Clock Cycle 5653:
 Current CPU Blocking 
(sw, 1620, -3744, 4, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )
Completed 5/22
DRAM Request(Write) Issued for sw 284 0 on Line 1564

Clock Cycle 5654:
 Current CPU Blocking 
(sw, 1620, -3744, 5, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 6/22
add$t0,$t4,$t0
$t0 = 5612

Clock Cycle 5655:
 Current CPU Blocking 
(sw, 1620, -3744, 6, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 7/22
mul$t1,$t0,$t3
$t1 = 0

Clock Cycle 5656:
 Current CPU Blocking 
(sw, 1620, -3744, 7, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 8/22
sub$t1,$t3,$t4
$t1 = -5612

Clock Cycle 5657:
 Current CPU Blocking 
(sw, 1620, -3744, 8, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 9/22
addi$t4,$t4,1088
$t4 = 6700

Clock Cycle 5658:
 Current CPU Blocking 
(sw, 1620, -3744, 9, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 10/22
Memory at 3760 = 3936
addi$t2,$t2,2980
$t2 = 2980

Clock Cycle 5659:
 Current CPU Blocking 
(sw, 1620, -3744, 10, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 11/22
add$t1,$t2,$t4
$t1 = 9680

Clock Cycle 5660:
 Current CPU Blocking 
(sw, 1620, -3744, 11, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 12/22
slt$t1,$t2,$t0
$t1 = 1

Clock Cycle 5661:
 Current CPU Blocking 
(sw, 1620, -3744, 12, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 13/22
slt$t1,$t0,$t4
$t1 = 1

Clock Cycle 5662:
 Current CPU Blocking 
(sw, 1620, -3744, 13, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 14/22
slt$t3,$t4,$t0
$t3 = 0

Clock Cycle 5663:
 Current CPU Blocking 
(sw, 1620, -3744, 14, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 15/22
DRAM Request(Read) Issued for lw 2624 $t2 on Line 1574

Clock Cycle 5664:
 Current CPU Blocking 
(sw, 1620, -3744, 15, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )(lw, 2624, $t2, 0, 0, 1574, )
Completed 16/22
slt$t4,$t3,$t1
$t4 = 1

Clock Cycle 5665:
 Current CPU Blocking 
(sw, 1620, -3744, 16, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )(lw, 2624, $t2, 0, 0, 1574, )
Completed 17/22
add$t0,$t0,$t0
$t0 = 11224

Clock Cycle 5666:
 Current CPU Blocking 
(sw, 1620, -3744, 17, 22, 1550, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )(lw, 2624, $t2, 0, 0, 1574, )
Completed 18/22

Clock Cycle 5667:
 Current CPU Blocking $t2
(sw, 1620, -3744, 18, 22, 1550, )(lw, 2624, $t2, 0, 0, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 19/22

Clock Cycle 5668:
 Current CPU Blocking $t2
(sw, 1620, -3744, 19, 22, 1550, )(lw, 2624, $t2, 0, 0, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 20/22

Clock Cycle 5669:
 Current CPU Blocking $t2
(sw, 1620, -3744, 20, 22, 1550, )(lw, 2624, $t2, 0, 0, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 21/22

Clock Cycle 5670:
 Current CPU Blocking $t2
(sw, 1620, -3744, 21, 22, 1550, )(lw, 2624, $t2, 0, 0, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 22/22
Finished Instruction sw 1620 -3744 on Line 1550

Clock Cycle 5671:
 Current CPU Blocking $t2
(lw, 2624, $t2, 0, 0, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Started lw 2624 $t2 on Line 1574
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5672:
 Current CPU Blocking $t2
(lw, 2624, $t2, 1, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 2/22

Clock Cycle 5673:
 Current CPU Blocking $t2
(lw, 2624, $t2, 2, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 3/22

Clock Cycle 5674:
 Current CPU Blocking $t2
(lw, 2624, $t2, 3, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 4/22

Clock Cycle 5675:
 Current CPU Blocking $t2
(lw, 2624, $t2, 4, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 5/22

Clock Cycle 5676:
 Current CPU Blocking $t2
(lw, 2624, $t2, 5, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 6/22

Clock Cycle 5677:
 Current CPU Blocking $t2
(lw, 2624, $t2, 6, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 7/22

Clock Cycle 5678:
 Current CPU Blocking $t2
(lw, 2624, $t2, 7, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 8/22

Clock Cycle 5679:
 Current CPU Blocking $t2
(lw, 2624, $t2, 8, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 9/22

Clock Cycle 5680:
 Current CPU Blocking $t2
(lw, 2624, $t2, 9, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 10/22
Memory at 1620 = -3744

Clock Cycle 5681:
 Current CPU Blocking $t2
(lw, 2624, $t2, 10, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 11/22

Clock Cycle 5682:
 Current CPU Blocking $t2
(lw, 2624, $t2, 11, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 12/22

Clock Cycle 5683:
 Current CPU Blocking $t2
(lw, 2624, $t2, 12, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 13/22

Clock Cycle 5684:
 Current CPU Blocking $t2
(lw, 2624, $t2, 13, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 14/22

Clock Cycle 5685:
 Current CPU Blocking $t2
(lw, 2624, $t2, 14, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 15/22

Clock Cycle 5686:
 Current CPU Blocking $t2
(lw, 2624, $t2, 15, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 16/22

Clock Cycle 5687:
 Current CPU Blocking $t2
(lw, 2624, $t2, 16, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 17/22

Clock Cycle 5688:
 Current CPU Blocking $t2
(lw, 2624, $t2, 17, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 18/22

Clock Cycle 5689:
 Current CPU Blocking $t2
(lw, 2624, $t2, 18, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 19/22

Clock Cycle 5690:
 Current CPU Blocking $t2
(lw, 2624, $t2, 19, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 20/22

Clock Cycle 5691:
 Current CPU Blocking $t2
(lw, 2624, $t2, 20, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 21/22

Clock Cycle 5692:
 Current CPU Blocking $t2
(lw, 2624, $t2, 21, 22, 1574, )(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2624 $t2 on Line 1574

Clock Cycle 5693:
 Current CPU Blocking $t2
(sw, 508, 3744, 0, 0, 1562, )(sw, 284, 0, 0, 0, 1564, )
Started sw 508 3744 on Line 1562
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub$t2,$t1,$t0
$t2 = -11223

Clock Cycle 5694:
 Current CPU Blocking 
(sw, 508, 3744, 1, 12, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 2/12
add$t2,$t3,$t2
$t2 = -11223

Clock Cycle 5695:
 Current CPU Blocking 
(sw, 508, 3744, 2, 12, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 3/12
add$t3,$t0,$t1
$t3 = 11225

Clock Cycle 5696:
 Current CPU Blocking 
(sw, 508, 3744, 3, 12, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 4/12
slt$t2,$t0,$t2
$t2 = 0

Clock Cycle 5697:
 Current CPU Blocking 
(sw, 508, 3744, 4, 12, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 5/12
add$t3,$t1,$t2
$t3 = 1

Clock Cycle 5698:
 Current CPU Blocking 
(sw, 508, 3744, 5, 12, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 6/12
slt$t4,$t2,$t1
$t4 = 1

Clock Cycle 5699:
 Current CPU Blocking 
(sw, 508, 3744, 6, 12, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 7/12
mul$t2,$t1,$t2
$t2 = 0

Clock Cycle 5700:
 Current CPU Blocking 
(sw, 508, 3744, 7, 12, 1562, )(sw, 284, 0, 0, 0, 1564, )
Completed 8/12
DRAM Request(Read) Issued for lw 2472 $t3 on Line 1584

Clock Cycle 5701:
 Current CPU Blocking 
(sw, 508, 3744, 8, 12, 1562, )(sw, 284, 0, 0, 0, 1564, )(lw, 2472, $t3, 0, 0, 1584, )
Completed 9/12

Clock Cycle 5702:
 Current CPU Blocking $t3
(sw, 508, 3744, 9, 12, 1562, )(sw, 284, 0, 0, 0, 1564, )(lw, 2472, $t3, 0, 0, 1584, )
Completed 10/12

Clock Cycle 5703:
 Current CPU Blocking $t3
(sw, 508, 3744, 10, 12, 1562, )(sw, 284, 0, 0, 0, 1564, )(lw, 2472, $t3, 0, 0, 1584, )
Completed 11/12

Clock Cycle 5704:
 Current CPU Blocking $t3
(sw, 508, 3744, 11, 12, 1562, )(sw, 284, 0, 0, 0, 1564, )(lw, 2472, $t3, 0, 0, 1584, )
Completed 12/12
Finished Instruction sw 508 3744 on Line 1562

Clock Cycle 5705:
 Current CPU Blocking $t3
(sw, 284, 0, 0, 0, 1564, )(lw, 2472, $t3, 0, 0, 1584, )
Started sw 284 0 on Line 1564
Completed 1/2

Clock Cycle 5706:
 Current CPU Blocking $t3
(sw, 284, 0, 1, 2, 1564, )(lw, 2472, $t3, 0, 0, 1584, )
Completed 2/2
Finished Instruction sw 284 0 on Line 1564

Clock Cycle 5707:
 Current CPU Blocking $t3
(lw, 2472, $t3, 0, 0, 1584, )
Started lw 2472 $t3 on Line 1584
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5708:
 Current CPU Blocking $t3
(lw, 2472, $t3, 1, 22, 1584, )
Completed 2/22

Clock Cycle 5709:
 Current CPU Blocking $t3
(lw, 2472, $t3, 2, 22, 1584, )
Completed 3/22

Clock Cycle 5710:
 Current CPU Blocking $t3
(lw, 2472, $t3, 3, 22, 1584, )
Completed 4/22

Clock Cycle 5711:
 Current CPU Blocking $t3
(lw, 2472, $t3, 4, 22, 1584, )
Completed 5/22

Clock Cycle 5712:
 Current CPU Blocking $t3
(lw, 2472, $t3, 5, 22, 1584, )
Completed 6/22

Clock Cycle 5713:
 Current CPU Blocking $t3
(lw, 2472, $t3, 6, 22, 1584, )
Completed 7/22

Clock Cycle 5714:
 Current CPU Blocking $t3
(lw, 2472, $t3, 7, 22, 1584, )
Completed 8/22

Clock Cycle 5715:
 Current CPU Blocking $t3
(lw, 2472, $t3, 8, 22, 1584, )
Completed 9/22

Clock Cycle 5716:
 Current CPU Blocking $t3
(lw, 2472, $t3, 9, 22, 1584, )
Completed 10/22
Memory at 508 = 3744

Clock Cycle 5717:
 Current CPU Blocking $t3
(lw, 2472, $t3, 10, 22, 1584, )
Completed 11/22

Clock Cycle 5718:
 Current CPU Blocking $t3
(lw, 2472, $t3, 11, 22, 1584, )
Completed 12/22

Clock Cycle 5719:
 Current CPU Blocking $t3
(lw, 2472, $t3, 12, 22, 1584, )
Completed 13/22

Clock Cycle 5720:
 Current CPU Blocking $t3
(lw, 2472, $t3, 13, 22, 1584, )
Completed 14/22

Clock Cycle 5721:
 Current CPU Blocking $t3
(lw, 2472, $t3, 14, 22, 1584, )
Completed 15/22

Clock Cycle 5722:
 Current CPU Blocking $t3
(lw, 2472, $t3, 15, 22, 1584, )
Completed 16/22

Clock Cycle 5723:
 Current CPU Blocking $t3
(lw, 2472, $t3, 16, 22, 1584, )
Completed 17/22

Clock Cycle 5724:
 Current CPU Blocking $t3
(lw, 2472, $t3, 17, 22, 1584, )
Completed 18/22

Clock Cycle 5725:
 Current CPU Blocking $t3
(lw, 2472, $t3, 18, 22, 1584, )
Completed 19/22

Clock Cycle 5726:
 Current CPU Blocking $t3
(lw, 2472, $t3, 19, 22, 1584, )
Completed 20/22

Clock Cycle 5727:
 Current CPU Blocking $t3
(lw, 2472, $t3, 20, 22, 1584, )
Completed 21/22

Clock Cycle 5728:
 Current CPU Blocking $t3
(lw, 2472, $t3, 21, 22, 1584, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2472 $t3 on Line 1584

Clock Cycle 5729:
 Current CPU Blocking $t3

add$t4,$t3,$t4
$t4 = 1

Clock Cycle 5730:
 Current CPU Blocking 

slt$t3,$t3,$t1
$t3 = 1

Clock Cycle 5731:
 Current CPU Blocking 

addi$t3,$t0,2404
$t3 = 13628

Clock Cycle 5732:
 Current CPU Blocking 

sub$t0,$t4,$t3
$t0 = -13627

Clock Cycle 5733:
 Current CPU Blocking 

sub$t2,$t1,$t1
$t2 = 0

Clock Cycle 5734:
 Current CPU Blocking 

addi$t3,$t4,1300
$t3 = 1301

Clock Cycle 5735:
 Current CPU Blocking 

slt$t2,$t0,$t3
$t2 = 1

Clock Cycle 5736:
 Current CPU Blocking 

mul$t2,$t0,$t3
$t2 = -17728727

Clock Cycle 5737:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3352 $t3 on Line 1593

Clock Cycle 5738:
 Current CPU Blocking 
(lw, 3352, $t3, 0, 0, 1593, )
Started lw 3352 $t3 on Line 1593
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3176 1 on Line 1594

Clock Cycle 5739:
 Current CPU Blocking 
(lw, 3352, $t3, 1, 12, 1593, )(sw, 3176, 1, 0, 0, 1594, )
Completed 2/12

Clock Cycle 5740:
 Current CPU Blocking $t3
(lw, 3352, $t3, 2, 12, 1593, )(sw, 3176, 1, 0, 0, 1594, )
Completed 3/12

Clock Cycle 5741:
 Current CPU Blocking $t3
(lw, 3352, $t3, 3, 12, 1593, )(sw, 3176, 1, 0, 0, 1594, )
Completed 4/12

Clock Cycle 5742:
 Current CPU Blocking $t3
(lw, 3352, $t3, 4, 12, 1593, )(sw, 3176, 1, 0, 0, 1594, )
Completed 5/12

Clock Cycle 5743:
 Current CPU Blocking $t3
(lw, 3352, $t3, 5, 12, 1593, )(sw, 3176, 1, 0, 0, 1594, )
Completed 6/12

Clock Cycle 5744:
 Current CPU Blocking $t3
(lw, 3352, $t3, 6, 12, 1593, )(sw, 3176, 1, 0, 0, 1594, )
Completed 7/12

Clock Cycle 5745:
 Current CPU Blocking $t3
(lw, 3352, $t3, 7, 12, 1593, )(sw, 3176, 1, 0, 0, 1594, )
Completed 8/12

Clock Cycle 5746:
 Current CPU Blocking $t3
(lw, 3352, $t3, 8, 12, 1593, )(sw, 3176, 1, 0, 0, 1594, )
Completed 9/12

Clock Cycle 5747:
 Current CPU Blocking $t3
(lw, 3352, $t3, 9, 12, 1593, )(sw, 3176, 1, 0, 0, 1594, )
Completed 10/12

Clock Cycle 5748:
 Current CPU Blocking $t3
(lw, 3352, $t3, 10, 12, 1593, )(sw, 3176, 1, 0, 0, 1594, )
Completed 11/12

Clock Cycle 5749:
 Current CPU Blocking $t3
(lw, 3352, $t3, 11, 12, 1593, )(sw, 3176, 1, 0, 0, 1594, )
Completed 12/12
$t3 = 0
Finished Instruction lw 3352 $t3 on Line 1593

Clock Cycle 5750:
 Current CPU Blocking $t3
(sw, 3176, 1, 0, 0, 1594, )
Started sw 3176 1 on Line 1594
Completed 1/2
sub$t3,$t4,$t0
$t3 = 13628

Clock Cycle 5751:
 Current CPU Blocking 
(sw, 3176, 1, 1, 2, 1594, )
Completed 2/2
Finished Instruction sw 3176 1 on Line 1594
addi$t3,$t3,3564
$t3 = 17192

Clock Cycle 5752:
 Current CPU Blocking 

add$t3,$t3,$t3
$t3 = 34384

Clock Cycle 5753:
 Current CPU Blocking 

slt$t3,$t2,$t1
$t3 = 1

Clock Cycle 5754:
 Current CPU Blocking 

addi$t4,$t4,2804
$t4 = 2805

Clock Cycle 5755:
 Current CPU Blocking 

add$t0,$t0,$t3
$t0 = -13626

Clock Cycle 5756:
 Current CPU Blocking 

addi$t4,$t2,3656
$t4 = -17725071

Clock Cycle 5757:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3416 $t2 on Line 1602

Clock Cycle 5758:
 Current CPU Blocking 
(lw, 3416, $t2, 0, 0, 1602, )
Started lw 3416 $t2 on Line 1602
Completed 1/2
mul$t0,$t0,$t0
$t0 = 185667876

Clock Cycle 5759:
 Current CPU Blocking 
(lw, 3416, $t2, 1, 2, 1602, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3416 $t2 on Line 1602

Clock Cycle 5760:
 Current CPU Blocking $t2

slt$t1,$t2,$t1
$t1 = 1

Clock Cycle 5761:
 Current CPU Blocking 

add$t0,$t4,$t3
$t0 = -17725070

Clock Cycle 5762:
 Current CPU Blocking 

slt$t2,$t0,$t2
$t2 = 1

Clock Cycle 5763:
 Current CPU Blocking 

slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 5764:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2144 $t0 on Line 1608

Clock Cycle 5765:
 Current CPU Blocking 
(lw, 2144, $t0, 0, 0, 1608, )
Started lw 2144 $t0 on Line 1608
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5766:
 Current CPU Blocking $t0
(lw, 2144, $t0, 1, 22, 1608, )
Completed 2/22

Clock Cycle 5767:
 Current CPU Blocking $t0
(lw, 2144, $t0, 2, 22, 1608, )
Completed 3/22

Clock Cycle 5768:
 Current CPU Blocking $t0
(lw, 2144, $t0, 3, 22, 1608, )
Completed 4/22

Clock Cycle 5769:
 Current CPU Blocking $t0
(lw, 2144, $t0, 4, 22, 1608, )
Completed 5/22

Clock Cycle 5770:
 Current CPU Blocking $t0
(lw, 2144, $t0, 5, 22, 1608, )
Completed 6/22

Clock Cycle 5771:
 Current CPU Blocking $t0
(lw, 2144, $t0, 6, 22, 1608, )
Completed 7/22

Clock Cycle 5772:
 Current CPU Blocking $t0
(lw, 2144, $t0, 7, 22, 1608, )
Completed 8/22

Clock Cycle 5773:
 Current CPU Blocking $t0
(lw, 2144, $t0, 8, 22, 1608, )
Completed 9/22

Clock Cycle 5774:
 Current CPU Blocking $t0
(lw, 2144, $t0, 9, 22, 1608, )
Completed 10/22
Memory at 3176 = 1

Clock Cycle 5775:
 Current CPU Blocking $t0
(lw, 2144, $t0, 10, 22, 1608, )
Completed 11/22

Clock Cycle 5776:
 Current CPU Blocking $t0
(lw, 2144, $t0, 11, 22, 1608, )
Completed 12/22

Clock Cycle 5777:
 Current CPU Blocking $t0
(lw, 2144, $t0, 12, 22, 1608, )
Completed 13/22

Clock Cycle 5778:
 Current CPU Blocking $t0
(lw, 2144, $t0, 13, 22, 1608, )
Completed 14/22

Clock Cycle 5779:
 Current CPU Blocking $t0
(lw, 2144, $t0, 14, 22, 1608, )
Completed 15/22

Clock Cycle 5780:
 Current CPU Blocking $t0
(lw, 2144, $t0, 15, 22, 1608, )
Completed 16/22

Clock Cycle 5781:
 Current CPU Blocking $t0
(lw, 2144, $t0, 16, 22, 1608, )
Completed 17/22

Clock Cycle 5782:
 Current CPU Blocking $t0
(lw, 2144, $t0, 17, 22, 1608, )
Completed 18/22

Clock Cycle 5783:
 Current CPU Blocking $t0
(lw, 2144, $t0, 18, 22, 1608, )
Completed 19/22

Clock Cycle 5784:
 Current CPU Blocking $t0
(lw, 2144, $t0, 19, 22, 1608, )
Completed 20/22

Clock Cycle 5785:
 Current CPU Blocking $t0
(lw, 2144, $t0, 20, 22, 1608, )
Completed 21/22

Clock Cycle 5786:
 Current CPU Blocking $t0
(lw, 2144, $t0, 21, 22, 1608, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2144 $t0 on Line 1608

Clock Cycle 5787:
 Current CPU Blocking $t0

slt$t3,$t4,$t0
$t3 = 1

Clock Cycle 5788:
 Current CPU Blocking 

addi$t4,$t2,3144
$t4 = 3145

Clock Cycle 5789:
 Current CPU Blocking 

addi$t4,$t2,1716
$t4 = 1717

Clock Cycle 5790:
 Current CPU Blocking 

addi$t0,$t3,1904
$t0 = 1905

Clock Cycle 5791:
 Current CPU Blocking 

mul$t0,$t4,$t1
$t0 = 1717

Clock Cycle 5792:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1664 $t2 on Line 1614

Clock Cycle 5793:
 Current CPU Blocking 
(lw, 1664, $t2, 0, 0, 1614, )
Started lw 1664 $t2 on Line 1614
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5794:
 Current CPU Blocking $t2
(lw, 1664, $t2, 1, 12, 1614, )
Completed 2/12

Clock Cycle 5795:
 Current CPU Blocking $t2
(lw, 1664, $t2, 2, 12, 1614, )
Completed 3/12

Clock Cycle 5796:
 Current CPU Blocking $t2
(lw, 1664, $t2, 3, 12, 1614, )
Completed 4/12

Clock Cycle 5797:
 Current CPU Blocking $t2
(lw, 1664, $t2, 4, 12, 1614, )
Completed 5/12

Clock Cycle 5798:
 Current CPU Blocking $t2
(lw, 1664, $t2, 5, 12, 1614, )
Completed 6/12

Clock Cycle 5799:
 Current CPU Blocking $t2
(lw, 1664, $t2, 6, 12, 1614, )
Completed 7/12

Clock Cycle 5800:
 Current CPU Blocking $t2
(lw, 1664, $t2, 7, 12, 1614, )
Completed 8/12

Clock Cycle 5801:
 Current CPU Blocking $t2
(lw, 1664, $t2, 8, 12, 1614, )
Completed 9/12

Clock Cycle 5802:
 Current CPU Blocking $t2
(lw, 1664, $t2, 9, 12, 1614, )
Completed 10/12

Clock Cycle 5803:
 Current CPU Blocking $t2
(lw, 1664, $t2, 10, 12, 1614, )
Completed 11/12

Clock Cycle 5804:
 Current CPU Blocking $t2
(lw, 1664, $t2, 11, 12, 1614, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1664 $t2 on Line 1614

Clock Cycle 5805:
 Current CPU Blocking $t2

add$t2,$t0,$t1
$t2 = 1718

Clock Cycle 5806:
 Current CPU Blocking 

slt$t4,$t0,$t4
$t4 = 0

Clock Cycle 5807:
 Current CPU Blocking 

addi$t3,$t1,2724
$t3 = 2725

Clock Cycle 5808:
 Current CPU Blocking 

sub$t1,$t3,$t4
$t1 = 2725

Clock Cycle 5809:
 Current CPU Blocking 

mul$t4,$t0,$t3
$t4 = 4678825

Clock Cycle 5810:
 Current CPU Blocking 

mul$t1,$t4,$t3
$t1 = -135103763

Clock Cycle 5811:
 Current CPU Blocking 

sub$t2,$t4,$t0
$t2 = 4677108

Clock Cycle 5812:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1632 $t1 on Line 1622

Clock Cycle 5813:
 Current CPU Blocking 
(lw, 1632, $t1, 0, 0, 1622, )
Started lw 1632 $t1 on Line 1622
Completed 1/2
add$t3,$t0,$t2
$t3 = 4678825

Clock Cycle 5814:
 Current CPU Blocking 
(lw, 1632, $t1, 1, 2, 1622, )
Completed 2/2
$t1 = 3564
Finished Instruction lw 1632 $t1 on Line 1622
DRAM Request(Write) Issued for sw 2564 4677108 on Line 1624

Clock Cycle 5815:
 Current CPU Blocking 
(sw, 2564, 4677108, 0, 0, 1624, )
Started sw 2564 4677108 on Line 1624
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2440 $t2 on Line 1625

Clock Cycle 5816:
 Current CPU Blocking 
(sw, 2564, 4677108, 1, 12, 1624, )(lw, 2440, $t2, 0, 0, 1625, )
Completed 2/12
slt$t3,$t1,$t1
$t3 = 0

Clock Cycle 5817:
 Current CPU Blocking 
(sw, 2564, 4677108, 2, 12, 1624, )(lw, 2440, $t2, 0, 0, 1625, )
Completed 3/12
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 5818:
 Current CPU Blocking 
(sw, 2564, 4677108, 3, 12, 1624, )(lw, 2440, $t2, 0, 0, 1625, )
Completed 4/12
sub$t3,$t0,$t0
$t3 = 0

Clock Cycle 5819:
 Current CPU Blocking 
(sw, 2564, 4677108, 4, 12, 1624, )(lw, 2440, $t2, 0, 0, 1625, )
Completed 5/12

Clock Cycle 5820:
 Current CPU Blocking $t2
(sw, 2564, 4677108, 5, 12, 1624, )(lw, 2440, $t2, 0, 0, 1625, )
Completed 6/12

Clock Cycle 5821:
 Current CPU Blocking $t2
(sw, 2564, 4677108, 6, 12, 1624, )(lw, 2440, $t2, 0, 0, 1625, )
Completed 7/12

Clock Cycle 5822:
 Current CPU Blocking $t2
(sw, 2564, 4677108, 7, 12, 1624, )(lw, 2440, $t2, 0, 0, 1625, )
Completed 8/12

Clock Cycle 5823:
 Current CPU Blocking $t2
(sw, 2564, 4677108, 8, 12, 1624, )(lw, 2440, $t2, 0, 0, 1625, )
Completed 9/12

Clock Cycle 5824:
 Current CPU Blocking $t2
(sw, 2564, 4677108, 9, 12, 1624, )(lw, 2440, $t2, 0, 0, 1625, )
Completed 10/12

Clock Cycle 5825:
 Current CPU Blocking $t2
(sw, 2564, 4677108, 10, 12, 1624, )(lw, 2440, $t2, 0, 0, 1625, )
Completed 11/12

Clock Cycle 5826:
 Current CPU Blocking $t2
(sw, 2564, 4677108, 11, 12, 1624, )(lw, 2440, $t2, 0, 0, 1625, )
Completed 12/12
Finished Instruction sw 2564 4677108 on Line 1624

Clock Cycle 5827:
 Current CPU Blocking $t2
(lw, 2440, $t2, 0, 0, 1625, )
Started lw 2440 $t2 on Line 1625
Completed 1/2

Clock Cycle 5828:
 Current CPU Blocking $t2
(lw, 2440, $t2, 1, 2, 1625, )
Completed 2/2
$t2 = 2101
Finished Instruction lw 2440 $t2 on Line 1625

Clock Cycle 5829:
 Current CPU Blocking $t2

add$t2,$t3,$t2
$t2 = 2101

Clock Cycle 5830:
 Current CPU Blocking 

slt$t3,$t1,$t0
$t3 = 0

Clock Cycle 5831:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 68 $t2 on Line 1631

Clock Cycle 5832:
 Current CPU Blocking 
(lw, 68, $t2, 0, 0, 1631, )
Started lw 68 $t2 on Line 1631
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t3,$t1,1352
$t3 = 4916

Clock Cycle 5833:
 Current CPU Blocking 
(lw, 68, $t2, 1, 22, 1631, )
Completed 2/22

Clock Cycle 5834:
 Current CPU Blocking $t2
(lw, 68, $t2, 2, 22, 1631, )
Completed 3/22

Clock Cycle 5835:
 Current CPU Blocking $t2
(lw, 68, $t2, 3, 22, 1631, )
Completed 4/22

Clock Cycle 5836:
 Current CPU Blocking $t2
(lw, 68, $t2, 4, 22, 1631, )
Completed 5/22

Clock Cycle 5837:
 Current CPU Blocking $t2
(lw, 68, $t2, 5, 22, 1631, )
Completed 6/22

Clock Cycle 5838:
 Current CPU Blocking $t2
(lw, 68, $t2, 6, 22, 1631, )
Completed 7/22

Clock Cycle 5839:
 Current CPU Blocking $t2
(lw, 68, $t2, 7, 22, 1631, )
Completed 8/22

Clock Cycle 5840:
 Current CPU Blocking $t2
(lw, 68, $t2, 8, 22, 1631, )
Completed 9/22

Clock Cycle 5841:
 Current CPU Blocking $t2
(lw, 68, $t2, 9, 22, 1631, )
Completed 10/22
Memory at 2564 = 4677108

Clock Cycle 5842:
 Current CPU Blocking $t2
(lw, 68, $t2, 10, 22, 1631, )
Completed 11/22

Clock Cycle 5843:
 Current CPU Blocking $t2
(lw, 68, $t2, 11, 22, 1631, )
Completed 12/22

Clock Cycle 5844:
 Current CPU Blocking $t2
(lw, 68, $t2, 12, 22, 1631, )
Completed 13/22

Clock Cycle 5845:
 Current CPU Blocking $t2
(lw, 68, $t2, 13, 22, 1631, )
Completed 14/22

Clock Cycle 5846:
 Current CPU Blocking $t2
(lw, 68, $t2, 14, 22, 1631, )
Completed 15/22

Clock Cycle 5847:
 Current CPU Blocking $t2
(lw, 68, $t2, 15, 22, 1631, )
Completed 16/22

Clock Cycle 5848:
 Current CPU Blocking $t2
(lw, 68, $t2, 16, 22, 1631, )
Completed 17/22

Clock Cycle 5849:
 Current CPU Blocking $t2
(lw, 68, $t2, 17, 22, 1631, )
Completed 18/22

Clock Cycle 5850:
 Current CPU Blocking $t2
(lw, 68, $t2, 18, 22, 1631, )
Completed 19/22

Clock Cycle 5851:
 Current CPU Blocking $t2
(lw, 68, $t2, 19, 22, 1631, )
Completed 20/22

Clock Cycle 5852:
 Current CPU Blocking $t2
(lw, 68, $t2, 20, 22, 1631, )
Completed 21/22

Clock Cycle 5853:
 Current CPU Blocking $t2
(lw, 68, $t2, 21, 22, 1631, )
Completed 22/22
$t2 = 0
Finished Instruction lw 68 $t2 on Line 1631

Clock Cycle 5854:
 Current CPU Blocking $t2

slt$t3,$t3,$t2
$t3 = 0

Clock Cycle 5855:
 Current CPU Blocking 

sub$t4,$t1,$t1
$t4 = 0

Clock Cycle 5856:
 Current CPU Blocking 

addi$t1,$t4,1688
$t1 = 1688

Clock Cycle 5857:
 Current CPU Blocking 

sub$t0,$t3,$t3
$t0 = 0

Clock Cycle 5858:
 Current CPU Blocking 

add$t4,$t1,$t2
$t4 = 1688

Clock Cycle 5859:
 Current CPU Blocking 

add$t4,$t0,$t1
$t4 = 1688

Clock Cycle 5860:
 Current CPU Blocking 

addi$t0,$t0,2812
$t0 = 2812

Clock Cycle 5861:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3940 $t2 on Line 1640

Clock Cycle 5862:
 Current CPU Blocking 
(lw, 3940, $t2, 0, 0, 1640, )
Started lw 3940 $t2 on Line 1640
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1392 $t1 on Line 1641

Clock Cycle 5863:
 Current CPU Blocking 
(lw, 3940, $t2, 1, 12, 1640, )(lw, 1392, $t1, 0, 0, 1641, )
Completed 2/12

Clock Cycle 5864:
 Current CPU Blocking $t2
(lw, 3940, $t2, 2, 12, 1640, )(lw, 1392, $t1, 0, 0, 1641, )
Completed 3/12

Clock Cycle 5865:
 Current CPU Blocking $t2
(lw, 3940, $t2, 3, 12, 1640, )(lw, 1392, $t1, 0, 0, 1641, )
Completed 4/12

Clock Cycle 5866:
 Current CPU Blocking $t2
(lw, 3940, $t2, 4, 12, 1640, )(lw, 1392, $t1, 0, 0, 1641, )
Completed 5/12

Clock Cycle 5867:
 Current CPU Blocking $t2
(lw, 3940, $t2, 5, 12, 1640, )(lw, 1392, $t1, 0, 0, 1641, )
Completed 6/12

Clock Cycle 5868:
 Current CPU Blocking $t2
(lw, 3940, $t2, 6, 12, 1640, )(lw, 1392, $t1, 0, 0, 1641, )
Completed 7/12

Clock Cycle 5869:
 Current CPU Blocking $t2
(lw, 3940, $t2, 7, 12, 1640, )(lw, 1392, $t1, 0, 0, 1641, )
Completed 8/12

Clock Cycle 5870:
 Current CPU Blocking $t2
(lw, 3940, $t2, 8, 12, 1640, )(lw, 1392, $t1, 0, 0, 1641, )
Completed 9/12

Clock Cycle 5871:
 Current CPU Blocking $t2
(lw, 3940, $t2, 9, 12, 1640, )(lw, 1392, $t1, 0, 0, 1641, )
Completed 10/12

Clock Cycle 5872:
 Current CPU Blocking $t2
(lw, 3940, $t2, 10, 12, 1640, )(lw, 1392, $t1, 0, 0, 1641, )
Completed 11/12

Clock Cycle 5873:
 Current CPU Blocking $t2
(lw, 3940, $t2, 11, 12, 1640, )(lw, 1392, $t1, 0, 0, 1641, )
Completed 12/12
$t2 = 0
Finished Instruction lw 3940 $t2 on Line 1640

Clock Cycle 5874:
 Current CPU Blocking $t2
(lw, 1392, $t1, 0, 0, 1641, )
Started lw 1392 $t1 on Line 1641
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3176 0 on Line 1642

Clock Cycle 5875:
 Current CPU Blocking 
(lw, 1392, $t1, 1, 12, 1641, )(sw, 3176, 0, 0, 0, 1642, )
Completed 2/12
sub$t4,$t3,$t0
$t4 = -2812

Clock Cycle 5876:
 Current CPU Blocking 
(lw, 1392, $t1, 2, 12, 1641, )(sw, 3176, 0, 0, 0, 1642, )
Completed 3/12
addi$t3,$t2,788
$t3 = 788

Clock Cycle 5877:
 Current CPU Blocking 
(lw, 1392, $t1, 3, 12, 1641, )(sw, 3176, 0, 0, 0, 1642, )
Completed 4/12

Clock Cycle 5878:
 Current CPU Blocking $t1
(lw, 1392, $t1, 4, 12, 1641, )(sw, 3176, 0, 0, 0, 1642, )
Completed 5/12

Clock Cycle 5879:
 Current CPU Blocking $t1
(lw, 1392, $t1, 5, 12, 1641, )(sw, 3176, 0, 0, 0, 1642, )
Completed 6/12

Clock Cycle 5880:
 Current CPU Blocking $t1
(lw, 1392, $t1, 6, 12, 1641, )(sw, 3176, 0, 0, 0, 1642, )
Completed 7/12

Clock Cycle 5881:
 Current CPU Blocking $t1
(lw, 1392, $t1, 7, 12, 1641, )(sw, 3176, 0, 0, 0, 1642, )
Completed 8/12

Clock Cycle 5882:
 Current CPU Blocking $t1
(lw, 1392, $t1, 8, 12, 1641, )(sw, 3176, 0, 0, 0, 1642, )
Completed 9/12

Clock Cycle 5883:
 Current CPU Blocking $t1
(lw, 1392, $t1, 9, 12, 1641, )(sw, 3176, 0, 0, 0, 1642, )
Completed 10/12

Clock Cycle 5884:
 Current CPU Blocking $t1
(lw, 1392, $t1, 10, 12, 1641, )(sw, 3176, 0, 0, 0, 1642, )
Completed 11/12

Clock Cycle 5885:
 Current CPU Blocking $t1
(lw, 1392, $t1, 11, 12, 1641, )(sw, 3176, 0, 0, 0, 1642, )
Completed 12/12
$t1 = 0
Finished Instruction lw 1392 $t1 on Line 1641

Clock Cycle 5886:
 Current CPU Blocking $t1
(sw, 3176, 0, 0, 0, 1642, )
Started sw 3176 0 on Line 1642
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3672 $t1 on Line 1645

Clock Cycle 5887:
 Current CPU Blocking 
(sw, 3176, 0, 1, 12, 1642, )(lw, 3672, $t1, 0, 0, 1645, )
Completed 2/12

Clock Cycle 5888:
 Current CPU Blocking $t1
(sw, 3176, 0, 2, 12, 1642, )(lw, 3672, $t1, 0, 0, 1645, )
Completed 3/12

Clock Cycle 5889:
 Current CPU Blocking $t1
(sw, 3176, 0, 3, 12, 1642, )(lw, 3672, $t1, 0, 0, 1645, )
Completed 4/12

Clock Cycle 5890:
 Current CPU Blocking $t1
(sw, 3176, 0, 4, 12, 1642, )(lw, 3672, $t1, 0, 0, 1645, )
Completed 5/12

Clock Cycle 5891:
 Current CPU Blocking $t1
(sw, 3176, 0, 5, 12, 1642, )(lw, 3672, $t1, 0, 0, 1645, )
Completed 6/12

Clock Cycle 5892:
 Current CPU Blocking $t1
(sw, 3176, 0, 6, 12, 1642, )(lw, 3672, $t1, 0, 0, 1645, )
Completed 7/12

Clock Cycle 5893:
 Current CPU Blocking $t1
(sw, 3176, 0, 7, 12, 1642, )(lw, 3672, $t1, 0, 0, 1645, )
Completed 8/12

Clock Cycle 5894:
 Current CPU Blocking $t1
(sw, 3176, 0, 8, 12, 1642, )(lw, 3672, $t1, 0, 0, 1645, )
Completed 9/12

Clock Cycle 5895:
 Current CPU Blocking $t1
(sw, 3176, 0, 9, 12, 1642, )(lw, 3672, $t1, 0, 0, 1645, )
Completed 10/12

Clock Cycle 5896:
 Current CPU Blocking $t1
(sw, 3176, 0, 10, 12, 1642, )(lw, 3672, $t1, 0, 0, 1645, )
Completed 11/12

Clock Cycle 5897:
 Current CPU Blocking $t1
(sw, 3176, 0, 11, 12, 1642, )(lw, 3672, $t1, 0, 0, 1645, )
Completed 12/12
Finished Instruction sw 3176 0 on Line 1642

Clock Cycle 5898:
 Current CPU Blocking $t1
(lw, 3672, $t1, 0, 0, 1645, )
Started lw 3672 $t1 on Line 1645
Completed 1/2

Clock Cycle 5899:
 Current CPU Blocking $t1
(lw, 3672, $t1, 1, 2, 1645, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3672 $t1 on Line 1645

Clock Cycle 5900:
 Current CPU Blocking $t1

sub$t2,$t0,$t1
$t2 = 2812

Clock Cycle 5901:
 Current CPU Blocking 

sub$t2,$t0,$t4
$t2 = 5624

Clock Cycle 5902:
 Current CPU Blocking 

addi$t1,$t3,2244
$t1 = 3032

Clock Cycle 5903:
 Current CPU Blocking 

mul$t3,$t3,$t1
$t3 = 2389216

Clock Cycle 5904:
 Current CPU Blocking 

addi$t2,$t4,2752
$t2 = -60

Clock Cycle 5905:
 Current CPU Blocking 

addi$t3,$t2,2268
$t3 = 2208

Clock Cycle 5906:
 Current CPU Blocking 

addi$t3,$t4,444
$t3 = -2368

Clock Cycle 5907:
 Current CPU Blocking 

slt$t3,$t3,$t0
$t3 = 1

Clock Cycle 5908:
 Current CPU Blocking 

mul$t0,$t0,$t3
$t0 = 2812

Clock Cycle 5909:
 Current CPU Blocking 

add$t3,$t1,$t1
$t3 = 6064

Clock Cycle 5910:
 Current CPU Blocking 

mul$t2,$t4,$t1
$t2 = -8525984

Clock Cycle 5911:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3060 $t2 on Line 1657

Clock Cycle 5912:
 Current CPU Blocking 
(lw, 3060, $t2, 0, 0, 1657, )
Started lw 3060 $t2 on Line 1657
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt$t1,$t1,$t4
$t1 = 0

Clock Cycle 5913:
 Current CPU Blocking 
(lw, 3060, $t2, 1, 22, 1657, )
Completed 2/22
add$t3,$t4,$t1
$t3 = -2812

Clock Cycle 5914:
 Current CPU Blocking 
(lw, 3060, $t2, 2, 22, 1657, )
Completed 3/22
sub$t0,$t3,$t0
$t0 = -5624

Clock Cycle 5915:
 Current CPU Blocking 
(lw, 3060, $t2, 3, 22, 1657, )
Completed 4/22

Clock Cycle 5916:
 Current CPU Blocking $t2
(lw, 3060, $t2, 4, 22, 1657, )
Completed 5/22

Clock Cycle 5917:
 Current CPU Blocking $t2
(lw, 3060, $t2, 5, 22, 1657, )
Completed 6/22

Clock Cycle 5918:
 Current CPU Blocking $t2
(lw, 3060, $t2, 6, 22, 1657, )
Completed 7/22

Clock Cycle 5919:
 Current CPU Blocking $t2
(lw, 3060, $t2, 7, 22, 1657, )
Completed 8/22

Clock Cycle 5920:
 Current CPU Blocking $t2
(lw, 3060, $t2, 8, 22, 1657, )
Completed 9/22

Clock Cycle 5921:
 Current CPU Blocking $t2
(lw, 3060, $t2, 9, 22, 1657, )
Completed 10/22
Memory at 3176 = 0

Clock Cycle 5922:
 Current CPU Blocking $t2
(lw, 3060, $t2, 10, 22, 1657, )
Completed 11/22

Clock Cycle 5923:
 Current CPU Blocking $t2
(lw, 3060, $t2, 11, 22, 1657, )
Completed 12/22

Clock Cycle 5924:
 Current CPU Blocking $t2
(lw, 3060, $t2, 12, 22, 1657, )
Completed 13/22

Clock Cycle 5925:
 Current CPU Blocking $t2
(lw, 3060, $t2, 13, 22, 1657, )
Completed 14/22

Clock Cycle 5926:
 Current CPU Blocking $t2
(lw, 3060, $t2, 14, 22, 1657, )
Completed 15/22

Clock Cycle 5927:
 Current CPU Blocking $t2
(lw, 3060, $t2, 15, 22, 1657, )
Completed 16/22

Clock Cycle 5928:
 Current CPU Blocking $t2
(lw, 3060, $t2, 16, 22, 1657, )
Completed 17/22

Clock Cycle 5929:
 Current CPU Blocking $t2
(lw, 3060, $t2, 17, 22, 1657, )
Completed 18/22

Clock Cycle 5930:
 Current CPU Blocking $t2
(lw, 3060, $t2, 18, 22, 1657, )
Completed 19/22

Clock Cycle 5931:
 Current CPU Blocking $t2
(lw, 3060, $t2, 19, 22, 1657, )
Completed 20/22

Clock Cycle 5932:
 Current CPU Blocking $t2
(lw, 3060, $t2, 20, 22, 1657, )
Completed 21/22

Clock Cycle 5933:
 Current CPU Blocking $t2
(lw, 3060, $t2, 21, 22, 1657, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3060 $t2 on Line 1657

Clock Cycle 5934:
 Current CPU Blocking $t2

add$t2,$t2,$t4
$t2 = -2812

Clock Cycle 5935:
 Current CPU Blocking 

add$t4,$t3,$t3
$t4 = -5624

Clock Cycle 5936:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1372 $t2 on Line 1663

Clock Cycle 5937:
 Current CPU Blocking 
(lw, 1372, $t2, 0, 0, 1663, )
Started lw 1372 $t2 on Line 1663
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5938:
 Current CPU Blocking $t2
(lw, 1372, $t2, 1, 12, 1663, )
Completed 2/12

Clock Cycle 5939:
 Current CPU Blocking $t2
(lw, 1372, $t2, 2, 12, 1663, )
Completed 3/12

Clock Cycle 5940:
 Current CPU Blocking $t2
(lw, 1372, $t2, 3, 12, 1663, )
Completed 4/12

Clock Cycle 5941:
 Current CPU Blocking $t2
(lw, 1372, $t2, 4, 12, 1663, )
Completed 5/12

Clock Cycle 5942:
 Current CPU Blocking $t2
(lw, 1372, $t2, 5, 12, 1663, )
Completed 6/12

Clock Cycle 5943:
 Current CPU Blocking $t2
(lw, 1372, $t2, 6, 12, 1663, )
Completed 7/12

Clock Cycle 5944:
 Current CPU Blocking $t2
(lw, 1372, $t2, 7, 12, 1663, )
Completed 8/12

Clock Cycle 5945:
 Current CPU Blocking $t2
(lw, 1372, $t2, 8, 12, 1663, )
Completed 9/12

Clock Cycle 5946:
 Current CPU Blocking $t2
(lw, 1372, $t2, 9, 12, 1663, )
Completed 10/12

Clock Cycle 5947:
 Current CPU Blocking $t2
(lw, 1372, $t2, 10, 12, 1663, )
Completed 11/12

Clock Cycle 5948:
 Current CPU Blocking $t2
(lw, 1372, $t2, 11, 12, 1663, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1372 $t2 on Line 1663

Clock Cycle 5949:
 Current CPU Blocking $t2

add$t0,$t1,$t2
$t0 = 0

Clock Cycle 5950:
 Current CPU Blocking 

sub$t2,$t0,$t3
$t2 = 2812

Clock Cycle 5951:
 Current CPU Blocking 

mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 5952:
 Current CPU Blocking 

addi$t0,$t0,188
$t0 = 188

Clock Cycle 5953:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2968 0 on Line 1668

Clock Cycle 5954:
 Current CPU Blocking 
(sw, 2968, 0, 0, 0, 1668, )
Started sw 2968 0 on Line 1668
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t0,3648
$t4 = 3836

Clock Cycle 5955:
 Current CPU Blocking 
(sw, 2968, 0, 1, 12, 1668, )
Completed 2/12
addi$t2,$t2,380
$t2 = 3192

Clock Cycle 5956:
 Current CPU Blocking 
(sw, 2968, 0, 2, 12, 1668, )
Completed 3/12
add$t1,$t2,$t0
$t1 = 3380

Clock Cycle 5957:
 Current CPU Blocking 
(sw, 2968, 0, 3, 12, 1668, )
Completed 4/12
slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 5958:
 Current CPU Blocking 
(sw, 2968, 0, 4, 12, 1668, )
Completed 5/12
sub$t2,$t3,$t1
$t2 = -2813

Clock Cycle 5959:
 Current CPU Blocking 
(sw, 2968, 0, 5, 12, 1668, )
Completed 6/12
sub$t1,$t1,$t0
$t1 = -187

Clock Cycle 5960:
 Current CPU Blocking 
(sw, 2968, 0, 6, 12, 1668, )
Completed 7/12
addi$t3,$t3,2072
$t3 = -740

Clock Cycle 5961:
 Current CPU Blocking 
(sw, 2968, 0, 7, 12, 1668, )
Completed 8/12
mul$t1,$t1,$t1
$t1 = 34969

Clock Cycle 5962:
 Current CPU Blocking 
(sw, 2968, 0, 8, 12, 1668, )
Completed 9/12
sub$t1,$t3,$t3
$t1 = 0

Clock Cycle 5963:
 Current CPU Blocking 
(sw, 2968, 0, 9, 12, 1668, )
Completed 10/12
DRAM Request(Read) Issued for lw 2712 $t4 on Line 1678

Clock Cycle 5964:
 Current CPU Blocking 
(sw, 2968, 0, 10, 12, 1668, )(lw, 2712, $t4, 0, 0, 1678, )
Completed 11/12
DRAM Request(Read) Issued for lw 2940 $t0 on Line 1679

Clock Cycle 5965:
 Current CPU Blocking 
(sw, 2968, 0, 11, 12, 1668, )(lw, 2712, $t4, 0, 0, 1678, )(lw, 2940, $t0, 0, 0, 1679, )
Completed 12/12
Finished Instruction sw 2968 0 on Line 1668

Clock Cycle 5966:
 Current CPU Blocking $t4
(lw, 2712, $t4, 0, 0, 1678, )(lw, 2940, $t0, 0, 0, 1679, )
Started lw 2712 $t4 on Line 1678
Completed 1/2

Clock Cycle 5967:
 Current CPU Blocking $t4
(lw, 2712, $t4, 1, 2, 1678, )(lw, 2940, $t0, 0, 0, 1679, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2712 $t4 on Line 1678

Clock Cycle 5968:
 Current CPU Blocking $t4
(lw, 2940, $t0, 0, 0, 1679, )
Started lw 2940 $t0 on Line 1679
Completed 1/2
sub$t4,$t1,$t1
$t4 = 0

Clock Cycle 5969:
 Current CPU Blocking 
(lw, 2940, $t0, 1, 2, 1679, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2940 $t0 on Line 1679

Clock Cycle 5970:
 Current CPU Blocking $t0

slt$t2,$t2,$t0
$t2 = 1

Clock Cycle 5971:
 Current CPU Blocking 

add$t3,$t2,$t3
$t3 = -739

Clock Cycle 5972:
 Current CPU Blocking 

add$t0,$t3,$t0
$t0 = -739

Clock Cycle 5973:
 Current CPU Blocking 

addi$t3,$t4,340
$t3 = 340

Clock Cycle 5974:
 Current CPU Blocking 

addi$t1,$t2,4
$t1 = 5

Clock Cycle 5975:
 Current CPU Blocking 

add$t2,$t3,$t1
$t2 = 345

Clock Cycle 5976:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2316 $t0 on Line 1687

Clock Cycle 5977:
 Current CPU Blocking 
(lw, 2316, $t0, 0, 0, 1687, )
Started lw 2316 $t0 on Line 1687
Completed 1/2
slt$t2,$t3,$t3
$t2 = 0

Clock Cycle 5978:
 Current CPU Blocking 
(lw, 2316, $t0, 1, 2, 1687, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2316 $t0 on Line 1687
add$t3,$t4,$t2
$t3 = 0

Clock Cycle 5979:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1848 0 on Line 1690

Clock Cycle 5980:
 Current CPU Blocking 
(sw, 1848, 0, 0, 0, 1690, )
Started sw 1848 0 on Line 1690
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add$t0,$t1,$t1
$t0 = 10

Clock Cycle 5981:
 Current CPU Blocking 
(sw, 1848, 0, 1, 22, 1690, )
Completed 2/22
sub$t1,$t1,$t3
$t1 = 5

Clock Cycle 5982:
 Current CPU Blocking 
(sw, 1848, 0, 2, 22, 1690, )
Completed 3/22
sub$t1,$t3,$t2
$t1 = 0

Clock Cycle 5983:
 Current CPU Blocking 
(sw, 1848, 0, 3, 22, 1690, )
Completed 4/22
addi$t1,$t0,2564
$t1 = 2574

Clock Cycle 5984:
 Current CPU Blocking 
(sw, 1848, 0, 4, 22, 1690, )
Completed 5/22
sub$t3,$t0,$t1
$t3 = -2564

Clock Cycle 5985:
 Current CPU Blocking 
(sw, 1848, 0, 5, 22, 1690, )
Completed 6/22
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 5986:
 Current CPU Blocking 
(sw, 1848, 0, 6, 22, 1690, )
Completed 7/22
sub$t4,$t1,$t2
$t4 = 2574

Clock Cycle 5987:
 Current CPU Blocking 
(sw, 1848, 0, 7, 22, 1690, )
Completed 8/22
add$t0,$t0,$t3
$t0 = -2554

Clock Cycle 5988:
 Current CPU Blocking 
(sw, 1848, 0, 8, 22, 1690, )
Completed 9/22
slt$t0,$t3,$t4
$t0 = 1

Clock Cycle 5989:
 Current CPU Blocking 
(sw, 1848, 0, 9, 22, 1690, )
Completed 10/22
add$t3,$t2,$t0
$t3 = 1

Clock Cycle 5990:
 Current CPU Blocking 
(sw, 1848, 0, 10, 22, 1690, )
Completed 11/22
sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 5991:
 Current CPU Blocking 
(sw, 1848, 0, 11, 22, 1690, )
Completed 12/22
slt$t1,$t2,$t4
$t1 = 0

Clock Cycle 5992:
 Current CPU Blocking 
(sw, 1848, 0, 12, 22, 1690, )
Completed 13/22
sub$t2,$t4,$t3
$t2 = -1

Clock Cycle 5993:
 Current CPU Blocking 
(sw, 1848, 0, 13, 22, 1690, )
Completed 14/22
mul$t1,$t0,$t3
$t1 = 1

Clock Cycle 5994:
 Current CPU Blocking 
(sw, 1848, 0, 14, 22, 1690, )
Completed 15/22
DRAM Request(Write) Issued for sw 2436 1 on Line 1705

Clock Cycle 5995:
 Current CPU Blocking 
(sw, 1848, 0, 15, 22, 1690, )(sw, 2436, 1, 0, 0, 1705, )
Completed 16/22
add$t0,$t0,$t2
$t0 = 0

Clock Cycle 5996:
 Current CPU Blocking 
(sw, 1848, 0, 16, 22, 1690, )(sw, 2436, 1, 0, 0, 1705, )
Completed 17/22
addi$t1,$t3,2524
$t1 = 2525

Clock Cycle 5997:
 Current CPU Blocking 
(sw, 1848, 0, 17, 22, 1690, )(sw, 2436, 1, 0, 0, 1705, )
Completed 18/22
DRAM Request(Write) Issued for sw 796 0 on Line 1708

Clock Cycle 5998:
 Current CPU Blocking 
(sw, 1848, 0, 18, 22, 1690, )(sw, 2436, 1, 0, 0, 1705, )(sw, 796, 0, 0, 0, 1708, )
Completed 19/22
DRAM Request(Write) Issued for sw 864 -1 on Line 1709

Clock Cycle 5999:
 Current CPU Blocking 
(sw, 1848, 0, 19, 22, 1690, )(sw, 2436, 1, 0, 0, 1705, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )
Completed 20/22
sub$t3,$t0,$t1
$t3 = -2525

Clock Cycle 6000:
 Current CPU Blocking 
(sw, 1848, 0, 20, 22, 1690, )(sw, 2436, 1, 0, 0, 1705, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )
Completed 21/22
addi$t1,$t1,380
$t1 = 2905

Clock Cycle 6001:
 Current CPU Blocking 
(sw, 1848, 0, 21, 22, 1690, )(sw, 2436, 1, 0, 0, 1705, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )
Completed 22/22
Finished Instruction sw 1848 0 on Line 1690
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 6002:
 Current CPU Blocking 
(sw, 2436, 1, 0, 0, 1705, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )
Started sw 2436 1 on Line 1705
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 20 2905 on Line 1713

Clock Cycle 6003:
 Current CPU Blocking 
(sw, 2436, 1, 1, 22, 1705, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 2/22
mul$t0,$t4,$t2
$t0 = 0

Clock Cycle 6004:
 Current CPU Blocking 
(sw, 2436, 1, 2, 22, 1705, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 3/22
DRAM Request(Read) Issued for lw 3400 $t2 on Line 1715

Clock Cycle 6005:
 Current CPU Blocking 
(sw, 2436, 1, 3, 22, 1705, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )(lw, 3400, $t2, 0, 0, 1715, )
Completed 4/22
slt$t0,$t4,$t0
$t0 = 0

Clock Cycle 6006:
 Current CPU Blocking 
(sw, 2436, 1, 4, 22, 1705, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )(lw, 3400, $t2, 0, 0, 1715, )
Completed 5/22

Clock Cycle 6007:
 Current CPU Blocking $t2
(sw, 2436, 1, 5, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 6/22

Clock Cycle 6008:
 Current CPU Blocking $t2
(sw, 2436, 1, 6, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 7/22

Clock Cycle 6009:
 Current CPU Blocking $t2
(sw, 2436, 1, 7, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 8/22

Clock Cycle 6010:
 Current CPU Blocking $t2
(sw, 2436, 1, 8, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 9/22

Clock Cycle 6011:
 Current CPU Blocking $t2
(sw, 2436, 1, 9, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 10/22

Clock Cycle 6012:
 Current CPU Blocking $t2
(sw, 2436, 1, 10, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 11/22

Clock Cycle 6013:
 Current CPU Blocking $t2
(sw, 2436, 1, 11, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 12/22

Clock Cycle 6014:
 Current CPU Blocking $t2
(sw, 2436, 1, 12, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 13/22

Clock Cycle 6015:
 Current CPU Blocking $t2
(sw, 2436, 1, 13, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 14/22

Clock Cycle 6016:
 Current CPU Blocking $t2
(sw, 2436, 1, 14, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 15/22

Clock Cycle 6017:
 Current CPU Blocking $t2
(sw, 2436, 1, 15, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 16/22

Clock Cycle 6018:
 Current CPU Blocking $t2
(sw, 2436, 1, 16, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 17/22

Clock Cycle 6019:
 Current CPU Blocking $t2
(sw, 2436, 1, 17, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 18/22

Clock Cycle 6020:
 Current CPU Blocking $t2
(sw, 2436, 1, 18, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 19/22

Clock Cycle 6021:
 Current CPU Blocking $t2
(sw, 2436, 1, 19, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 20/22

Clock Cycle 6022:
 Current CPU Blocking $t2
(sw, 2436, 1, 20, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 21/22

Clock Cycle 6023:
 Current CPU Blocking $t2
(sw, 2436, 1, 21, 22, 1705, )(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 22/22
Finished Instruction sw 2436 1 on Line 1705

Clock Cycle 6024:
 Current CPU Blocking $t2
(lw, 3400, $t2, 0, 0, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Started lw 3400 $t2 on Line 1715
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6025:
 Current CPU Blocking $t2
(lw, 3400, $t2, 1, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 2/22

Clock Cycle 6026:
 Current CPU Blocking $t2
(lw, 3400, $t2, 2, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 3/22

Clock Cycle 6027:
 Current CPU Blocking $t2
(lw, 3400, $t2, 3, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 4/22

Clock Cycle 6028:
 Current CPU Blocking $t2
(lw, 3400, $t2, 4, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 5/22

Clock Cycle 6029:
 Current CPU Blocking $t2
(lw, 3400, $t2, 5, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 6/22

Clock Cycle 6030:
 Current CPU Blocking $t2
(lw, 3400, $t2, 6, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 7/22

Clock Cycle 6031:
 Current CPU Blocking $t2
(lw, 3400, $t2, 7, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 8/22

Clock Cycle 6032:
 Current CPU Blocking $t2
(lw, 3400, $t2, 8, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 9/22

Clock Cycle 6033:
 Current CPU Blocking $t2
(lw, 3400, $t2, 9, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 10/22
Memory at 2436 = 1

Clock Cycle 6034:
 Current CPU Blocking $t2
(lw, 3400, $t2, 10, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 11/22

Clock Cycle 6035:
 Current CPU Blocking $t2
(lw, 3400, $t2, 11, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 12/22

Clock Cycle 6036:
 Current CPU Blocking $t2
(lw, 3400, $t2, 12, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 13/22

Clock Cycle 6037:
 Current CPU Blocking $t2
(lw, 3400, $t2, 13, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 14/22

Clock Cycle 6038:
 Current CPU Blocking $t2
(lw, 3400, $t2, 14, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 15/22

Clock Cycle 6039:
 Current CPU Blocking $t2
(lw, 3400, $t2, 15, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 16/22

Clock Cycle 6040:
 Current CPU Blocking $t2
(lw, 3400, $t2, 16, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 17/22

Clock Cycle 6041:
 Current CPU Blocking $t2
(lw, 3400, $t2, 17, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 18/22

Clock Cycle 6042:
 Current CPU Blocking $t2
(lw, 3400, $t2, 18, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 19/22

Clock Cycle 6043:
 Current CPU Blocking $t2
(lw, 3400, $t2, 19, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 20/22

Clock Cycle 6044:
 Current CPU Blocking $t2
(lw, 3400, $t2, 20, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 21/22

Clock Cycle 6045:
 Current CPU Blocking $t2
(lw, 3400, $t2, 21, 22, 1715, )(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3400 $t2 on Line 1715

Clock Cycle 6046:
 Current CPU Blocking $t2
(sw, 796, 0, 0, 0, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Started sw 796 0 on Line 1708
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add$t3,$t2,$t0
$t3 = 0

Clock Cycle 6047:
 Current CPU Blocking 
(sw, 796, 0, 1, 12, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )
Completed 2/12
DRAM Request(Write) Issued for sw 1876 0 on Line 1718

Clock Cycle 6048:
 Current CPU Blocking 
(sw, 796, 0, 2, 12, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )(sw, 1876, 0, 0, 0, 1718, )
Completed 3/12
sub$t0,$t0,$t1
$t0 = -2905

Clock Cycle 6049:
 Current CPU Blocking 
(sw, 796, 0, 3, 12, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )(sw, 1876, 0, 0, 0, 1718, )
Completed 4/12
add$t1,$t1,$t1
$t1 = 5810

Clock Cycle 6050:
 Current CPU Blocking 
(sw, 796, 0, 4, 12, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )(sw, 1876, 0, 0, 0, 1718, )
Completed 5/12
add$t4,$t1,$t4
$t4 = 5810

Clock Cycle 6051:
 Current CPU Blocking 
(sw, 796, 0, 5, 12, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )(sw, 1876, 0, 0, 0, 1718, )
Completed 6/12
slt$t0,$t3,$t1
$t0 = 1

Clock Cycle 6052:
 Current CPU Blocking 
(sw, 796, 0, 6, 12, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )(sw, 1876, 0, 0, 0, 1718, )
Completed 7/12
sub$t3,$t0,$t1
$t3 = -5809

Clock Cycle 6053:
 Current CPU Blocking 
(sw, 796, 0, 7, 12, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )(sw, 1876, 0, 0, 0, 1718, )
Completed 8/12
add$t4,$t1,$t4
$t4 = 11620

Clock Cycle 6054:
 Current CPU Blocking 
(sw, 796, 0, 8, 12, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )(sw, 1876, 0, 0, 0, 1718, )
Completed 9/12
addi$t3,$t3,840
$t3 = -4969

Clock Cycle 6055:
 Current CPU Blocking 
(sw, 796, 0, 9, 12, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )(sw, 1876, 0, 0, 0, 1718, )
Completed 10/12
DRAM Request(Read) Issued for lw 700 $t0 on Line 1726

Clock Cycle 6056:
 Current CPU Blocking 
(sw, 796, 0, 10, 12, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )(lw, 700, $t0, 0, 0, 1726, )(sw, 1876, 0, 0, 0, 1718, )
Completed 11/12
addi$t4,$t2,3644
$t4 = 3644

Clock Cycle 6057:
 Current CPU Blocking 
(sw, 796, 0, 11, 12, 1708, )(sw, 864, -1, 0, 0, 1709, )(sw, 20, 2905, 0, 0, 1713, )(lw, 700, $t0, 0, 0, 1726, )(sw, 1876, 0, 0, 0, 1718, )
Completed 12/12
Finished Instruction sw 796 0 on Line 1708

Clock Cycle 6058:
 Current CPU Blocking $t0
(sw, 864, -1, 0, 0, 1709, )(lw, 700, $t0, 0, 0, 1726, )(sw, 20, 2905, 0, 0, 1713, )(sw, 1876, 0, 0, 0, 1718, )
Started sw 864 -1 on Line 1709
Completed 1/2

Clock Cycle 6059:
 Current CPU Blocking $t0
(sw, 864, -1, 1, 2, 1709, )(lw, 700, $t0, 0, 0, 1726, )(sw, 20, 2905, 0, 0, 1713, )(sw, 1876, 0, 0, 0, 1718, )
Completed 2/2
Finished Instruction sw 864 -1 on Line 1709

Clock Cycle 6060:
 Current CPU Blocking $t0
(lw, 700, $t0, 0, 0, 1726, )(sw, 20, 2905, 0, 0, 1713, )(sw, 1876, 0, 0, 0, 1718, )
Started lw 700 $t0 on Line 1726
Completed 1/2

Clock Cycle 6061:
 Current CPU Blocking $t0
(lw, 700, $t0, 1, 2, 1726, )(sw, 20, 2905, 0, 0, 1713, )(sw, 1876, 0, 0, 0, 1718, )
Completed 2/2
$t0 = 0
Finished Instruction lw 700 $t0 on Line 1726

Clock Cycle 6062:
 Current CPU Blocking $t0
(sw, 20, 2905, 0, 0, 1713, )(sw, 1876, 0, 0, 0, 1718, )
Started sw 20 2905 on Line 1713
Completed 1/2
DRAM Request(Write) Issued for sw 2428 0 on Line 1728

Clock Cycle 6063:
 Current CPU Blocking 
(sw, 20, 2905, 1, 2, 1713, )(sw, 1876, 0, 0, 0, 1718, )(sw, 2428, 0, 0, 0, 1728, )
Completed 2/2
Finished Instruction sw 20 2905 on Line 1713
sub$t2,$t3,$t4
$t2 = -8613

Clock Cycle 6064:
 Current CPU Blocking 
(sw, 1876, 0, 0, 0, 1718, )(sw, 2428, 0, 0, 0, 1728, )
Started sw 1876 0 on Line 1718
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add$t4,$t1,$t1
$t4 = 11620

Clock Cycle 6065:
 Current CPU Blocking 
(sw, 1876, 0, 1, 22, 1718, )(sw, 2428, 0, 0, 0, 1728, )
Completed 2/22
slt$t2,$t3,$t1
$t2 = 1

Clock Cycle 6066:
 Current CPU Blocking 
(sw, 1876, 0, 2, 22, 1718, )(sw, 2428, 0, 0, 0, 1728, )
Completed 3/22
add$t4,$t0,$t0
$t4 = 0

Clock Cycle 6067:
 Current CPU Blocking 
(sw, 1876, 0, 3, 22, 1718, )(sw, 2428, 0, 0, 0, 1728, )
Completed 4/22
DRAM Request(Write) Issued for sw 2096 1 on Line 1733

Clock Cycle 6068:
 Current CPU Blocking 
(sw, 1876, 0, 4, 22, 1718, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )
Completed 5/22
add$t1,$t1,$t3
$t1 = 841

Clock Cycle 6069:
 Current CPU Blocking 
(sw, 1876, 0, 5, 22, 1718, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )
Completed 6/22
mul$t3,$t4,$t1
$t3 = 0

Clock Cycle 6070:
 Current CPU Blocking 
(sw, 1876, 0, 6, 22, 1718, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )
Completed 7/22
DRAM Request(Write) Issued for sw 2244 841 on Line 1736

Clock Cycle 6071:
 Current CPU Blocking 
(sw, 1876, 0, 7, 22, 1718, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )
Completed 8/22
sub$t0,$t4,$t0
$t0 = 0

Clock Cycle 6072:
 Current CPU Blocking 
(sw, 1876, 0, 8, 22, 1718, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )
Completed 9/22
mul$t4,$t2,$t3
$t4 = 0

Clock Cycle 6073:
 Current CPU Blocking 
(sw, 1876, 0, 9, 22, 1718, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )
Completed 10/22
Memory at 20 = 2905
Memory at 864 = -1
slt$t4,$t4,$t3
$t4 = 0

Clock Cycle 6074:
 Current CPU Blocking 
(sw, 1876, 0, 10, 22, 1718, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )
Completed 11/22
add$t3,$t2,$t3
$t3 = 1

Clock Cycle 6075:
 Current CPU Blocking 
(sw, 1876, 0, 11, 22, 1718, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )
Completed 12/22
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 6076:
 Current CPU Blocking 
(sw, 1876, 0, 12, 22, 1718, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )
Completed 13/22
DRAM Request(Write) Issued for sw 924 0 on Line 1742

Clock Cycle 6077:
 Current CPU Blocking 
(sw, 1876, 0, 13, 22, 1718, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )
Completed 14/22
DRAM Request(Read) Issued for lw 1108 $t0 on Line 1743

Clock Cycle 6078:
 Current CPU Blocking 
(sw, 1876, 0, 14, 22, 1718, )(lw, 1108, $t0, 0, 0, 1743, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )
Completed 15/22
DRAM Request(Read) Issued for lw 2476 $t2 on Line 1744

Clock Cycle 6079:
 Current CPU Blocking 
(sw, 1876, 0, 15, 22, 1718, )(lw, 1108, $t0, 0, 0, 1743, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(lw, 2476, $t2, 0, 0, 1744, )
Completed 16/22
DRAM Request(Write) Issued for sw 2044 0 on Line 1745

Clock Cycle 6080:
 Current CPU Blocking 
(sw, 1876, 0, 16, 22, 1718, )(lw, 1108, $t0, 0, 0, 1743, )(sw, 2044, 0, 0, 0, 1745, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(lw, 2476, $t2, 0, 0, 1744, )
Completed 17/22

Clock Cycle 6081:
 Current CPU Blocking $t0
(sw, 1876, 0, 17, 22, 1718, )(lw, 1108, $t0, 0, 0, 1743, )(sw, 2044, 0, 0, 0, 1745, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(lw, 2476, $t2, 0, 0, 1744, )
Completed 18/22

Clock Cycle 6082:
 Current CPU Blocking $t0
(sw, 1876, 0, 18, 22, 1718, )(lw, 1108, $t0, 0, 0, 1743, )(sw, 2044, 0, 0, 0, 1745, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(lw, 2476, $t2, 0, 0, 1744, )
Completed 19/22

Clock Cycle 6083:
 Current CPU Blocking $t0
(sw, 1876, 0, 19, 22, 1718, )(lw, 1108, $t0, 0, 0, 1743, )(sw, 2044, 0, 0, 0, 1745, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(lw, 2476, $t2, 0, 0, 1744, )
Completed 20/22

Clock Cycle 6084:
 Current CPU Blocking $t0
(sw, 1876, 0, 20, 22, 1718, )(lw, 1108, $t0, 0, 0, 1743, )(sw, 2044, 0, 0, 0, 1745, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(lw, 2476, $t2, 0, 0, 1744, )
Completed 21/22

Clock Cycle 6085:
 Current CPU Blocking $t0
(sw, 1876, 0, 21, 22, 1718, )(lw, 1108, $t0, 0, 0, 1743, )(sw, 2044, 0, 0, 0, 1745, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(lw, 2476, $t2, 0, 0, 1744, )
Completed 22/22
Finished Instruction sw 1876 0 on Line 1718

Clock Cycle 6086:
 Current CPU Blocking $t0
(lw, 1108, $t0, 0, 0, 1743, )(sw, 2044, 0, 0, 0, 1745, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(lw, 2476, $t2, 0, 0, 1744, )
Started lw 1108 $t0 on Line 1743
Completed 1/2

Clock Cycle 6087:
 Current CPU Blocking $t0
(lw, 1108, $t0, 1, 2, 1743, )(sw, 2044, 0, 0, 0, 1745, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(lw, 2476, $t2, 0, 0, 1744, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1108 $t0 on Line 1743

Clock Cycle 6088:
 Current CPU Blocking $t0
(sw, 2044, 0, 0, 0, 1745, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(lw, 2476, $t2, 0, 0, 1744, )
Started sw 2044 0 on Line 1745
Completed 1/2
add$t3,$t3,$t0
$t3 = 1

Clock Cycle 6089:
 Current CPU Blocking 
(sw, 2044, 0, 1, 2, 1745, )(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(lw, 2476, $t2, 0, 0, 1744, )
Completed 2/2
Finished Instruction sw 2044 0 on Line 1745
add$t1,$t1,$t4
$t1 = 841

Clock Cycle 6090:
 Current CPU Blocking 
(sw, 2428, 0, 0, 0, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 924, 0, 0, 0, 1742, )
Started sw 2428 0 on Line 1728
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 292 1 on Line 1748

Clock Cycle 6091:
 Current CPU Blocking 
(sw, 2428, 0, 1, 22, 1728, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 2/22

Clock Cycle 6092:
 Current CPU Blocking $t2
(sw, 2428, 0, 2, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 3/22

Clock Cycle 6093:
 Current CPU Blocking $t2
(sw, 2428, 0, 3, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 4/22

Clock Cycle 6094:
 Current CPU Blocking $t2
(sw, 2428, 0, 4, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 5/22

Clock Cycle 6095:
 Current CPU Blocking $t2
(sw, 2428, 0, 5, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 6/22

Clock Cycle 6096:
 Current CPU Blocking $t2
(sw, 2428, 0, 6, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 7/22

Clock Cycle 6097:
 Current CPU Blocking $t2
(sw, 2428, 0, 7, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 8/22

Clock Cycle 6098:
 Current CPU Blocking $t2
(sw, 2428, 0, 8, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 9/22

Clock Cycle 6099:
 Current CPU Blocking $t2
(sw, 2428, 0, 9, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 10/22

Clock Cycle 6100:
 Current CPU Blocking $t2
(sw, 2428, 0, 10, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 11/22

Clock Cycle 6101:
 Current CPU Blocking $t2
(sw, 2428, 0, 11, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 12/22

Clock Cycle 6102:
 Current CPU Blocking $t2
(sw, 2428, 0, 12, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 13/22

Clock Cycle 6103:
 Current CPU Blocking $t2
(sw, 2428, 0, 13, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 14/22

Clock Cycle 6104:
 Current CPU Blocking $t2
(sw, 2428, 0, 14, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 15/22

Clock Cycle 6105:
 Current CPU Blocking $t2
(sw, 2428, 0, 15, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 16/22

Clock Cycle 6106:
 Current CPU Blocking $t2
(sw, 2428, 0, 16, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 17/22

Clock Cycle 6107:
 Current CPU Blocking $t2
(sw, 2428, 0, 17, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 18/22

Clock Cycle 6108:
 Current CPU Blocking $t2
(sw, 2428, 0, 18, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 19/22

Clock Cycle 6109:
 Current CPU Blocking $t2
(sw, 2428, 0, 19, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 20/22

Clock Cycle 6110:
 Current CPU Blocking $t2
(sw, 2428, 0, 20, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 21/22

Clock Cycle 6111:
 Current CPU Blocking $t2
(sw, 2428, 0, 21, 22, 1728, )(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 22/22
Finished Instruction sw 2428 0 on Line 1728

Clock Cycle 6112:
 Current CPU Blocking $t2
(lw, 2476, $t2, 0, 0, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Started lw 2476 $t2 on Line 1744
Completed 1/2

Clock Cycle 6113:
 Current CPU Blocking $t2
(lw, 2476, $t2, 1, 2, 1744, )(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2476 $t2 on Line 1744

Clock Cycle 6114:
 Current CPU Blocking $t2
(sw, 2096, 1, 0, 0, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Started sw 2096 1 on Line 1733
Completed 1/2
DRAM Request(Read) Issued for lw 1536 $t2 on Line 1749

Clock Cycle 6115:
 Current CPU Blocking 
(sw, 2096, 1, 1, 2, 1733, )(sw, 2244, 841, 0, 0, 1736, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )(lw, 1536, $t2, 0, 0, 1749, )
Completed 2/2
Finished Instruction sw 2096 1 on Line 1733

Clock Cycle 6116:
 Current CPU Blocking $t2
(sw, 2244, 841, 0, 0, 1736, )(lw, 1536, $t2, 0, 0, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Started sw 2244 841 on Line 1736
Completed 1/2

Clock Cycle 6117:
 Current CPU Blocking $t2
(sw, 2244, 841, 1, 2, 1736, )(lw, 1536, $t2, 0, 0, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 2/2
Finished Instruction sw 2244 841 on Line 1736

Clock Cycle 6118:
 Current CPU Blocking $t2
(lw, 1536, $t2, 0, 0, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Started lw 1536 $t2 on Line 1749
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6119:
 Current CPU Blocking $t2
(lw, 1536, $t2, 1, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 2/22

Clock Cycle 6120:
 Current CPU Blocking $t2
(lw, 1536, $t2, 2, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 3/22

Clock Cycle 6121:
 Current CPU Blocking $t2
(lw, 1536, $t2, 3, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 4/22

Clock Cycle 6122:
 Current CPU Blocking $t2
(lw, 1536, $t2, 4, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 5/22

Clock Cycle 6123:
 Current CPU Blocking $t2
(lw, 1536, $t2, 5, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 6/22

Clock Cycle 6124:
 Current CPU Blocking $t2
(lw, 1536, $t2, 6, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 7/22

Clock Cycle 6125:
 Current CPU Blocking $t2
(lw, 1536, $t2, 7, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 8/22

Clock Cycle 6126:
 Current CPU Blocking $t2
(lw, 1536, $t2, 8, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 9/22

Clock Cycle 6127:
 Current CPU Blocking $t2
(lw, 1536, $t2, 9, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 10/22
Memory at 2096 = 1
Memory at 2244 = 841

Clock Cycle 6128:
 Current CPU Blocking $t2
(lw, 1536, $t2, 10, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 11/22

Clock Cycle 6129:
 Current CPU Blocking $t2
(lw, 1536, $t2, 11, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 12/22

Clock Cycle 6130:
 Current CPU Blocking $t2
(lw, 1536, $t2, 12, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 13/22

Clock Cycle 6131:
 Current CPU Blocking $t2
(lw, 1536, $t2, 13, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 14/22

Clock Cycle 6132:
 Current CPU Blocking $t2
(lw, 1536, $t2, 14, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 15/22

Clock Cycle 6133:
 Current CPU Blocking $t2
(lw, 1536, $t2, 15, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 16/22

Clock Cycle 6134:
 Current CPU Blocking $t2
(lw, 1536, $t2, 16, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 17/22

Clock Cycle 6135:
 Current CPU Blocking $t2
(lw, 1536, $t2, 17, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 18/22

Clock Cycle 6136:
 Current CPU Blocking $t2
(lw, 1536, $t2, 18, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 19/22

Clock Cycle 6137:
 Current CPU Blocking $t2
(lw, 1536, $t2, 19, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 20/22

Clock Cycle 6138:
 Current CPU Blocking $t2
(lw, 1536, $t2, 20, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 21/22

Clock Cycle 6139:
 Current CPU Blocking $t2
(lw, 1536, $t2, 21, 22, 1749, )(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1536 $t2 on Line 1749

Clock Cycle 6140:
 Current CPU Blocking $t2
(sw, 924, 0, 0, 0, 1742, )(sw, 292, 1, 0, 0, 1748, )
Started sw 924 0 on Line 1742
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t0,3760
$t2 = 3760

Clock Cycle 6141:
 Current CPU Blocking 
(sw, 924, 0, 1, 12, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 2/12
addi$t0,$t3,1152
$t0 = 1153

Clock Cycle 6142:
 Current CPU Blocking 
(sw, 924, 0, 2, 12, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 3/12
add$t4,$t0,$t1
$t4 = 1994

Clock Cycle 6143:
 Current CPU Blocking 
(sw, 924, 0, 3, 12, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 4/12
slt$t3,$t3,$t4
$t3 = 1

Clock Cycle 6144:
 Current CPU Blocking 
(sw, 924, 0, 4, 12, 1742, )(sw, 292, 1, 0, 0, 1748, )
Completed 5/12
DRAM Request(Write) Issued for sw 3012 1994 on Line 1754

Clock Cycle 6145:
 Current CPU Blocking 
(sw, 924, 0, 5, 12, 1742, )(sw, 292, 1, 0, 0, 1748, )(sw, 3012, 1994, 0, 0, 1754, )
Completed 6/12
addi$t3,$t3,1796
$t3 = 1797

Clock Cycle 6146:
 Current CPU Blocking 
(sw, 924, 0, 6, 12, 1742, )(sw, 292, 1, 0, 0, 1748, )(sw, 3012, 1994, 0, 0, 1754, )
Completed 7/12
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 6147:
 Current CPU Blocking 
(sw, 924, 0, 7, 12, 1742, )(sw, 292, 1, 0, 0, 1748, )(sw, 3012, 1994, 0, 0, 1754, )
Completed 8/12
sub$t2,$t1,$t0
$t2 = -312

Clock Cycle 6148:
 Current CPU Blocking 
(sw, 924, 0, 8, 12, 1742, )(sw, 292, 1, 0, 0, 1748, )(sw, 3012, 1994, 0, 0, 1754, )
Completed 9/12
addi$t1,$t3,3268
$t1 = 3268

Clock Cycle 6149:
 Current CPU Blocking 
(sw, 924, 0, 9, 12, 1742, )(sw, 292, 1, 0, 0, 1748, )(sw, 3012, 1994, 0, 0, 1754, )
Completed 10/12
DRAM Request(Write) Issued for sw 1016 3268 on Line 1759

Clock Cycle 6150:
 Current CPU Blocking 
(sw, 924, 0, 10, 12, 1742, )(sw, 292, 1, 0, 0, 1748, )(sw, 1016, 3268, 0, 0, 1759, )(sw, 3012, 1994, 0, 0, 1754, )
Completed 11/12
DRAM Request(Write) Issued for sw 1328 -312 on Line 1760

Clock Cycle 6151:
 Current CPU Blocking 
(sw, 924, 0, 11, 12, 1742, )(sw, 292, 1, 0, 0, 1748, )(sw, 1016, 3268, 0, 0, 1759, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 12/12
Finished Instruction sw 924 0 on Line 1742
slt$t0,$t0,$t0
$t0 = 0

Clock Cycle 6152:
 Current CPU Blocking 
(sw, 292, 1, 0, 0, 1748, )(sw, 1016, 3268, 0, 0, 1759, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Started sw 292 1 on Line 1748
Completed 1/2
DRAM Request(Read) Issued for lw 3240 $t2 on Line 1762

Clock Cycle 6153:
 Current CPU Blocking 
(sw, 292, 1, 1, 2, 1748, )(sw, 1016, 3268, 0, 0, 1759, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )(lw, 3240, $t2, 0, 0, 1762, )
Completed 2/2
Finished Instruction sw 292 1 on Line 1748

Clock Cycle 6154:
 Current CPU Blocking $t2
(sw, 1016, 3268, 0, 0, 1759, )(lw, 3240, $t2, 0, 0, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Started sw 1016 3268 on Line 1759
Completed 1/2

Clock Cycle 6155:
 Current CPU Blocking $t2
(sw, 1016, 3268, 1, 2, 1759, )(lw, 3240, $t2, 0, 0, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 2/2
Finished Instruction sw 1016 3268 on Line 1759

Clock Cycle 6156:
 Current CPU Blocking $t2
(lw, 3240, $t2, 0, 0, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Started lw 3240 $t2 on Line 1762
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6157:
 Current CPU Blocking $t2
(lw, 3240, $t2, 1, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 2/22

Clock Cycle 6158:
 Current CPU Blocking $t2
(lw, 3240, $t2, 2, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 3/22

Clock Cycle 6159:
 Current CPU Blocking $t2
(lw, 3240, $t2, 3, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 4/22

Clock Cycle 6160:
 Current CPU Blocking $t2
(lw, 3240, $t2, 4, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 5/22

Clock Cycle 6161:
 Current CPU Blocking $t2
(lw, 3240, $t2, 5, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 6/22

Clock Cycle 6162:
 Current CPU Blocking $t2
(lw, 3240, $t2, 6, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 7/22

Clock Cycle 6163:
 Current CPU Blocking $t2
(lw, 3240, $t2, 7, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 8/22

Clock Cycle 6164:
 Current CPU Blocking $t2
(lw, 3240, $t2, 8, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 9/22

Clock Cycle 6165:
 Current CPU Blocking $t2
(lw, 3240, $t2, 9, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 10/22
Memory at 292 = 1
Memory at 1016 = 3268

Clock Cycle 6166:
 Current CPU Blocking $t2
(lw, 3240, $t2, 10, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 11/22

Clock Cycle 6167:
 Current CPU Blocking $t2
(lw, 3240, $t2, 11, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 12/22

Clock Cycle 6168:
 Current CPU Blocking $t2
(lw, 3240, $t2, 12, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 13/22

Clock Cycle 6169:
 Current CPU Blocking $t2
(lw, 3240, $t2, 13, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 14/22

Clock Cycle 6170:
 Current CPU Blocking $t2
(lw, 3240, $t2, 14, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 15/22

Clock Cycle 6171:
 Current CPU Blocking $t2
(lw, 3240, $t2, 15, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 16/22

Clock Cycle 6172:
 Current CPU Blocking $t2
(lw, 3240, $t2, 16, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 17/22

Clock Cycle 6173:
 Current CPU Blocking $t2
(lw, 3240, $t2, 17, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 18/22

Clock Cycle 6174:
 Current CPU Blocking $t2
(lw, 3240, $t2, 18, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 19/22

Clock Cycle 6175:
 Current CPU Blocking $t2
(lw, 3240, $t2, 19, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 20/22

Clock Cycle 6176:
 Current CPU Blocking $t2
(lw, 3240, $t2, 20, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 21/22

Clock Cycle 6177:
 Current CPU Blocking $t2
(lw, 3240, $t2, 21, 22, 1762, )(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3240 $t2 on Line 1762

Clock Cycle 6178:
 Current CPU Blocking $t2
(sw, 3012, 1994, 0, 0, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Started sw 3012 1994 on Line 1754
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t2,$t0,$t1
$t2 = -3268

Clock Cycle 6179:
 Current CPU Blocking 
(sw, 3012, 1994, 1, 12, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 2/12
add$t0,$t2,$t0
$t0 = -3268

Clock Cycle 6180:
 Current CPU Blocking 
(sw, 3012, 1994, 2, 12, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 3/12
mul$t4,$t4,$t4
$t4 = 3976036

Clock Cycle 6181:
 Current CPU Blocking 
(sw, 3012, 1994, 3, 12, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 4/12
mul$t4,$t1,$t0
$t4 = -10679824

Clock Cycle 6182:
 Current CPU Blocking 
(sw, 3012, 1994, 4, 12, 1754, )(sw, 1328, -312, 0, 0, 1760, )
Completed 5/12
DRAM Request(Write) Issued for sw 3864 0 on Line 1767

Clock Cycle 6183:
 Current CPU Blocking 
(sw, 3012, 1994, 5, 12, 1754, )(sw, 1328, -312, 0, 0, 1760, )(sw, 3864, 0, 0, 0, 1767, )
Completed 6/12
DRAM Request(Write) Issued for sw 3456 3268 on Line 1768

Clock Cycle 6184:
 Current CPU Blocking 
(sw, 3012, 1994, 6, 12, 1754, )(sw, 1328, -312, 0, 0, 1760, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )
Completed 7/12
mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 6185:
 Current CPU Blocking 
(sw, 3012, 1994, 7, 12, 1754, )(sw, 1328, -312, 0, 0, 1760, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )
Completed 8/12
add$t1,$t0,$t0
$t1 = -6536

Clock Cycle 6186:
 Current CPU Blocking 
(sw, 3012, 1994, 8, 12, 1754, )(sw, 1328, -312, 0, 0, 1760, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )
Completed 9/12
DRAM Request(Read) Issued for lw 1684 $t1 on Line 1771

Clock Cycle 6187:
 Current CPU Blocking 
(sw, 3012, 1994, 9, 12, 1754, )(sw, 1328, -312, 0, 0, 1760, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 1684, $t1, 0, 0, 1771, )
Completed 10/12
add$t0,$t3,$t3
$t0 = 0

Clock Cycle 6188:
 Current CPU Blocking 
(sw, 3012, 1994, 10, 12, 1754, )(sw, 1328, -312, 0, 0, 1760, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 1684, $t1, 0, 0, 1771, )
Completed 11/12
DRAM Request(Read) Issued for lw 960 $t4 on Line 1773

Clock Cycle 6189:
 Current CPU Blocking 
(sw, 3012, 1994, 11, 12, 1754, )(sw, 1328, -312, 0, 0, 1760, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 1684, $t1, 0, 0, 1771, )(lw, 960, $t4, 0, 0, 1773, )
Completed 12/12
Finished Instruction sw 3012 1994 on Line 1754

Clock Cycle 6190:
 Current CPU Blocking $t1
(sw, 1328, -312, 0, 0, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Started sw 1328 -312 on Line 1760
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6191:
 Current CPU Blocking $t1
(sw, 1328, -312, 1, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 2/22

Clock Cycle 6192:
 Current CPU Blocking $t1
(sw, 1328, -312, 2, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 3/22

Clock Cycle 6193:
 Current CPU Blocking $t1
(sw, 1328, -312, 3, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 4/22

Clock Cycle 6194:
 Current CPU Blocking $t1
(sw, 1328, -312, 4, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 5/22

Clock Cycle 6195:
 Current CPU Blocking $t1
(sw, 1328, -312, 5, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 6/22

Clock Cycle 6196:
 Current CPU Blocking $t1
(sw, 1328, -312, 6, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 7/22

Clock Cycle 6197:
 Current CPU Blocking $t1
(sw, 1328, -312, 7, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 8/22

Clock Cycle 6198:
 Current CPU Blocking $t1
(sw, 1328, -312, 8, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 9/22

Clock Cycle 6199:
 Current CPU Blocking $t1
(sw, 1328, -312, 9, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 10/22
Memory at 3012 = 1994

Clock Cycle 6200:
 Current CPU Blocking $t1
(sw, 1328, -312, 10, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 11/22

Clock Cycle 6201:
 Current CPU Blocking $t1
(sw, 1328, -312, 11, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 12/22

Clock Cycle 6202:
 Current CPU Blocking $t1
(sw, 1328, -312, 12, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 13/22

Clock Cycle 6203:
 Current CPU Blocking $t1
(sw, 1328, -312, 13, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 14/22

Clock Cycle 6204:
 Current CPU Blocking $t1
(sw, 1328, -312, 14, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 15/22

Clock Cycle 6205:
 Current CPU Blocking $t1
(sw, 1328, -312, 15, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 16/22

Clock Cycle 6206:
 Current CPU Blocking $t1
(sw, 1328, -312, 16, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 17/22

Clock Cycle 6207:
 Current CPU Blocking $t1
(sw, 1328, -312, 17, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 18/22

Clock Cycle 6208:
 Current CPU Blocking $t1
(sw, 1328, -312, 18, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 19/22

Clock Cycle 6209:
 Current CPU Blocking $t1
(sw, 1328, -312, 19, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 20/22

Clock Cycle 6210:
 Current CPU Blocking $t1
(sw, 1328, -312, 20, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 21/22

Clock Cycle 6211:
 Current CPU Blocking $t1
(sw, 1328, -312, 21, 22, 1760, )(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 22/22
Finished Instruction sw 1328 -312 on Line 1760

Clock Cycle 6212:
 Current CPU Blocking $t1
(lw, 1684, $t1, 0, 0, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Started lw 1684 $t1 on Line 1771
Completed 1/2

Clock Cycle 6213:
 Current CPU Blocking $t1
(lw, 1684, $t1, 1, 2, 1771, )(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1684 $t1 on Line 1771

Clock Cycle 6214:
 Current CPU Blocking $t1
(sw, 3864, 0, 0, 0, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Started sw 3864 0 on Line 1767
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
add$t2,$t1,$t2
$t2 = -3268

Clock Cycle 6215:
 Current CPU Blocking 
(sw, 3864, 0, 1, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 2/22

Clock Cycle 6216:
 Current CPU Blocking $t4
(sw, 3864, 0, 2, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 3/22

Clock Cycle 6217:
 Current CPU Blocking $t4
(sw, 3864, 0, 3, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 4/22

Clock Cycle 6218:
 Current CPU Blocking $t4
(sw, 3864, 0, 4, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 5/22

Clock Cycle 6219:
 Current CPU Blocking $t4
(sw, 3864, 0, 5, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 6/22

Clock Cycle 6220:
 Current CPU Blocking $t4
(sw, 3864, 0, 6, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 7/22

Clock Cycle 6221:
 Current CPU Blocking $t4
(sw, 3864, 0, 7, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 8/22

Clock Cycle 6222:
 Current CPU Blocking $t4
(sw, 3864, 0, 8, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 9/22

Clock Cycle 6223:
 Current CPU Blocking $t4
(sw, 3864, 0, 9, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 10/22
Memory at 1328 = -312

Clock Cycle 6224:
 Current CPU Blocking $t4
(sw, 3864, 0, 10, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 11/22

Clock Cycle 6225:
 Current CPU Blocking $t4
(sw, 3864, 0, 11, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 12/22

Clock Cycle 6226:
 Current CPU Blocking $t4
(sw, 3864, 0, 12, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 13/22

Clock Cycle 6227:
 Current CPU Blocking $t4
(sw, 3864, 0, 13, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 14/22

Clock Cycle 6228:
 Current CPU Blocking $t4
(sw, 3864, 0, 14, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 15/22

Clock Cycle 6229:
 Current CPU Blocking $t4
(sw, 3864, 0, 15, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 16/22

Clock Cycle 6230:
 Current CPU Blocking $t4
(sw, 3864, 0, 16, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 17/22

Clock Cycle 6231:
 Current CPU Blocking $t4
(sw, 3864, 0, 17, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 18/22

Clock Cycle 6232:
 Current CPU Blocking $t4
(sw, 3864, 0, 18, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 19/22

Clock Cycle 6233:
 Current CPU Blocking $t4
(sw, 3864, 0, 19, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 20/22

Clock Cycle 6234:
 Current CPU Blocking $t4
(sw, 3864, 0, 20, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 21/22

Clock Cycle 6235:
 Current CPU Blocking $t4
(sw, 3864, 0, 21, 22, 1767, )(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 22/22
Finished Instruction sw 3864 0 on Line 1767

Clock Cycle 6236:
 Current CPU Blocking $t4
(sw, 3456, 3268, 0, 0, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Started sw 3456 3268 on Line 1768
Completed 1/2

Clock Cycle 6237:
 Current CPU Blocking $t4
(sw, 3456, 3268, 1, 2, 1768, )(lw, 960, $t4, 0, 0, 1773, )
Completed 2/2
Finished Instruction sw 3456 3268 on Line 1768

Clock Cycle 6238:
 Current CPU Blocking $t4
(lw, 960, $t4, 0, 0, 1773, )
Started lw 960 $t4 on Line 1773
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6239:
 Current CPU Blocking $t4
(lw, 960, $t4, 1, 22, 1773, )
Completed 2/22

Clock Cycle 6240:
 Current CPU Blocking $t4
(lw, 960, $t4, 2, 22, 1773, )
Completed 3/22

Clock Cycle 6241:
 Current CPU Blocking $t4
(lw, 960, $t4, 3, 22, 1773, )
Completed 4/22

Clock Cycle 6242:
 Current CPU Blocking $t4
(lw, 960, $t4, 4, 22, 1773, )
Completed 5/22

Clock Cycle 6243:
 Current CPU Blocking $t4
(lw, 960, $t4, 5, 22, 1773, )
Completed 6/22

Clock Cycle 6244:
 Current CPU Blocking $t4
(lw, 960, $t4, 6, 22, 1773, )
Completed 7/22

Clock Cycle 6245:
 Current CPU Blocking $t4
(lw, 960, $t4, 7, 22, 1773, )
Completed 8/22

Clock Cycle 6246:
 Current CPU Blocking $t4
(lw, 960, $t4, 8, 22, 1773, )
Completed 9/22

Clock Cycle 6247:
 Current CPU Blocking $t4
(lw, 960, $t4, 9, 22, 1773, )
Completed 10/22
Memory at 3456 = 3268

Clock Cycle 6248:
 Current CPU Blocking $t4
(lw, 960, $t4, 10, 22, 1773, )
Completed 11/22

Clock Cycle 6249:
 Current CPU Blocking $t4
(lw, 960, $t4, 11, 22, 1773, )
Completed 12/22

Clock Cycle 6250:
 Current CPU Blocking $t4
(lw, 960, $t4, 12, 22, 1773, )
Completed 13/22

Clock Cycle 6251:
 Current CPU Blocking $t4
(lw, 960, $t4, 13, 22, 1773, )
Completed 14/22

Clock Cycle 6252:
 Current CPU Blocking $t4
(lw, 960, $t4, 14, 22, 1773, )
Completed 15/22

Clock Cycle 6253:
 Current CPU Blocking $t4
(lw, 960, $t4, 15, 22, 1773, )
Completed 16/22

Clock Cycle 6254:
 Current CPU Blocking $t4
(lw, 960, $t4, 16, 22, 1773, )
Completed 17/22

Clock Cycle 6255:
 Current CPU Blocking $t4
(lw, 960, $t4, 17, 22, 1773, )
Completed 18/22

Clock Cycle 6256:
 Current CPU Blocking $t4
(lw, 960, $t4, 18, 22, 1773, )
Completed 19/22

Clock Cycle 6257:
 Current CPU Blocking $t4
(lw, 960, $t4, 19, 22, 1773, )
Completed 20/22

Clock Cycle 6258:
 Current CPU Blocking $t4
(lw, 960, $t4, 20, 22, 1773, )
Completed 21/22

Clock Cycle 6259:
 Current CPU Blocking $t4
(lw, 960, $t4, 21, 22, 1773, )
Completed 22/22
$t4 = 0
Finished Instruction lw 960 $t4 on Line 1773

Clock Cycle 6260:
 Current CPU Blocking $t4

sub$t3,$t0,$t4
$t3 = 0

Clock Cycle 6261:
 Current CPU Blocking 

sub$t3,$t1,$t4
$t3 = 0

Clock Cycle 6262:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1916 $t0 on Line 1777

Clock Cycle 6263:
 Current CPU Blocking 
(lw, 1916, $t0, 0, 0, 1777, )
Started lw 1916 $t0 on Line 1777
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6264:
 Current CPU Blocking $t0
(lw, 1916, $t0, 1, 12, 1777, )
Completed 2/12

Clock Cycle 6265:
 Current CPU Blocking $t0
(lw, 1916, $t0, 2, 12, 1777, )
Completed 3/12

Clock Cycle 6266:
 Current CPU Blocking $t0
(lw, 1916, $t0, 3, 12, 1777, )
Completed 4/12

Clock Cycle 6267:
 Current CPU Blocking $t0
(lw, 1916, $t0, 4, 12, 1777, )
Completed 5/12

Clock Cycle 6268:
 Current CPU Blocking $t0
(lw, 1916, $t0, 5, 12, 1777, )
Completed 6/12

Clock Cycle 6269:
 Current CPU Blocking $t0
(lw, 1916, $t0, 6, 12, 1777, )
Completed 7/12

Clock Cycle 6270:
 Current CPU Blocking $t0
(lw, 1916, $t0, 7, 12, 1777, )
Completed 8/12

Clock Cycle 6271:
 Current CPU Blocking $t0
(lw, 1916, $t0, 8, 12, 1777, )
Completed 9/12

Clock Cycle 6272:
 Current CPU Blocking $t0
(lw, 1916, $t0, 9, 12, 1777, )
Completed 10/12

Clock Cycle 6273:
 Current CPU Blocking $t0
(lw, 1916, $t0, 10, 12, 1777, )
Completed 11/12

Clock Cycle 6274:
 Current CPU Blocking $t0
(lw, 1916, $t0, 11, 12, 1777, )
Completed 12/12
$t0 = 0
Finished Instruction lw 1916 $t0 on Line 1777

Clock Cycle 6275:
 Current CPU Blocking $t0

slt$t1,$t0,$t3
$t1 = 0

Clock Cycle 6276:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 212 $t0 on Line 1779

Clock Cycle 6277:
 Current CPU Blocking 
(lw, 212, $t0, 0, 0, 1779, )
Started lw 212 $t0 on Line 1779
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3256 0 on Line 1780

Clock Cycle 6278:
 Current CPU Blocking 
(lw, 212, $t0, 1, 12, 1779, )(sw, 3256, 0, 0, 0, 1780, )
Completed 2/12

Clock Cycle 6279:
 Current CPU Blocking $t0
(lw, 212, $t0, 2, 12, 1779, )(sw, 3256, 0, 0, 0, 1780, )
Completed 3/12

Clock Cycle 6280:
 Current CPU Blocking $t0
(lw, 212, $t0, 3, 12, 1779, )(sw, 3256, 0, 0, 0, 1780, )
Completed 4/12

Clock Cycle 6281:
 Current CPU Blocking $t0
(lw, 212, $t0, 4, 12, 1779, )(sw, 3256, 0, 0, 0, 1780, )
Completed 5/12

Clock Cycle 6282:
 Current CPU Blocking $t0
(lw, 212, $t0, 5, 12, 1779, )(sw, 3256, 0, 0, 0, 1780, )
Completed 6/12

Clock Cycle 6283:
 Current CPU Blocking $t0
(lw, 212, $t0, 6, 12, 1779, )(sw, 3256, 0, 0, 0, 1780, )
Completed 7/12

Clock Cycle 6284:
 Current CPU Blocking $t0
(lw, 212, $t0, 7, 12, 1779, )(sw, 3256, 0, 0, 0, 1780, )
Completed 8/12

Clock Cycle 6285:
 Current CPU Blocking $t0
(lw, 212, $t0, 8, 12, 1779, )(sw, 3256, 0, 0, 0, 1780, )
Completed 9/12

Clock Cycle 6286:
 Current CPU Blocking $t0
(lw, 212, $t0, 9, 12, 1779, )(sw, 3256, 0, 0, 0, 1780, )
Completed 10/12

Clock Cycle 6287:
 Current CPU Blocking $t0
(lw, 212, $t0, 10, 12, 1779, )(sw, 3256, 0, 0, 0, 1780, )
Completed 11/12

Clock Cycle 6288:
 Current CPU Blocking $t0
(lw, 212, $t0, 11, 12, 1779, )(sw, 3256, 0, 0, 0, 1780, )
Completed 12/12
$t0 = 0
Finished Instruction lw 212 $t0 on Line 1779

Clock Cycle 6289:
 Current CPU Blocking $t0
(sw, 3256, 0, 0, 0, 1780, )
Started sw 3256 0 on Line 1780
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul$t1,$t0,$t2
$t1 = 0

Clock Cycle 6290:
 Current CPU Blocking 
(sw, 3256, 0, 1, 12, 1780, )
Completed 2/12
DRAM Request(Write) Issued for sw 3500 -3268 on Line 1782

Clock Cycle 6291:
 Current CPU Blocking 
(sw, 3256, 0, 2, 12, 1780, )(sw, 3500, -3268, 0, 0, 1782, )
Completed 3/12
addi$t3,$t2,2836
$t3 = -432

Clock Cycle 6292:
 Current CPU Blocking 
(sw, 3256, 0, 3, 12, 1780, )(sw, 3500, -3268, 0, 0, 1782, )
Completed 4/12
mul$t3,$t0,$t0
$t3 = 0

Clock Cycle 6293:
 Current CPU Blocking 
(sw, 3256, 0, 4, 12, 1780, )(sw, 3500, -3268, 0, 0, 1782, )
Completed 5/12
slt$t1,$t3,$t2
$t1 = 0

Clock Cycle 6294:
 Current CPU Blocking 
(sw, 3256, 0, 5, 12, 1780, )(sw, 3500, -3268, 0, 0, 1782, )
Completed 6/12
addi$t3,$t1,3464
$t3 = 3464

Clock Cycle 6295:
 Current CPU Blocking 
(sw, 3256, 0, 6, 12, 1780, )(sw, 3500, -3268, 0, 0, 1782, )
Completed 7/12
DRAM Request(Read) Issued for lw 3388 $t1 on Line 1787

Clock Cycle 6296:
 Current CPU Blocking 
(sw, 3256, 0, 7, 12, 1780, )(sw, 3500, -3268, 0, 0, 1782, )(lw, 3388, $t1, 0, 0, 1787, )
Completed 8/12

Clock Cycle 6297:
 Current CPU Blocking $t1
(sw, 3256, 0, 8, 12, 1780, )(lw, 3388, $t1, 0, 0, 1787, )(sw, 3500, -3268, 0, 0, 1782, )
Completed 9/12

Clock Cycle 6298:
 Current CPU Blocking $t1
(sw, 3256, 0, 9, 12, 1780, )(lw, 3388, $t1, 0, 0, 1787, )(sw, 3500, -3268, 0, 0, 1782, )
Completed 10/12

Clock Cycle 6299:
 Current CPU Blocking $t1
(sw, 3256, 0, 10, 12, 1780, )(lw, 3388, $t1, 0, 0, 1787, )(sw, 3500, -3268, 0, 0, 1782, )
Completed 11/12

Clock Cycle 6300:
 Current CPU Blocking $t1
(sw, 3256, 0, 11, 12, 1780, )(lw, 3388, $t1, 0, 0, 1787, )(sw, 3500, -3268, 0, 0, 1782, )
Completed 12/12
Finished Instruction sw 3256 0 on Line 1780

Clock Cycle 6301:
 Current CPU Blocking $t1
(lw, 3388, $t1, 0, 0, 1787, )(sw, 3500, -3268, 0, 0, 1782, )
Started lw 3388 $t1 on Line 1787
Completed 1/2

Clock Cycle 6302:
 Current CPU Blocking $t1
(lw, 3388, $t1, 1, 2, 1787, )(sw, 3500, -3268, 0, 0, 1782, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3388 $t1 on Line 1787

Clock Cycle 6303:
 Current CPU Blocking $t1
(sw, 3500, -3268, 0, 0, 1782, )
Started sw 3500 -3268 on Line 1782
Completed 1/2
add$t1,$t0,$t0
$t1 = 0

Clock Cycle 6304:
 Current CPU Blocking 
(sw, 3500, -3268, 1, 2, 1782, )
Completed 2/2
Finished Instruction sw 3500 -3268 on Line 1782
slt$t0,$t2,$t0
$t0 = 1

Clock Cycle 6305:
 Current CPU Blocking 

addi$t3,$t1,1268
$t3 = 1268

Clock Cycle 6306:
 Current CPU Blocking 

addi$t1,$t2,3856
$t1 = 588

Clock Cycle 6307:
 Current CPU Blocking 

slt$t4,$t0,$t3
$t4 = 1

Clock Cycle 6308:
 Current CPU Blocking 

slt$t1,$t4,$t3
$t1 = 1

Clock Cycle 6309:
 Current CPU Blocking 

mul$t0,$t1,$t1
$t0 = 1

Clock Cycle 6310:
 Current CPU Blocking 

slt$t1,$t2,$t1
$t1 = 1

Clock Cycle 6311:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2908 $t4 on Line 1796

Clock Cycle 6312:
 Current CPU Blocking 
(lw, 2908, $t4, 0, 0, 1796, )
Started lw 2908 $t4 on Line 1796
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 632 1 on Line 1797

Clock Cycle 6313:
 Current CPU Blocking 
(lw, 2908, $t4, 1, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 2/22

Clock Cycle 6314:
 Current CPU Blocking $t4
(lw, 2908, $t4, 2, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 3/22

Clock Cycle 6315:
 Current CPU Blocking $t4
(lw, 2908, $t4, 3, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 4/22

Clock Cycle 6316:
 Current CPU Blocking $t4
(lw, 2908, $t4, 4, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 5/22

Clock Cycle 6317:
 Current CPU Blocking $t4
(lw, 2908, $t4, 5, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 6/22

Clock Cycle 6318:
 Current CPU Blocking $t4
(lw, 2908, $t4, 6, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 7/22

Clock Cycle 6319:
 Current CPU Blocking $t4
(lw, 2908, $t4, 7, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 8/22

Clock Cycle 6320:
 Current CPU Blocking $t4
(lw, 2908, $t4, 8, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 9/22

Clock Cycle 6321:
 Current CPU Blocking $t4
(lw, 2908, $t4, 9, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 10/22
Memory at 3500 = -3268

Clock Cycle 6322:
 Current CPU Blocking $t4
(lw, 2908, $t4, 10, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 11/22

Clock Cycle 6323:
 Current CPU Blocking $t4
(lw, 2908, $t4, 11, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 12/22

Clock Cycle 6324:
 Current CPU Blocking $t4
(lw, 2908, $t4, 12, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 13/22

Clock Cycle 6325:
 Current CPU Blocking $t4
(lw, 2908, $t4, 13, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 14/22

Clock Cycle 6326:
 Current CPU Blocking $t4
(lw, 2908, $t4, 14, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 15/22

Clock Cycle 6327:
 Current CPU Blocking $t4
(lw, 2908, $t4, 15, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 16/22

Clock Cycle 6328:
 Current CPU Blocking $t4
(lw, 2908, $t4, 16, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 17/22

Clock Cycle 6329:
 Current CPU Blocking $t4
(lw, 2908, $t4, 17, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 18/22

Clock Cycle 6330:
 Current CPU Blocking $t4
(lw, 2908, $t4, 18, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 19/22

Clock Cycle 6331:
 Current CPU Blocking $t4
(lw, 2908, $t4, 19, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 20/22

Clock Cycle 6332:
 Current CPU Blocking $t4
(lw, 2908, $t4, 20, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 21/22

Clock Cycle 6333:
 Current CPU Blocking $t4
(lw, 2908, $t4, 21, 22, 1796, )(sw, 632, 1, 0, 0, 1797, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2908 $t4 on Line 1796

Clock Cycle 6334:
 Current CPU Blocking $t4
(sw, 632, 1, 0, 0, 1797, )
Started sw 632 1 on Line 1797
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3184 0 on Line 1798

Clock Cycle 6335:
 Current CPU Blocking 
(sw, 632, 1, 1, 12, 1797, )(sw, 3184, 0, 0, 0, 1798, )
Completed 2/12
add$t4,$t3,$t4
$t4 = 1268

Clock Cycle 6336:
 Current CPU Blocking 
(sw, 632, 1, 2, 12, 1797, )(sw, 3184, 0, 0, 0, 1798, )
Completed 3/12
mul$t4,$t3,$t1
$t4 = 1268

Clock Cycle 6337:
 Current CPU Blocking 
(sw, 632, 1, 3, 12, 1797, )(sw, 3184, 0, 0, 0, 1798, )
Completed 4/12
mul$t3,$t2,$t4
$t3 = -4143824

Clock Cycle 6338:
 Current CPU Blocking 
(sw, 632, 1, 4, 12, 1797, )(sw, 3184, 0, 0, 0, 1798, )
Completed 5/12
DRAM Request(Read) Issued for lw 544 $t2 on Line 1802

Clock Cycle 6339:
 Current CPU Blocking 
(sw, 632, 1, 5, 12, 1797, )(lw, 544, $t2, 0, 0, 1802, )(sw, 3184, 0, 0, 0, 1798, )
Completed 6/12

Clock Cycle 6340:
 Current CPU Blocking $t2
(sw, 632, 1, 6, 12, 1797, )(lw, 544, $t2, 0, 0, 1802, )(sw, 3184, 0, 0, 0, 1798, )
Completed 7/12

Clock Cycle 6341:
 Current CPU Blocking $t2
(sw, 632, 1, 7, 12, 1797, )(lw, 544, $t2, 0, 0, 1802, )(sw, 3184, 0, 0, 0, 1798, )
Completed 8/12

Clock Cycle 6342:
 Current CPU Blocking $t2
(sw, 632, 1, 8, 12, 1797, )(lw, 544, $t2, 0, 0, 1802, )(sw, 3184, 0, 0, 0, 1798, )
Completed 9/12

Clock Cycle 6343:
 Current CPU Blocking $t2
(sw, 632, 1, 9, 12, 1797, )(lw, 544, $t2, 0, 0, 1802, )(sw, 3184, 0, 0, 0, 1798, )
Completed 10/12

Clock Cycle 6344:
 Current CPU Blocking $t2
(sw, 632, 1, 10, 12, 1797, )(lw, 544, $t2, 0, 0, 1802, )(sw, 3184, 0, 0, 0, 1798, )
Completed 11/12

Clock Cycle 6345:
 Current CPU Blocking $t2
(sw, 632, 1, 11, 12, 1797, )(lw, 544, $t2, 0, 0, 1802, )(sw, 3184, 0, 0, 0, 1798, )
Completed 12/12
Finished Instruction sw 632 1 on Line 1797

Clock Cycle 6346:
 Current CPU Blocking $t2
(lw, 544, $t2, 0, 0, 1802, )(sw, 3184, 0, 0, 0, 1798, )
Started lw 544 $t2 on Line 1802
Completed 1/2

Clock Cycle 6347:
 Current CPU Blocking $t2
(lw, 544, $t2, 1, 2, 1802, )(sw, 3184, 0, 0, 0, 1798, )
Completed 2/2
$t2 = 0
Finished Instruction lw 544 $t2 on Line 1802

Clock Cycle 6348:
 Current CPU Blocking $t2
(sw, 3184, 0, 0, 0, 1798, )
Started sw 3184 0 on Line 1798
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
slt$t2,$t0,$t2
$t2 = 0

Clock Cycle 6349:
 Current CPU Blocking 
(sw, 3184, 0, 1, 22, 1798, )
Completed 2/22
DRAM Request(Read) Issued for lw 3064 $t4 on Line 1804

Clock Cycle 6350:
 Current CPU Blocking 
(sw, 3184, 0, 2, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )
Completed 3/22
DRAM Request(Read) Issued for lw 2960 $t1 on Line 1805

Clock Cycle 6351:
 Current CPU Blocking 
(sw, 3184, 0, 3, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 4/22

Clock Cycle 6352:
 Current CPU Blocking $t1
(sw, 3184, 0, 4, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 5/22

Clock Cycle 6353:
 Current CPU Blocking $t1
(sw, 3184, 0, 5, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 6/22

Clock Cycle 6354:
 Current CPU Blocking $t1
(sw, 3184, 0, 6, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 7/22

Clock Cycle 6355:
 Current CPU Blocking $t1
(sw, 3184, 0, 7, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 8/22

Clock Cycle 6356:
 Current CPU Blocking $t1
(sw, 3184, 0, 8, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 9/22

Clock Cycle 6357:
 Current CPU Blocking $t1
(sw, 3184, 0, 9, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 10/22
Memory at 632 = 1

Clock Cycle 6358:
 Current CPU Blocking $t1
(sw, 3184, 0, 10, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 11/22

Clock Cycle 6359:
 Current CPU Blocking $t1
(sw, 3184, 0, 11, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 12/22

Clock Cycle 6360:
 Current CPU Blocking $t1
(sw, 3184, 0, 12, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 13/22

Clock Cycle 6361:
 Current CPU Blocking $t1
(sw, 3184, 0, 13, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 14/22

Clock Cycle 6362:
 Current CPU Blocking $t1
(sw, 3184, 0, 14, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 15/22

Clock Cycle 6363:
 Current CPU Blocking $t1
(sw, 3184, 0, 15, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 16/22

Clock Cycle 6364:
 Current CPU Blocking $t1
(sw, 3184, 0, 16, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 17/22

Clock Cycle 6365:
 Current CPU Blocking $t1
(sw, 3184, 0, 17, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 18/22

Clock Cycle 6366:
 Current CPU Blocking $t1
(sw, 3184, 0, 18, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 19/22

Clock Cycle 6367:
 Current CPU Blocking $t1
(sw, 3184, 0, 19, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 20/22

Clock Cycle 6368:
 Current CPU Blocking $t1
(sw, 3184, 0, 20, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 21/22

Clock Cycle 6369:
 Current CPU Blocking $t1
(sw, 3184, 0, 21, 22, 1798, )(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 22/22
Finished Instruction sw 3184 0 on Line 1798

Clock Cycle 6370:
 Current CPU Blocking $t1
(lw, 3064, $t4, 0, 0, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Started lw 3064 $t4 on Line 1804
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6371:
 Current CPU Blocking $t1
(lw, 3064, $t4, 1, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 2/22

Clock Cycle 6372:
 Current CPU Blocking $t1
(lw, 3064, $t4, 2, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 3/22

Clock Cycle 6373:
 Current CPU Blocking $t1
(lw, 3064, $t4, 3, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 4/22

Clock Cycle 6374:
 Current CPU Blocking $t1
(lw, 3064, $t4, 4, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 5/22

Clock Cycle 6375:
 Current CPU Blocking $t1
(lw, 3064, $t4, 5, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 6/22

Clock Cycle 6376:
 Current CPU Blocking $t1
(lw, 3064, $t4, 6, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 7/22

Clock Cycle 6377:
 Current CPU Blocking $t1
(lw, 3064, $t4, 7, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 8/22

Clock Cycle 6378:
 Current CPU Blocking $t1
(lw, 3064, $t4, 8, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 9/22

Clock Cycle 6379:
 Current CPU Blocking $t1
(lw, 3064, $t4, 9, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 10/22

Clock Cycle 6380:
 Current CPU Blocking $t1
(lw, 3064, $t4, 10, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 11/22

Clock Cycle 6381:
 Current CPU Blocking $t1
(lw, 3064, $t4, 11, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 12/22

Clock Cycle 6382:
 Current CPU Blocking $t1
(lw, 3064, $t4, 12, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 13/22

Clock Cycle 6383:
 Current CPU Blocking $t1
(lw, 3064, $t4, 13, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 14/22

Clock Cycle 6384:
 Current CPU Blocking $t1
(lw, 3064, $t4, 14, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 15/22

Clock Cycle 6385:
 Current CPU Blocking $t1
(lw, 3064, $t4, 15, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 16/22

Clock Cycle 6386:
 Current CPU Blocking $t1
(lw, 3064, $t4, 16, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 17/22

Clock Cycle 6387:
 Current CPU Blocking $t1
(lw, 3064, $t4, 17, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 18/22

Clock Cycle 6388:
 Current CPU Blocking $t1
(lw, 3064, $t4, 18, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 19/22

Clock Cycle 6389:
 Current CPU Blocking $t1
(lw, 3064, $t4, 19, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 20/22

Clock Cycle 6390:
 Current CPU Blocking $t1
(lw, 3064, $t4, 20, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 21/22

Clock Cycle 6391:
 Current CPU Blocking $t1
(lw, 3064, $t4, 21, 22, 1804, )(lw, 2960, $t1, 0, 0, 1805, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3064 $t4 on Line 1804

Clock Cycle 6392:
 Current CPU Blocking $t1
(lw, 2960, $t1, 0, 0, 1805, )
Started lw 2960 $t1 on Line 1805
Completed 1/2

Clock Cycle 6393:
 Current CPU Blocking $t1
(lw, 2960, $t1, 1, 2, 1805, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2960 $t1 on Line 1805

Clock Cycle 6394:
 Current CPU Blocking $t1

DRAM Request(Write) Issued for sw 428 0 on Line 1806

Clock Cycle 6395:
 Current CPU Blocking 
(sw, 428, 0, 0, 0, 1806, )
Started sw 428 0 on Line 1806
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1860 $t0 on Line 1807

Clock Cycle 6396:
 Current CPU Blocking 
(sw, 428, 0, 1, 12, 1806, )(lw, 1860, $t0, 0, 0, 1807, )
Completed 2/12
addi$t2,$t1,3916
$t2 = 3916

Clock Cycle 6397:
 Current CPU Blocking 
(sw, 428, 0, 2, 12, 1806, )(lw, 1860, $t0, 0, 0, 1807, )
Completed 3/12

Clock Cycle 6398:
 Current CPU Blocking $t0
(sw, 428, 0, 3, 12, 1806, )(lw, 1860, $t0, 0, 0, 1807, )
Completed 4/12

Clock Cycle 6399:
 Current CPU Blocking $t0
(sw, 428, 0, 4, 12, 1806, )(lw, 1860, $t0, 0, 0, 1807, )
Completed 5/12

Clock Cycle 6400:
 Current CPU Blocking $t0
(sw, 428, 0, 5, 12, 1806, )(lw, 1860, $t0, 0, 0, 1807, )
Completed 6/12

Clock Cycle 6401:
 Current CPU Blocking $t0
(sw, 428, 0, 6, 12, 1806, )(lw, 1860, $t0, 0, 0, 1807, )
Completed 7/12

Clock Cycle 6402:
 Current CPU Blocking $t0
(sw, 428, 0, 7, 12, 1806, )(lw, 1860, $t0, 0, 0, 1807, )
Completed 8/12

Clock Cycle 6403:
 Current CPU Blocking $t0
(sw, 428, 0, 8, 12, 1806, )(lw, 1860, $t0, 0, 0, 1807, )
Completed 9/12

Clock Cycle 6404:
 Current CPU Blocking $t0
(sw, 428, 0, 9, 12, 1806, )(lw, 1860, $t0, 0, 0, 1807, )
Completed 10/12

Clock Cycle 6405:
 Current CPU Blocking $t0
(sw, 428, 0, 10, 12, 1806, )(lw, 1860, $t0, 0, 0, 1807, )
Completed 11/12

Clock Cycle 6406:
 Current CPU Blocking $t0
(sw, 428, 0, 11, 12, 1806, )(lw, 1860, $t0, 0, 0, 1807, )
Completed 12/12
Finished Instruction sw 428 0 on Line 1806

Clock Cycle 6407:
 Current CPU Blocking $t0
(lw, 1860, $t0, 0, 0, 1807, )
Started lw 1860 $t0 on Line 1807
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6408:
 Current CPU Blocking $t0
(lw, 1860, $t0, 1, 22, 1807, )
Completed 2/22

Clock Cycle 6409:
 Current CPU Blocking $t0
(lw, 1860, $t0, 2, 22, 1807, )
Completed 3/22

Clock Cycle 6410:
 Current CPU Blocking $t0
(lw, 1860, $t0, 3, 22, 1807, )
Completed 4/22

Clock Cycle 6411:
 Current CPU Blocking $t0
(lw, 1860, $t0, 4, 22, 1807, )
Completed 5/22

Clock Cycle 6412:
 Current CPU Blocking $t0
(lw, 1860, $t0, 5, 22, 1807, )
Completed 6/22

Clock Cycle 6413:
 Current CPU Blocking $t0
(lw, 1860, $t0, 6, 22, 1807, )
Completed 7/22

Clock Cycle 6414:
 Current CPU Blocking $t0
(lw, 1860, $t0, 7, 22, 1807, )
Completed 8/22

Clock Cycle 6415:
 Current CPU Blocking $t0
(lw, 1860, $t0, 8, 22, 1807, )
Completed 9/22

Clock Cycle 6416:
 Current CPU Blocking $t0
(lw, 1860, $t0, 9, 22, 1807, )
Completed 10/22
Memory at 428 = 0

Clock Cycle 6417:
 Current CPU Blocking $t0
(lw, 1860, $t0, 10, 22, 1807, )
Completed 11/22

Clock Cycle 6418:
 Current CPU Blocking $t0
(lw, 1860, $t0, 11, 22, 1807, )
Completed 12/22

Clock Cycle 6419:
 Current CPU Blocking $t0
(lw, 1860, $t0, 12, 22, 1807, )
Completed 13/22

Clock Cycle 6420:
 Current CPU Blocking $t0
(lw, 1860, $t0, 13, 22, 1807, )
Completed 14/22

Clock Cycle 6421:
 Current CPU Blocking $t0
(lw, 1860, $t0, 14, 22, 1807, )
Completed 15/22

Clock Cycle 6422:
 Current CPU Blocking $t0
(lw, 1860, $t0, 15, 22, 1807, )
Completed 16/22

Clock Cycle 6423:
 Current CPU Blocking $t0
(lw, 1860, $t0, 16, 22, 1807, )
Completed 17/22

Clock Cycle 6424:
 Current CPU Blocking $t0
(lw, 1860, $t0, 17, 22, 1807, )
Completed 18/22

Clock Cycle 6425:
 Current CPU Blocking $t0
(lw, 1860, $t0, 18, 22, 1807, )
Completed 19/22

Clock Cycle 6426:
 Current CPU Blocking $t0
(lw, 1860, $t0, 19, 22, 1807, )
Completed 20/22

Clock Cycle 6427:
 Current CPU Blocking $t0
(lw, 1860, $t0, 20, 22, 1807, )
Completed 21/22

Clock Cycle 6428:
 Current CPU Blocking $t0
(lw, 1860, $t0, 21, 22, 1807, )
Completed 22/22
$t0 = 9409556
Finished Instruction lw 1860 $t0 on Line 1807

Clock Cycle 6429:
 Current CPU Blocking $t0

addi$t2,$t0,3560
$t2 = 9413116

Clock Cycle 6430:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 552 $t1 on Line 1810

Clock Cycle 6431:
 Current CPU Blocking 
(lw, 552, $t1, 0, 0, 1810, )
Started lw 552 $t1 on Line 1810
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1512 $t3 on Line 1811

Clock Cycle 6432:
 Current CPU Blocking 
(lw, 552, $t1, 1, 12, 1810, )(lw, 1512, $t3, 0, 0, 1811, )
Completed 2/12

Clock Cycle 6433:
 Current CPU Blocking $t1
(lw, 552, $t1, 2, 12, 1810, )(lw, 1512, $t3, 0, 0, 1811, )
Completed 3/12

Clock Cycle 6434:
 Current CPU Blocking $t1
(lw, 552, $t1, 3, 12, 1810, )(lw, 1512, $t3, 0, 0, 1811, )
Completed 4/12

Clock Cycle 6435:
 Current CPU Blocking $t1
(lw, 552, $t1, 4, 12, 1810, )(lw, 1512, $t3, 0, 0, 1811, )
Completed 5/12

Clock Cycle 6436:
 Current CPU Blocking $t1
(lw, 552, $t1, 5, 12, 1810, )(lw, 1512, $t3, 0, 0, 1811, )
Completed 6/12

Clock Cycle 6437:
 Current CPU Blocking $t1
(lw, 552, $t1, 6, 12, 1810, )(lw, 1512, $t3, 0, 0, 1811, )
Completed 7/12

Clock Cycle 6438:
 Current CPU Blocking $t1
(lw, 552, $t1, 7, 12, 1810, )(lw, 1512, $t3, 0, 0, 1811, )
Completed 8/12

Clock Cycle 6439:
 Current CPU Blocking $t1
(lw, 552, $t1, 8, 12, 1810, )(lw, 1512, $t3, 0, 0, 1811, )
Completed 9/12

Clock Cycle 6440:
 Current CPU Blocking $t1
(lw, 552, $t1, 9, 12, 1810, )(lw, 1512, $t3, 0, 0, 1811, )
Completed 10/12

Clock Cycle 6441:
 Current CPU Blocking $t1
(lw, 552, $t1, 10, 12, 1810, )(lw, 1512, $t3, 0, 0, 1811, )
Completed 11/12

Clock Cycle 6442:
 Current CPU Blocking $t1
(lw, 552, $t1, 11, 12, 1810, )(lw, 1512, $t3, 0, 0, 1811, )
Completed 12/12
$t1 = 0
Finished Instruction lw 552 $t1 on Line 1810

Clock Cycle 6443:
 Current CPU Blocking $t1
(lw, 1512, $t3, 0, 0, 1811, )
Started lw 1512 $t3 on Line 1811
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6444:
 Current CPU Blocking $t3
(lw, 1512, $t3, 1, 12, 1811, )
Completed 2/12

Clock Cycle 6445:
 Current CPU Blocking $t3
(lw, 1512, $t3, 2, 12, 1811, )
Completed 3/12

Clock Cycle 6446:
 Current CPU Blocking $t3
(lw, 1512, $t3, 3, 12, 1811, )
Completed 4/12

Clock Cycle 6447:
 Current CPU Blocking $t3
(lw, 1512, $t3, 4, 12, 1811, )
Completed 5/12

Clock Cycle 6448:
 Current CPU Blocking $t3
(lw, 1512, $t3, 5, 12, 1811, )
Completed 6/12

Clock Cycle 6449:
 Current CPU Blocking $t3
(lw, 1512, $t3, 6, 12, 1811, )
Completed 7/12

Clock Cycle 6450:
 Current CPU Blocking $t3
(lw, 1512, $t3, 7, 12, 1811, )
Completed 8/12

Clock Cycle 6451:
 Current CPU Blocking $t3
(lw, 1512, $t3, 8, 12, 1811, )
Completed 9/12

Clock Cycle 6452:
 Current CPU Blocking $t3
(lw, 1512, $t3, 9, 12, 1811, )
Completed 10/12

Clock Cycle 6453:
 Current CPU Blocking $t3
(lw, 1512, $t3, 10, 12, 1811, )
Completed 11/12

Clock Cycle 6454:
 Current CPU Blocking $t3
(lw, 1512, $t3, 11, 12, 1811, )
Completed 12/12
$t3 = 0
Finished Instruction lw 1512 $t3 on Line 1811

Clock Cycle 6455:
 Current CPU Blocking $t3

add$t1,$t1,$t3
$t1 = 0

Clock Cycle 6456:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1044 0 on Line 1813

Clock Cycle 6457:
 Current CPU Blocking 
(sw, 1044, 0, 0, 0, 1813, )
Started sw 1044 0 on Line 1813
Completed 1/2
DRAM Request(Write) Issued for sw 2768 0 on Line 1814

Clock Cycle 6458:
 Current CPU Blocking 
(sw, 1044, 0, 1, 2, 1813, )(sw, 2768, 0, 0, 0, 1814, )
Completed 2/2
Finished Instruction sw 1044 0 on Line 1813
mul$t0,$t4,$t4
$t0 = 0

Clock Cycle 6459:
 Current CPU Blocking 
(sw, 2768, 0, 0, 0, 1814, )
Started sw 2768 0 on Line 1814
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add$t4,$t4,$t4
$t4 = 0

Clock Cycle 6460:
 Current CPU Blocking 
(sw, 2768, 0, 1, 22, 1814, )
Completed 2/22
DRAM Request(Read) Issued for lw 3900 $t0 on Line 1817

Clock Cycle 6461:
 Current CPU Blocking 
(sw, 2768, 0, 2, 22, 1814, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 3/22
slt$t4,$t4,$t1
$t4 = 0

Clock Cycle 6462:
 Current CPU Blocking 
(sw, 2768, 0, 3, 22, 1814, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 4/22
DRAM Request(Write) Issued for sw 2056 0 on Line 1819

Clock Cycle 6463:
 Current CPU Blocking 
(sw, 2768, 0, 4, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 5/22

Clock Cycle 6464:
 Current CPU Blocking $t0
(sw, 2768, 0, 5, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 6/22

Clock Cycle 6465:
 Current CPU Blocking $t0
(sw, 2768, 0, 6, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 7/22

Clock Cycle 6466:
 Current CPU Blocking $t0
(sw, 2768, 0, 7, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 8/22

Clock Cycle 6467:
 Current CPU Blocking $t0
(sw, 2768, 0, 8, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 9/22

Clock Cycle 6468:
 Current CPU Blocking $t0
(sw, 2768, 0, 9, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 10/22

Clock Cycle 6469:
 Current CPU Blocking $t0
(sw, 2768, 0, 10, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 11/22

Clock Cycle 6470:
 Current CPU Blocking $t0
(sw, 2768, 0, 11, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 12/22

Clock Cycle 6471:
 Current CPU Blocking $t0
(sw, 2768, 0, 12, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 13/22

Clock Cycle 6472:
 Current CPU Blocking $t0
(sw, 2768, 0, 13, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 14/22

Clock Cycle 6473:
 Current CPU Blocking $t0
(sw, 2768, 0, 14, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 15/22

Clock Cycle 6474:
 Current CPU Blocking $t0
(sw, 2768, 0, 15, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 16/22

Clock Cycle 6475:
 Current CPU Blocking $t0
(sw, 2768, 0, 16, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 17/22

Clock Cycle 6476:
 Current CPU Blocking $t0
(sw, 2768, 0, 17, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 18/22

Clock Cycle 6477:
 Current CPU Blocking $t0
(sw, 2768, 0, 18, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 19/22

Clock Cycle 6478:
 Current CPU Blocking $t0
(sw, 2768, 0, 19, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 20/22

Clock Cycle 6479:
 Current CPU Blocking $t0
(sw, 2768, 0, 20, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 21/22

Clock Cycle 6480:
 Current CPU Blocking $t0
(sw, 2768, 0, 21, 22, 1814, )(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 22/22
Finished Instruction sw 2768 0 on Line 1814

Clock Cycle 6481:
 Current CPU Blocking $t0
(sw, 2056, 0, 0, 0, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Started sw 2056 0 on Line 1819
Completed 1/2

Clock Cycle 6482:
 Current CPU Blocking $t0
(sw, 2056, 0, 1, 2, 1819, )(lw, 3900, $t0, 0, 0, 1817, )
Completed 2/2
Finished Instruction sw 2056 0 on Line 1819

Clock Cycle 6483:
 Current CPU Blocking $t0
(lw, 3900, $t0, 0, 0, 1817, )
Started lw 3900 $t0 on Line 1817
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6484:
 Current CPU Blocking $t0
(lw, 3900, $t0, 1, 22, 1817, )
Completed 2/22

Clock Cycle 6485:
 Current CPU Blocking $t0
(lw, 3900, $t0, 2, 22, 1817, )
Completed 3/22

Clock Cycle 6486:
 Current CPU Blocking $t0
(lw, 3900, $t0, 3, 22, 1817, )
Completed 4/22

Clock Cycle 6487:
 Current CPU Blocking $t0
(lw, 3900, $t0, 4, 22, 1817, )
Completed 5/22

Clock Cycle 6488:
 Current CPU Blocking $t0
(lw, 3900, $t0, 5, 22, 1817, )
Completed 6/22

Clock Cycle 6489:
 Current CPU Blocking $t0
(lw, 3900, $t0, 6, 22, 1817, )
Completed 7/22

Clock Cycle 6490:
 Current CPU Blocking $t0
(lw, 3900, $t0, 7, 22, 1817, )
Completed 8/22

Clock Cycle 6491:
 Current CPU Blocking $t0
(lw, 3900, $t0, 8, 22, 1817, )
Completed 9/22

Clock Cycle 6492:
 Current CPU Blocking $t0
(lw, 3900, $t0, 9, 22, 1817, )
Completed 10/22

Clock Cycle 6493:
 Current CPU Blocking $t0
(lw, 3900, $t0, 10, 22, 1817, )
Completed 11/22

Clock Cycle 6494:
 Current CPU Blocking $t0
(lw, 3900, $t0, 11, 22, 1817, )
Completed 12/22

Clock Cycle 6495:
 Current CPU Blocking $t0
(lw, 3900, $t0, 12, 22, 1817, )
Completed 13/22

Clock Cycle 6496:
 Current CPU Blocking $t0
(lw, 3900, $t0, 13, 22, 1817, )
Completed 14/22

Clock Cycle 6497:
 Current CPU Blocking $t0
(lw, 3900, $t0, 14, 22, 1817, )
Completed 15/22

Clock Cycle 6498:
 Current CPU Blocking $t0
(lw, 3900, $t0, 15, 22, 1817, )
Completed 16/22

Clock Cycle 6499:
 Current CPU Blocking $t0
(lw, 3900, $t0, 16, 22, 1817, )
Completed 17/22

Clock Cycle 6500:
 Current CPU Blocking $t0
(lw, 3900, $t0, 17, 22, 1817, )
Completed 18/22

Clock Cycle 6501:
 Current CPU Blocking $t0
(lw, 3900, $t0, 18, 22, 1817, )
Completed 19/22

Clock Cycle 6502:
 Current CPU Blocking $t0
(lw, 3900, $t0, 19, 22, 1817, )
Completed 20/22

Clock Cycle 6503:
 Current CPU Blocking $t0
(lw, 3900, $t0, 20, 22, 1817, )
Completed 21/22

Clock Cycle 6504:
 Current CPU Blocking $t0
(lw, 3900, $t0, 21, 22, 1817, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3900 $t0 on Line 1817

Clock Cycle 6505:
 Current CPU Blocking $t0

add$t3,$t0,$t1
$t3 = 0

Clock Cycle 6506:
 Current CPU Blocking 

mul$t4,$t1,$t3
$t4 = 0

Clock Cycle 6507:
 Current CPU Blocking 

mul$t2,$t2,$t3
$t2 = 0

Clock Cycle 6508:
 Current CPU Blocking 

addi$t0,$t1,572
$t0 = 572

Clock Cycle 6509:
 Current CPU Blocking 

slt$t1,$t4,$t0
$t1 = 1

Clock Cycle 6510:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1380 0 on Line 1825

Clock Cycle 6511:
 Current CPU Blocking 
(sw, 1380, 0, 0, 0, 1825, )
Started sw 1380 0 on Line 1825
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt$t1,$t0,$t3
$t1 = 0

Clock Cycle 6512:
 Current CPU Blocking 
(sw, 1380, 0, 1, 12, 1825, )
Completed 2/12
sub$t2,$t0,$t4
$t2 = 572

Clock Cycle 6513:
 Current CPU Blocking 
(sw, 1380, 0, 2, 12, 1825, )
Completed 3/12
DRAM Request(Read) Issued for lw 192 $t0 on Line 1828

Clock Cycle 6514:
 Current CPU Blocking 
(sw, 1380, 0, 3, 12, 1825, )(lw, 192, $t0, 0, 0, 1828, )
Completed 4/12
add$t3,$t4,$t4
$t3 = 0

Clock Cycle 6515:
 Current CPU Blocking 
(sw, 1380, 0, 4, 12, 1825, )(lw, 192, $t0, 0, 0, 1828, )
Completed 5/12
addi$t2,$t2,984
$t2 = 1556

Clock Cycle 6516:
 Current CPU Blocking 
(sw, 1380, 0, 5, 12, 1825, )(lw, 192, $t0, 0, 0, 1828, )
Completed 6/12

Clock Cycle 6517:
 Current CPU Blocking $t0
(sw, 1380, 0, 6, 12, 1825, )(lw, 192, $t0, 0, 0, 1828, )
Completed 7/12

Clock Cycle 6518:
 Current CPU Blocking $t0
(sw, 1380, 0, 7, 12, 1825, )(lw, 192, $t0, 0, 0, 1828, )
Completed 8/12

Clock Cycle 6519:
 Current CPU Blocking $t0
(sw, 1380, 0, 8, 12, 1825, )(lw, 192, $t0, 0, 0, 1828, )
Completed 9/12

Clock Cycle 6520:
 Current CPU Blocking $t0
(sw, 1380, 0, 9, 12, 1825, )(lw, 192, $t0, 0, 0, 1828, )
Completed 10/12

Clock Cycle 6521:
 Current CPU Blocking $t0
(sw, 1380, 0, 10, 12, 1825, )(lw, 192, $t0, 0, 0, 1828, )
Completed 11/12

Clock Cycle 6522:
 Current CPU Blocking $t0
(sw, 1380, 0, 11, 12, 1825, )(lw, 192, $t0, 0, 0, 1828, )
Completed 12/12
Finished Instruction sw 1380 0 on Line 1825

Clock Cycle 6523:
 Current CPU Blocking $t0
(lw, 192, $t0, 0, 0, 1828, )
Started lw 192 $t0 on Line 1828
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6524:
 Current CPU Blocking $t0
(lw, 192, $t0, 1, 22, 1828, )
Completed 2/22

Clock Cycle 6525:
 Current CPU Blocking $t0
(lw, 192, $t0, 2, 22, 1828, )
Completed 3/22

Clock Cycle 6526:
 Current CPU Blocking $t0
(lw, 192, $t0, 3, 22, 1828, )
Completed 4/22

Clock Cycle 6527:
 Current CPU Blocking $t0
(lw, 192, $t0, 4, 22, 1828, )
Completed 5/22

Clock Cycle 6528:
 Current CPU Blocking $t0
(lw, 192, $t0, 5, 22, 1828, )
Completed 6/22

Clock Cycle 6529:
 Current CPU Blocking $t0
(lw, 192, $t0, 6, 22, 1828, )
Completed 7/22

Clock Cycle 6530:
 Current CPU Blocking $t0
(lw, 192, $t0, 7, 22, 1828, )
Completed 8/22

Clock Cycle 6531:
 Current CPU Blocking $t0
(lw, 192, $t0, 8, 22, 1828, )
Completed 9/22

Clock Cycle 6532:
 Current CPU Blocking $t0
(lw, 192, $t0, 9, 22, 1828, )
Completed 10/22

Clock Cycle 6533:
 Current CPU Blocking $t0
(lw, 192, $t0, 10, 22, 1828, )
Completed 11/22

Clock Cycle 6534:
 Current CPU Blocking $t0
(lw, 192, $t0, 11, 22, 1828, )
Completed 12/22

Clock Cycle 6535:
 Current CPU Blocking $t0
(lw, 192, $t0, 12, 22, 1828, )
Completed 13/22

Clock Cycle 6536:
 Current CPU Blocking $t0
(lw, 192, $t0, 13, 22, 1828, )
Completed 14/22

Clock Cycle 6537:
 Current CPU Blocking $t0
(lw, 192, $t0, 14, 22, 1828, )
Completed 15/22

Clock Cycle 6538:
 Current CPU Blocking $t0
(lw, 192, $t0, 15, 22, 1828, )
Completed 16/22

Clock Cycle 6539:
 Current CPU Blocking $t0
(lw, 192, $t0, 16, 22, 1828, )
Completed 17/22

Clock Cycle 6540:
 Current CPU Blocking $t0
(lw, 192, $t0, 17, 22, 1828, )
Completed 18/22

Clock Cycle 6541:
 Current CPU Blocking $t0
(lw, 192, $t0, 18, 22, 1828, )
Completed 19/22

Clock Cycle 6542:
 Current CPU Blocking $t0
(lw, 192, $t0, 19, 22, 1828, )
Completed 20/22

Clock Cycle 6543:
 Current CPU Blocking $t0
(lw, 192, $t0, 20, 22, 1828, )
Completed 21/22

Clock Cycle 6544:
 Current CPU Blocking $t0
(lw, 192, $t0, 21, 22, 1828, )
Completed 22/22
$t0 = 3548
Finished Instruction lw 192 $t0 on Line 1828

Clock Cycle 6545:
 Current CPU Blocking $t0

addi$t0,$t3,556
$t0 = 556

Clock Cycle 6546:
 Current CPU Blocking 

add$t0,$t4,$t4
$t0 = 0

Clock Cycle 6547:
 Current CPU Blocking 

sub$t3,$t4,$t3
$t3 = 0

Clock Cycle 6548:
 Current CPU Blocking 

mul$t2,$t0,$t4
$t2 = 0

Clock Cycle 6549:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 244 0 on Line 1835

Clock Cycle 6550:
 Current CPU Blocking 
(sw, 244, 0, 0, 0, 1835, )
Started sw 244 0 on Line 1835
Completed 1/2
add$t0,$t0,$t2
$t0 = 0

Clock Cycle 6551:
 Current CPU Blocking 
(sw, 244, 0, 1, 2, 1835, )
Completed 2/2
Finished Instruction sw 244 0 on Line 1835
sub$t0,$t3,$t3
$t0 = 0

Clock Cycle 6552:
 Current CPU Blocking 

add$t4,$t2,$t3
$t4 = 0

Clock Cycle 6553:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3268 $t2 on Line 1839

Clock Cycle 6554:
 Current CPU Blocking 
(lw, 3268, $t2, 0, 0, 1839, )
Started lw 3268 $t2 on Line 1839
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
add$t1,$t0,$t0
$t1 = 0

Clock Cycle 6555:
 Current CPU Blocking 
(lw, 3268, $t2, 1, 22, 1839, )
Completed 2/22

Clock Cycle 6556:
 Current CPU Blocking $t2
(lw, 3268, $t2, 2, 22, 1839, )
Completed 3/22

Clock Cycle 6557:
 Current CPU Blocking $t2
(lw, 3268, $t2, 3, 22, 1839, )
Completed 4/22

Clock Cycle 6558:
 Current CPU Blocking $t2
(lw, 3268, $t2, 4, 22, 1839, )
Completed 5/22

Clock Cycle 6559:
 Current CPU Blocking $t2
(lw, 3268, $t2, 5, 22, 1839, )
Completed 6/22

Clock Cycle 6560:
 Current CPU Blocking $t2
(lw, 3268, $t2, 6, 22, 1839, )
Completed 7/22

Clock Cycle 6561:
 Current CPU Blocking $t2
(lw, 3268, $t2, 7, 22, 1839, )
Completed 8/22

Clock Cycle 6562:
 Current CPU Blocking $t2
(lw, 3268, $t2, 8, 22, 1839, )
Completed 9/22

Clock Cycle 6563:
 Current CPU Blocking $t2
(lw, 3268, $t2, 9, 22, 1839, )
Completed 10/22

Clock Cycle 6564:
 Current CPU Blocking $t2
(lw, 3268, $t2, 10, 22, 1839, )
Completed 11/22

Clock Cycle 6565:
 Current CPU Blocking $t2
(lw, 3268, $t2, 11, 22, 1839, )
Completed 12/22

Clock Cycle 6566:
 Current CPU Blocking $t2
(lw, 3268, $t2, 12, 22, 1839, )
Completed 13/22

Clock Cycle 6567:
 Current CPU Blocking $t2
(lw, 3268, $t2, 13, 22, 1839, )
Completed 14/22

Clock Cycle 6568:
 Current CPU Blocking $t2
(lw, 3268, $t2, 14, 22, 1839, )
Completed 15/22

Clock Cycle 6569:
 Current CPU Blocking $t2
(lw, 3268, $t2, 15, 22, 1839, )
Completed 16/22

Clock Cycle 6570:
 Current CPU Blocking $t2
(lw, 3268, $t2, 16, 22, 1839, )
Completed 17/22

Clock Cycle 6571:
 Current CPU Blocking $t2
(lw, 3268, $t2, 17, 22, 1839, )
Completed 18/22

Clock Cycle 6572:
 Current CPU Blocking $t2
(lw, 3268, $t2, 18, 22, 1839, )
Completed 19/22

Clock Cycle 6573:
 Current CPU Blocking $t2
(lw, 3268, $t2, 19, 22, 1839, )
Completed 20/22

Clock Cycle 6574:
 Current CPU Blocking $t2
(lw, 3268, $t2, 20, 22, 1839, )
Completed 21/22

Clock Cycle 6575:
 Current CPU Blocking $t2
(lw, 3268, $t2, 21, 22, 1839, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3268 $t2 on Line 1839

Clock Cycle 6576:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 3652 0 on Line 1841

Clock Cycle 6577:
 Current CPU Blocking 
(sw, 3652, 0, 0, 0, 1841, )
Started sw 3652 0 on Line 1841
Completed 1/2
sub$t3,$t1,$t4
$t3 = 0

Clock Cycle 6578:
 Current CPU Blocking 
(sw, 3652, 0, 1, 2, 1841, )
Completed 2/2
Finished Instruction sw 3652 0 on Line 1841
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 6579:
 Current CPU Blocking 

sub$t0,$t4,$t4
$t0 = 0

Clock Cycle 6580:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2424 0 on Line 1845

Clock Cycle 6581:
 Current CPU Blocking 
(sw, 2424, 0, 0, 0, 1845, )
Started sw 2424 0 on Line 1845
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add$t2,$t1,$t3
$t2 = 0

Clock Cycle 6582:
 Current CPU Blocking 
(sw, 2424, 0, 1, 22, 1845, )
Completed 2/22
add$t3,$t0,$t4
$t3 = 0

Clock Cycle 6583:
 Current CPU Blocking 
(sw, 2424, 0, 2, 22, 1845, )
Completed 3/22
mul$t2,$t3,$t3
$t2 = 0

Clock Cycle 6584:
 Current CPU Blocking 
(sw, 2424, 0, 3, 22, 1845, )
Completed 4/22
sub$t2,$t2,$t2
$t2 = 0

Clock Cycle 6585:
 Current CPU Blocking 
(sw, 2424, 0, 4, 22, 1845, )
Completed 5/22
DRAM Request(Write) Issued for sw 304 0 on Line 1850

Clock Cycle 6586:
 Current CPU Blocking 
(sw, 2424, 0, 5, 22, 1845, )(sw, 304, 0, 0, 0, 1850, )
Completed 6/22
add$t3,$t1,$t0
$t3 = 0

Clock Cycle 6587:
 Current CPU Blocking 
(sw, 2424, 0, 6, 22, 1845, )(sw, 304, 0, 0, 0, 1850, )
Completed 7/22
DRAM Request(Write) Issued for sw 88 0 on Line 1852

Clock Cycle 6588:
 Current CPU Blocking 
(sw, 2424, 0, 7, 22, 1845, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 8/22
addi$t0,$t1,2240
$t0 = 2240

Clock Cycle 6589:
 Current CPU Blocking 
(sw, 2424, 0, 8, 22, 1845, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 9/22
mul$t0,$t2,$t3
$t0 = 0

Clock Cycle 6590:
 Current CPU Blocking 
(sw, 2424, 0, 9, 22, 1845, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 10/22
DRAM Request(Read) Issued for lw 3304 $t0 on Line 1855

Clock Cycle 6591:
 Current CPU Blocking 
(sw, 2424, 0, 10, 22, 1845, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )(lw, 3304, $t0, 0, 0, 1855, )
Completed 11/22
addi$t4,$t3,2676
$t4 = 2676

Clock Cycle 6592:
 Current CPU Blocking 
(sw, 2424, 0, 11, 22, 1845, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )(lw, 3304, $t0, 0, 0, 1855, )
Completed 12/22
addi$t4,$t4,952
$t4 = 3628

Clock Cycle 6593:
 Current CPU Blocking 
(sw, 2424, 0, 12, 22, 1845, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )(lw, 3304, $t0, 0, 0, 1855, )
Completed 13/22
mul$t2,$t3,$t4
$t2 = 0

Clock Cycle 6594:
 Current CPU Blocking 
(sw, 2424, 0, 13, 22, 1845, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )(lw, 3304, $t0, 0, 0, 1855, )
Completed 14/22

Clock Cycle 6595:
 Current CPU Blocking $t0
(sw, 2424, 0, 14, 22, 1845, )(lw, 3304, $t0, 0, 0, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 15/22

Clock Cycle 6596:
 Current CPU Blocking $t0
(sw, 2424, 0, 15, 22, 1845, )(lw, 3304, $t0, 0, 0, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 16/22

Clock Cycle 6597:
 Current CPU Blocking $t0
(sw, 2424, 0, 16, 22, 1845, )(lw, 3304, $t0, 0, 0, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 17/22

Clock Cycle 6598:
 Current CPU Blocking $t0
(sw, 2424, 0, 17, 22, 1845, )(lw, 3304, $t0, 0, 0, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 18/22

Clock Cycle 6599:
 Current CPU Blocking $t0
(sw, 2424, 0, 18, 22, 1845, )(lw, 3304, $t0, 0, 0, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 19/22

Clock Cycle 6600:
 Current CPU Blocking $t0
(sw, 2424, 0, 19, 22, 1845, )(lw, 3304, $t0, 0, 0, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 20/22

Clock Cycle 6601:
 Current CPU Blocking $t0
(sw, 2424, 0, 20, 22, 1845, )(lw, 3304, $t0, 0, 0, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 21/22

Clock Cycle 6602:
 Current CPU Blocking $t0
(sw, 2424, 0, 21, 22, 1845, )(lw, 3304, $t0, 0, 0, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 22/22
Finished Instruction sw 2424 0 on Line 1845

Clock Cycle 6603:
 Current CPU Blocking $t0
(lw, 3304, $t0, 0, 0, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Started lw 3304 $t0 on Line 1855
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6604:
 Current CPU Blocking $t0
(lw, 3304, $t0, 1, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 2/22

Clock Cycle 6605:
 Current CPU Blocking $t0
(lw, 3304, $t0, 2, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 3/22

Clock Cycle 6606:
 Current CPU Blocking $t0
(lw, 3304, $t0, 3, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 4/22

Clock Cycle 6607:
 Current CPU Blocking $t0
(lw, 3304, $t0, 4, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 5/22

Clock Cycle 6608:
 Current CPU Blocking $t0
(lw, 3304, $t0, 5, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 6/22

Clock Cycle 6609:
 Current CPU Blocking $t0
(lw, 3304, $t0, 6, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 7/22

Clock Cycle 6610:
 Current CPU Blocking $t0
(lw, 3304, $t0, 7, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 8/22

Clock Cycle 6611:
 Current CPU Blocking $t0
(lw, 3304, $t0, 8, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 9/22

Clock Cycle 6612:
 Current CPU Blocking $t0
(lw, 3304, $t0, 9, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 10/22

Clock Cycle 6613:
 Current CPU Blocking $t0
(lw, 3304, $t0, 10, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 11/22

Clock Cycle 6614:
 Current CPU Blocking $t0
(lw, 3304, $t0, 11, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 12/22

Clock Cycle 6615:
 Current CPU Blocking $t0
(lw, 3304, $t0, 12, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 13/22

Clock Cycle 6616:
 Current CPU Blocking $t0
(lw, 3304, $t0, 13, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 14/22

Clock Cycle 6617:
 Current CPU Blocking $t0
(lw, 3304, $t0, 14, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 15/22

Clock Cycle 6618:
 Current CPU Blocking $t0
(lw, 3304, $t0, 15, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 16/22

Clock Cycle 6619:
 Current CPU Blocking $t0
(lw, 3304, $t0, 16, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 17/22

Clock Cycle 6620:
 Current CPU Blocking $t0
(lw, 3304, $t0, 17, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 18/22

Clock Cycle 6621:
 Current CPU Blocking $t0
(lw, 3304, $t0, 18, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 19/22

Clock Cycle 6622:
 Current CPU Blocking $t0
(lw, 3304, $t0, 19, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 20/22

Clock Cycle 6623:
 Current CPU Blocking $t0
(lw, 3304, $t0, 20, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 21/22

Clock Cycle 6624:
 Current CPU Blocking $t0
(lw, 3304, $t0, 21, 22, 1855, )(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3304 $t0 on Line 1855

Clock Cycle 6625:
 Current CPU Blocking $t0
(sw, 304, 0, 0, 0, 1850, )(sw, 88, 0, 0, 0, 1852, )
Started sw 304 0 on Line 1850
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t4,3668
$t0 = 7296

Clock Cycle 6626:
 Current CPU Blocking 
(sw, 304, 0, 1, 12, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 2/12
mul$t1,$t1,$t1
$t1 = 0

Clock Cycle 6627:
 Current CPU Blocking 
(sw, 304, 0, 2, 12, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 3/12
add$t4,$t3,$t3
$t4 = 0

Clock Cycle 6628:
 Current CPU Blocking 
(sw, 304, 0, 3, 12, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 4/12
addi$t0,$t4,2112
$t0 = 2112

Clock Cycle 6629:
 Current CPU Blocking 
(sw, 304, 0, 4, 12, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 5/12
mul$t2,$t3,$t3
$t2 = 0

Clock Cycle 6630:
 Current CPU Blocking 
(sw, 304, 0, 5, 12, 1850, )(sw, 88, 0, 0, 0, 1852, )
Completed 6/12
DRAM Request(Read) Issued for lw 2196 $t3 on Line 1864

Clock Cycle 6631:
 Current CPU Blocking 
(sw, 304, 0, 6, 12, 1850, )(sw, 88, 0, 0, 0, 1852, )(lw, 2196, $t3, 0, 0, 1864, )
Completed 7/12
slt$t0,$t2,$t4
$t0 = 0

Clock Cycle 6632:
 Current CPU Blocking 
(sw, 304, 0, 7, 12, 1850, )(sw, 88, 0, 0, 0, 1852, )(lw, 2196, $t3, 0, 0, 1864, )
Completed 8/12
addi$t4,$t0,340
$t4 = 340

Clock Cycle 6633:
 Current CPU Blocking 
(sw, 304, 0, 8, 12, 1850, )(sw, 88, 0, 0, 0, 1852, )(lw, 2196, $t3, 0, 0, 1864, )
Completed 9/12
DRAM Request(Write) Issued for sw 2712 0 on Line 1867

Clock Cycle 6634:
 Current CPU Blocking 
(sw, 304, 0, 9, 12, 1850, )(sw, 88, 0, 0, 0, 1852, )(lw, 2196, $t3, 0, 0, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 10/12

Clock Cycle 6635:
 Current CPU Blocking $t3
(sw, 304, 0, 10, 12, 1850, )(sw, 88, 0, 0, 0, 1852, )(lw, 2196, $t3, 0, 0, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 11/12

Clock Cycle 6636:
 Current CPU Blocking $t3
(sw, 304, 0, 11, 12, 1850, )(sw, 88, 0, 0, 0, 1852, )(lw, 2196, $t3, 0, 0, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 12/12
Finished Instruction sw 304 0 on Line 1850

Clock Cycle 6637:
 Current CPU Blocking $t3
(sw, 88, 0, 0, 0, 1852, )(lw, 2196, $t3, 0, 0, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Started sw 88 0 on Line 1852
Completed 1/2

Clock Cycle 6638:
 Current CPU Blocking $t3
(sw, 88, 0, 1, 2, 1852, )(lw, 2196, $t3, 0, 0, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 2/2
Finished Instruction sw 88 0 on Line 1852

Clock Cycle 6639:
 Current CPU Blocking $t3
(lw, 2196, $t3, 0, 0, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Started lw 2196 $t3 on Line 1864
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6640:
 Current CPU Blocking $t3
(lw, 2196, $t3, 1, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 2/22

Clock Cycle 6641:
 Current CPU Blocking $t3
(lw, 2196, $t3, 2, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 3/22

Clock Cycle 6642:
 Current CPU Blocking $t3
(lw, 2196, $t3, 3, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 4/22

Clock Cycle 6643:
 Current CPU Blocking $t3
(lw, 2196, $t3, 4, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 5/22

Clock Cycle 6644:
 Current CPU Blocking $t3
(lw, 2196, $t3, 5, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 6/22

Clock Cycle 6645:
 Current CPU Blocking $t3
(lw, 2196, $t3, 6, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 7/22

Clock Cycle 6646:
 Current CPU Blocking $t3
(lw, 2196, $t3, 7, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 8/22

Clock Cycle 6647:
 Current CPU Blocking $t3
(lw, 2196, $t3, 8, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 9/22

Clock Cycle 6648:
 Current CPU Blocking $t3
(lw, 2196, $t3, 9, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 10/22

Clock Cycle 6649:
 Current CPU Blocking $t3
(lw, 2196, $t3, 10, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 11/22

Clock Cycle 6650:
 Current CPU Blocking $t3
(lw, 2196, $t3, 11, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 12/22

Clock Cycle 6651:
 Current CPU Blocking $t3
(lw, 2196, $t3, 12, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 13/22

Clock Cycle 6652:
 Current CPU Blocking $t3
(lw, 2196, $t3, 13, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 14/22

Clock Cycle 6653:
 Current CPU Blocking $t3
(lw, 2196, $t3, 14, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 15/22

Clock Cycle 6654:
 Current CPU Blocking $t3
(lw, 2196, $t3, 15, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 16/22

Clock Cycle 6655:
 Current CPU Blocking $t3
(lw, 2196, $t3, 16, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 17/22

Clock Cycle 6656:
 Current CPU Blocking $t3
(lw, 2196, $t3, 17, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 18/22

Clock Cycle 6657:
 Current CPU Blocking $t3
(lw, 2196, $t3, 18, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 19/22

Clock Cycle 6658:
 Current CPU Blocking $t3
(lw, 2196, $t3, 19, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 20/22

Clock Cycle 6659:
 Current CPU Blocking $t3
(lw, 2196, $t3, 20, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 21/22

Clock Cycle 6660:
 Current CPU Blocking $t3
(lw, 2196, $t3, 21, 22, 1864, )(sw, 2712, 0, 0, 0, 1867, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2196 $t3 on Line 1864

Clock Cycle 6661:
 Current CPU Blocking $t3
(sw, 2712, 0, 0, 0, 1867, )
Started sw 2712 0 on Line 1867
Completed 1/2
slt$t3,$t3,$t4
$t3 = 1

Clock Cycle 6662:
 Current CPU Blocking 
(sw, 2712, 0, 1, 2, 1867, )
Completed 2/2
Finished Instruction sw 2712 0 on Line 1867
DRAM Request(Write) Issued for sw 2484 340 on Line 1869

Clock Cycle 6663:
 Current CPU Blocking 
(sw, 2484, 340, 0, 0, 1869, )
Started sw 2484 340 on Line 1869
Completed 1/2
DRAM Request(Write) Issued for sw 1600 340 on Line 1870

Clock Cycle 6664:
 Current CPU Blocking 
(sw, 2484, 340, 1, 2, 1869, )(sw, 1600, 340, 0, 0, 1870, )
Completed 2/2
Finished Instruction sw 2484 340 on Line 1869
add$t3,$t4,$t4
$t3 = 680

Clock Cycle 6665:
 Current CPU Blocking 
(sw, 1600, 340, 0, 0, 1870, )
Started sw 1600 340 on Line 1870
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add$t0,$t2,$t2
$t0 = 0

Clock Cycle 6666:
 Current CPU Blocking 
(sw, 1600, 340, 1, 22, 1870, )
Completed 2/22
sub$t0,$t0,$t2
$t0 = 0

Clock Cycle 6667:
 Current CPU Blocking 
(sw, 1600, 340, 2, 22, 1870, )
Completed 3/22
DRAM Request(Read) Issued for lw 3636 $t4 on Line 1874

Clock Cycle 6668:
 Current CPU Blocking 
(sw, 1600, 340, 3, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 4/22
sub$t3,$t3,$t1
$t3 = 680

Clock Cycle 6669:
 Current CPU Blocking 
(sw, 1600, 340, 4, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 5/22
sub$t2,$t1,$t3
$t2 = -680

Clock Cycle 6670:
 Current CPU Blocking 
(sw, 1600, 340, 5, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 6/22

Clock Cycle 6671:
 Current CPU Blocking $t4
(sw, 1600, 340, 6, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 7/22

Clock Cycle 6672:
 Current CPU Blocking $t4
(sw, 1600, 340, 7, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 8/22

Clock Cycle 6673:
 Current CPU Blocking $t4
(sw, 1600, 340, 8, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 9/22

Clock Cycle 6674:
 Current CPU Blocking $t4
(sw, 1600, 340, 9, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 10/22
Memory at 2484 = 340

Clock Cycle 6675:
 Current CPU Blocking $t4
(sw, 1600, 340, 10, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 11/22

Clock Cycle 6676:
 Current CPU Blocking $t4
(sw, 1600, 340, 11, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 12/22

Clock Cycle 6677:
 Current CPU Blocking $t4
(sw, 1600, 340, 12, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 13/22

Clock Cycle 6678:
 Current CPU Blocking $t4
(sw, 1600, 340, 13, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 14/22

Clock Cycle 6679:
 Current CPU Blocking $t4
(sw, 1600, 340, 14, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 15/22

Clock Cycle 6680:
 Current CPU Blocking $t4
(sw, 1600, 340, 15, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 16/22

Clock Cycle 6681:
 Current CPU Blocking $t4
(sw, 1600, 340, 16, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 17/22

Clock Cycle 6682:
 Current CPU Blocking $t4
(sw, 1600, 340, 17, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 18/22

Clock Cycle 6683:
 Current CPU Blocking $t4
(sw, 1600, 340, 18, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 19/22

Clock Cycle 6684:
 Current CPU Blocking $t4
(sw, 1600, 340, 19, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 20/22

Clock Cycle 6685:
 Current CPU Blocking $t4
(sw, 1600, 340, 20, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 21/22

Clock Cycle 6686:
 Current CPU Blocking $t4
(sw, 1600, 340, 21, 22, 1870, )(lw, 3636, $t4, 0, 0, 1874, )
Completed 22/22
Finished Instruction sw 1600 340 on Line 1870

Clock Cycle 6687:
 Current CPU Blocking $t4
(lw, 3636, $t4, 0, 0, 1874, )
Started lw 3636 $t4 on Line 1874
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6688:
 Current CPU Blocking $t4
(lw, 3636, $t4, 1, 22, 1874, )
Completed 2/22

Clock Cycle 6689:
 Current CPU Blocking $t4
(lw, 3636, $t4, 2, 22, 1874, )
Completed 3/22

Clock Cycle 6690:
 Current CPU Blocking $t4
(lw, 3636, $t4, 3, 22, 1874, )
Completed 4/22

Clock Cycle 6691:
 Current CPU Blocking $t4
(lw, 3636, $t4, 4, 22, 1874, )
Completed 5/22

Clock Cycle 6692:
 Current CPU Blocking $t4
(lw, 3636, $t4, 5, 22, 1874, )
Completed 6/22

Clock Cycle 6693:
 Current CPU Blocking $t4
(lw, 3636, $t4, 6, 22, 1874, )
Completed 7/22

Clock Cycle 6694:
 Current CPU Blocking $t4
(lw, 3636, $t4, 7, 22, 1874, )
Completed 8/22

Clock Cycle 6695:
 Current CPU Blocking $t4
(lw, 3636, $t4, 8, 22, 1874, )
Completed 9/22

Clock Cycle 6696:
 Current CPU Blocking $t4
(lw, 3636, $t4, 9, 22, 1874, )
Completed 10/22
Memory at 1600 = 340

Clock Cycle 6697:
 Current CPU Blocking $t4
(lw, 3636, $t4, 10, 22, 1874, )
Completed 11/22

Clock Cycle 6698:
 Current CPU Blocking $t4
(lw, 3636, $t4, 11, 22, 1874, )
Completed 12/22

Clock Cycle 6699:
 Current CPU Blocking $t4
(lw, 3636, $t4, 12, 22, 1874, )
Completed 13/22

Clock Cycle 6700:
 Current CPU Blocking $t4
(lw, 3636, $t4, 13, 22, 1874, )
Completed 14/22

Clock Cycle 6701:
 Current CPU Blocking $t4
(lw, 3636, $t4, 14, 22, 1874, )
Completed 15/22

Clock Cycle 6702:
 Current CPU Blocking $t4
(lw, 3636, $t4, 15, 22, 1874, )
Completed 16/22

Clock Cycle 6703:
 Current CPU Blocking $t4
(lw, 3636, $t4, 16, 22, 1874, )
Completed 17/22

Clock Cycle 6704:
 Current CPU Blocking $t4
(lw, 3636, $t4, 17, 22, 1874, )
Completed 18/22

Clock Cycle 6705:
 Current CPU Blocking $t4
(lw, 3636, $t4, 18, 22, 1874, )
Completed 19/22

Clock Cycle 6706:
 Current CPU Blocking $t4
(lw, 3636, $t4, 19, 22, 1874, )
Completed 20/22

Clock Cycle 6707:
 Current CPU Blocking $t4
(lw, 3636, $t4, 20, 22, 1874, )
Completed 21/22

Clock Cycle 6708:
 Current CPU Blocking $t4
(lw, 3636, $t4, 21, 22, 1874, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3636 $t4 on Line 1874

Clock Cycle 6709:
 Current CPU Blocking $t4

mul$t3,$t4,$t0
$t3 = 0

Clock Cycle 6710:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 8 $t1 on Line 1878

Clock Cycle 6711:
 Current CPU Blocking 
(lw, 8, $t1, 0, 0, 1878, )
Started lw 8 $t1 on Line 1878
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 6712:
 Current CPU Blocking $t1
(lw, 8, $t1, 1, 12, 1878, )
Completed 2/12

Clock Cycle 6713:
 Current CPU Blocking $t1
(lw, 8, $t1, 2, 12, 1878, )
Completed 3/12

Clock Cycle 6714:
 Current CPU Blocking $t1
(lw, 8, $t1, 3, 12, 1878, )
Completed 4/12

Clock Cycle 6715:
 Current CPU Blocking $t1
(lw, 8, $t1, 4, 12, 1878, )
Completed 5/12

Clock Cycle 6716:
 Current CPU Blocking $t1
(lw, 8, $t1, 5, 12, 1878, )
Completed 6/12

Clock Cycle 6717:
 Current CPU Blocking $t1
(lw, 8, $t1, 6, 12, 1878, )
Completed 7/12

Clock Cycle 6718:
 Current CPU Blocking $t1
(lw, 8, $t1, 7, 12, 1878, )
Completed 8/12

Clock Cycle 6719:
 Current CPU Blocking $t1
(lw, 8, $t1, 8, 12, 1878, )
Completed 9/12

Clock Cycle 6720:
 Current CPU Blocking $t1
(lw, 8, $t1, 9, 12, 1878, )
Completed 10/12

Clock Cycle 6721:
 Current CPU Blocking $t1
(lw, 8, $t1, 10, 12, 1878, )
Completed 11/12

Clock Cycle 6722:
 Current CPU Blocking $t1
(lw, 8, $t1, 11, 12, 1878, )
Completed 12/12
$t1 = 0
Finished Instruction lw 8 $t1 on Line 1878

Clock Cycle 6723:
 Current CPU Blocking $t1

addi$t2,$t1,204
$t2 = 204

Clock Cycle 6724:
 Current CPU Blocking 

add$t3,$t1,$t0
$t3 = 0

Clock Cycle 6725:
 Current CPU Blocking 

addi$t1,$t3,1404
$t1 = 1404

Clock Cycle 6726:
 Current CPU Blocking 

slt$t2,$t2,$t1
$t2 = 1

Clock Cycle 6727:
 Current CPU Blocking 

slt$t0,$t0,$t4
$t0 = 0

Clock Cycle 6728:
 Current CPU Blocking 

addi$t3,$t0,2912
$t3 = 2912

Clock Cycle 6729:
 Current CPU Blocking 

sub$t4,$t2,$t2
$t4 = 0

Clock Cycle 6730:
 Current CPU Blocking 

sub$t2,$t2,$t4
$t2 = 1

Clock Cycle 6731:
 Current CPU Blocking 

add$t1,$t0,$t3
$t1 = 2912

Clock Cycle 6732:
 Current CPU Blocking 

addi$t4,$t4,1796
$t4 = 1796

Clock Cycle 6733:
 Current CPU Blocking 

addi$t2,$t1,1316
$t2 = 4228

Clock Cycle 6734:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1008 2912 on Line 1890

Clock Cycle 6735:
 Current CPU Blocking 
(sw, 1008, 2912, 0, 0, 1890, )
Started sw 1008 2912 on Line 1890
Completed 1/2
add$t4,$t1,$t2
$t4 = 7140

Clock Cycle 6736:
 Current CPU Blocking 
(sw, 1008, 2912, 1, 2, 1890, )
Completed 2/2
Finished Instruction sw 1008 2912 on Line 1890
mul$t2,$t1,$t0
$t2 = 0

Clock Cycle 6737:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3460 $t2 on Line 1893

Clock Cycle 6738:
 Current CPU Blocking 
(lw, 3460, $t2, 0, 0, 1893, )
Started lw 3460 $t2 on Line 1893
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2908 2912 on Line 1894

Clock Cycle 6739:
 Current CPU Blocking 
(lw, 3460, $t2, 1, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )
Completed 2/22
slt$t3,$t0,$t0
$t3 = 0

Clock Cycle 6740:
 Current CPU Blocking 
(lw, 3460, $t2, 2, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )
Completed 3/22
sub$t0,$t1,$t4
$t0 = -4228

Clock Cycle 6741:
 Current CPU Blocking 
(lw, 3460, $t2, 3, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )
Completed 4/22
DRAM Request(Write) Issued for sw 1788 2912 on Line 1897

Clock Cycle 6742:
 Current CPU Blocking 
(lw, 3460, $t2, 4, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 5/22
addi$t3,$t0,8
$t3 = -4220

Clock Cycle 6743:
 Current CPU Blocking 
(lw, 3460, $t2, 5, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 6/22
slt$t1,$t1,$t4
$t1 = 1

Clock Cycle 6744:
 Current CPU Blocking 
(lw, 3460, $t2, 6, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 7/22
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 6745:
 Current CPU Blocking 
(lw, 3460, $t2, 7, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 8/22

Clock Cycle 6746:
 Current CPU Blocking $t2
(lw, 3460, $t2, 8, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 9/22

Clock Cycle 6747:
 Current CPU Blocking $t2
(lw, 3460, $t2, 9, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 10/22
Memory at 1008 = 2912

Clock Cycle 6748:
 Current CPU Blocking $t2
(lw, 3460, $t2, 10, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 11/22

Clock Cycle 6749:
 Current CPU Blocking $t2
(lw, 3460, $t2, 11, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 12/22

Clock Cycle 6750:
 Current CPU Blocking $t2
(lw, 3460, $t2, 12, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 13/22

Clock Cycle 6751:
 Current CPU Blocking $t2
(lw, 3460, $t2, 13, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 14/22

Clock Cycle 6752:
 Current CPU Blocking $t2
(lw, 3460, $t2, 14, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 15/22

Clock Cycle 6753:
 Current CPU Blocking $t2
(lw, 3460, $t2, 15, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 16/22

Clock Cycle 6754:
 Current CPU Blocking $t2
(lw, 3460, $t2, 16, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 17/22

Clock Cycle 6755:
 Current CPU Blocking $t2
(lw, 3460, $t2, 17, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 18/22

Clock Cycle 6756:
 Current CPU Blocking $t2
(lw, 3460, $t2, 18, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 19/22

Clock Cycle 6757:
 Current CPU Blocking $t2
(lw, 3460, $t2, 19, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 20/22

Clock Cycle 6758:
 Current CPU Blocking $t2
(lw, 3460, $t2, 20, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 21/22

Clock Cycle 6759:
 Current CPU Blocking $t2
(lw, 3460, $t2, 21, 22, 1893, )(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3460 $t2 on Line 1893

Clock Cycle 6760:
 Current CPU Blocking $t2
(sw, 2908, 2912, 0, 0, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Started sw 2908 2912 on Line 1894
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t2,$t1,$t2
$t2 = 0

Clock Cycle 6761:
 Current CPU Blocking 
(sw, 2908, 2912, 1, 12, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 2/12
add$t0,$t4,$t0
$t0 = 2912

Clock Cycle 6762:
 Current CPU Blocking 
(sw, 2908, 2912, 2, 12, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 3/12
slt$t0,$t4,$t2
$t0 = 0

Clock Cycle 6763:
 Current CPU Blocking 
(sw, 2908, 2912, 3, 12, 1894, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 4/12
DRAM Request(Write) Issued for sw 3004 0 on Line 1904

Clock Cycle 6764:
 Current CPU Blocking 
(sw, 2908, 2912, 4, 12, 1894, )(sw, 3004, 0, 0, 0, 1904, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 5/12
sub$t2,$t1,$t4
$t2 = -7140

Clock Cycle 6765:
 Current CPU Blocking 
(sw, 2908, 2912, 5, 12, 1894, )(sw, 3004, 0, 0, 0, 1904, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 6/12
addi$t4,$t3,1192
$t4 = -3028

Clock Cycle 6766:
 Current CPU Blocking 
(sw, 2908, 2912, 6, 12, 1894, )(sw, 3004, 0, 0, 0, 1904, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 7/12
slt$t4,$t0,$t4
$t4 = 0

Clock Cycle 6767:
 Current CPU Blocking 
(sw, 2908, 2912, 7, 12, 1894, )(sw, 3004, 0, 0, 0, 1904, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 8/12
addi$t3,$t1,3704
$t3 = 3704

Clock Cycle 6768:
 Current CPU Blocking 
(sw, 2908, 2912, 8, 12, 1894, )(sw, 3004, 0, 0, 0, 1904, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 9/12
add$t4,$t4,$t3
$t4 = 3704

Clock Cycle 6769:
 Current CPU Blocking 
(sw, 2908, 2912, 9, 12, 1894, )(sw, 3004, 0, 0, 0, 1904, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 10/12
mul$t4,$t3,$t2
$t4 = -26446560

Clock Cycle 6770:
 Current CPU Blocking 
(sw, 2908, 2912, 10, 12, 1894, )(sw, 3004, 0, 0, 0, 1904, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 11/12
addi$t1,$t3,2984
$t1 = 6688

Clock Cycle 6771:
 Current CPU Blocking 
(sw, 2908, 2912, 11, 12, 1894, )(sw, 3004, 0, 0, 0, 1904, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 12/12
Finished Instruction sw 2908 2912 on Line 1894
add$t2,$t0,$t1
$t2 = 6688

Clock Cycle 6772:
 Current CPU Blocking 
(sw, 3004, 0, 0, 0, 1904, )(sw, 1788, 2912, 0, 0, 1897, )
Started sw 3004 0 on Line 1904
Completed 1/2
sub$t3,$t2,$t4
$t3 = 26453248

Clock Cycle 6773:
 Current CPU Blocking 
(sw, 3004, 0, 1, 2, 1904, )(sw, 1788, 2912, 0, 0, 1897, )
Completed 2/2
Finished Instruction sw 3004 0 on Line 1904
DRAM Request(Read) Issued for lw 3824 $t0 on Line 1914

Clock Cycle 6774:
 Current CPU Blocking 
(sw, 1788, 2912, 0, 0, 1897, )(lw, 3824, $t0, 0, 0, 1914, )
Started sw 1788 2912 on Line 1897
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub$t2,$t4,$t2
$t2 = -26453248

Clock Cycle 6775:
 Current CPU Blocking 
(sw, 1788, 2912, 1, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )
Completed 2/22
mul$t4,$t4,$t1
$t4 = -780934144

Clock Cycle 6776:
 Current CPU Blocking 
(sw, 1788, 2912, 2, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )
Completed 3/22
DRAM Request(Write) Issued for sw 2504 6688 on Line 1917

Clock Cycle 6777:
 Current CPU Blocking 
(sw, 1788, 2912, 3, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 4/22
slt$t1,$t4,$t2
$t1 = 1

Clock Cycle 6778:
 Current CPU Blocking 
(sw, 1788, 2912, 4, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 5/22
mul$t2,$t1,$t4
$t2 = -780934144

Clock Cycle 6779:
 Current CPU Blocking 
(sw, 1788, 2912, 5, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 6/22

Clock Cycle 6780:
 Current CPU Blocking $t0
(sw, 1788, 2912, 6, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 7/22

Clock Cycle 6781:
 Current CPU Blocking $t0
(sw, 1788, 2912, 7, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 8/22

Clock Cycle 6782:
 Current CPU Blocking $t0
(sw, 1788, 2912, 8, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 9/22

Clock Cycle 6783:
 Current CPU Blocking $t0
(sw, 1788, 2912, 9, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 10/22
Memory at 2908 = 2912

Clock Cycle 6784:
 Current CPU Blocking $t0
(sw, 1788, 2912, 10, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 11/22

Clock Cycle 6785:
 Current CPU Blocking $t0
(sw, 1788, 2912, 11, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 12/22

Clock Cycle 6786:
 Current CPU Blocking $t0
(sw, 1788, 2912, 12, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 13/22

Clock Cycle 6787:
 Current CPU Blocking $t0
(sw, 1788, 2912, 13, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 14/22

Clock Cycle 6788:
 Current CPU Blocking $t0
(sw, 1788, 2912, 14, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 15/22

Clock Cycle 6789:
 Current CPU Blocking $t0
(sw, 1788, 2912, 15, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 16/22

Clock Cycle 6790:
 Current CPU Blocking $t0
(sw, 1788, 2912, 16, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 17/22

Clock Cycle 6791:
 Current CPU Blocking $t0
(sw, 1788, 2912, 17, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 18/22

Clock Cycle 6792:
 Current CPU Blocking $t0
(sw, 1788, 2912, 18, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 19/22

Clock Cycle 6793:
 Current CPU Blocking $t0
(sw, 1788, 2912, 19, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 20/22

Clock Cycle 6794:
 Current CPU Blocking $t0
(sw, 1788, 2912, 20, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 21/22

Clock Cycle 6795:
 Current CPU Blocking $t0
(sw, 1788, 2912, 21, 22, 1897, )(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 22/22
Finished Instruction sw 1788 2912 on Line 1897

Clock Cycle 6796:
 Current CPU Blocking $t0
(lw, 3824, $t0, 0, 0, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Started lw 3824 $t0 on Line 1914
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6797:
 Current CPU Blocking $t0
(lw, 3824, $t0, 1, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 2/22

Clock Cycle 6798:
 Current CPU Blocking $t0
(lw, 3824, $t0, 2, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 3/22

Clock Cycle 6799:
 Current CPU Blocking $t0
(lw, 3824, $t0, 3, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 4/22

Clock Cycle 6800:
 Current CPU Blocking $t0
(lw, 3824, $t0, 4, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 5/22

Clock Cycle 6801:
 Current CPU Blocking $t0
(lw, 3824, $t0, 5, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 6/22

Clock Cycle 6802:
 Current CPU Blocking $t0
(lw, 3824, $t0, 6, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 7/22

Clock Cycle 6803:
 Current CPU Blocking $t0
(lw, 3824, $t0, 7, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 8/22

Clock Cycle 6804:
 Current CPU Blocking $t0
(lw, 3824, $t0, 8, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 9/22

Clock Cycle 6805:
 Current CPU Blocking $t0
(lw, 3824, $t0, 9, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 10/22
Memory at 1788 = 2912

Clock Cycle 6806:
 Current CPU Blocking $t0
(lw, 3824, $t0, 10, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 11/22

Clock Cycle 6807:
 Current CPU Blocking $t0
(lw, 3824, $t0, 11, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 12/22

Clock Cycle 6808:
 Current CPU Blocking $t0
(lw, 3824, $t0, 12, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 13/22

Clock Cycle 6809:
 Current CPU Blocking $t0
(lw, 3824, $t0, 13, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 14/22

Clock Cycle 6810:
 Current CPU Blocking $t0
(lw, 3824, $t0, 14, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 15/22

Clock Cycle 6811:
 Current CPU Blocking $t0
(lw, 3824, $t0, 15, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 16/22

Clock Cycle 6812:
 Current CPU Blocking $t0
(lw, 3824, $t0, 16, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 17/22

Clock Cycle 6813:
 Current CPU Blocking $t0
(lw, 3824, $t0, 17, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 18/22

Clock Cycle 6814:
 Current CPU Blocking $t0
(lw, 3824, $t0, 18, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 19/22

Clock Cycle 6815:
 Current CPU Blocking $t0
(lw, 3824, $t0, 19, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 20/22

Clock Cycle 6816:
 Current CPU Blocking $t0
(lw, 3824, $t0, 20, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 21/22

Clock Cycle 6817:
 Current CPU Blocking $t0
(lw, 3824, $t0, 21, 22, 1914, )(sw, 2504, 6688, 0, 0, 1917, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3824 $t0 on Line 1914

Clock Cycle 6818:
 Current CPU Blocking $t0
(sw, 2504, 6688, 0, 0, 1917, )
Started sw 2504 6688 on Line 1917
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t0,$t0,$t3
$t0 = 1

Clock Cycle 6819:
 Current CPU Blocking 
(sw, 2504, 6688, 1, 12, 1917, )
Completed 2/12
DRAM Request(Read) Issued for lw 2020 $t3 on Line 1921

Clock Cycle 6820:
 Current CPU Blocking 
(sw, 2504, 6688, 2, 12, 1917, )(lw, 2020, $t3, 0, 0, 1921, )
Completed 3/12

Clock Cycle 6821:
 Current CPU Blocking $t3
(sw, 2504, 6688, 3, 12, 1917, )(lw, 2020, $t3, 0, 0, 1921, )
Completed 4/12

Clock Cycle 6822:
 Current CPU Blocking $t3
(sw, 2504, 6688, 4, 12, 1917, )(lw, 2020, $t3, 0, 0, 1921, )
Completed 5/12

Clock Cycle 6823:
 Current CPU Blocking $t3
(sw, 2504, 6688, 5, 12, 1917, )(lw, 2020, $t3, 0, 0, 1921, )
Completed 6/12

Clock Cycle 6824:
 Current CPU Blocking $t3
(sw, 2504, 6688, 6, 12, 1917, )(lw, 2020, $t3, 0, 0, 1921, )
Completed 7/12

Clock Cycle 6825:
 Current CPU Blocking $t3
(sw, 2504, 6688, 7, 12, 1917, )(lw, 2020, $t3, 0, 0, 1921, )
Completed 8/12

Clock Cycle 6826:
 Current CPU Blocking $t3
(sw, 2504, 6688, 8, 12, 1917, )(lw, 2020, $t3, 0, 0, 1921, )
Completed 9/12

Clock Cycle 6827:
 Current CPU Blocking $t3
(sw, 2504, 6688, 9, 12, 1917, )(lw, 2020, $t3, 0, 0, 1921, )
Completed 10/12

Clock Cycle 6828:
 Current CPU Blocking $t3
(sw, 2504, 6688, 10, 12, 1917, )(lw, 2020, $t3, 0, 0, 1921, )
Completed 11/12

Clock Cycle 6829:
 Current CPU Blocking $t3
(sw, 2504, 6688, 11, 12, 1917, )(lw, 2020, $t3, 0, 0, 1921, )
Completed 12/12
Finished Instruction sw 2504 6688 on Line 1917

Clock Cycle 6830:
 Current CPU Blocking $t3
(lw, 2020, $t3, 0, 0, 1921, )
Started lw 2020 $t3 on Line 1921
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6831:
 Current CPU Blocking $t3
(lw, 2020, $t3, 1, 22, 1921, )
Completed 2/22

Clock Cycle 6832:
 Current CPU Blocking $t3
(lw, 2020, $t3, 2, 22, 1921, )
Completed 3/22

Clock Cycle 6833:
 Current CPU Blocking $t3
(lw, 2020, $t3, 3, 22, 1921, )
Completed 4/22

Clock Cycle 6834:
 Current CPU Blocking $t3
(lw, 2020, $t3, 4, 22, 1921, )
Completed 5/22

Clock Cycle 6835:
 Current CPU Blocking $t3
(lw, 2020, $t3, 5, 22, 1921, )
Completed 6/22

Clock Cycle 6836:
 Current CPU Blocking $t3
(lw, 2020, $t3, 6, 22, 1921, )
Completed 7/22

Clock Cycle 6837:
 Current CPU Blocking $t3
(lw, 2020, $t3, 7, 22, 1921, )
Completed 8/22

Clock Cycle 6838:
 Current CPU Blocking $t3
(lw, 2020, $t3, 8, 22, 1921, )
Completed 9/22

Clock Cycle 6839:
 Current CPU Blocking $t3
(lw, 2020, $t3, 9, 22, 1921, )
Completed 10/22
Memory at 2504 = 6688

Clock Cycle 6840:
 Current CPU Blocking $t3
(lw, 2020, $t3, 10, 22, 1921, )
Completed 11/22

Clock Cycle 6841:
 Current CPU Blocking $t3
(lw, 2020, $t3, 11, 22, 1921, )
Completed 12/22

Clock Cycle 6842:
 Current CPU Blocking $t3
(lw, 2020, $t3, 12, 22, 1921, )
Completed 13/22

Clock Cycle 6843:
 Current CPU Blocking $t3
(lw, 2020, $t3, 13, 22, 1921, )
Completed 14/22

Clock Cycle 6844:
 Current CPU Blocking $t3
(lw, 2020, $t3, 14, 22, 1921, )
Completed 15/22

Clock Cycle 6845:
 Current CPU Blocking $t3
(lw, 2020, $t3, 15, 22, 1921, )
Completed 16/22

Clock Cycle 6846:
 Current CPU Blocking $t3
(lw, 2020, $t3, 16, 22, 1921, )
Completed 17/22

Clock Cycle 6847:
 Current CPU Blocking $t3
(lw, 2020, $t3, 17, 22, 1921, )
Completed 18/22

Clock Cycle 6848:
 Current CPU Blocking $t3
(lw, 2020, $t3, 18, 22, 1921, )
Completed 19/22

Clock Cycle 6849:
 Current CPU Blocking $t3
(lw, 2020, $t3, 19, 22, 1921, )
Completed 20/22

Clock Cycle 6850:
 Current CPU Blocking $t3
(lw, 2020, $t3, 20, 22, 1921, )
Completed 21/22

Clock Cycle 6851:
 Current CPU Blocking $t3
(lw, 2020, $t3, 21, 22, 1921, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2020 $t3 on Line 1921

Clock Cycle 6852:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 1420 $t3 on Line 1922

Clock Cycle 6853:
 Current CPU Blocking 
(lw, 1420, $t3, 0, 0, 1922, )
Started lw 1420 $t3 on Line 1922
Completed 1/2
addi$t1,$t4,1516
$t1 = -780932628

Clock Cycle 6854:
 Current CPU Blocking 
(lw, 1420, $t3, 1, 2, 1922, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1420 $t3 on Line 1922
sub$t0,$t0,$t4
$t0 = 780934145

Clock Cycle 6855:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3756 0 on Line 1925

Clock Cycle 6856:
 Current CPU Blocking 
(sw, 3756, 0, 0, 0, 1925, )
Started sw 3756 0 on Line 1925
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sub$t1,$t2,$t0
$t1 = -1561868289

Clock Cycle 6857:
 Current CPU Blocking 
(sw, 3756, 0, 1, 12, 1925, )
Completed 2/12
mul$t4,$t0,$t0
$t4 = 2635777

Clock Cycle 6858:
 Current CPU Blocking 
(sw, 3756, 0, 2, 12, 1925, )
Completed 3/12
DRAM Request(Read) Issued for lw 2204 $t2 on Line 1928

Clock Cycle 6859:
 Current CPU Blocking 
(sw, 3756, 0, 3, 12, 1925, )(lw, 2204, $t2, 0, 0, 1928, )
Completed 4/12

Clock Cycle 6860:
 Current CPU Blocking $t2
(sw, 3756, 0, 4, 12, 1925, )(lw, 2204, $t2, 0, 0, 1928, )
Completed 5/12

Clock Cycle 6861:
 Current CPU Blocking $t2
(sw, 3756, 0, 5, 12, 1925, )(lw, 2204, $t2, 0, 0, 1928, )
Completed 6/12

Clock Cycle 6862:
 Current CPU Blocking $t2
(sw, 3756, 0, 6, 12, 1925, )(lw, 2204, $t2, 0, 0, 1928, )
Completed 7/12

Clock Cycle 6863:
 Current CPU Blocking $t2
(sw, 3756, 0, 7, 12, 1925, )(lw, 2204, $t2, 0, 0, 1928, )
Completed 8/12

Clock Cycle 6864:
 Current CPU Blocking $t2
(sw, 3756, 0, 8, 12, 1925, )(lw, 2204, $t2, 0, 0, 1928, )
Completed 9/12

Clock Cycle 6865:
 Current CPU Blocking $t2
(sw, 3756, 0, 9, 12, 1925, )(lw, 2204, $t2, 0, 0, 1928, )
Completed 10/12

Clock Cycle 6866:
 Current CPU Blocking $t2
(sw, 3756, 0, 10, 12, 1925, )(lw, 2204, $t2, 0, 0, 1928, )
Completed 11/12

Clock Cycle 6867:
 Current CPU Blocking $t2
(sw, 3756, 0, 11, 12, 1925, )(lw, 2204, $t2, 0, 0, 1928, )
Completed 12/12
Finished Instruction sw 3756 0 on Line 1925

Clock Cycle 6868:
 Current CPU Blocking $t2
(lw, 2204, $t2, 0, 0, 1928, )
Started lw 2204 $t2 on Line 1928
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6869:
 Current CPU Blocking $t2
(lw, 2204, $t2, 1, 22, 1928, )
Completed 2/22

Clock Cycle 6870:
 Current CPU Blocking $t2
(lw, 2204, $t2, 2, 22, 1928, )
Completed 3/22

Clock Cycle 6871:
 Current CPU Blocking $t2
(lw, 2204, $t2, 3, 22, 1928, )
Completed 4/22

Clock Cycle 6872:
 Current CPU Blocking $t2
(lw, 2204, $t2, 4, 22, 1928, )
Completed 5/22

Clock Cycle 6873:
 Current CPU Blocking $t2
(lw, 2204, $t2, 5, 22, 1928, )
Completed 6/22

Clock Cycle 6874:
 Current CPU Blocking $t2
(lw, 2204, $t2, 6, 22, 1928, )
Completed 7/22

Clock Cycle 6875:
 Current CPU Blocking $t2
(lw, 2204, $t2, 7, 22, 1928, )
Completed 8/22

Clock Cycle 6876:
 Current CPU Blocking $t2
(lw, 2204, $t2, 8, 22, 1928, )
Completed 9/22

Clock Cycle 6877:
 Current CPU Blocking $t2
(lw, 2204, $t2, 9, 22, 1928, )
Completed 10/22

Clock Cycle 6878:
 Current CPU Blocking $t2
(lw, 2204, $t2, 10, 22, 1928, )
Completed 11/22

Clock Cycle 6879:
 Current CPU Blocking $t2
(lw, 2204, $t2, 11, 22, 1928, )
Completed 12/22

Clock Cycle 6880:
 Current CPU Blocking $t2
(lw, 2204, $t2, 12, 22, 1928, )
Completed 13/22

Clock Cycle 6881:
 Current CPU Blocking $t2
(lw, 2204, $t2, 13, 22, 1928, )
Completed 14/22

Clock Cycle 6882:
 Current CPU Blocking $t2
(lw, 2204, $t2, 14, 22, 1928, )
Completed 15/22

Clock Cycle 6883:
 Current CPU Blocking $t2
(lw, 2204, $t2, 15, 22, 1928, )
Completed 16/22

Clock Cycle 6884:
 Current CPU Blocking $t2
(lw, 2204, $t2, 16, 22, 1928, )
Completed 17/22

Clock Cycle 6885:
 Current CPU Blocking $t2
(lw, 2204, $t2, 17, 22, 1928, )
Completed 18/22

Clock Cycle 6886:
 Current CPU Blocking $t2
(lw, 2204, $t2, 18, 22, 1928, )
Completed 19/22

Clock Cycle 6887:
 Current CPU Blocking $t2
(lw, 2204, $t2, 19, 22, 1928, )
Completed 20/22

Clock Cycle 6888:
 Current CPU Blocking $t2
(lw, 2204, $t2, 20, 22, 1928, )
Completed 21/22

Clock Cycle 6889:
 Current CPU Blocking $t2
(lw, 2204, $t2, 21, 22, 1928, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2204 $t2 on Line 1928

Clock Cycle 6890:
 Current CPU Blocking $t2

sub$t2,$t4,$t2
$t2 = 2635777

Clock Cycle 6891:
 Current CPU Blocking 

sub$t0,$t4,$t0
$t0 = -778298368

Clock Cycle 6892:
 Current CPU Blocking 

sub$t1,$t0,$t1
$t1 = 783569921

Clock Cycle 6893:
 Current CPU Blocking 

addi$t3,$t0,1556
$t3 = -778296812

Clock Cycle 6894:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2936 2635777 on Line 1933

Clock Cycle 6895:
 Current CPU Blocking 
(sw, 2936, 2635777, 0, 0, 1933, )
Started sw 2936 2635777 on Line 1933
Completed 1/2
DRAM Request(Write) Issued for sw 2668 783569921 on Line 1934

Clock Cycle 6896:
 Current CPU Blocking 
(sw, 2936, 2635777, 1, 2, 1933, )(sw, 2668, 783569921, 0, 0, 1934, )
Completed 2/2
Finished Instruction sw 2936 2635777 on Line 1933
slt$t1,$t2,$t1
$t1 = 1

Clock Cycle 6897:
 Current CPU Blocking 
(sw, 2668, 783569921, 0, 0, 1934, )
Started sw 2668 783569921 on Line 1934
Completed 1/2
DRAM Request(Write) Issued for sw 2404 2635777 on Line 1936

Clock Cycle 6898:
 Current CPU Blocking 
(sw, 2668, 783569921, 1, 2, 1934, )(sw, 2404, 2635777, 0, 0, 1936, )
Completed 2/2
Finished Instruction sw 2668 783569921 on Line 1934
slt$t1,$t2,$t4
$t1 = 0

Clock Cycle 6899:
 Current CPU Blocking 
(sw, 2404, 2635777, 0, 0, 1936, )
Started sw 2404 2635777 on Line 1936
Completed 1/2
mul$t0,$t2,$t0
$t0 = 1471945728

Clock Cycle 6900:
 Current CPU Blocking 
(sw, 2404, 2635777, 1, 2, 1936, )
Completed 2/2
Finished Instruction sw 2404 2635777 on Line 1936
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 6901:
 Current CPU Blocking 

addi$t1,$t1,460
$t1 = 460

Clock Cycle 6902:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1016 $t3 on Line 1941

Clock Cycle 6903:
 Current CPU Blocking 
(lw, 1016, $t3, 0, 0, 1941, )
Started lw 1016 $t3 on Line 1941
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6904:
 Current CPU Blocking $t3
(lw, 1016, $t3, 1, 22, 1941, )
Completed 2/22

Clock Cycle 6905:
 Current CPU Blocking $t3
(lw, 1016, $t3, 2, 22, 1941, )
Completed 3/22

Clock Cycle 6906:
 Current CPU Blocking $t3
(lw, 1016, $t3, 3, 22, 1941, )
Completed 4/22

Clock Cycle 6907:
 Current CPU Blocking $t3
(lw, 1016, $t3, 4, 22, 1941, )
Completed 5/22

Clock Cycle 6908:
 Current CPU Blocking $t3
(lw, 1016, $t3, 5, 22, 1941, )
Completed 6/22

Clock Cycle 6909:
 Current CPU Blocking $t3
(lw, 1016, $t3, 6, 22, 1941, )
Completed 7/22

Clock Cycle 6910:
 Current CPU Blocking $t3
(lw, 1016, $t3, 7, 22, 1941, )
Completed 8/22

Clock Cycle 6911:
 Current CPU Blocking $t3
(lw, 1016, $t3, 8, 22, 1941, )
Completed 9/22

Clock Cycle 6912:
 Current CPU Blocking $t3
(lw, 1016, $t3, 9, 22, 1941, )
Completed 10/22
Memory at 2404 = 2635777
Memory at 2668 = 783569921
Memory at 2936 = 2635777

Clock Cycle 6913:
 Current CPU Blocking $t3
(lw, 1016, $t3, 10, 22, 1941, )
Completed 11/22

Clock Cycle 6914:
 Current CPU Blocking $t3
(lw, 1016, $t3, 11, 22, 1941, )
Completed 12/22

Clock Cycle 6915:
 Current CPU Blocking $t3
(lw, 1016, $t3, 12, 22, 1941, )
Completed 13/22

Clock Cycle 6916:
 Current CPU Blocking $t3
(lw, 1016, $t3, 13, 22, 1941, )
Completed 14/22

Clock Cycle 6917:
 Current CPU Blocking $t3
(lw, 1016, $t3, 14, 22, 1941, )
Completed 15/22

Clock Cycle 6918:
 Current CPU Blocking $t3
(lw, 1016, $t3, 15, 22, 1941, )
Completed 16/22

Clock Cycle 6919:
 Current CPU Blocking $t3
(lw, 1016, $t3, 16, 22, 1941, )
Completed 17/22

Clock Cycle 6920:
 Current CPU Blocking $t3
(lw, 1016, $t3, 17, 22, 1941, )
Completed 18/22

Clock Cycle 6921:
 Current CPU Blocking $t3
(lw, 1016, $t3, 18, 22, 1941, )
Completed 19/22

Clock Cycle 6922:
 Current CPU Blocking $t3
(lw, 1016, $t3, 19, 22, 1941, )
Completed 20/22

Clock Cycle 6923:
 Current CPU Blocking $t3
(lw, 1016, $t3, 20, 22, 1941, )
Completed 21/22

Clock Cycle 6924:
 Current CPU Blocking $t3
(lw, 1016, $t3, 21, 22, 1941, )
Completed 22/22
$t3 = 3268
Finished Instruction lw 1016 $t3 on Line 1941

Clock Cycle 6925:
 Current CPU Blocking $t3

sub$t1,$t3,$t3
$t1 = 0

Clock Cycle 6926:
 Current CPU Blocking 

add$t2,$t1,$t2
$t2 = 2635777

Clock Cycle 6927:
 Current CPU Blocking 

add$t1,$t3,$t1
$t1 = 3268

Clock Cycle 6928:
 Current CPU Blocking 

mul$t1,$t0,$t3
$t1 = -44732416

Clock Cycle 6929:
 Current CPU Blocking 

addi$t4,$t2,2004
$t4 = 2637781

Clock Cycle 6930:
 Current CPU Blocking 

add$t4,$t3,$t2
$t4 = 2639045

Clock Cycle 6931:
 Current CPU Blocking 

addi$t0,$t3,3256
$t0 = 6524

Clock Cycle 6932:
 Current CPU Blocking 

add$t4,$t3,$t3
$t4 = 6536

Clock Cycle 6933:
 Current CPU Blocking 

addi$t4,$t0,68
$t4 = 6592

Clock Cycle 6934:
 Current CPU Blocking 

addi$t4,$t3,3612
$t4 = 6880

Clock Cycle 6935:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 268 2635777 on Line 1952

Clock Cycle 6936:
 Current CPU Blocking 
(sw, 268, 2635777, 0, 0, 1952, )
Started sw 268 2635777 on Line 1952
Completed 1/2
DRAM Request(Write) Issued for sw 2296 3268 on Line 1953

Clock Cycle 6937:
 Current CPU Blocking 
(sw, 268, 2635777, 1, 2, 1952, )(sw, 2296, 3268, 0, 0, 1953, )
Completed 2/2
Finished Instruction sw 268 2635777 on Line 1952
sub$t2,$t0,$t3
$t2 = 3256

Clock Cycle 6938:
 Current CPU Blocking 
(sw, 2296, 3268, 0, 0, 1953, )
Started sw 2296 3268 on Line 1953
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add$t0,$t3,$t0
$t0 = 9792

Clock Cycle 6939:
 Current CPU Blocking 
(sw, 2296, 3268, 1, 22, 1953, )
Completed 2/22
slt$t0,$t0,$t0
$t0 = 0

Clock Cycle 6940:
 Current CPU Blocking 
(sw, 2296, 3268, 2, 22, 1953, )
Completed 3/22
addi$t1,$t3,444
$t1 = 3712

Clock Cycle 6941:
 Current CPU Blocking 
(sw, 2296, 3268, 3, 22, 1953, )
Completed 4/22
addi$t2,$t3,756
$t2 = 4024

Clock Cycle 6942:
 Current CPU Blocking 
(sw, 2296, 3268, 4, 22, 1953, )
Completed 5/22
sub$t4,$t1,$t0
$t4 = 3712

Clock Cycle 6943:
 Current CPU Blocking 
(sw, 2296, 3268, 5, 22, 1953, )
Completed 6/22
DRAM Request(Read) Issued for lw 2828 $t3 on Line 1960

Clock Cycle 6944:
 Current CPU Blocking 
(sw, 2296, 3268, 6, 22, 1953, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 7/22
DRAM Request(Read) Issued for lw 2468 $t4 on Line 1961

Clock Cycle 6945:
 Current CPU Blocking 
(sw, 2296, 3268, 7, 22, 1953, )(lw, 2828, $t3, 0, 0, 1960, )(lw, 2468, $t4, 0, 0, 1961, )
Completed 8/22

Clock Cycle 6946:
 Current CPU Blocking $t4
(sw, 2296, 3268, 8, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 9/22

Clock Cycle 6947:
 Current CPU Blocking $t4
(sw, 2296, 3268, 9, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 10/22
Memory at 268 = 2635777

Clock Cycle 6948:
 Current CPU Blocking $t4
(sw, 2296, 3268, 10, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 11/22

Clock Cycle 6949:
 Current CPU Blocking $t4
(sw, 2296, 3268, 11, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 12/22

Clock Cycle 6950:
 Current CPU Blocking $t4
(sw, 2296, 3268, 12, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 13/22

Clock Cycle 6951:
 Current CPU Blocking $t4
(sw, 2296, 3268, 13, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 14/22

Clock Cycle 6952:
 Current CPU Blocking $t4
(sw, 2296, 3268, 14, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 15/22

Clock Cycle 6953:
 Current CPU Blocking $t4
(sw, 2296, 3268, 15, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 16/22

Clock Cycle 6954:
 Current CPU Blocking $t4
(sw, 2296, 3268, 16, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 17/22

Clock Cycle 6955:
 Current CPU Blocking $t4
(sw, 2296, 3268, 17, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 18/22

Clock Cycle 6956:
 Current CPU Blocking $t4
(sw, 2296, 3268, 18, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 19/22

Clock Cycle 6957:
 Current CPU Blocking $t4
(sw, 2296, 3268, 19, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 20/22

Clock Cycle 6958:
 Current CPU Blocking $t4
(sw, 2296, 3268, 20, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 21/22

Clock Cycle 6959:
 Current CPU Blocking $t4
(sw, 2296, 3268, 21, 22, 1953, )(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 22/22
Finished Instruction sw 2296 3268 on Line 1953

Clock Cycle 6960:
 Current CPU Blocking $t4
(lw, 2468, $t4, 0, 0, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Started lw 2468 $t4 on Line 1961
Completed 1/2

Clock Cycle 6961:
 Current CPU Blocking $t4
(lw, 2468, $t4, 1, 2, 1961, )(lw, 2828, $t3, 0, 0, 1960, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2468 $t4 on Line 1961

Clock Cycle 6962:
 Current CPU Blocking $t4
(lw, 2828, $t3, 0, 0, 1960, )
Started lw 2828 $t3 on Line 1960
Completed 1/2
DRAM Request(Read) Issued for lw 2252 $t4 on Line 1962

Clock Cycle 6963:
 Current CPU Blocking 
(lw, 2828, $t3, 1, 2, 1960, )(lw, 2252, $t4, 0, 0, 1962, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2828 $t3 on Line 1960
DRAM Request(Read) Issued for lw 88 $t1 on Line 1963

Clock Cycle 6964:
 Current CPU Blocking 
(lw, 2252, $t4, 0, 0, 1962, )(lw, 88, $t1, 0, 0, 1963, )
Started lw 2252 $t4 on Line 1962
Completed 1/2

Clock Cycle 6965:
 Current CPU Blocking $t1
(lw, 2252, $t4, 1, 2, 1962, )(lw, 88, $t1, 0, 0, 1963, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2252 $t4 on Line 1962

Clock Cycle 6966:
 Current CPU Blocking $t1
(lw, 88, $t1, 0, 0, 1963, )
Started lw 88 $t1 on Line 1963
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6967:
 Current CPU Blocking $t1
(lw, 88, $t1, 1, 22, 1963, )
Completed 2/22

Clock Cycle 6968:
 Current CPU Blocking $t1
(lw, 88, $t1, 2, 22, 1963, )
Completed 3/22

Clock Cycle 6969:
 Current CPU Blocking $t1
(lw, 88, $t1, 3, 22, 1963, )
Completed 4/22

Clock Cycle 6970:
 Current CPU Blocking $t1
(lw, 88, $t1, 4, 22, 1963, )
Completed 5/22

Clock Cycle 6971:
 Current CPU Blocking $t1
(lw, 88, $t1, 5, 22, 1963, )
Completed 6/22

Clock Cycle 6972:
 Current CPU Blocking $t1
(lw, 88, $t1, 6, 22, 1963, )
Completed 7/22

Clock Cycle 6973:
 Current CPU Blocking $t1
(lw, 88, $t1, 7, 22, 1963, )
Completed 8/22

Clock Cycle 6974:
 Current CPU Blocking $t1
(lw, 88, $t1, 8, 22, 1963, )
Completed 9/22

Clock Cycle 6975:
 Current CPU Blocking $t1
(lw, 88, $t1, 9, 22, 1963, )
Completed 10/22
Memory at 2296 = 3268

Clock Cycle 6976:
 Current CPU Blocking $t1
(lw, 88, $t1, 10, 22, 1963, )
Completed 11/22

Clock Cycle 6977:
 Current CPU Blocking $t1
(lw, 88, $t1, 11, 22, 1963, )
Completed 12/22

Clock Cycle 6978:
 Current CPU Blocking $t1
(lw, 88, $t1, 12, 22, 1963, )
Completed 13/22

Clock Cycle 6979:
 Current CPU Blocking $t1
(lw, 88, $t1, 13, 22, 1963, )
Completed 14/22

Clock Cycle 6980:
 Current CPU Blocking $t1
(lw, 88, $t1, 14, 22, 1963, )
Completed 15/22

Clock Cycle 6981:
 Current CPU Blocking $t1
(lw, 88, $t1, 15, 22, 1963, )
Completed 16/22

Clock Cycle 6982:
 Current CPU Blocking $t1
(lw, 88, $t1, 16, 22, 1963, )
Completed 17/22

Clock Cycle 6983:
 Current CPU Blocking $t1
(lw, 88, $t1, 17, 22, 1963, )
Completed 18/22

Clock Cycle 6984:
 Current CPU Blocking $t1
(lw, 88, $t1, 18, 22, 1963, )
Completed 19/22

Clock Cycle 6985:
 Current CPU Blocking $t1
(lw, 88, $t1, 19, 22, 1963, )
Completed 20/22

Clock Cycle 6986:
 Current CPU Blocking $t1
(lw, 88, $t1, 20, 22, 1963, )
Completed 21/22

Clock Cycle 6987:
 Current CPU Blocking $t1
(lw, 88, $t1, 21, 22, 1963, )
Completed 22/22
$t1 = 0
Finished Instruction lw 88 $t1 on Line 1963

Clock Cycle 6988:
 Current CPU Blocking $t1

addi$t1,$t1,2896
$t1 = 2896

Clock Cycle 6989:
 Current CPU Blocking 

addi$t0,$t4,1820
$t0 = 1820

Clock Cycle 6990:
 Current CPU Blocking 

mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 6991:
 Current CPU Blocking 

sub$t4,$t2,$t1
$t4 = 1128

Clock Cycle 6992:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1392 4024 on Line 1968

Clock Cycle 6993:
 Current CPU Blocking 
(sw, 1392, 4024, 0, 0, 1968, )
Started sw 1392 4024 on Line 1968
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt$t0,$t1,$t0
$t0 = 0

Clock Cycle 6994:
 Current CPU Blocking 
(sw, 1392, 4024, 1, 12, 1968, )
Completed 2/12
addi$t0,$t0,224
$t0 = 224

Clock Cycle 6995:
 Current CPU Blocking 
(sw, 1392, 4024, 2, 12, 1968, )
Completed 3/12
addi$t0,$t1,1620
$t0 = 4516

Clock Cycle 6996:
 Current CPU Blocking 
(sw, 1392, 4024, 3, 12, 1968, )
Completed 4/12
sub$t0,$t4,$t3
$t0 = 1128

Clock Cycle 6997:
 Current CPU Blocking 
(sw, 1392, 4024, 4, 12, 1968, )
Completed 5/12
DRAM Request(Write) Issued for sw 1676 0 on Line 1973

Clock Cycle 6998:
 Current CPU Blocking 
(sw, 1392, 4024, 5, 12, 1968, )(sw, 1676, 0, 0, 0, 1973, )
Completed 6/12
DRAM Request(Write) Issued for sw 1232 1128 on Line 1974

Clock Cycle 6999:
 Current CPU Blocking 
(sw, 1392, 4024, 6, 12, 1968, )(sw, 1676, 0, 0, 0, 1973, )(sw, 1232, 1128, 0, 0, 1974, )
Completed 7/12
addi$t1,$t4,2048
$t1 = 3176

Clock Cycle 7000:
 Current CPU Blocking 
(sw, 1392, 4024, 7, 12, 1968, )(sw, 1676, 0, 0, 0, 1973, )(sw, 1232, 1128, 0, 0, 1974, )
Completed 8/12
DRAM Request(Read) Issued for lw 2468 $t3 on Line 1976

Clock Cycle 7001:
 Current CPU Blocking 
(sw, 1392, 4024, 8, 12, 1968, )(sw, 1676, 0, 0, 0, 1973, )(sw, 1232, 1128, 0, 0, 1974, )(lw, 2468, $t3, 0, 0, 1976, )
Completed 9/12

Clock Cycle 7002:
 Current CPU Blocking $t3
(sw, 1392, 4024, 9, 12, 1968, )(sw, 1676, 0, 0, 0, 1973, )(sw, 1232, 1128, 0, 0, 1974, )(lw, 2468, $t3, 0, 0, 1976, )
Completed 10/12

Clock Cycle 7003:
 Current CPU Blocking $t3
(sw, 1392, 4024, 10, 12, 1968, )(sw, 1676, 0, 0, 0, 1973, )(sw, 1232, 1128, 0, 0, 1974, )(lw, 2468, $t3, 0, 0, 1976, )
Completed 11/12

Clock Cycle 7004:
 Current CPU Blocking $t3
(sw, 1392, 4024, 11, 12, 1968, )(sw, 1676, 0, 0, 0, 1973, )(sw, 1232, 1128, 0, 0, 1974, )(lw, 2468, $t3, 0, 0, 1976, )
Completed 12/12
Finished Instruction sw 1392 4024 on Line 1968

Clock Cycle 7005:
 Current CPU Blocking $t3
(sw, 1676, 0, 0, 0, 1973, )(sw, 1232, 1128, 0, 0, 1974, )(lw, 2468, $t3, 0, 0, 1976, )
Started sw 1676 0 on Line 1973
Completed 1/2

Clock Cycle 7006:
 Current CPU Blocking $t3
(sw, 1676, 0, 1, 2, 1973, )(sw, 1232, 1128, 0, 0, 1974, )(lw, 2468, $t3, 0, 0, 1976, )
Completed 2/2
Finished Instruction sw 1676 0 on Line 1973

Clock Cycle 7007:
 Current CPU Blocking $t3
(sw, 1232, 1128, 0, 0, 1974, )(lw, 2468, $t3, 0, 0, 1976, )
Started sw 1232 1128 on Line 1974
Completed 1/2

Clock Cycle 7008:
 Current CPU Blocking $t3
(sw, 1232, 1128, 1, 2, 1974, )(lw, 2468, $t3, 0, 0, 1976, )
Completed 2/2
Finished Instruction sw 1232 1128 on Line 1974

Clock Cycle 7009:
 Current CPU Blocking $t3
(lw, 2468, $t3, 0, 0, 1976, )
Started lw 2468 $t3 on Line 1976
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7010:
 Current CPU Blocking $t3
(lw, 2468, $t3, 1, 22, 1976, )
Completed 2/22

Clock Cycle 7011:
 Current CPU Blocking $t3
(lw, 2468, $t3, 2, 22, 1976, )
Completed 3/22

Clock Cycle 7012:
 Current CPU Blocking $t3
(lw, 2468, $t3, 3, 22, 1976, )
Completed 4/22

Clock Cycle 7013:
 Current CPU Blocking $t3
(lw, 2468, $t3, 4, 22, 1976, )
Completed 5/22

Clock Cycle 7014:
 Current CPU Blocking $t3
(lw, 2468, $t3, 5, 22, 1976, )
Completed 6/22

Clock Cycle 7015:
 Current CPU Blocking $t3
(lw, 2468, $t3, 6, 22, 1976, )
Completed 7/22

Clock Cycle 7016:
 Current CPU Blocking $t3
(lw, 2468, $t3, 7, 22, 1976, )
Completed 8/22

Clock Cycle 7017:
 Current CPU Blocking $t3
(lw, 2468, $t3, 8, 22, 1976, )
Completed 9/22

Clock Cycle 7018:
 Current CPU Blocking $t3
(lw, 2468, $t3, 9, 22, 1976, )
Completed 10/22
Memory at 1232 = 1128
Memory at 1392 = 4024

Clock Cycle 7019:
 Current CPU Blocking $t3
(lw, 2468, $t3, 10, 22, 1976, )
Completed 11/22

Clock Cycle 7020:
 Current CPU Blocking $t3
(lw, 2468, $t3, 11, 22, 1976, )
Completed 12/22

Clock Cycle 7021:
 Current CPU Blocking $t3
(lw, 2468, $t3, 12, 22, 1976, )
Completed 13/22

Clock Cycle 7022:
 Current CPU Blocking $t3
(lw, 2468, $t3, 13, 22, 1976, )
Completed 14/22

Clock Cycle 7023:
 Current CPU Blocking $t3
(lw, 2468, $t3, 14, 22, 1976, )
Completed 15/22

Clock Cycle 7024:
 Current CPU Blocking $t3
(lw, 2468, $t3, 15, 22, 1976, )
Completed 16/22

Clock Cycle 7025:
 Current CPU Blocking $t3
(lw, 2468, $t3, 16, 22, 1976, )
Completed 17/22

Clock Cycle 7026:
 Current CPU Blocking $t3
(lw, 2468, $t3, 17, 22, 1976, )
Completed 18/22

Clock Cycle 7027:
 Current CPU Blocking $t3
(lw, 2468, $t3, 18, 22, 1976, )
Completed 19/22

Clock Cycle 7028:
 Current CPU Blocking $t3
(lw, 2468, $t3, 19, 22, 1976, )
Completed 20/22

Clock Cycle 7029:
 Current CPU Blocking $t3
(lw, 2468, $t3, 20, 22, 1976, )
Completed 21/22

Clock Cycle 7030:
 Current CPU Blocking $t3
(lw, 2468, $t3, 21, 22, 1976, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2468 $t3 on Line 1976

Clock Cycle 7031:
 Current CPU Blocking $t3

slt$t3,$t4,$t1
$t3 = 1

Clock Cycle 7032:
 Current CPU Blocking 

slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 7033:
 Current CPU Blocking 

sub$t3,$t4,$t2
$t3 = -4024

Clock Cycle 7034:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2328 -4024 on Line 1980

Clock Cycle 7035:
 Current CPU Blocking 
(sw, 2328, -4024, 0, 0, 1980, )
Started sw 2328 -4024 on Line 1980
Completed 1/2
mul$t0,$t2,$t1
$t0 = 12780224

Clock Cycle 7036:
 Current CPU Blocking 
(sw, 2328, -4024, 1, 2, 1980, )
Completed 2/2
Finished Instruction sw 2328 -4024 on Line 1980
slt$t4,$t2,$t2
$t4 = 0

Clock Cycle 7037:
 Current CPU Blocking 

addi$t1,$t2,3772
$t1 = 7796

Clock Cycle 7038:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1992 $t4 on Line 1984

Clock Cycle 7039:
 Current CPU Blocking 
(lw, 1992, $t4, 0, 0, 1984, )
Started lw 1992 $t4 on Line 1984
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 616 $t1 on Line 1985

Clock Cycle 7040:
 Current CPU Blocking 
(lw, 1992, $t4, 1, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 2/22

Clock Cycle 7041:
 Current CPU Blocking $t1
(lw, 1992, $t4, 2, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 3/22

Clock Cycle 7042:
 Current CPU Blocking $t1
(lw, 1992, $t4, 3, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 4/22

Clock Cycle 7043:
 Current CPU Blocking $t1
(lw, 1992, $t4, 4, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 5/22

Clock Cycle 7044:
 Current CPU Blocking $t1
(lw, 1992, $t4, 5, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 6/22

Clock Cycle 7045:
 Current CPU Blocking $t1
(lw, 1992, $t4, 6, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 7/22

Clock Cycle 7046:
 Current CPU Blocking $t1
(lw, 1992, $t4, 7, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 8/22

Clock Cycle 7047:
 Current CPU Blocking $t1
(lw, 1992, $t4, 8, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 9/22

Clock Cycle 7048:
 Current CPU Blocking $t1
(lw, 1992, $t4, 9, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 10/22
Memory at 2328 = -4024

Clock Cycle 7049:
 Current CPU Blocking $t1
(lw, 1992, $t4, 10, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 11/22

Clock Cycle 7050:
 Current CPU Blocking $t1
(lw, 1992, $t4, 11, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 12/22

Clock Cycle 7051:
 Current CPU Blocking $t1
(lw, 1992, $t4, 12, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 13/22

Clock Cycle 7052:
 Current CPU Blocking $t1
(lw, 1992, $t4, 13, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 14/22

Clock Cycle 7053:
 Current CPU Blocking $t1
(lw, 1992, $t4, 14, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 15/22

Clock Cycle 7054:
 Current CPU Blocking $t1
(lw, 1992, $t4, 15, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 16/22

Clock Cycle 7055:
 Current CPU Blocking $t1
(lw, 1992, $t4, 16, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 17/22

Clock Cycle 7056:
 Current CPU Blocking $t1
(lw, 1992, $t4, 17, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 18/22

Clock Cycle 7057:
 Current CPU Blocking $t1
(lw, 1992, $t4, 18, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 19/22

Clock Cycle 7058:
 Current CPU Blocking $t1
(lw, 1992, $t4, 19, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 20/22

Clock Cycle 7059:
 Current CPU Blocking $t1
(lw, 1992, $t4, 20, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 21/22

Clock Cycle 7060:
 Current CPU Blocking $t1
(lw, 1992, $t4, 21, 22, 1984, )(lw, 616, $t1, 0, 0, 1985, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1992 $t4 on Line 1984

Clock Cycle 7061:
 Current CPU Blocking $t1
(lw, 616, $t1, 0, 0, 1985, )
Started lw 616 $t1 on Line 1985
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 7062:
 Current CPU Blocking $t1
(lw, 616, $t1, 1, 12, 1985, )
Completed 2/12

Clock Cycle 7063:
 Current CPU Blocking $t1
(lw, 616, $t1, 2, 12, 1985, )
Completed 3/12

Clock Cycle 7064:
 Current CPU Blocking $t1
(lw, 616, $t1, 3, 12, 1985, )
Completed 4/12

Clock Cycle 7065:
 Current CPU Blocking $t1
(lw, 616, $t1, 4, 12, 1985, )
Completed 5/12

Clock Cycle 7066:
 Current CPU Blocking $t1
(lw, 616, $t1, 5, 12, 1985, )
Completed 6/12

Clock Cycle 7067:
 Current CPU Blocking $t1
(lw, 616, $t1, 6, 12, 1985, )
Completed 7/12

Clock Cycle 7068:
 Current CPU Blocking $t1
(lw, 616, $t1, 7, 12, 1985, )
Completed 8/12

Clock Cycle 7069:
 Current CPU Blocking $t1
(lw, 616, $t1, 8, 12, 1985, )
Completed 9/12

Clock Cycle 7070:
 Current CPU Blocking $t1
(lw, 616, $t1, 9, 12, 1985, )
Completed 10/12

Clock Cycle 7071:
 Current CPU Blocking $t1
(lw, 616, $t1, 10, 12, 1985, )
Completed 11/12

Clock Cycle 7072:
 Current CPU Blocking $t1
(lw, 616, $t1, 11, 12, 1985, )
Completed 12/12
$t1 = 0
Finished Instruction lw 616 $t1 on Line 1985

Clock Cycle 7073:
 Current CPU Blocking $t1

DRAM Request(Read) Issued for lw 2684 $t1 on Line 1986

Clock Cycle 7074:
 Current CPU Blocking 
(lw, 2684, $t1, 0, 0, 1986, )
Started lw 2684 $t1 on Line 1986
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1776 $t4 on Line 1987

Clock Cycle 7075:
 Current CPU Blocking 
(lw, 2684, $t1, 1, 12, 1986, )(lw, 1776, $t4, 0, 0, 1987, )
Completed 2/12

Clock Cycle 7076:
 Current CPU Blocking $t4
(lw, 2684, $t1, 2, 12, 1986, )(lw, 1776, $t4, 0, 0, 1987, )
Completed 3/12

Clock Cycle 7077:
 Current CPU Blocking $t4
(lw, 2684, $t1, 3, 12, 1986, )(lw, 1776, $t4, 0, 0, 1987, )
Completed 4/12

Clock Cycle 7078:
 Current CPU Blocking $t4
(lw, 2684, $t1, 4, 12, 1986, )(lw, 1776, $t4, 0, 0, 1987, )
Completed 5/12

Clock Cycle 7079:
 Current CPU Blocking $t4
(lw, 2684, $t1, 5, 12, 1986, )(lw, 1776, $t4, 0, 0, 1987, )
Completed 6/12

Clock Cycle 7080:
 Current CPU Blocking $t4
(lw, 2684, $t1, 6, 12, 1986, )(lw, 1776, $t4, 0, 0, 1987, )
Completed 7/12

Clock Cycle 7081:
 Current CPU Blocking $t4
(lw, 2684, $t1, 7, 12, 1986, )(lw, 1776, $t4, 0, 0, 1987, )
Completed 8/12

Clock Cycle 7082:
 Current CPU Blocking $t4
(lw, 2684, $t1, 8, 12, 1986, )(lw, 1776, $t4, 0, 0, 1987, )
Completed 9/12

Clock Cycle 7083:
 Current CPU Blocking $t4
(lw, 2684, $t1, 9, 12, 1986, )(lw, 1776, $t4, 0, 0, 1987, )
Completed 10/12

Clock Cycle 7084:
 Current CPU Blocking $t4
(lw, 2684, $t1, 10, 12, 1986, )(lw, 1776, $t4, 0, 0, 1987, )
Completed 11/12

Clock Cycle 7085:
 Current CPU Blocking $t4
(lw, 2684, $t1, 11, 12, 1986, )(lw, 1776, $t4, 0, 0, 1987, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2684 $t1 on Line 1986

Clock Cycle 7086:
 Current CPU Blocking $t4
(lw, 1776, $t4, 0, 0, 1987, )
Started lw 1776 $t4 on Line 1987
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 7087:
 Current CPU Blocking $t4
(lw, 1776, $t4, 1, 12, 1987, )
Completed 2/12

Clock Cycle 7088:
 Current CPU Blocking $t4
(lw, 1776, $t4, 2, 12, 1987, )
Completed 3/12

Clock Cycle 7089:
 Current CPU Blocking $t4
(lw, 1776, $t4, 3, 12, 1987, )
Completed 4/12

Clock Cycle 7090:
 Current CPU Blocking $t4
(lw, 1776, $t4, 4, 12, 1987, )
Completed 5/12

Clock Cycle 7091:
 Current CPU Blocking $t4
(lw, 1776, $t4, 5, 12, 1987, )
Completed 6/12

Clock Cycle 7092:
 Current CPU Blocking $t4
(lw, 1776, $t4, 6, 12, 1987, )
Completed 7/12

Clock Cycle 7093:
 Current CPU Blocking $t4
(lw, 1776, $t4, 7, 12, 1987, )
Completed 8/12

Clock Cycle 7094:
 Current CPU Blocking $t4
(lw, 1776, $t4, 8, 12, 1987, )
Completed 9/12

Clock Cycle 7095:
 Current CPU Blocking $t4
(lw, 1776, $t4, 9, 12, 1987, )
Completed 10/12

Clock Cycle 7096:
 Current CPU Blocking $t4
(lw, 1776, $t4, 10, 12, 1987, )
Completed 11/12

Clock Cycle 7097:
 Current CPU Blocking $t4
(lw, 1776, $t4, 11, 12, 1987, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1776 $t4 on Line 1987

Clock Cycle 7098:
 Current CPU Blocking $t4

mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 7099:
 Current CPU Blocking 

add$t3,$t1,$t1
$t3 = 0

Clock Cycle 7100:
 Current CPU Blocking 

addi$t4,$t2,2644
$t4 = 6668

Clock Cycle 7101:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1840 4024 on Line 1991

Clock Cycle 7102:
 Current CPU Blocking 
(sw, 1840, 4024, 0, 0, 1991, )
Started sw 1840 4024 on Line 1991
Completed 1/2
add$t2,$t0,$t4
$t2 = 12786892

Clock Cycle 7103:
 Current CPU Blocking 
(sw, 1840, 4024, 1, 2, 1991, )
Completed 2/2
Finished Instruction sw 1840 4024 on Line 1991
mul$t3,$t4,$t2
$t3 = -636350064

Clock Cycle 7104:
 Current CPU Blocking 

sub$t2,$t3,$t4
$t2 = -636356732

Clock Cycle 7105:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1956 $t1 on Line 1995

Clock Cycle 7106:
 Current CPU Blocking 
(lw, 1956, $t1, 0, 0, 1995, )
Started lw 1956 $t1 on Line 1995
Completed 1/2
DRAM Request(Read) Issued for lw 3112 $t2 on Line 1996

Clock Cycle 7107:
 Current CPU Blocking 
(lw, 1956, $t1, 1, 2, 1995, )(lw, 3112, $t2, 0, 0, 1996, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1956 $t1 on Line 1995

Clock Cycle 7108:
 Current CPU Blocking $t1
(lw, 3112, $t2, 0, 0, 1996, )
Started lw 3112 $t2 on Line 1996
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
slt$t0,$t4,$t1
$t0 = 0

Clock Cycle 7109:
 Current CPU Blocking 
(lw, 3112, $t2, 1, 22, 1996, )
Completed 2/22
mul$t3,$t3,$t3
$t3 = -1183551232

Clock Cycle 7110:
 Current CPU Blocking 
(lw, 3112, $t2, 2, 22, 1996, )
Completed 3/22

Clock Cycle 7111:
 Current CPU Blocking $t2
(lw, 3112, $t2, 3, 22, 1996, )
Completed 4/22

Clock Cycle 7112:
 Current CPU Blocking $t2
(lw, 3112, $t2, 4, 22, 1996, )
Completed 5/22

Clock Cycle 7113:
 Current CPU Blocking $t2
(lw, 3112, $t2, 5, 22, 1996, )
Completed 6/22

Clock Cycle 7114:
 Current CPU Blocking $t2
(lw, 3112, $t2, 6, 22, 1996, )
Completed 7/22

Clock Cycle 7115:
 Current CPU Blocking $t2
(lw, 3112, $t2, 7, 22, 1996, )
Completed 8/22

Clock Cycle 7116:
 Current CPU Blocking $t2
(lw, 3112, $t2, 8, 22, 1996, )
Completed 9/22

Clock Cycle 7117:
 Current CPU Blocking $t2
(lw, 3112, $t2, 9, 22, 1996, )
Completed 10/22
Memory at 1840 = 4024

Clock Cycle 7118:
 Current CPU Blocking $t2
(lw, 3112, $t2, 10, 22, 1996, )
Completed 11/22

Clock Cycle 7119:
 Current CPU Blocking $t2
(lw, 3112, $t2, 11, 22, 1996, )
Completed 12/22

Clock Cycle 7120:
 Current CPU Blocking $t2
(lw, 3112, $t2, 12, 22, 1996, )
Completed 13/22

Clock Cycle 7121:
 Current CPU Blocking $t2
(lw, 3112, $t2, 13, 22, 1996, )
Completed 14/22

Clock Cycle 7122:
 Current CPU Blocking $t2
(lw, 3112, $t2, 14, 22, 1996, )
Completed 15/22

Clock Cycle 7123:
 Current CPU Blocking $t2
(lw, 3112, $t2, 15, 22, 1996, )
Completed 16/22

Clock Cycle 7124:
 Current CPU Blocking $t2
(lw, 3112, $t2, 16, 22, 1996, )
Completed 17/22

Clock Cycle 7125:
 Current CPU Blocking $t2
(lw, 3112, $t2, 17, 22, 1996, )
Completed 18/22

Clock Cycle 7126:
 Current CPU Blocking $t2
(lw, 3112, $t2, 18, 22, 1996, )
Completed 19/22

Clock Cycle 7127:
 Current CPU Blocking $t2
(lw, 3112, $t2, 19, 22, 1996, )
Completed 20/22

Clock Cycle 7128:
 Current CPU Blocking $t2
(lw, 3112, $t2, 20, 22, 1996, )
Completed 21/22

Clock Cycle 7129:
 Current CPU Blocking $t2
(lw, 3112, $t2, 21, 22, 1996, )
Completed 22/22
$t2 = 2612
Finished Instruction lw 3112 $t2 on Line 1996

Clock Cycle 7130:
 Current CPU Blocking $t2

sub$t2,$t3,$t1
$t2 = -1183551232

Clock Cycle 7131:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3784 -1183551232 on Line 2000

Clock Cycle 7132:
 Current CPU Blocking 
(sw, 3784, -1183551232, 0, 0, 2000, )
Started sw 3784 -1183551232 on Line 2000
Completed 1/2

Clock Cycle 7133:
 Current CPU Blocking 
(sw, 3784, -1183551232, 1, 2, 2000, )
Completed 2/2
Finished Instruction sw 3784 -1183551232 on Line 2000
Total Number of cycles taken = 7133
Total Number of Row Buffer Updates = 614

DRAM memory structure :
Memory at row 0 column 4 address 16 = 3564
Memory at row 0 column 5 address 20 = 2905
Memory at row 0 column 24 address 96 = 9409556
Memory at row 0 column 25 address 100 = 123686652
Memory at row 0 column 39 address 156 = 415697376
Memory at row 0 column 41 address 164 = 1
Memory at row 0 column 48 address 192 = 3548
Memory at row 0 column 64 address 256 = 2588
Memory at row 0 column 67 address 268 = 2635777
Memory at row 0 column 73 address 292 = 1
Memory at row 0 column 74 address 296 = 3156
Memory at row 0 column 88 address 352 = 14955948
Memory at row 0 column 95 address 380 = 11194
Memory at row 0 column 109 address 436 = 957
Memory at row 0 column 115 address 460 = 3568
Memory at row 0 column 127 address 508 = 3744
Memory at row 0 column 153 address 612 = 1
Memory at row 0 column 158 address 632 = 1
Memory at row 0 column 190 address 760 = 4708
Memory at row 0 column 191 address 764 = 1
Memory at row 0 column 194 address 776 = 3608
Memory at row 0 column 197 address 788 = 2588
Memory at row 0 column 213 address 852 = 864
Memory at row 0 column 216 address 864 = -1
Memory at row 0 column 226 address 904 = 14047504
Memory at row 0 column 230 address 920 = -27878399
Memory at row 0 column 244 address 976 = 1336
Memory at row 0 column 248 address 992 = 1
Memory at row 0 column 252 address 1008 = 2912
Memory at row 0 column 254 address 1016 = 3268
Memory at row 0 column 255 address 1020 = 1
Memory at row 1 column 10 address 1064 = -1913643860
Memory at row 1 column 12 address 1072 = 976
Memory at row 1 column 16 address 1088 = 1
Memory at row 1 column 23 address 1116 = 889
Memory at row 1 column 29 address 1140 = 17091072
Memory at row 1 column 34 address 1160 = 1
Memory at row 1 column 47 address 1212 = 467679584
Memory at row 1 column 52 address 1232 = 1128
Memory at row 1 column 76 address 1328 = -312
Memory at row 1 column 90 address 1384 = 1
Memory at row 1 column 92 address 1392 = 4024
Memory at row 1 column 94 address 1400 = 4608
Memory at row 1 column 96 address 1408 = 3600
Memory at row 1 column 107 address 1452 = 3564
Memory at row 1 column 124 address 1520 = -479678048
Memory at row 1 column 134 address 1560 = -15184
Memory at row 1 column 144 address 1600 = 340
Memory at row 1 column 149 address 1620 = -3744
Memory at row 1 column 152 address 1632 = 3564
Memory at row 1 column 153 address 1636 = 2496
Memory at row 1 column 167 address 1692 = 3292
Memory at row 1 column 177 address 1732 = 1
Memory at row 1 column 183 address 1756 = 468
Memory at row 1 column 184 address 1760 = 871
Memory at row 1 column 191 address 1788 = 2912
Memory at row 1 column 193 address 1796 = 7484
Memory at row 1 column 198 address 1816 = -1612
Memory at row 1 column 200 address 1824 = 308
Memory at row 1 column 204 address 1840 = 4024
Memory at row 1 column 209 address 1860 = 9409556
Memory at row 1 column 218 address 1896 = 415697760
Memory at row 1 column 235 address 1964 = 3064
Memory at row 1 column 246 address 2008 = 3067
Memory at row 2 column 12 address 2096 = 1
Memory at row 2 column 17 address 2116 = 7610
Memory at row 2 column 18 address 2120 = 1440
Memory at row 2 column 21 address 2132 = 4680
Memory at row 2 column 32 address 2176 = 4708
Memory at row 2 column 35 address 2188 = -479678048
Memory at row 2 column 49 address 2244 = 841
Memory at row 2 column 54 address 2264 = 3980
Memory at row 2 column 56 address 2272 = -3932
Memory at row 2 column 62 address 2296 = 3268
Memory at row 2 column 70 address 2328 = -4024
Memory at row 2 column 76 address 2352 = 14955948
Memory at row 2 column 89 address 2404 = 2635777
Memory at row 2 column 97 address 2436 = 1
Memory at row 2 column 98 address 2440 = 2101
Memory at row 2 column 109 address 2484 = 340
Memory at row 2 column 114 address 2504 = 6688
Memory at row 2 column 116 address 2512 = 1
Memory at row 2 column 129 address 2564 = 4677108
Memory at row 2 column 149 address 2644 = 660776311
Memory at row 2 column 155 address 2668 = 783569921
Memory at row 2 column 161 address 2692 = 467679576
Memory at row 2 column 164 address 2704 = -27878399
Memory at row 2 column 165 address 2708 = 3136
Memory at row 2 column 205 address 2868 = 2312
Memory at row 2 column 210 address 2888 = 123684992
Memory at row 2 column 211 address 2892 = 1336
Memory at row 2 column 214 address 2904 = 2496
Memory at row 2 column 215 address 2908 = 2912
Memory at row 2 column 222 address 2936 = 2635777
Memory at row 2 column 234 address 2984 = 1
Memory at row 2 column 241 address 3012 = 1994
Memory at row 3 column 4 address 3088 = 2612
Memory at row 3 column 10 address 3112 = 2612
Memory at row 3 column 29 address 3188 = 1
Memory at row 3 column 75 address 3372 = 468
Memory at row 3 column 92 address 3440 = 138223424
Memory at row 3 column 96 address 3456 = 3268
Memory at row 3 column 104 address 3488 = 616
Memory at row 3 column 107 address 3500 = -3268
Memory at row 3 column 122 address 3560 = 9411316
Memory at row 3 column 133 address 3604 = 1589
Memory at row 3 column 135 address 3612 = 3708
Memory at row 3 column 156 address 3696 = 7610
Memory at row 3 column 160 address 3712 = -13848
Memory at row 3 column 163 address 3724 = 14955948
Memory at row 3 column 167 address 3740 = 1
Memory at row 3 column 172 address 3760 = 3936
Memory at row 3 column 187 address 3820 = 976
Memory at row 3 column 220 address 3952 = -3016
Memory at row 3 column 231 address 3996 = 1440

Integer Register Values :
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 0
t1 = 0
t2 = -1183551232
t3 = -1183551232
t4 = 6668
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
