{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675102903873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675102903874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 30 13:21:43 2023 " "Processing started: Mon Jan 30 13:21:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675102903874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675102903874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus -c bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675102903874 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675102904230 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_32_1.v(38) " "Verilog HDL warning at mux_32_1.v(38): extended using \"x\" or \"z\"" {  } { { "mux_32_1.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_32_1.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1675102904266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "mux_32_1.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_32_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675102904267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675102904267 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(23) " "Verilog HDL Expression warning at encoder_32_5.v(23): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904269 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(24) " "Verilog HDL Expression warning at encoder_32_5.v(24): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904269 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(25) " "Verilog HDL Expression warning at encoder_32_5.v(25): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904269 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(26) " "Verilog HDL Expression warning at encoder_32_5.v(26): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904269 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(27) " "Verilog HDL Expression warning at encoder_32_5.v(27): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904269 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(28) " "Verilog HDL Expression warning at encoder_32_5.v(28): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904269 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(29) " "Verilog HDL Expression warning at encoder_32_5.v(29): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904269 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(30) " "Verilog HDL Expression warning at encoder_32_5.v(30): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904270 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(31) " "Verilog HDL Expression warning at encoder_32_5.v(31): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904270 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(32) " "Verilog HDL Expression warning at encoder_32_5.v(32): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904270 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(33) " "Verilog HDL Expression warning at encoder_32_5.v(33): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904270 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(34) " "Verilog HDL Expression warning at encoder_32_5.v(34): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904270 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(35) " "Verilog HDL Expression warning at encoder_32_5.v(35): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904270 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(36) " "Verilog HDL Expression warning at encoder_32_5.v(36): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904270 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(37) " "Verilog HDL Expression warning at encoder_32_5.v(37): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904270 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(38) " "Verilog HDL Expression warning at encoder_32_5.v(38): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675102904270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "encoder_32_5.v(39) " "Verilog HDL warning at encoder_32_5.v(39): extended using \"x\" or \"z\"" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1675102904270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675102904270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675102904270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675102904272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675102904272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675102904274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675102904274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "controlIn bus.v(58) " "Verilog HDL Implicit Net warning at bus.v(58): created implicit net for \"controlIn\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904275 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemIn bus.v(60) " "Verilog HDL Implicit Net warning at bus.v(60): created implicit net for \"MemIn\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus " "Elaborating entity \"bus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675102904298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 mux_32_1:mux " "Elaborating entity \"mux_32_1\" for hierarchy \"mux_32_1:mux\"" {  } { { "bus.v" "mux" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675102904324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:encoder " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:encoder\"" {  } { { "bus.v" "encoder" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675102904328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 encoder_32_5.v(39) " "Verilog HDL assignment warning at encoder_32_5.v(39): truncated value with size 32 to match size of target (5)" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675102904330 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(14) " "Verilog HDL Case Statement warning at encoder_32_5.v(14): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 14 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1675102904330 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(24) " "Verilog HDL Case Statement warning at encoder_32_5.v(24): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 24 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904330 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(25) " "Verilog HDL Case Statement warning at encoder_32_5.v(25): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 25 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904330 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(26) " "Verilog HDL Case Statement warning at encoder_32_5.v(26): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 26 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904330 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(27) " "Verilog HDL Case Statement warning at encoder_32_5.v(27): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 27 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904330 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(28) " "Verilog HDL Case Statement warning at encoder_32_5.v(28): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 28 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904330 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(29) " "Verilog HDL Case Statement warning at encoder_32_5.v(29): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 29 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904331 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(30) " "Verilog HDL Case Statement warning at encoder_32_5.v(30): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 30 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904331 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(31) " "Verilog HDL Case Statement warning at encoder_32_5.v(31): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 31 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904331 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(32) " "Verilog HDL Case Statement warning at encoder_32_5.v(32): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 32 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904331 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(33) " "Verilog HDL Case Statement warning at encoder_32_5.v(33): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 33 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904331 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(34) " "Verilog HDL Case Statement warning at encoder_32_5.v(34): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 34 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904331 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(35) " "Verilog HDL Case Statement warning at encoder_32_5.v(35): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 35 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904331 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(36) " "Verilog HDL Case Statement warning at encoder_32_5.v(36): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 36 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904331 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(37) " "Verilog HDL Case Statement warning at encoder_32_5.v(37): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 37 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904331 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(38) " "Verilog HDL Case Statement warning at encoder_32_5.v(38): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675102904331 "|bus|encoder_32_5:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register0 " "Elaborating entity \"register\" for hierarchy \"register:register0\"" {  } { { "bus.v" "register0" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675102904332 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1675102904667 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.map.smsg " "Generated suppressed messages file C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1675102904728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675102904821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904821 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0in " "No output dependent on input pin \"R0in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R0in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1in " "No output dependent on input pin \"R1in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R1in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2in " "No output dependent on input pin \"R2in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R2in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3in " "No output dependent on input pin \"R3in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R3in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4in " "No output dependent on input pin \"R4in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R4in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5in " "No output dependent on input pin \"R5in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R5in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6in " "No output dependent on input pin \"R6in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R6in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7in " "No output dependent on input pin \"R7in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R7in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8in " "No output dependent on input pin \"R8in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R8in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9in " "No output dependent on input pin \"R9in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R9in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10in " "No output dependent on input pin \"R10in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R10in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11in " "No output dependent on input pin \"R11in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R11in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12in " "No output dependent on input pin \"R12in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R12in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13in " "No output dependent on input pin \"R13in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R13in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14in " "No output dependent on input pin \"R14in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R14in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15in " "No output dependent on input pin \"R15in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|R15in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIin " "No output dependent on input pin \"HIin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|HIin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOin " "No output dependent on input pin \"LOin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|LOin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zhighin " "No output dependent on input pin \"Zhighin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|Zhighin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zlowin " "No output dependent on input pin \"Zlowin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|Zlowin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin " "No output dependent on input pin \"PCin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|PCin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRin " "No output dependent on input pin \"MDRin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|MDRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutPortin " "No output dependent on input pin \"OutPortin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|OutPortin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|Cin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Yin " "No output dependent on input pin \"Yin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675102904853 "|bus|Yin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1675102904853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675102904855 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675102904855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675102904855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675102904881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 30 13:21:44 2023 " "Processing ended: Mon Jan 30 13:21:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675102904881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675102904881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675102904881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675102904881 ""}
