vendor_name = ModelSim
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/compB_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/ascii_7seg_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/comp4_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/SUBRX_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/RX_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/MUXx8_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/clk_divX8.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/subMUXTEST.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/clk_div.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/Mux4to1_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/reg48_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/SUBUTX_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/counterA_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/SUBTX_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/subreg_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/reg_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/TX_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/bcdConv_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/FSM_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/SUBX_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/CountR_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/MuxCT_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/comp_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/TFF_TEST.bdf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/COUNTER_TEST.bdf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/tff_1b_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/nand3_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/MuxTL_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/dff_1b_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/counter_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/bcd_7seg_G1.vhd
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/MUXTL_TEST.bdf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/MUXTL_TEST.vwf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/COMP_TEST.bdf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/COM_TEST.vwf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/MUXCT_TEST.bdf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/MUXCT_TEST.vwf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/COUNTR_TEST.bdf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/COUNTR_TEST.vwf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/SUBXTEST.bdf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/SUBXTEST.vwf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/FSMTEST.bdf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/FSMTEST.vwf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/Project.bdf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/PROJECT_TEST.vwf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/REGTEST.bdf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/REGTEST.vwf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/MUXTEST.bdf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/MUXTEST.vwf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/TXTEST.bdf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/TXTEST.vwf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/RXTEST.bdf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/RXTEST.vwf
source_file = 1, G:/My Drive/School/CEG 3155/Labs/Project/Project/db/Lab3.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = REGTEST
instance = comp, \inst|Reg4|SR7|DFF|NAND4|D~2 , inst|Reg4|SR7|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg4|SR1|DFF|NAND4|D~2 , inst|Reg4|SR1|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg4|SR1|DFF|NAND4|D~3 , inst|Reg4|SR1|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg3|SR7|DFF|NAND4|D~2 , inst|Reg3|SR7|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg3|SR7|DFF|NAND4|D~3 , inst|Reg3|SR7|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg3|SR6|DFF|NAND4|D~2 , inst|Reg3|SR6|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg3|SR6|DFF|NAND4|D~3 , inst|Reg3|SR6|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg3|SR4|DFF|NAND4|D~2 , inst|Reg3|SR4|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg3|SR4|DFF|NAND4|D~3 , inst|Reg3|SR4|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg3|SR2|DFF|NAND4|D~2 , inst|Reg3|SR2|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg3|SR1|DFF|NAND4|D~2 , inst|Reg3|SR1|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg3|SR1|DFF|NAND4|D~3 , inst|Reg3|SR1|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg3|SR0|DFF|NAND4|D~2 , inst|Reg3|SR0|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg3|SR0|DFF|NAND4|D~3 , inst|Reg3|SR0|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg2|SR7|DFF|NAND4|D~2 , inst|Reg2|SR7|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg2|SR6|DFF|NAND4|D~2 , inst|Reg2|SR6|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg2|SR6|DFF|NAND4|D~3 , inst|Reg2|SR6|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg2|SR5|DFF|NAND4|D~2 , inst|Reg2|SR5|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg2|SR5|DFF|NAND4|D~3 , inst|Reg2|SR5|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg2|SR4|DFF|NAND4|D~2 , inst|Reg2|SR4|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg2|SR4|DFF|NAND4|D~3 , inst|Reg2|SR4|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg2|SR3|DFF|NAND4|D~2 , inst|Reg2|SR3|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg2|SR3|DFF|NAND4|D~3 , inst|Reg2|SR3|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg2|SR1|DFF|NAND4|D~2 , inst|Reg2|SR1|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg2|SR1|DFF|NAND4|D~3 , inst|Reg2|SR1|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg1|SR7|DFF|NAND4|D~2 , inst|Reg1|SR7|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg1|SR7|DFF|NAND4|D~3 , inst|Reg1|SR7|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg1|SR6|DFF|NAND4|D~2 , inst|Reg1|SR6|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg1|SR6|DFF|NAND4|D~3 , inst|Reg1|SR6|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg1|SR5|DFF|NAND4|D~2 , inst|Reg1|SR5|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg1|SR5|DFF|NAND4|D~3 , inst|Reg1|SR5|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg1|SR3|DFF|NAND4|D~2 , inst|Reg1|SR3|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg1|SR3|DFF|NAND4|D~3 , inst|Reg1|SR3|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg1|SR2|DFF|NAND4|D~2 , inst|Reg1|SR2|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg1|SR2|DFF|NAND4|D~3 , inst|Reg1|SR2|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg1|SR1|DFF|NAND4|D~2 , inst|Reg1|SR1|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg1|SR1|DFF|NAND4|D~3 , inst|Reg1|SR1|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg0|SR7|DFF|NAND4|D~2 , inst|Reg0|SR7|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg0|SR6|DFF|NAND4|D~2 , inst|Reg0|SR6|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg0|SR6|DFF|NAND4|D~3 , inst|Reg0|SR6|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg0|SR5|DFF|NAND4|D~2 , inst|Reg0|SR5|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg0|SR5|DFF|NAND4|D~3 , inst|Reg0|SR5|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg0|SR4|DFF|NAND4|D~2 , inst|Reg0|SR4|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg0|SR4|DFF|NAND4|D~3 , inst|Reg0|SR4|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg0|SR3|DFF|NAND4|D~2 , inst|Reg0|SR3|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg0|SR3|DFF|NAND4|D~3 , inst|Reg0|SR3|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg0|SR1|DFF|NAND4|D~2 , inst|Reg0|SR1|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg0|SR1|DFF|NAND4|D~3 , inst|Reg0|SR1|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg0|SR0|DFF|NAND4|D~2 , inst|Reg0|SR0|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \D[43]~input , D[43]~input, REGTEST, 1
instance = comp, \D[38]~input , D[38]~input, REGTEST, 1
instance = comp, \D[35]~input , D[35]~input, REGTEST, 1
instance = comp, \D[33]~input , D[33]~input, REGTEST, 1
instance = comp, \D[32]~input , D[32]~input, REGTEST, 1
instance = comp, \D[31]~input , D[31]~input, REGTEST, 1
instance = comp, \D[30]~input , D[30]~input, REGTEST, 1
instance = comp, \D[28]~input , D[28]~input, REGTEST, 1
instance = comp, \D[27]~input , D[27]~input, REGTEST, 1
instance = comp, \D[25]~input , D[25]~input, REGTEST, 1
instance = comp, \D[24]~input , D[24]~input, REGTEST, 1
instance = comp, \D[22]~input , D[22]~input, REGTEST, 1
instance = comp, \D[21]~input , D[21]~input, REGTEST, 1
instance = comp, \D[20]~input , D[20]~input, REGTEST, 1
instance = comp, \D[19]~input , D[19]~input, REGTEST, 1
instance = comp, \D[18]~input , D[18]~input, REGTEST, 1
instance = comp, \D[17]~input , D[17]~input, REGTEST, 1
instance = comp, \D[15]~input , D[15]~input, REGTEST, 1
instance = comp, \D[14]~input , D[14]~input, REGTEST, 1
instance = comp, \D[13]~input , D[13]~input, REGTEST, 1
instance = comp, \D[11]~input , D[11]~input, REGTEST, 1
instance = comp, \D[10]~input , D[10]~input, REGTEST, 1
instance = comp, \D[9]~input , D[9]~input, REGTEST, 1
instance = comp, \D[8]~input , D[8]~input, REGTEST, 1
instance = comp, \D[6]~input , D[6]~input, REGTEST, 1
instance = comp, \D[5]~input , D[5]~input, REGTEST, 1
instance = comp, \D[4]~input , D[4]~input, REGTEST, 1
instance = comp, \D[3]~input , D[3]~input, REGTEST, 1
instance = comp, \D[2]~input , D[2]~input, REGTEST, 1
instance = comp, \D[1]~input , D[1]~input, REGTEST, 1
instance = comp, \Q[47]~output , Q[47]~output, REGTEST, 1
instance = comp, \Q[46]~output , Q[46]~output, REGTEST, 1
instance = comp, \Q[45]~output , Q[45]~output, REGTEST, 1
instance = comp, \Q[44]~output , Q[44]~output, REGTEST, 1
instance = comp, \Q[43]~output , Q[43]~output, REGTEST, 1
instance = comp, \Q[42]~output , Q[42]~output, REGTEST, 1
instance = comp, \Q[41]~output , Q[41]~output, REGTEST, 1
instance = comp, \Q[40]~output , Q[40]~output, REGTEST, 1
instance = comp, \Q[39]~output , Q[39]~output, REGTEST, 1
instance = comp, \Q[38]~output , Q[38]~output, REGTEST, 1
instance = comp, \Q[37]~output , Q[37]~output, REGTEST, 1
instance = comp, \Q[36]~output , Q[36]~output, REGTEST, 1
instance = comp, \Q[35]~output , Q[35]~output, REGTEST, 1
instance = comp, \Q[34]~output , Q[34]~output, REGTEST, 1
instance = comp, \Q[33]~output , Q[33]~output, REGTEST, 1
instance = comp, \Q[32]~output , Q[32]~output, REGTEST, 1
instance = comp, \Q[31]~output , Q[31]~output, REGTEST, 1
instance = comp, \Q[30]~output , Q[30]~output, REGTEST, 1
instance = comp, \Q[29]~output , Q[29]~output, REGTEST, 1
instance = comp, \Q[28]~output , Q[28]~output, REGTEST, 1
instance = comp, \Q[27]~output , Q[27]~output, REGTEST, 1
instance = comp, \Q[26]~output , Q[26]~output, REGTEST, 1
instance = comp, \Q[25]~output , Q[25]~output, REGTEST, 1
instance = comp, \Q[24]~output , Q[24]~output, REGTEST, 1
instance = comp, \Q[23]~output , Q[23]~output, REGTEST, 1
instance = comp, \Q[22]~output , Q[22]~output, REGTEST, 1
instance = comp, \Q[21]~output , Q[21]~output, REGTEST, 1
instance = comp, \Q[20]~output , Q[20]~output, REGTEST, 1
instance = comp, \Q[19]~output , Q[19]~output, REGTEST, 1
instance = comp, \Q[18]~output , Q[18]~output, REGTEST, 1
instance = comp, \Q[17]~output , Q[17]~output, REGTEST, 1
instance = comp, \Q[16]~output , Q[16]~output, REGTEST, 1
instance = comp, \Q[15]~output , Q[15]~output, REGTEST, 1
instance = comp, \Q[14]~output , Q[14]~output, REGTEST, 1
instance = comp, \Q[13]~output , Q[13]~output, REGTEST, 1
instance = comp, \Q[12]~output , Q[12]~output, REGTEST, 1
instance = comp, \Q[11]~output , Q[11]~output, REGTEST, 1
instance = comp, \Q[10]~output , Q[10]~output, REGTEST, 1
instance = comp, \Q[9]~output , Q[9]~output, REGTEST, 1
instance = comp, \Q[8]~output , Q[8]~output, REGTEST, 1
instance = comp, \Q[7]~output , Q[7]~output, REGTEST, 1
instance = comp, \Q[6]~output , Q[6]~output, REGTEST, 1
instance = comp, \Q[5]~output , Q[5]~output, REGTEST, 1
instance = comp, \Q[4]~output , Q[4]~output, REGTEST, 1
instance = comp, \Q[3]~output , Q[3]~output, REGTEST, 1
instance = comp, \Q[2]~output , Q[2]~output, REGTEST, 1
instance = comp, \Q[1]~output , Q[1]~output, REGTEST, 1
instance = comp, \Q[0]~output , Q[0]~output, REGTEST, 1
instance = comp, \RESET~input , RESET~input, REGTEST, 1
instance = comp, \D[47]~input , D[47]~input, REGTEST, 1
instance = comp, \Load~input , Load~input, REGTEST, 1
instance = comp, \inst|Reg5|SR7|DFF|NAND4|D~3 , inst|Reg5|SR7|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg5|SR7|DFF|NAND4|D~4 , inst|Reg5|SR7|DFF|NAND4|D~4, REGTEST, 1
instance = comp, \CLK~input , CLK~input, REGTEST, 1
instance = comp, \inst|Reg5|SR7|DFF|NAND2|D~1 , inst|Reg5|SR7|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg5|SR7|DFF|NAND3|D~0 , inst|Reg5|SR7|DFF|NAND3|D~0, REGTEST, 1
instance = comp, \inst|Reg5|SR7|DFF|NAND5|D~1 , inst|Reg5|SR7|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \D[46]~input , D[46]~input, REGTEST, 1
instance = comp, \inst|Reg5|SR6|DFF|NAND4|D~3 , inst|Reg5|SR6|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg5|SR6|DFF|NAND4|D~4 , inst|Reg5|SR6|DFF|NAND4|D~4, REGTEST, 1
instance = comp, \inst|Reg5|SR6|DFF|NAND3|D~0 , inst|Reg5|SR6|DFF|NAND3|D~0, REGTEST, 1
instance = comp, \inst|Reg5|SR6|DFF|NAND2|D~1 , inst|Reg5|SR6|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg5|SR6|DFF|NAND5|D~1 , inst|Reg5|SR6|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \RShift~input , RShift~input, REGTEST, 1
instance = comp, \D[45]~input , D[45]~input, REGTEST, 1
instance = comp, \inst|Reg5|SR5|DFF|NAND4|D~3 , inst|Reg5|SR5|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg5|SR5|DFF|NAND4|D~4 , inst|Reg5|SR5|DFF|NAND4|D~4, REGTEST, 1
instance = comp, \inst|Reg5|SR5|DFF|NAND2|D~1 , inst|Reg5|SR5|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg5|SR5|DFF|NAND3|D~0 , inst|Reg5|SR5|DFF|NAND3|D~0, REGTEST, 1
instance = comp, \inst|Reg5|SR5|DFF|NAND5|D~1 , inst|Reg5|SR5|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \D[44]~input , D[44]~input, REGTEST, 1
instance = comp, \inst|Reg5|SR4|DFF|NAND4|D~3 , inst|Reg5|SR4|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg5|SR4|DFF|NAND4|D~4 , inst|Reg5|SR4|DFF|NAND4|D~4, REGTEST, 1
instance = comp, \inst|Reg5|SR4|DFF|NAND3|D~0 , inst|Reg5|SR4|DFF|NAND3|D~0, REGTEST, 1
instance = comp, \inst|Reg5|SR4|DFF|NAND2|D~1 , inst|Reg5|SR4|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg5|SR4|DFF|NAND5|D~1 , inst|Reg5|SR4|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg5|SR3|DFF|NAND4|D~3 , inst|Reg5|SR3|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg5|SR3|DFF|NAND4|D~4 , inst|Reg5|SR3|DFF|NAND4|D~4, REGTEST, 1
instance = comp, \inst|Reg5|SR3|DFF|NAND2|D~1 , inst|Reg5|SR3|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg5|SR3|DFF|NAND3|D~0 , inst|Reg5|SR3|DFF|NAND3|D~0, REGTEST, 1
instance = comp, \inst|Reg5|SR3|DFF|NAND5|D~1 , inst|Reg5|SR3|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \D[42]~input , D[42]~input, REGTEST, 1
instance = comp, \inst|Reg5|SR2|DFF|NAND4|D~3 , inst|Reg5|SR2|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg5|SR2|DFF|NAND4|D~4 , inst|Reg5|SR2|DFF|NAND4|D~4, REGTEST, 1
instance = comp, \inst|Reg5|SR2|DFF|NAND2|D~1 , inst|Reg5|SR2|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg5|SR2|DFF|NAND3|D~0 , inst|Reg5|SR2|DFF|NAND3|D~0, REGTEST, 1
instance = comp, \inst|Reg5|SR2|DFF|NAND5|D~1 , inst|Reg5|SR2|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \D[41]~input , D[41]~input, REGTEST, 1
instance = comp, \inst|Reg5|SR1|DFF|NAND4|D~3 , inst|Reg5|SR1|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg5|SR1|DFF|NAND4|D~4 , inst|Reg5|SR1|DFF|NAND4|D~4, REGTEST, 1
instance = comp, \inst|Reg5|SR1|DFF|NAND2|D~1 , inst|Reg5|SR1|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg5|SR1|DFF|NAND3|D~0 , inst|Reg5|SR1|DFF|NAND3|D~0, REGTEST, 1
instance = comp, \inst|Reg5|SR1|DFF|NAND5|D~1 , inst|Reg5|SR1|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \D[40]~input , D[40]~input, REGTEST, 1
instance = comp, \inst|Reg5|SR0|DFF|NAND4|D~3 , inst|Reg5|SR0|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg5|SR0|DFF|NAND4|D~4 , inst|Reg5|SR0|DFF|NAND4|D~4, REGTEST, 1
instance = comp, \inst|Reg5|SR0|DFF|NAND2|D~1 , inst|Reg5|SR0|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg5|SR0|DFF|NAND3|D~0 , inst|Reg5|SR0|DFF|NAND3|D~0, REGTEST, 1
instance = comp, \inst|Reg5|SR0|DFF|NAND5|D~1 , inst|Reg5|SR0|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR7|DFF|NAND4|D~3 , inst|Reg4|SR7|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \D[39]~input , D[39]~input, REGTEST, 1
instance = comp, \inst|Reg4|SR7|DFF|NAND4|D~4 , inst|Reg4|SR7|DFF|NAND4|D~4, REGTEST, 1
instance = comp, \inst|Reg4|SR7|DFF|NAND2|D~1 , inst|Reg4|SR7|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR7|DFF|NAND4|D~1 , inst|Reg4|SR7|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR7|DFF|NAND5|D~1 , inst|Reg4|SR7|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR6|DFF|NAND4|D~1 , inst|Reg4|SR6|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR6|DFF|NAND4|D~2 , inst|Reg4|SR6|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg4|SR6|DFF|NAND4|D~3 , inst|Reg4|SR6|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg4|SR6|DFF|NAND2|D~1 , inst|Reg4|SR6|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR6|DFF|NAND5|D~1 , inst|Reg4|SR6|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR5|DFF|NAND4|D~2 , inst|Reg4|SR5|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \D[37]~input , D[37]~input, REGTEST, 1
instance = comp, \inst|Reg4|SR5|DFF|NAND4|D~3 , inst|Reg4|SR5|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg4|SR5|DFF|NAND2|D~1 , inst|Reg4|SR5|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR5|DFF|NAND4|D~1 , inst|Reg4|SR5|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR5|DFF|NAND5|D~1 , inst|Reg4|SR5|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR4|DFF|NAND4|D~2 , inst|Reg4|SR4|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \D[36]~input , D[36]~input, REGTEST, 1
instance = comp, \inst|Reg4|SR4|DFF|NAND4|D~3 , inst|Reg4|SR4|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg4|SR4|DFF|NAND4|D~1 , inst|Reg4|SR4|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR4|DFF|NAND2|D~1 , inst|Reg4|SR4|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR4|DFF|NAND5|D~1 , inst|Reg4|SR4|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR3|DFF|NAND4|D~2 , inst|Reg4|SR3|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg4|SR3|DFF|NAND4|D~1 , inst|Reg4|SR3|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR3|DFF|NAND4|D~3 , inst|Reg4|SR3|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg4|SR3|DFF|NAND2|D~1 , inst|Reg4|SR3|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR3|DFF|NAND5|D~1 , inst|Reg4|SR3|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \D[34]~input , D[34]~input, REGTEST, 1
instance = comp, \inst|Reg4|SR2|DFF|NAND4|D~2 , inst|Reg4|SR2|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg4|SR2|DFF|NAND4|D~3 , inst|Reg4|SR2|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg4|SR2|DFF|NAND2|D~1 , inst|Reg4|SR2|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR2|DFF|NAND4|D~1 , inst|Reg4|SR2|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR2|DFF|NAND5|D~1 , inst|Reg4|SR2|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR1|DFF|NAND2|D~1 , inst|Reg4|SR1|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR1|DFF|NAND4|D~1 , inst|Reg4|SR1|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR1|DFF|NAND5|D~1 , inst|Reg4|SR1|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR0|DFF|NAND4|D~2 , inst|Reg4|SR0|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg4|SR0|DFF|NAND4|D~3 , inst|Reg4|SR0|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg4|SR0|DFF|NAND2|D~1 , inst|Reg4|SR0|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR0|DFF|NAND4|D~1 , inst|Reg4|SR0|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg4|SR0|DFF|NAND5|D~1 , inst|Reg4|SR0|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR7|DFF|NAND2|D~1 , inst|Reg3|SR7|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR7|DFF|NAND4|D~1 , inst|Reg3|SR7|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR7|DFF|NAND5|D~1 , inst|Reg3|SR7|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR6|DFF|NAND2|D~1 , inst|Reg3|SR6|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR6|DFF|NAND4|D~1 , inst|Reg3|SR6|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR6|DFF|NAND5|D~1 , inst|Reg3|SR6|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \D[29]~input , D[29]~input, REGTEST, 1
instance = comp, \inst|Reg3|SR5|DFF|NAND4|D~2 , inst|Reg3|SR5|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg3|SR5|DFF|NAND4|D~3 , inst|Reg3|SR5|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg3|SR5|DFF|NAND2|D~1 , inst|Reg3|SR5|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR5|DFF|NAND4|D~1 , inst|Reg3|SR5|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR5|DFF|NAND5|D~1 , inst|Reg3|SR5|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR4|DFF|NAND2|D~1 , inst|Reg3|SR4|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR4|DFF|NAND4|D~1 , inst|Reg3|SR4|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR4|DFF|NAND5|D~1 , inst|Reg3|SR4|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR3|DFF|NAND4|D~2 , inst|Reg3|SR3|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg3|SR3|DFF|NAND4|D~3 , inst|Reg3|SR3|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg3|SR3|DFF|NAND4|D~1 , inst|Reg3|SR3|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR3|DFF|NAND2|D~1 , inst|Reg3|SR3|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR3|DFF|NAND5|D~1 , inst|Reg3|SR3|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \D[26]~input , D[26]~input, REGTEST, 1
instance = comp, \inst|Reg3|SR2|DFF|NAND4|D~3 , inst|Reg3|SR2|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg3|SR2|DFF|NAND2|D~1 , inst|Reg3|SR2|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR2|DFF|NAND4|D~1 , inst|Reg3|SR2|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR2|DFF|NAND5|D~1 , inst|Reg3|SR2|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR1|DFF|NAND2|D~1 , inst|Reg3|SR1|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR1|DFF|NAND4|D~1 , inst|Reg3|SR1|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR1|DFF|NAND5|D~1 , inst|Reg3|SR1|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR0|DFF|NAND2|D~1 , inst|Reg3|SR0|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR0|DFF|NAND4|D~1 , inst|Reg3|SR0|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg3|SR0|DFF|NAND5|D~1 , inst|Reg3|SR0|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR7|DFF|NAND4|D~1 , inst|Reg2|SR7|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \D[23]~input , D[23]~input, REGTEST, 1
instance = comp, \inst|Reg2|SR7|DFF|NAND4|D~3 , inst|Reg2|SR7|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg2|SR7|DFF|NAND2|D~1 , inst|Reg2|SR7|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR7|DFF|NAND5|D~1 , inst|Reg2|SR7|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR6|DFF|NAND2|D~1 , inst|Reg2|SR6|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR6|DFF|NAND4|D~1 , inst|Reg2|SR6|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR6|DFF|NAND5|D~1 , inst|Reg2|SR6|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR5|DFF|NAND2|D~1 , inst|Reg2|SR5|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR5|DFF|NAND4|D~1 , inst|Reg2|SR5|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR5|DFF|NAND5|D~1 , inst|Reg2|SR5|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR4|DFF|NAND2|D~1 , inst|Reg2|SR4|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR4|DFF|NAND4|D~1 , inst|Reg2|SR4|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR4|DFF|NAND5|D~1 , inst|Reg2|SR4|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR3|DFF|NAND2|D~1 , inst|Reg2|SR3|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR3|DFF|NAND4|D~1 , inst|Reg2|SR3|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR3|DFF|NAND5|D~1 , inst|Reg2|SR3|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR2|DFF|NAND4|D~2 , inst|Reg2|SR2|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg2|SR2|DFF|NAND4|D~3 , inst|Reg2|SR2|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg2|SR2|DFF|NAND2|D~1 , inst|Reg2|SR2|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR2|DFF|NAND4|D~1 , inst|Reg2|SR2|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR2|DFF|NAND5|D~1 , inst|Reg2|SR2|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR1|DFF|NAND2|D~1 , inst|Reg2|SR1|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR1|DFF|NAND4|D~1 , inst|Reg2|SR1|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR1|DFF|NAND5|D~1 , inst|Reg2|SR1|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR0|DFF|NAND4|D~2 , inst|Reg2|SR0|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \D[16]~input , D[16]~input, REGTEST, 1
instance = comp, \inst|Reg2|SR0|DFF|NAND4|D~3 , inst|Reg2|SR0|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg2|SR0|DFF|NAND4|D~1 , inst|Reg2|SR0|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR0|DFF|NAND2|D~1 , inst|Reg2|SR0|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg2|SR0|DFF|NAND5|D~1 , inst|Reg2|SR0|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR7|DFF|NAND2|D~1 , inst|Reg1|SR7|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR7|DFF|NAND4|D~1 , inst|Reg1|SR7|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR7|DFF|NAND5|D~1 , inst|Reg1|SR7|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR6|DFF|NAND2|D~1 , inst|Reg1|SR6|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR6|DFF|NAND4|D~1 , inst|Reg1|SR6|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR6|DFF|NAND5|D~1 , inst|Reg1|SR6|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR5|DFF|NAND2|D~1 , inst|Reg1|SR5|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR5|DFF|NAND4|D~1 , inst|Reg1|SR5|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR5|DFF|NAND5|D~1 , inst|Reg1|SR5|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR4|DFF|NAND4|D~1 , inst|Reg1|SR4|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR4|DFF|NAND4|D~2 , inst|Reg1|SR4|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \D[12]~input , D[12]~input, REGTEST, 1
instance = comp, \inst|Reg1|SR4|DFF|NAND4|D~3 , inst|Reg1|SR4|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg1|SR4|DFF|NAND2|D~1 , inst|Reg1|SR4|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR4|DFF|NAND5|D~1 , inst|Reg1|SR4|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR3|DFF|NAND2|D~1 , inst|Reg1|SR3|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR3|DFF|NAND4|D~1 , inst|Reg1|SR3|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR3|DFF|NAND5|D~1 , inst|Reg1|SR3|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR2|DFF|NAND2|D~1 , inst|Reg1|SR2|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR2|DFF|NAND4|D~1 , inst|Reg1|SR2|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR2|DFF|NAND5|D~1 , inst|Reg1|SR2|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR1|DFF|NAND2|D~1 , inst|Reg1|SR1|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR1|DFF|NAND4|D~1 , inst|Reg1|SR1|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR1|DFF|NAND5|D~1 , inst|Reg1|SR1|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR0|DFF|NAND4|D~2 , inst|Reg1|SR0|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg1|SR0|DFF|NAND4|D~3 , inst|Reg1|SR0|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg1|SR0|DFF|NAND2|D~1 , inst|Reg1|SR0|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR0|DFF|NAND4|D~1 , inst|Reg1|SR0|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg1|SR0|DFF|NAND5|D~1 , inst|Reg1|SR0|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR7|DFF|NAND4|D~1 , inst|Reg0|SR7|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \D[7]~input , D[7]~input, REGTEST, 1
instance = comp, \inst|Reg0|SR7|DFF|NAND4|D~3 , inst|Reg0|SR7|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg0|SR7|DFF|NAND2|D~1 , inst|Reg0|SR7|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR7|DFF|NAND5|D~1 , inst|Reg0|SR7|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR6|DFF|NAND2|D~1 , inst|Reg0|SR6|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR6|DFF|NAND4|D~1 , inst|Reg0|SR6|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR6|DFF|NAND5|D~1 , inst|Reg0|SR6|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR5|DFF|NAND2|D~1 , inst|Reg0|SR5|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR5|DFF|NAND4|D~1 , inst|Reg0|SR5|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR5|DFF|NAND5|D~1 , inst|Reg0|SR5|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR4|DFF|NAND2|D~1 , inst|Reg0|SR4|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR4|DFF|NAND4|D~1 , inst|Reg0|SR4|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR4|DFF|NAND5|D~1 , inst|Reg0|SR4|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR3|DFF|NAND2|D~1 , inst|Reg0|SR3|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR3|DFF|NAND4|D~1 , inst|Reg0|SR3|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR3|DFF|NAND5|D~1 , inst|Reg0|SR3|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR2|DFF|NAND4|D~1 , inst|Reg0|SR2|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR2|DFF|NAND4|D~2 , inst|Reg0|SR2|DFF|NAND4|D~2, REGTEST, 1
instance = comp, \inst|Reg0|SR2|DFF|NAND4|D~3 , inst|Reg0|SR2|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg0|SR2|DFF|NAND2|D~1 , inst|Reg0|SR2|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR2|DFF|NAND5|D~1 , inst|Reg0|SR2|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR1|DFF|NAND2|D~1 , inst|Reg0|SR1|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR1|DFF|NAND4|D~1 , inst|Reg0|SR1|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR1|DFF|NAND5|D~1 , inst|Reg0|SR1|DFF|NAND5|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR0|DFF|NAND4|D~1 , inst|Reg0|SR0|DFF|NAND4|D~1, REGTEST, 1
instance = comp, \D[0]~input , D[0]~input, REGTEST, 1
instance = comp, \inst|Reg0|SR0|DFF|NAND4|D~3 , inst|Reg0|SR0|DFF|NAND4|D~3, REGTEST, 1
instance = comp, \inst|Reg0|SR0|DFF|NAND2|D~1 , inst|Reg0|SR0|DFF|NAND2|D~1, REGTEST, 1
instance = comp, \inst|Reg0|SR0|DFF|NAND5|D~1 , inst|Reg0|SR0|DFF|NAND5|D~1, REGTEST, 1
