Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 02:47:58 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_64/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.065        0.000                      0                 1265        0.011        0.000                      0                 1265        2.192        0.000                       0                  1246  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.467}        4.935           202.634         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.065        0.000                      0                 1265        0.011        0.000                      0                 1265        2.192        0.000                       0                  1246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 genblk1[53].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.467ns period=4.935ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.467ns period=4.935ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.935ns  (vclock rise@4.935ns - vclock rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.966ns (42.665%)  route 2.642ns (57.335%))
  Logic Levels:           18  (CARRY8=10 LUT2=7 LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 6.668 - 4.935 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.155ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1245, routed)        1.246     2.192    genblk1[53].reg_in/clk_IBUF_BUFG
    SLICE_X134Y481       FDRE                                         r  genblk1[53].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y481       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.271 f  genblk1[53].reg_in/reg_out_reg[0]/Q
                         net (fo=6, routed)           0.167     2.438    genblk1[53].reg_in/Q[0]
    SLICE_X132Y480       LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.099     2.537 r  genblk1[53].reg_in/z_carry_i_4__2/O
                         net (fo=2, routed)           0.096     2.633    genblk1[53].reg_in/reg_out_reg[5]_0[0]
    SLICE_X132Y481       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     2.756 r  genblk1[53].reg_in/z_carry_i_8/O
                         net (fo=1, routed)           0.007     2.763    conv/mul34/reg_out[16]_i_209_0[4]
    SLICE_X132Y481       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[5])
                                                      0.091     2.854 r  conv/mul34/z_carry/O[5]
                         net (fo=2, routed)           0.310     3.164    conv/add000074/I24[6]
    SLICE_X133Y481       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     3.201 r  conv/add000074/reg_out[16]_i_204/O
                         net (fo=1, routed)           0.016     3.217    conv/add000074/reg_out[16]_i_204_n_0
    SLICE_X133Y481       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.334 r  conv/add000074/reg_out_reg[16]_i_146/CO[7]
                         net (fo=1, routed)           0.026     3.360    conv/add000074/reg_out_reg[16]_i_146_n_0
    SLICE_X133Y482       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.416 r  conv/add000074/reg_out_reg[21]_i_325/O[0]
                         net (fo=1, routed)           0.229     3.645    conv/add000074/reg_out_reg[21]_i_325_n_15
    SLICE_X132Y484       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.696 r  conv/add000074/reg_out[21]_i_189/O
                         net (fo=1, routed)           0.009     3.705    conv/add000074/reg_out[21]_i_189_n_0
    SLICE_X132Y484       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.905 r  conv/add000074/reg_out_reg[21]_i_96/O[4]
                         net (fo=2, routed)           0.295     4.200    conv/add000074/reg_out_reg[21]_i_96_n_11
    SLICE_X130Y483       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.080     4.280 r  conv/add000074/reg_out_reg[21]_i_54/O[5]
                         net (fo=2, routed)           0.377     4.657    conv/add000074/reg_out_reg[21]_i_54_n_10
    SLICE_X129Y483       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_O[6])
                                                      0.115     4.772 r  conv/add000074/reg_out_reg[21]_i_29/O[6]
                         net (fo=2, routed)           0.236     5.008    conv/add000074/reg_out_reg[21]_i_29_n_9
    SLICE_X125Y483       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.098 r  conv/add000074/reg_out[16]_i_41/O
                         net (fo=1, routed)           0.015     5.113    conv/add000074/reg_out[16]_i_41_n_0
    SLICE_X125Y483       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.230 r  conv/add000074/reg_out_reg[16]_i_29/CO[7]
                         net (fo=1, routed)           0.026     5.256    conv/add000074/reg_out_reg[16]_i_29_n_0
    SLICE_X125Y484       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.312 r  conv/add000074/reg_out_reg[21]_i_21/O[0]
                         net (fo=1, routed)           0.293     5.605    conv/add000074/reg_out_reg[21]_i_21_n_15
    SLICE_X125Y475       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.658 r  conv/add000074/reg_out[21]_i_15/O
                         net (fo=1, routed)           0.013     5.671    conv/add000074/reg_out[21]_i_15_n_0
    SLICE_X125Y475       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.877 r  conv/add000074/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.137     6.014    conv/add000070/reg_out_reg[21]_1[0]
    SLICE_X125Y478       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     6.113 r  conv/add000070/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.025     6.138    conv/add000074/reg_out_reg[21]_0[0]
    SLICE_X125Y478       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.322 r  conv/add000074/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.134     6.456    reg_out/a[20]
    SLICE_X125Y478       LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.113     6.569 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, routed)          0.231     6.800    reg_out/reg_out[21]_i_1_n_0
    SLICE_X126Y478       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.935     4.935 r  
    AP13                                              0.000     4.935 r  clk (IN)
                         net (fo=0)                   0.000     4.935    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.280 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.280    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.280 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.567    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.591 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1245, routed)        1.077     6.668    reg_out/clk_IBUF_BUFG
    SLICE_X126Y478       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.307     6.974    
                         clock uncertainty           -0.035     6.939    
    SLICE_X126Y478       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     6.865    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  0.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 demux/genblk1[109].z_reg[109][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.467ns period=4.935ns})
  Destination:            genblk1[109].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.467ns period=4.935ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.059ns (35.119%)  route 0.109ns (64.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.063ns (routing 0.155ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.171ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1245, routed)        1.063     1.719    demux/clk_IBUF_BUFG
    SLICE_X124Y465       FDRE                                         r  demux/genblk1[109].z_reg[109][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y465       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.778 r  demux/genblk1[109].z_reg[109][5]/Q
                         net (fo=1, routed)           0.109     1.887    genblk1[109].reg_in/D[5]
    SLICE_X125Y464       FDRE                                         r  genblk1[109].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1245, routed)        1.228     2.174    genblk1[109].reg_in/clk_IBUF_BUFG
    SLICE_X125Y464       FDRE                                         r  genblk1[109].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.361     1.814    
    SLICE_X125Y464       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.876    genblk1[109].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.467 }
Period(ns):         4.935
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.935       3.645      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.467       2.192      SLICE_X121Y477  genblk1[12].reg_in/reg_out_reg[6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.467       2.192      SLICE_X132Y471  demux/genblk1[23].z_reg[23][5]/C



