

================================================================
== Vitis HLS Report for 'load_Pipeline_VITIS_LOOP_61_2'
================================================================
* Date:           Mon Feb 10 13:36:07 2025

* Version:        2024.2.1 (Build 5263293 on Dec 12 2024)
* Project:        harness
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.03 ns|  2.212 ns|     0.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_2  |        ?|        ?|        81|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     172|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|    21707|   13525|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|     190|    -|
|Register         |        -|     -|     6566|      22|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|    28273|   13909|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|        1|       1|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+----+-------+-------+-----+
    |            Instance           |           Module          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------+---------------------------+---------+----+-------+-------+-----+
    |lshr_2192ns_10ns_2192_2_1_U12  |lshr_2192ns_10ns_2192_2_1  |        0|   0|  21707|  13525|    0|
    +-------------------------------+---------------------------+---------+----+-------+-------+-----+
    |Total                          |                           |        0|   0|  21707|  13525|    0|
    +-------------------------------+---------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln61_fu_495_p2                       |         +|   0|  0|  31|          31|           1|
    |add_ln65_fu_533_p2                       |         +|   0|  0|  64|          64|          64|
    |ap_block_pp0_stage0_11001                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001_grp5           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001_grp4           |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io_grp1                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state76_pp0_stage0_iter25_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state77_pp0_stage1_iter25_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state78_pp0_stage2_iter25_grp4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1776                        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op202_read_state78          |       and|   0|  0|   2|           1|           1|
    |empty_54_fu_481_p2                       |      icmp|   0|  0|   3|           7|           1|
    |icmp_ln61_fu_505_p2                      |      icmp|   0|  0|  16|          32|          32|
    |icmp_ln67_1_fu_615_p2                    |      icmp|   0|  0|  16|          32|          32|
    |icmp_ln67_fu_598_p2                      |      icmp|   0|  0|  16|          32|          32|
    |ap_block_pp0_stage1_11001                |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001                |        or|   0|  0|   2|           1|           1|
    |ap_block_state81_pp0_stage2_iter26_grp5  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 172|         211|         176|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |    1|          4|    1|          4|
    |ap_done_int                             |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |    1|          2|    1|          2|
    |ap_phi_reg_pp0_iter26_phi_ln65_reg_460  |  118|          2|  144|        288|
    |ap_sig_allocacmp_i_2                    |   32|          2|   31|         62|
    |gmem0_blk_n_AR                          |    1|          2|    1|          2|
    |gmem0_blk_n_R                           |    1|          2|    1|          2|
    |i_fu_388                                |   32|          2|   31|         62|
    |inputStream_0_blk_n                     |    1|          2|    1|          2|
    |inputStream_1_blk_n                     |    1|          2|    1|          2|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  190|         24|  214|        430|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+------+----+------+-----------+
    |                    Name                   |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                  |     3|   0|     3|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |     1|   0|     1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |     1|   0|     1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg  |     1|   0|     1|          0|
    |ap_block_pp0_stage2_subdone_grp4_done_reg  |     1|   0|     1|          0|
    |ap_block_pp0_stage2_subdone_grp5_done_reg  |     1|   0|     1|          0|
    |ap_done_reg                                |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg                |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter10                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter11                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter12                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter13                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter14                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter15                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter16                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter17                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter18                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter19                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter20                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter21                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter22                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter23                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter24                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter25                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter26                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter7                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter8                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter9                    |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter10_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter11_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter12_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter13_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter14_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter15_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter16_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter17_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter18_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter19_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter1_phi_ln65_reg_460      |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter20_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter21_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter22_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter23_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter24_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter25_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter26_phi_ln65_reg_460     |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter2_phi_ln65_reg_460      |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter3_phi_ln65_reg_460      |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter4_phi_ln65_reg_460      |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter5_phi_ln65_reg_460      |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter6_phi_ln65_reg_460      |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter7_phi_ln65_reg_460      |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter8_phi_ln65_reg_460      |   144|   0|   144|          0|
    |ap_phi_reg_pp0_iter9_phi_ln65_reg_460      |   144|   0|   144|          0|
    |empty_54_reg_1478                          |     1|   0|     1|          0|
    |empty_55_reg_1496                          |     4|   0|     4|          0|
    |gmem0_addr_read_1_reg_1518                 |  1024|   0|  1024|          0|
    |gmem0_addr_read_reg_1508                   |  1024|   0|  1024|          0|
    |i_fu_388                                   |    31|   0|    31|          0|
    |icmp_ln61_reg_1482                         |     1|   0|     1|          0|
    |icmp_ln67_1_reg_1532                       |     1|   0|     1|          0|
    |icmp_ln67_reg_1528                         |     1|   0|     1|          0|
    |lshr_ln_reg_1486                           |    13|   0|    13|          0|
    |p_cast5_i_cast_cast_reg_1467               |     2|   0|    64|         62|
    |tmp_10_i_reg_1766                          |     8|   0|     8|          0|
    |tmp_10_reg_1601                            |     8|   0|     8|          0|
    |tmp_11_i_reg_1771                          |     8|   0|     8|          0|
    |tmp_11_reg_1606                            |     8|   0|     8|          0|
    |tmp_12_i_reg_1776                          |     8|   0|     8|          0|
    |tmp_12_reg_1611                            |     8|   0|     8|          0|
    |tmp_13_i_reg_1781                          |     8|   0|     8|          0|
    |tmp_13_reg_1616                            |     8|   0|     8|          0|
    |tmp_14_i_reg_1786                          |     8|   0|     8|          0|
    |tmp_14_reg_1621                            |     8|   0|     8|          0|
    |tmp_15_i_reg_1791                          |     8|   0|     8|          0|
    |tmp_15_reg_1626                            |     8|   0|     8|          0|
    |tmp_16_i_reg_1796                          |     8|   0|     8|          0|
    |tmp_16_reg_1631                            |     8|   0|     8|          0|
    |tmp_17_i_reg_1801                          |     8|   0|     8|          0|
    |tmp_17_reg_1636                            |     8|   0|     8|          0|
    |tmp_18_i_reg_1806                          |     8|   0|     8|          0|
    |tmp_18_reg_1641                            |     8|   0|     8|          0|
    |tmp_19_i_reg_1811                          |     8|   0|     8|          0|
    |tmp_19_reg_1646                            |     8|   0|     8|          0|
    |tmp_1_reg_1586                             |     8|   0|     8|          0|
    |tmp_20_i_reg_1816                          |     8|   0|     8|          0|
    |tmp_20_reg_1651                            |     8|   0|     8|          0|
    |tmp_21_i_reg_1821                          |     8|   0|     8|          0|
    |tmp_21_reg_1656                            |     8|   0|     8|          0|
    |tmp_22_i_reg_1826                          |     8|   0|     8|          0|
    |tmp_22_reg_1661                            |     8|   0|     8|          0|
    |tmp_23_i_reg_1831                          |     8|   0|     8|          0|
    |tmp_23_reg_1666                            |     8|   0|     8|          0|
    |tmp_24_i_reg_1836                          |     8|   0|     8|          0|
    |tmp_24_reg_1671                            |     8|   0|     8|          0|
    |tmp_25_i_reg_1841                          |     8|   0|     8|          0|
    |tmp_25_reg_1676                            |     8|   0|     8|          0|
    |tmp_26_i_reg_1846                          |     8|   0|     8|          0|
    |tmp_26_reg_1681                            |     8|   0|     8|          0|
    |tmp_27_i_reg_1851                          |     8|   0|     8|          0|
    |tmp_27_reg_1686                            |     8|   0|     8|          0|
    |tmp_28_i_reg_1856                          |     8|   0|     8|          0|
    |tmp_28_reg_1691                            |     8|   0|     8|          0|
    |tmp_29_i_reg_1861                          |     8|   0|     8|          0|
    |tmp_29_reg_1696                            |     8|   0|     8|          0|
    |tmp_2_reg_1591                             |     8|   0|     8|          0|
    |tmp_30_i_reg_1866                          |     8|   0|     8|          0|
    |tmp_30_reg_1701                            |     8|   0|     8|          0|
    |tmp_31_i_reg_1871                          |     8|   0|     8|          0|
    |tmp_31_reg_1706                            |     8|   0|     8|          0|
    |tmp_32_i_reg_1876                          |     8|   0|     8|          0|
    |tmp_32_reg_1711                            |     8|   0|     8|          0|
    |tmp_33_i_reg_1881                          |     8|   0|     8|          0|
    |tmp_33_reg_1716                            |     8|   0|     8|          0|
    |tmp_34_i_reg_1886                          |     8|   0|     8|          0|
    |tmp_34_reg_1721                            |     8|   0|     8|          0|
    |tmp_35_i_reg_1891                          |     8|   0|     8|          0|
    |tmp_36_i_reg_1896                          |     8|   0|     8|          0|
    |tmp_37_i_reg_1901                          |     8|   0|     8|          0|
    |tmp_38_i_reg_1906                          |     8|   0|     8|          0|
    |tmp_3_i_reg_1731                           |     8|   0|     8|          0|
    |tmp_3_reg_1551                             |     8|   0|     8|          0|
    |tmp_4_i_reg_1736                           |     8|   0|     8|          0|
    |tmp_4_reg_1596                             |     8|   0|     8|          0|
    |tmp_5_i_reg_1741                           |     8|   0|     8|          0|
    |tmp_5_reg_1556                             |     8|   0|     8|          0|
    |tmp_6_i_reg_1746                           |     8|   0|     8|          0|
    |tmp_6_reg_1561                             |     8|   0|     8|          0|
    |tmp_7_i_reg_1751                           |     8|   0|     8|          0|
    |tmp_7_reg_1566                             |     8|   0|     8|          0|
    |tmp_8_i_reg_1756                           |     8|   0|     8|          0|
    |tmp_8_reg_1571                             |     8|   0|     8|          0|
    |tmp_9_i_reg_1761                           |     8|   0|     8|          0|
    |tmp_9_reg_1576                             |     8|   0|     8|          0|
    |tmp_reg_1546                               |     8|   0|     8|          0|
    |tmp_s_reg_1581                             |     8|   0|     8|          0|
    |trunc_ln6_reg_1491                         |    57|   0|    57|          0|
    |trunc_ln70_36_i_reg_1726                   |     8|   0|     8|          0|
    |trunc_ln70_reg_1541                        |     8|   0|     8|          0|
    |zext_ln61_cast_reg_1473                    |    10|   0|  2192|       2182|
    |empty_55_reg_1496                          |     0|   4|     4|          0|
    |icmp_ln61_reg_1482                         |     0|   2|     1|          0|
    |lshr_ln_reg_1486                           |     0|  16|    13|          0|
    +-------------------------------------------+------+----+------+-----------+
    |Total                                      |  6566|  22|  8828|       2244|
    +-------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+------+------------+-------------------------------+--------------+
|           RTL Ports          | Dir | Bits |  Protocol  |         Source Object         |    C Type    |
+------------------------------+-----+------+------------+-------------------------------+--------------+
|ap_clk                        |   in|     1|  ap_ctrl_hs|  load_Pipeline_VITIS_LOOP_61_2|  return value|
|ap_rst                        |   in|     1|  ap_ctrl_hs|  load_Pipeline_VITIS_LOOP_61_2|  return value|
|ap_start                      |   in|     1|  ap_ctrl_hs|  load_Pipeline_VITIS_LOOP_61_2|  return value|
|ap_done                       |  out|     1|  ap_ctrl_hs|  load_Pipeline_VITIS_LOOP_61_2|  return value|
|ap_idle                       |  out|     1|  ap_ctrl_hs|  load_Pipeline_VITIS_LOOP_61_2|  return value|
|ap_ready                      |  out|     1|  ap_ctrl_hs|  load_Pipeline_VITIS_LOOP_61_2|  return value|
|m_axi_gmem0_0_AWVALID         |  out|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_AWREADY         |   in|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_AWADDR          |  out|    64|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_AWID            |  out|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_AWLEN           |  out|    32|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE          |  out|     3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_AWBURST         |  out|     2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK          |  out|     2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE         |  out|     4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_AWPROT          |  out|     3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_AWQOS           |  out|     4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_AWREGION        |  out|     4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_AWUSER          |  out|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_WVALID          |  out|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_WREADY          |   in|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_WDATA           |  out|  1024|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_WSTRB           |  out|   128|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_WLAST           |  out|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_WID             |  out|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_WUSER           |  out|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_ARVALID         |  out|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_ARREADY         |   in|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_ARADDR          |  out|    64|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_ARID            |  out|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_ARLEN           |  out|    32|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE          |  out|     3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_ARBURST         |  out|     2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK          |  out|     2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE         |  out|     4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_ARPROT          |  out|     3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_ARQOS           |  out|     4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_ARREGION        |  out|     4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_ARUSER          |  out|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_RVALID          |   in|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_RREADY          |  out|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_RDATA           |   in|  1024|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_RLAST           |   in|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_RID             |   in|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM        |   in|     9|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_RUSER           |   in|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_RRESP           |   in|     2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_BVALID          |   in|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_BREADY          |  out|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_BRESP           |   in|     2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_BID             |   in|     1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_0_BUSER           |   in|     1|       m_axi|                          gmem0|       pointer|
|inputStream_0_din             |  out|   296|     ap_fifo|                  inputStream_0|       pointer|
|inputStream_0_full_n          |   in|     1|     ap_fifo|                  inputStream_0|       pointer|
|inputStream_0_write           |  out|     1|     ap_fifo|                  inputStream_0|       pointer|
|inputStream_0_num_data_valid  |   in|     3|     ap_fifo|                  inputStream_0|       pointer|
|inputStream_0_fifo_cap        |   in|     3|     ap_fifo|                  inputStream_0|       pointer|
|inputStream_1_din             |  out|   296|     ap_fifo|                  inputStream_1|       pointer|
|inputStream_1_full_n          |   in|     1|     ap_fifo|                  inputStream_1|       pointer|
|inputStream_1_write           |  out|     1|     ap_fifo|                  inputStream_1|       pointer|
|inputStream_1_num_data_valid  |   in|     3|     ap_fifo|                  inputStream_1|       pointer|
|inputStream_1_fifo_cap        |   in|     3|     ap_fifo|                  inputStream_1|       pointer|
|empty_25                      |   in|    32|   ap_stable|                       empty_25|        scalar|
|zext_ln61                     |   in|    10|     ap_none|                      zext_ln61|        scalar|
|inFeatureList                 |   in|    64|     ap_none|                  inFeatureList|        scalar|
|p_cast5_i_cast                |   in|     2|     ap_none|                 p_cast5_i_cast|        scalar|
|empty                         |   in|     7|     ap_none|                          empty|        scalar|
|nums_1_address0               |  out|    13|   ap_memory|                         nums_1|         array|
|nums_1_ce0                    |  out|     1|   ap_memory|                         nums_1|         array|
|nums_1_q0                     |   in|    32|   ap_memory|                         nums_1|         array|
+------------------------------+-----+------+------------+-------------------------------+--------------+

