Two-stage pipelined subtraction circuit