{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573736372021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573736372023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 12:59:31 2019 " "Processing started: Thu Nov 14 12:59:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573736372023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573736372023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta coursework -c coursework " "Command: quartus_sta coursework -c coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573736372024 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1573736372088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1573736372274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1573736372274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573736372317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573736372317 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1573736372727 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "coursework.sdc " "Synopsys Design Constraints File file not found: 'coursework.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1573736372858 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573736372858 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_IN CLK_IN " "create_clock -period 1.000 -name CLK_IN CLK_IN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573736372881 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " "create_clock -period 1.000 -name clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573736372881 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573736372881 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1573736372901 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573736372902 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573736372903 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573736372933 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1573736372971 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573736372984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.268 " "Worst-case setup slack is -10.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736372991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736372991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.268          -16454.183 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "  -10.268          -16454.183 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736372991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.126             -28.175 CLK_IN  " "   -2.126             -28.175 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736372991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573736372991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736373008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736373008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "    0.348               0.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736373008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 CLK_IN  " "    0.478               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736373008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573736373008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573736373018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573736373026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736373040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736373040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 CLK_IN  " "   -3.000             -33.866 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736373040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -3003.823 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -1.403           -3003.823 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736373040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573736373040 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573736373080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573736373110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573736374217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573736374435 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573736374472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.391 " "Worst-case setup slack is -9.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.391          -15027.156 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -9.391          -15027.156 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.786             -23.211 CLK_IN  " "   -1.786             -23.211 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573736374479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "    0.313               0.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 CLK_IN  " "    0.433               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573736374495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573736374502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573736374510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 CLK_IN  " "   -3.000             -33.866 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -3003.823 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -1.403           -3003.823 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573736374520 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573736374558 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573736374875 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573736374884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.956 " "Worst-case setup slack is -3.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.956           -5988.840 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -3.956           -5988.840 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903              -1.123 CLK_IN  " "   -0.903              -1.123 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573736374891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "    0.152               0.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 CLK_IN  " "    0.166               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573736374906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573736374913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573736374920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.914 CLK_IN  " "   -3.000             -25.914 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2141.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -1.000           -2141.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573736374932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573736374932 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573736375887 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573736375889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1077 " "Peak virtual memory: 1077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573736376016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 12:59:36 2019 " "Processing ended: Thu Nov 14 12:59:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573736376016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573736376016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573736376016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573736376016 ""}
