Analysis & Synthesis report for Processor
Wed Nov 22 11:39:10 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|altsyncram_ggk2:altsyncram1
 16. Source assignments for ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1
 17. Source assignments for RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|altsyncram_llg2:altsyncram1
 18. Source assignments for RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|altsyncram_qpg2:altsyncram1
 19. Parameter Settings for User Entity Instance: ClockDividerProcessor:clockToPro|ClockDividerProcessor_0002:clockdividerprocessor_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: arm:arm1|controller:c|condlogic:cl|flopenr:flagreg1
 21. Parameter Settings for User Entity Instance: arm:arm1|controller:c|condlogic:cl|flopenr:flagreg0
 22. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:pcmux
 23. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|flopr:pcreg
 24. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|adder:pcadd1
 25. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|adder:pcadd2
 26. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:ra1mux
 27. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:ra2mux
 28. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:resmux
 29. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:srcbmux
 30. Parameter Settings for User Entity Instance: flopenr:finish
 31. Parameter Settings for User Entity Instance: ROM_Instruction:rom_instruction|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: ROM:rom|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: RAM_Med:ramMed|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: RAM_Image:ramImage|altsyncram:altsyncram_component
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "flopenr:finish"
 37. Port Connectivity Checks: "arm:arm1|datapath:dp|mux2:ra1mux"
 38. Port Connectivity Checks: "arm:arm1|datapath:dp|adder:pcadd2"
 39. Port Connectivity Checks: "arm:arm1|datapath:dp|adder:pcadd1"
 40. Port Connectivity Checks: "ClockDividerProcessor:clockToPro"
 41. In-System Memory Content Editor Settings
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 22 11:39:10 2023          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; Processor                                      ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 916                                            ;
; Total pins                      ; 31                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,195,456                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; Processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                    ; Library               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; RAM_Med.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Med.v                                                          ;                       ;
; ALU_m1.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ALU_m1.sv                                                          ;                       ;
; ramI.mif                                                           ; yes             ; User Memory Initialization File              ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ramI.mif                                                           ;                       ;
; ramH.mif                                                           ; yes             ; User Memory Initialization File              ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ramH.mif                                                           ;                       ;
; RAM_Image.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Image.v                                                        ;                       ;
; Instructions.mif                                                   ; yes             ; User Memory Initialization File              ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Instructions.mif                                                   ;                       ;
; image.mif                                                          ; yes             ; User Memory Initialization File              ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/image.mif                                                          ;                       ;
; arm.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/arm.sv                                                             ;                       ;
; controller.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/controller.sv                                                      ;                       ;
; decoder.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/decoder.sv                                                         ;                       ;
; condlogic.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/condlogic.sv                                                       ;                       ;
; datapath.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/datapath.sv                                                        ;                       ;
; regfile.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/regfile.sv                                                         ;                       ;
; adder.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/adder.sv                                                           ;                       ;
; extend.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/extend.sv                                                          ;                       ;
; flopr.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/flopr.sv                                                           ;                       ;
; mux2.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/mux2.sv                                                            ;                       ;
; flopenr.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/flopenr.sv                                                         ;                       ;
; top.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv                                                             ;                       ;
; ROM.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM.v                                                              ;                       ;
; ROM_Instruction.v                                                  ; yes             ; User Wizard-Generated File                   ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM_Instruction.v                                                  ;                       ;
; Mux1.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Mux1.sv                                                            ;                       ;
; mux3.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/mux3.sv                                                            ;                       ;
; flipflopen.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/flipflopen.sv                                                      ;                       ;
; mux4.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/mux4.sv                                                            ;                       ;
; ClockDividerProcessor.v                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ClockDividerProcessor.v                                            ; ClockDividerProcessor ;
; ClockDividerProcessor/ClockDividerProcessor_0002.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ClockDividerProcessor/ClockDividerProcessor_0002.v                 ; ClockDividerProcessor ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v                                                                                          ;                       ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                        ;                       ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                 ;                       ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                           ;                       ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                        ;                       ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                        ;                       ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                         ;                       ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                            ;                       ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                            ;                       ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                          ;                       ;
; db/altsyncram_20j1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_20j1.tdf                                             ;                       ;
; db/altsyncram_ggk2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_ggk2.tdf                                             ;                       ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                   ;                       ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                         ;                       ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                     ;                       ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                        ;                       ;
; db/altsyncram_g8i1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_g8i1.tdf                                             ;                       ;
; db/altsyncram_irj2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_irj2.tdf                                             ;                       ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/decode_dla.tdf                                                  ;                       ;
; db/decode_61a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/decode_61a.tdf                                                  ;                       ;
; db/mux_chb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/mux_chb.tdf                                                     ;                       ;
; db/altsyncram_o8p1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_o8p1.tdf                                             ;                       ;
; db/altsyncram_llg2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_llg2.tdf                                             ;                       ;
; db/altsyncram_sap1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_sap1.tdf                                             ;                       ;
; db/altsyncram_qpg2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_qpg2.tdf                                             ;                       ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                           ; altera_sld            ;
; db/ip/sld415d47b4/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/ip/sld415d47b4/alt_sld_fab.v                                    ; alt_sld_fab           ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab           ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab           ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab           ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab           ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab           ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                      ;                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1171                     ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 1459                     ;
;     -- 7 input functions                    ; 41                       ;
;     -- 6 input functions                    ; 657                      ;
;     -- 5 input functions                    ; 292                      ;
;     -- 4 input functions                    ; 133                      ;
;     -- <=3 input functions                  ; 336                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 916                      ;
;                                             ;                          ;
; I/O pins                                    ; 31                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 2195456                  ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 759                      ;
; Total fan-out                               ; 20558                    ;
; Average fan-out                             ; 7.43                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------+
; |top                                                                                                                                    ; 1459 (2)            ; 916 (0)                   ; 2195456           ; 0          ; 31   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work                  ;
;    |ClockDividerProcessor:clockToPro|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ClockDividerProcessor:clockToPro                                                                                                                                                                                                                                                                                                           ; ClockDividerProcessor             ; ClockDividerProcessor ;
;       |ClockDividerProcessor_0002:clockdividerprocessor_inst|                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ClockDividerProcessor:clockToPro|ClockDividerProcessor_0002:clockdividerprocessor_inst                                                                                                                                                                                                                                                     ; ClockDividerProcessor_0002        ; ClockDividerProcessor ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ClockDividerProcessor:clockToPro|ClockDividerProcessor_0002:clockdividerprocessor_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                             ; altera_pll                        ; work                  ;
;    |RAM_Image:ramImage|                                                                                                                 ; 120 (0)             ; 60 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |top|RAM_Image:ramImage                                                                                                                                                                                                                                                                                                                         ; RAM_Image                         ; work                  ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 120 (0)             ; 60 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |top|RAM_Image:ramImage|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work                  ;
;          |altsyncram_sap1:auto_generated|                                                                                               ; 120 (0)             ; 60 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |top|RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_sap1                   ; work                  ;
;             |altsyncram_qpg2:altsyncram1|                                                                                               ; 24 (0)              ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |top|RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|altsyncram_qpg2:altsyncram1                                                                                                                                                                                                                              ; altsyncram_qpg2                   ; work                  ;
;                |decode_61a:rden_decode_b|                                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|altsyncram_qpg2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                                     ; decode_61a                        ; work                  ;
;                |decode_dla:decode4|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|altsyncram_qpg2:altsyncram1|decode_dla:decode4                                                                                                                                                                                                           ; decode_dla                        ; work                  ;
;                |decode_dla:decode5|                                                                                                     ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|altsyncram_qpg2:altsyncram1|decode_dla:decode5                                                                                                                                                                                                           ; decode_dla                        ; work                  ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 96 (80)             ; 54 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |top|RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work                  ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                             ; sld_rom_sr                        ; work                  ;
;    |RAM_Med:ramMed|                                                                                                                     ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |top|RAM_Med:ramMed                                                                                                                                                                                                                                                                                                                             ; RAM_Med                           ; work                  ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |top|RAM_Med:ramMed|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work                  ;
;          |altsyncram_o8p1:auto_generated|                                                                                               ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |top|RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_o8p1                   ; work                  ;
;             |altsyncram_llg2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|altsyncram_llg2:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_llg2                   ; work                  ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 50 (33)             ; 67 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |top|RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work                  ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                 ; sld_rom_sr                        ; work                  ;
;    |ROM:rom|                                                                                                                            ; 121 (0)             ; 57 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |top|ROM:rom                                                                                                                                                                                                                                                                                                                                    ; ROM                               ; work                  ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 121 (0)             ; 57 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |top|ROM:rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work                  ;
;          |altsyncram_g8i1:auto_generated|                                                                                               ; 121 (0)             ; 57 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |top|ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_g8i1                   ; work                  ;
;             |altsyncram_irj2:altsyncram1|                                                                                               ; 24 (0)              ; 3 (3)                     ; 1048576           ; 0          ; 0    ; 0            ; |top|ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1                                                                                                                                                                                                                                         ; altsyncram_irj2                   ; work                  ;
;                |decode_61a:rden_decode_a|                                                                                               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1|decode_61a:rden_decode_a                                                                                                                                                                                                                ; decode_61a                        ; work                  ;
;                |decode_61a:rden_decode_b|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                                                ; decode_61a                        ; work                  ;
;                |decode_dla:decode5|                                                                                                     ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1|decode_dla:decode5                                                                                                                                                                                                                      ; decode_dla                        ; work                  ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 97 (80)             ; 54 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work                  ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                        ; sld_rom_sr                        ; work                  ;
;    |ROM_Instruction:rom_instruction|                                                                                                    ; 48 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |top|ROM_Instruction:rom_instruction                                                                                                                                                                                                                                                                                                            ; ROM_Instruction                   ; work                  ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 48 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |top|ROM_Instruction:rom_instruction|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                            ; altsyncram                        ; work                  ;
;          |altsyncram_20j1:auto_generated|                                                                                               ; 48 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |top|ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_20j1                   ; work                  ;
;             |altsyncram_ggk2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|altsyncram_ggk2:altsyncram1                                                                                                                                                                                                                 ; altsyncram_ggk2                   ; work                  ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 48 (32)             ; 66 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work                  ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                ; sld_rom_sr                        ; work                  ;
;    |arm:arm1|                                                                                                                           ; 968 (0)             ; 516 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1                                                                                                                                                                                                                                                                                                                                   ; arm                               ; work                  ;
;       |controller:c|                                                                                                                    ; 19 (0)              ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|controller:c                                                                                                                                                                                                                                                                                                                      ; controller                        ; work                  ;
;          |condlogic:cl|                                                                                                                 ; 9 (4)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|controller:c|condlogic:cl                                                                                                                                                                                                                                                                                                         ; condlogic                         ; work                  ;
;             |condcheck:cc|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|controller:c|condlogic:cl|condcheck:cc                                                                                                                                                                                                                                                                                            ; condcheck                         ; work                  ;
;             |flopenr:flagreg0|                                                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|controller:c|condlogic:cl|flopenr:flagreg0                                                                                                                                                                                                                                                                                        ; flopenr                           ; work                  ;
;             |flopenr:flagreg1|                                                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|controller:c|condlogic:cl|flopenr:flagreg1                                                                                                                                                                                                                                                                                        ; flopenr                           ; work                  ;
;          |decoder:dec|                                                                                                                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|controller:c|decoder:dec                                                                                                                                                                                                                                                                                                          ; decoder                           ; work                  ;
;       |datapath:dp|                                                                                                                     ; 949 (0)             ; 512 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp                                                                                                                                                                                                                                                                                                                       ; datapath                          ; work                  ;
;          |ALU_m1:ownALU|                                                                                                                ; 276 (276)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|ALU_m1:ownALU                                                                                                                                                                                                                                                                                                         ; ALU_m1                            ; work                  ;
;          |adder:pcadd1|                                                                                                                 ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|adder:pcadd1                                                                                                                                                                                                                                                                                                          ; adder                             ; work                  ;
;          |adder:pcadd2|                                                                                                                 ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|adder:pcadd2                                                                                                                                                                                                                                                                                                          ; adder                             ; work                  ;
;          |extend:ext|                                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|extend:ext                                                                                                                                                                                                                                                                                                            ; extend                            ; work                  ;
;          |flopr:pcreg|                                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|flopr:pcreg                                                                                                                                                                                                                                                                                                           ; flopr                             ; work                  ;
;          |mux2:ra1mux|                                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|mux2:ra1mux                                                                                                                                                                                                                                                                                                           ; mux2                              ; work                  ;
;          |mux2:ra2mux|                                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|mux2:ra2mux                                                                                                                                                                                                                                                                                                           ; mux2                              ; work                  ;
;          |mux2:resmux|                                                                                                                  ; 154 (154)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|mux2:resmux                                                                                                                                                                                                                                                                                                           ; mux2                              ; work                  ;
;          |mux2:srcbmux|                                                                                                                 ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|mux2:srcbmux                                                                                                                                                                                                                                                                                                          ; mux2                              ; work                  ;
;          |regfile:rf|                                                                                                                   ; 401 (401)           ; 480 (480)                 ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|regfile:rf                                                                                                                                                                                                                                                                                                            ; regfile                           ; work                  ;
;    |flipflopen:flipflop|                                                                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|flipflopen:flipflop                                                                                                                                                                                                                                                                                                                        ; flipflopen                        ; work                  ;
;    |flopenr:finish|                                                                                                                     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|flopenr:finish                                                                                                                                                                                                                                                                                                                             ; flopenr                           ; work                  ;
;    |mux3:mux_memWrite|                                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mux3:mux_memWrite                                                                                                                                                                                                                                                                                                                          ; mux3                              ; work                  ;
;    |mux4:mux_addresMem|                                                                                                                 ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mux4:mux_addresMem                                                                                                                                                                                                                                                                                                                         ; mux4                              ; work                  ;
;    |sld_hub:auto_hub|                                                                                                                   ; 130 (1)             ; 148 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld            ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 129 (0)             ; 148 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld            ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 129 (0)             ; 148 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab           ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 129 (1)             ; 148 (8)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab           ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 128 (0)             ; 140 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab           ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 128 (87)            ; 140 (111)                 ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work                  ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 22 (22)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work                  ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------------------+
; Name                                                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF              ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------------------+
; RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|altsyncram_qpg2:altsyncram1|ALTSYNCRAM              ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; ramI.mif         ;
; RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|altsyncram_llg2:altsyncram1|ALTSYNCRAM                  ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536   ; ramH.mif         ;
; ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1|ALTSYNCRAM                         ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; image.mif        ;
; ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|altsyncram_ggk2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; Instructions.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
; Altera ; altera_pll   ; 22.1    ; N/A          ; N/A          ; |top|ClockDividerProcessor:clockToPro                                                                                                                                                                                                                                    ; ClockDividerProcessor.v ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top|RAM_Image:ramImage                                                                                                                                                                                                                                                  ; RAM_Image.v             ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top|RAM_Med:ramMed                                                                                                                                                                                                                                                      ; RAM_Med.v               ;
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top|ROM:rom                                                                                                                                                                                                                                                             ; ROM.v                   ;
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top|ROM_Instruction:rom_instruction                                                                                                                                                                                                                                     ; ROM_Instruction.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; arm:arm1|datapath:dp|ALU_m1:ownALU|ALUFlags[1]         ;   ;
; arm:arm1|datapath:dp|ALU_m1:ownALU|ALUFlags[0]         ;   ;
; Number of logic cells representing combinational loops ; 2 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                              ; Reason for Removal                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1|address_reg_a[2]                        ; Merged with RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|altsyncram_qpg2:altsyncram1|address_reg_a[2] ;
; ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1|address_reg_a[1]                        ; Merged with RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|altsyncram_qpg2:altsyncram1|address_reg_a[1] ;
; ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1|address_reg_a[0]                        ; Merged with RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|altsyncram_qpg2:altsyncram1|address_reg_a[0] ;
; ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; Stuck at GND due to stuck port data_in                                                                                                     ;
; Total Number of Removed Registers = 5                                                                                                      ;                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 916   ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 221   ;
; Number of registers using Asynchronous Clear ; 240   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 821   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]              ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                       ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |top|ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |top|RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |top|RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |top|arm:arm1|datapath:dp|mux2:srcbmux|y[14]                                                                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top|arm:arm1|datapath:dp|ALU_m1:ownALU|Mux34                                                                                                                                                    ;
; 10:1               ; 15 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; No         ; |top|arm:arm1|datapath:dp|ALU_m1:ownALU|Mux21                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|arm:arm1|datapath:dp|mux2:srcbmux|y[11]                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|arm:arm1|datapath:dp|mux2:srcbmux|y[0]                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top|arm:arm1|datapath:dp|mux2:srcbmux|y[9]                                                                                                                                                      ;
; 12:1               ; 15 bits   ; 120 LEs       ; 75 LEs               ; 45 LEs                 ; No         ; |top|arm:arm1|datapath:dp|mux2:resmux|y[30]                                                                                                                                                      ;
; 19:1               ; 16 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |top|arm:arm1|datapath:dp|mux2:resmux|y[15]                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|altsyncram_ggk2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|altsyncram_llg2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|altsyncram_qpg2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDividerProcessor:clockToPro|ClockDividerProcessor_0002:clockdividerprocessor_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                        ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                      ;
; fractional_vco_multiplier            ; false                  ; String                                                                                      ;
; pll_type                             ; General                ; String                                                                                      ;
; pll_subtype                          ; General                ; String                                                                                      ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                              ;
; operation_mode                       ; direct                 ; String                                                                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                              ;
; data_rate                            ; 0                      ; Signed Integer                                                                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                              ;
; output_clock_frequency0              ; 5.000000 MHz           ; String                                                                                      ;
; phase_shift0                         ; 0 ps                   ; String                                                                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                      ;
; phase_shift1                         ; 0 ps                   ; String                                                                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                      ;
; phase_shift2                         ; 0 ps                   ; String                                                                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                      ;
; phase_shift3                         ; 0 ps                   ; String                                                                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                      ;
; phase_shift4                         ; 0 ps                   ; String                                                                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                      ;
; phase_shift5                         ; 0 ps                   ; String                                                                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                      ;
; phase_shift6                         ; 0 ps                   ; String                                                                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                      ;
; phase_shift7                         ; 0 ps                   ; String                                                                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                      ;
; phase_shift8                         ; 0 ps                   ; String                                                                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                      ;
; phase_shift9                         ; 0 ps                   ; String                                                                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                      ;
; phase_shift10                        ; 0 ps                   ; String                                                                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                      ;
; phase_shift11                        ; 0 ps                   ; String                                                                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                      ;
; phase_shift12                        ; 0 ps                   ; String                                                                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                      ;
; phase_shift13                        ; 0 ps                   ; String                                                                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                      ;
; phase_shift14                        ; 0 ps                   ; String                                                                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                      ;
; phase_shift15                        ; 0 ps                   ; String                                                                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                      ;
; phase_shift16                        ; 0 ps                   ; String                                                                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                      ;
; phase_shift17                        ; 0 ps                   ; String                                                                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                              ;
; clock_name_0                         ;                        ; String                                                                                      ;
; clock_name_1                         ;                        ; String                                                                                      ;
; clock_name_2                         ;                        ; String                                                                                      ;
; clock_name_3                         ;                        ; String                                                                                      ;
; clock_name_4                         ;                        ; String                                                                                      ;
; clock_name_5                         ;                        ; String                                                                                      ;
; clock_name_6                         ;                        ; String                                                                                      ;
; clock_name_7                         ;                        ; String                                                                                      ;
; clock_name_8                         ;                        ; String                                                                                      ;
; clock_name_global_0                  ; false                  ; String                                                                                      ;
; clock_name_global_1                  ; false                  ; String                                                                                      ;
; clock_name_global_2                  ; false                  ; String                                                                                      ;
; clock_name_global_3                  ; false                  ; String                                                                                      ;
; clock_name_global_4                  ; false                  ; String                                                                                      ;
; clock_name_global_5                  ; false                  ; String                                                                                      ;
; clock_name_global_6                  ; false                  ; String                                                                                      ;
; clock_name_global_7                  ; false                  ; String                                                                                      ;
; clock_name_global_8                  ; false                  ; String                                                                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                              ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                              ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                              ;
; pll_slf_rst                          ; false                  ; String                                                                                      ;
; pll_bw_sel                           ; low                    ; String                                                                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                      ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|controller:c|condlogic:cl|flopenr:flagreg1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|controller:c|condlogic:cl|flopenr:flagreg0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:pcmux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|flopr:pcreg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|adder:pcadd1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|adder:pcadd2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:ra1mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:ra2mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:resmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:srcbmux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flopenr:finish ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 1     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Instruction:rom_instruction|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; Instructions.mif     ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_20j1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                  ;
; WIDTH_A                            ; 16                   ; Signed Integer           ;
; WIDTHAD_A                          ; 16                   ; Signed Integer           ;
; NUMWORDS_A                         ; 65536                ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; image.mif            ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_g8i1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_Med:ramMed|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; ramH.mif             ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_o8p1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_Image:ramImage|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; ramI.mif             ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_sap1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 4                                                               ;
; Entity Instance                           ; ROM_Instruction:rom_instruction|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                             ;
;     -- WIDTH_A                            ; 32                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; ROM:rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                             ;
;     -- WIDTH_A                            ; 16                                                              ;
;     -- NUMWORDS_A                         ; 65536                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; RAM_Med:ramMed|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; RAM_Image:ramImage|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 16                                                              ;
;     -- NUMWORDS_A                         ; 65536                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "flopenr:finish" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; d    ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm1|datapath:dp|mux2:ra1mux" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                       ;
+------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm1|datapath:dp|adder:pcadd2" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                    ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                    ;
; b[2]     ; Input ; Info     ; Stuck at VCC                    ;
+----------+-------+----------+---------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm1|datapath:dp|adder:pcadd1" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                    ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                    ;
; b[2]     ; Input ; Info     ; Stuck at VCC                    ;
+----------+-------+----------+---------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ClockDividerProcessor:clockToPro" ;
+--------+--------+----------+---------------------------------+
; Port   ; Type   ; Severity ; Details                         ;
+--------+--------+----------+---------------------------------+
; rst    ; Input  ; Info     ; Explicitly unconnected          ;
; locked ; Output ; Info     ; Explicitly unconnected          ;
+--------+--------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                   ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                             ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+
; 0              ; INST        ; 32    ; 1024  ; Read/Write ; ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated ;
; 1              ; LIRM        ; 16    ; 65536 ; Read/Write ; ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated                         ;
; 2              ; RAMH        ; 32    ; 2048  ; Read/Write ; RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated                  ;
; 3              ; RAMI        ; 16    ; 65536 ; Read/Write ; RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated              ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 768                         ;
;     CLR               ; 27                          ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 548                         ;
;     ENA CLR           ; 34                          ;
;     ENA CLR SLD       ; 53                          ;
;     ENA SLD           ; 64                          ;
;     plain             ; 10                          ;
; arriav_lcell_comb     ; 1329                        ;
;     arith             ; 178                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 113                         ;
;         2 data inputs ; 1                           ;
;         4 data inputs ; 23                          ;
;         5 data inputs ; 40                          ;
;     extend            ; 38                          ;
;         7 data inputs ; 38                          ;
;     normal            ; 1113                        ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 118                         ;
;         4 data inputs ; 94                          ;
;         5 data inputs ; 226                         ;
;         6 data inputs ; 622                         ;
; boundary_port         ; 139                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 320                         ;
;                       ;                             ;
; Max LUT depth         ; 13.90                       ;
; Average LUT depth     ; 6.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Wed Nov 22 11:38:49 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram_med.v
    Info (12023): Found entity 1: RAM_Med File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Med.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file alu_m1.sv
    Info (12023): Found entity 1: ALU_m1 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ALU_m1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_image.v
    Info (12023): Found entity 1: RAM_Image File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Image.v Line: 40
Info (12021): Found 9 design units, including 9 entities, in source file functions.sv
    Info (12023): Found entity 1: and_gate File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Functions.sv Line: 2
    Info (12023): Found entity 2: not_gate File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Functions.sv Line: 13
    Info (12023): Found entity 3: or_gate File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Functions.sv Line: 24
    Info (12023): Found entity 4: xor_gate File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Functions.sv Line: 35
    Info (12023): Found entity 5: divider File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Functions.sv Line: 48
    Info (12023): Found entity 6: mod File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Functions.sv Line: 77
    Info (12023): Found entity 7: full_adder File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Functions.sv Line: 88
    Info (12023): Found entity 8: substractor File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Functions.sv Line: 101
    Info (12023): Found entity 9: multiplier File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Functions.sv Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file arm.sv
    Info (12023): Found entity 1: arm File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/arm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/controller.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/decoder.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file condlogic.sv
    Info (12023): Found entity 1: condlogic File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/condlogic.sv Line: 1
    Info (12023): Found entity 2: condcheck File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/condlogic.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/testbench.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_instruction.v
    Info (12023): Found entity 1: ROM_Instruction File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM_Instruction.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux1.sv
    Info (12023): Found entity 1: mux1 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Mux1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dividerclock.sv
    Info (12023): Found entity 1: DividerClock File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/DividerClock.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflopen.sv
    Info (12023): Found entity 1: flipflopen File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/flipflopen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/VGA_Controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/mux4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockdividerprocessor.v
    Info (12023): Found entity 1: ClockDividerProcessor File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ClockDividerProcessor.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clockdividerprocessor/clockdividerprocessor_0002.v
    Info (12023): Found entity 1: ClockDividerProcessor_0002 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ClockDividerProcessor/ClockDividerProcessor_0002.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "red" at top.sv(4) has no driver File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 4
Warning (10034): Output port "green" at top.sv(5) has no driver File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 5
Warning (10034): Output port "blue" at top.sv(6) has no driver File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 6
Warning (10034): Output port "hsync" at top.sv(7) has no driver File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 7
Warning (10034): Output port "vsync" at top.sv(9) has no driver File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 9
Info (12128): Elaborating entity "ClockDividerProcessor" for hierarchy "ClockDividerProcessor:clockToPro" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 32
Info (12128): Elaborating entity "ClockDividerProcessor_0002" for hierarchy "ClockDividerProcessor:clockToPro|ClockDividerProcessor_0002:clockdividerprocessor_inst" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ClockDividerProcessor.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "ClockDividerProcessor:clockToPro|ClockDividerProcessor_0002:clockdividerprocessor_inst|altera_pll:altera_pll_i" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ClockDividerProcessor/ClockDividerProcessor_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "ClockDividerProcessor:clockToPro|ClockDividerProcessor_0002:clockdividerprocessor_inst|altera_pll:altera_pll_i" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ClockDividerProcessor/ClockDividerProcessor_0002.v Line: 85
Info (12133): Instantiated megafunction "ClockDividerProcessor:clockToPro|ClockDividerProcessor_0002:clockdividerprocessor_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ClockDividerProcessor/ClockDividerProcessor_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "5.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "arm" for hierarchy "arm:arm1" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 34
Info (12128): Elaborating entity "controller" for hierarchy "arm:arm1|controller:c" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/arm.sv Line: 17
Info (12128): Elaborating entity "decoder" for hierarchy "arm:arm1|controller:c|decoder:dec" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/controller.sv Line: 18
Warning (10272): Verilog HDL Case Statement warning at decoder.sv(54): case item expression covers a value already covered by a previous case item File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/decoder.sv Line: 54
Warning (10272): Verilog HDL Case Statement warning at decoder.sv(56): case item expression covers a value already covered by a previous case item File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/decoder.sv Line: 56
Info (12128): Elaborating entity "condlogic" for hierarchy "arm:arm1|controller:c|condlogic:cl" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/controller.sv Line: 21
Info (12128): Elaborating entity "flopenr" for hierarchy "arm:arm1|controller:c|condlogic:cl|flopenr:flagreg1" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/condlogic.sv Line: 13
Info (12128): Elaborating entity "condcheck" for hierarchy "arm:arm1|controller:c|condlogic:cl|condcheck:cc" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/condlogic.sv Line: 16
Info (12128): Elaborating entity "datapath" for hierarchy "arm:arm1|datapath:dp" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/arm.sv Line: 20
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm1|datapath:dp|mux2:pcmux" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/datapath.sv Line: 23
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm1|datapath:dp|flopr:pcreg" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/datapath.sv Line: 24
Info (12128): Elaborating entity "adder" for hierarchy "arm:arm1|datapath:dp|adder:pcadd1" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/datapath.sv Line: 25
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm1|datapath:dp|mux2:ra1mux" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/datapath.sv Line: 29
Info (12128): Elaborating entity "regfile" for hierarchy "arm:arm1|datapath:dp|regfile:rf" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/datapath.sv Line: 31
Info (12128): Elaborating entity "extend" for hierarchy "arm:arm1|datapath:dp|extend:ext" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/datapath.sv Line: 34
Info (12128): Elaborating entity "ALU_m1" for hierarchy "arm:arm1|datapath:dp|ALU_m1:ownALU" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/datapath.sv Line: 40
Info (12128): Elaborating entity "flopenr" for hierarchy "flopenr:finish" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 36
Info (12128): Elaborating entity "flipflopen" for hierarchy "flipflopen:flipflop" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 37
Info (12128): Elaborating entity "mux1" for hierarchy "mux1:mux_readData" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 40
Info (12128): Elaborating entity "mux3" for hierarchy "mux3:mux_memWrite" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 41
Info (10264): Verilog HDL Case Statement information at mux3.sv(14): all case item expressions in this case statement are onehot File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/mux3.sv Line: 14
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:mux_addresMem" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 42
Info (12128): Elaborating entity "ROM_Instruction" for hierarchy "ROM_Instruction:rom_instruction" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 44
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_Instruction:rom_instruction|altsyncram:altsyncram_component" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM_Instruction.v Line: 85
Info (12130): Elaborated megafunction instantiation "ROM_Instruction:rom_instruction|altsyncram:altsyncram_component" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM_Instruction.v Line: 85
Info (12133): Instantiated megafunction "ROM_Instruction:rom_instruction|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM_Instruction.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Instructions.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_20j1.tdf
    Info (12023): Found entity 1: altsyncram_20j1 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_20j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_20j1" for hierarchy "ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ggk2.tdf
    Info (12023): Found entity 1: altsyncram_ggk2 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_ggk2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ggk2" for hierarchy "ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|altsyncram_ggk2:altsyncram1" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_20j1.tdf Line: 35
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (16) in the Memory Initialization File "C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/Instructions.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM_Instruction.v Line: 85
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_20j1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_20j1.tdf Line: 36
Info (12133): Instantiated megafunction "ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_20j1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1229869908"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ROM_Instruction:rom_instruction|altsyncram:altsyncram_component|altsyncram_20j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:rom" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:rom|altsyncram:altsyncram_component" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM.v Line: 85
Info (12130): Elaborated megafunction instantiation "ROM:rom|altsyncram:altsyncram_component" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM.v Line: 85
Info (12133): Instantiated megafunction "ROM:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "image.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=LIRM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g8i1.tdf
    Info (12023): Found entity 1: altsyncram_g8i1 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_g8i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g8i1" for hierarchy "ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_irj2.tdf
    Info (12023): Found entity 1: altsyncram_irj2 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_irj2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_irj2" for hierarchy "ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_g8i1.tdf Line: 35
Warning (113016): Width of data items in "image.mif" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory.  File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/image.mif Line: 24
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (32767) in the Memory Initialization File "C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/image.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ROM.v Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1|decode_dla:decode4" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_irj2.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1|decode_61a:rden_decode_a" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_irj2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/mux_chb.tdf Line: 23
Info (12128): Elaborating entity "mux_chb" for hierarchy "ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|altsyncram_irj2:altsyncram1|mux_chb:mux6" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_irj2.tdf Line: 52
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_g8i1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_g8i1.tdf Line: 36
Info (12133): Instantiated megafunction "ROM:rom|altsyncram:altsyncram_component|altsyncram_g8i1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_g8i1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1279873613"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "RAM_Med" for hierarchy "RAM_Med:ramMed" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_Med:ramMed|altsyncram:altsyncram_component" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Med.v Line: 87
Info (12130): Elaborated megafunction instantiation "RAM_Med:ramMed|altsyncram:altsyncram_component" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Med.v Line: 87
Info (12133): Instantiated megafunction "RAM_Med:ramMed|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Med.v Line: 87
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ramH.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAMH"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o8p1.tdf
    Info (12023): Found entity 1: altsyncram_o8p1 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_o8p1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o8p1" for hierarchy "RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_llg2.tdf
    Info (12023): Found entity 1: altsyncram_llg2 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_llg2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_llg2" for hierarchy "RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|altsyncram_llg2:altsyncram1" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_o8p1.tdf Line: 37
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (16) in the Memory Initialization File "C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ramH.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Med.v Line: 87
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_o8p1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_o8p1.tdf Line: 38
Info (12133): Instantiated megafunction "RAM_Med:ramMed|altsyncram:altsyncram_component|altsyncram_o8p1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_o8p1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011336"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "RAM_Image" for hierarchy "RAM_Image:ramImage" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_Image:ramImage|altsyncram:altsyncram_component" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Image.v Line: 88
Info (12130): Elaborated megafunction instantiation "RAM_Image:ramImage|altsyncram:altsyncram_component" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Image.v Line: 88
Info (12133): Instantiated megafunction "RAM_Image:ramImage|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Image.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ramI.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAMI"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sap1.tdf
    Info (12023): Found entity 1: altsyncram_sap1 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_sap1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sap1" for hierarchy "RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qpg2.tdf
    Info (12023): Found entity 1: altsyncram_qpg2 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_qpg2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_qpg2" for hierarchy "RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|altsyncram_qpg2:altsyncram1" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_sap1.tdf Line: 37
Warning (113018): Width of data items in "ramI.mif" is greater than the memory width. Truncating data items to fit in memory. File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ramI.mif Line: 24
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (16) in the Memory Initialization File "C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ramI.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/RAM_Image.v Line: 88
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_sap1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_sap1.tdf Line: 38
Info (12133): Instantiated megafunction "RAM_Image:ramImage|altsyncram:altsyncram_component|altsyncram_sap1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/altsyncram_sap1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011337"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.11.22.11:39:00 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/ip/sld415d47b4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "arm:arm1|datapath:dp|regfile:rf|rf" is uninferred due to asynchronous read logic File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/regfile.sv Line: 8
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "red[0]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 4
    Warning (13410): Pin "red[1]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 4
    Warning (13410): Pin "red[2]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 4
    Warning (13410): Pin "red[3]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 4
    Warning (13410): Pin "red[4]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 4
    Warning (13410): Pin "red[5]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 4
    Warning (13410): Pin "red[6]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 4
    Warning (13410): Pin "red[7]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 4
    Warning (13410): Pin "green[0]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 5
    Warning (13410): Pin "green[1]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 5
    Warning (13410): Pin "green[2]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 5
    Warning (13410): Pin "green[3]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 5
    Warning (13410): Pin "green[4]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 5
    Warning (13410): Pin "green[5]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 5
    Warning (13410): Pin "green[6]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 5
    Warning (13410): Pin "green[7]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 5
    Warning (13410): Pin "blue[0]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 6
    Warning (13410): Pin "blue[1]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 6
    Warning (13410): Pin "blue[2]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 6
    Warning (13410): Pin "blue[3]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 6
    Warning (13410): Pin "blue[4]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 6
    Warning (13410): Pin "blue[5]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 6
    Warning (13410): Pin "blue[6]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 6
    Warning (13410): Pin "blue[7]" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 6
    Warning (13410): Pin "hsync" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 7
    Warning (13410): Pin "vsync" is stuck at GND File: C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/top.sv Line: 9
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 7 assignments for entity "HalfClock.qip" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "FPGA Compiler II" -entity HalfClock.qip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity HalfClock.qip -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity HalfClock.qip -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity HalfClock.qip -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE fpga_exp.lmf -entity HalfClock.qip -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity HalfClock.qip -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity HalfClock.qip -section_id eda_design_synthesis was ignored
Info (144001): Generated suppressed messages file C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/output_files/Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance ClockDividerProcessor:clockToPro|ClockDividerProcessor_0002:clockdividerprocessor_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 2513 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 2156 logic cells
    Info (21064): Implemented 320 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4975 megabytes
    Info: Processing ended: Wed Nov 22 11:39:10 2023
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/output_files/Processor.map.smsg.


