#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed May  4 10:04:07 2022
# Process ID: 468
# Current directory: /home/david/prj_wsl/fpga_dev/reuse/memory/ram_sp/platforms/vivado_2021.2
# Command line: vivado
# Log file: /home/david/prj_wsl/fpga_dev/reuse/memory/ram_sp/platforms/vivado_2021.2/vivado.log
# Journal file: /home/david/prj_wsl/fpga_dev/reuse/memory/ram_sp/platforms/vivado_2021.2/vivado.jou
# Running On: DESKTOP-7M0SPE8, OS: Linux, CPU Frequency: 3693.066 MHz, CPU Physical cores: 12, Host memory: 16751 MB
#-----------------------------------------------------------
start_gui
open_project /home/david/prj_wsl/fpga_dev/reuse/memory/ram_sp/platforms/vivado_2021.2/ram_sp/prj/ram_sp.xpr
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_shift_ram:12.0 c_shift_ram_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_cells c_shift_ram_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/home/david/prj_wsl/fpga_dev/reuse/memory/ram_sp/platforms/vivado_2021.2/ram_sp/prj/ram_sp.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
