<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cdnsusbhs_data_sync</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cdnsusbhs_data_sync'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cdnsusbhs_data_sync')">cdnsusbhs_data_sync</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251.html#Toggle" > 40.41</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/main_15_aug/gemini/design/ip/USB/rtl/usbhs/meta/cdnsusbhs_data_sync.v')">/nfs_project/gemini/DV/mahmood/main_15_aug/gemini/design/ip/USB/rtl/usbhs/meta/cdnsusbhs_data_sync.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_6.html#inst_tag_163664"  onclick="showContent('inst_tag_163664')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP</a></td>
<td class="s0 cl rt">  3.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_6.html#inst_tag_163664_Toggle" >  3.57</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163636"  onclick="showContent('inst_tag_163636')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK</a></td>
<td class="s0 cl rt">  4.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_4.html#inst_tag_163636_Toggle" >  4.88</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163663"  onclick="showContent('inst_tag_163663')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP</a></td>
<td class="s0 cl rt">  4.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_5.html#inst_tag_163663_Toggle" >  4.88</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_6.html#inst_tag_163665"  onclick="showContent('inst_tag_163665')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP</a></td>
<td class="s0 cl rt">  4.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_6.html#inst_tag_163665_Toggle" >  4.88</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163657"  onclick="showContent('inst_tag_163657')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB</a></td>
<td class="s0 cl rt">  6.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_5.html#inst_tag_163657_Toggle" >  6.25</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163660"  onclick="showContent('inst_tag_163660')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP</a></td>
<td class="s0 cl rt">  6.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_5.html#inst_tag_163660_Toggle" >  6.25</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_6.html#inst_tag_163668"  onclick="showContent('inst_tag_163668')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB</a></td>
<td class="s0 cl rt">  6.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_6.html#inst_tag_163668_Toggle" >  6.25</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163569"  onclick="showContent('inst_tag_163569')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP</a></td>
<td class="s0 cl rt">  6.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_0.html#inst_tag_163569_Toggle" >  6.90</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163570"  onclick="showContent('inst_tag_163570')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB</a></td>
<td class="s0 cl rt">  6.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_0.html#inst_tag_163570_Toggle" >  6.90</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_6.html#inst_tag_163667"  onclick="showContent('inst_tag_163667')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB</a></td>
<td class="s0 cl rt">  6.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_6.html#inst_tag_163667_Toggle" >  6.90</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163574"  onclick="showContent('inst_tag_163574')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP</a></td>
<td class="s0 cl rt">  7.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_0.html#inst_tag_163574_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163572"  onclick="showContent('inst_tag_163572')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_0.html#inst_tag_163572_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163573"  onclick="showContent('inst_tag_163573')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_0.html#inst_tag_163573_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163579"  onclick="showContent('inst_tag_163579')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_0.html#inst_tag_163579_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163583"  onclick="showContent('inst_tag_163583')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_0.html#inst_tag_163583_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163587"  onclick="showContent('inst_tag_163587')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_1.html#inst_tag_163587_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163591"  onclick="showContent('inst_tag_163591')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_1.html#inst_tag_163591_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163595"  onclick="showContent('inst_tag_163595')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_1.html#inst_tag_163595_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163599"  onclick="showContent('inst_tag_163599')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_1.html#inst_tag_163599_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163603"  onclick="showContent('inst_tag_163603')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_2.html#inst_tag_163603_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163607"  onclick="showContent('inst_tag_163607')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_2.html#inst_tag_163607_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163611"  onclick="showContent('inst_tag_163611')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_2.html#inst_tag_163611_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163615"  onclick="showContent('inst_tag_163615')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_2.html#inst_tag_163615_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163619"  onclick="showContent('inst_tag_163619')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_3.html#inst_tag_163619_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163623"  onclick="showContent('inst_tag_163623')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_3.html#inst_tag_163623_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163627"  onclick="showContent('inst_tag_163627')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_3.html#inst_tag_163627_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163631"  onclick="showContent('inst_tag_163631')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_3.html#inst_tag_163631_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163635"  onclick="showContent('inst_tag_163635')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_4.html#inst_tag_163635_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163639"  onclick="showContent('inst_tag_163639')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_4.html#inst_tag_163639_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163661"  onclick="showContent('inst_tag_163661')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP</a></td>
<td class="s0 cl rt">  8.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1251_5.html#inst_tag_163661_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163662"  onclick="showContent('inst_tag_163662')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP</a></td>
<td class="s1 cl rt"> 11.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1251_5.html#inst_tag_163662_Toggle" > 11.76</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_6.html#inst_tag_163666"  onclick="showContent('inst_tag_163666')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP</a></td>
<td class="s1 cl rt"> 11.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1251_6.html#inst_tag_163666_Toggle" > 11.76</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_6.html#inst_tag_163671"  onclick="showContent('inst_tag_163671')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB</a></td>
<td class="s1 cl rt"> 11.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1251_6.html#inst_tag_163671_Toggle" > 11.76</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163658"  onclick="showContent('inst_tag_163658')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB</a></td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1251_5.html#inst_tag_163658_Toggle" > 12.50</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163656"  onclick="showContent('inst_tag_163656')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB</a></td>
<td class="s1 cl rt"> 15.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1251_5.html#inst_tag_163656_Toggle" > 15.62</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163659"  onclick="showContent('inst_tag_163659')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB</a></td>
<td class="s1 cl rt"> 18.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1251_5.html#inst_tag_163659_Toggle" > 18.75</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_6.html#inst_tag_163669"  onclick="showContent('inst_tag_163669')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB</a></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1251_6.html#inst_tag_163669_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_6.html#inst_tag_163672"  onclick="showContent('inst_tag_163672')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB</a></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_6.html#inst_tag_163672_Toggle" > 30.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163575"  onclick="showContent('inst_tag_163575')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB</a></td>
<td class="s3 cl rt"> 31.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_0.html#inst_tag_163575_Toggle" > 31.43</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163578"  onclick="showContent('inst_tag_163578')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_0.html#inst_tag_163578_Toggle" > 32.50</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163582"  onclick="showContent('inst_tag_163582')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_0.html#inst_tag_163582_Toggle" > 32.50</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163586"  onclick="showContent('inst_tag_163586')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_1.html#inst_tag_163586_Toggle" > 32.50</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163590"  onclick="showContent('inst_tag_163590')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_1.html#inst_tag_163590_Toggle" > 32.50</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163594"  onclick="showContent('inst_tag_163594')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_1.html#inst_tag_163594_Toggle" > 32.50</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163598"  onclick="showContent('inst_tag_163598')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_1.html#inst_tag_163598_Toggle" > 32.50</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163602"  onclick="showContent('inst_tag_163602')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_2.html#inst_tag_163602_Toggle" > 32.50</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163606"  onclick="showContent('inst_tag_163606')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_2.html#inst_tag_163606_Toggle" > 32.50</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163577"  onclick="showContent('inst_tag_163577')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_0.html#inst_tag_163577_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163581"  onclick="showContent('inst_tag_163581')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_0.html#inst_tag_163581_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163585"  onclick="showContent('inst_tag_163585')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_1.html#inst_tag_163585_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163589"  onclick="showContent('inst_tag_163589')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_1.html#inst_tag_163589_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163593"  onclick="showContent('inst_tag_163593')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_1.html#inst_tag_163593_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163597"  onclick="showContent('inst_tag_163597')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_1.html#inst_tag_163597_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163601"  onclick="showContent('inst_tag_163601')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_2.html#inst_tag_163601_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163605"  onclick="showContent('inst_tag_163605')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_2.html#inst_tag_163605_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163609"  onclick="showContent('inst_tag_163609')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_2.html#inst_tag_163609_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163613"  onclick="showContent('inst_tag_163613')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_2.html#inst_tag_163613_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163617"  onclick="showContent('inst_tag_163617')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_3.html#inst_tag_163617_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163621"  onclick="showContent('inst_tag_163621')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_3.html#inst_tag_163621_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163625"  onclick="showContent('inst_tag_163625')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_3.html#inst_tag_163625_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163629"  onclick="showContent('inst_tag_163629')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_3.html#inst_tag_163629_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163633"  onclick="showContent('inst_tag_163633')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_4.html#inst_tag_163633_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163637"  onclick="showContent('inst_tag_163637')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON</a></td>
<td class="s3 cl rt"> 32.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1251_4.html#inst_tag_163637_Toggle" > 32.81</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163571"  onclick="showContent('inst_tag_163571')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_0.html#inst_tag_163571_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163610"  onclick="showContent('inst_tag_163610')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_2.html#inst_tag_163610_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163614"  onclick="showContent('inst_tag_163614')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_2.html#inst_tag_163614_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163618"  onclick="showContent('inst_tag_163618')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_3.html#inst_tag_163618_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163622"  onclick="showContent('inst_tag_163622')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_3.html#inst_tag_163622_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163626"  onclick="showContent('inst_tag_163626')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_3.html#inst_tag_163626_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163630"  onclick="showContent('inst_tag_163630')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_3.html#inst_tag_163630_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163634"  onclick="showContent('inst_tag_163634')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_4.html#inst_tag_163634_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163638"  onclick="showContent('inst_tag_163638')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_4.html#inst_tag_163638_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_6.html#inst_tag_163673"  onclick="showContent('inst_tag_163673')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB</a></td>
<td class="s4 cl rt"> 42.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_6.html#inst_tag_163673_Toggle" > 42.31</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163580"  onclick="showContent('inst_tag_163580')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK</a></td>
<td class="s4 cl rt"> 43.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_0.html#inst_tag_163580_Toggle" > 43.90</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163588"  onclick="showContent('inst_tag_163588')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK</a></td>
<td class="s4 cl rt"> 43.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_1.html#inst_tag_163588_Toggle" > 43.90</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163596"  onclick="showContent('inst_tag_163596')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK</a></td>
<td class="s4 cl rt"> 43.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_1.html#inst_tag_163596_Toggle" > 43.90</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163604"  onclick="showContent('inst_tag_163604')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK</a></td>
<td class="s4 cl rt"> 43.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_2.html#inst_tag_163604_Toggle" > 43.90</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163612"  onclick="showContent('inst_tag_163612')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK</a></td>
<td class="s4 cl rt"> 43.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_2.html#inst_tag_163612_Toggle" > 43.90</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163620"  onclick="showContent('inst_tag_163620')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK</a></td>
<td class="s4 cl rt"> 43.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_3.html#inst_tag_163620_Toggle" > 43.90</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163628"  onclick="showContent('inst_tag_163628')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK</a></td>
<td class="s4 cl rt"> 43.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_3.html#inst_tag_163628_Toggle" > 43.90</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163640"  onclick="showContent('inst_tag_163640')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_4.html#inst_tag_163640_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163641"  onclick="showContent('inst_tag_163641')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_4.html#inst_tag_163641_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163642"  onclick="showContent('inst_tag_163642')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_4.html#inst_tag_163642_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163643"  onclick="showContent('inst_tag_163643')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_4.html#inst_tag_163643_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163644"  onclick="showContent('inst_tag_163644')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_4.html#inst_tag_163644_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163645"  onclick="showContent('inst_tag_163645')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_4.html#inst_tag_163645_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163646"  onclick="showContent('inst_tag_163646')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_4.html#inst_tag_163646_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163647"  onclick="showContent('inst_tag_163647')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_4.html#inst_tag_163647_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163648"  onclick="showContent('inst_tag_163648')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_5.html#inst_tag_163648_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163649"  onclick="showContent('inst_tag_163649')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_5.html#inst_tag_163649_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163650"  onclick="showContent('inst_tag_163650')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_5.html#inst_tag_163650_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163651"  onclick="showContent('inst_tag_163651')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_5.html#inst_tag_163651_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163652"  onclick="showContent('inst_tag_163652')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_5.html#inst_tag_163652_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163653"  onclick="showContent('inst_tag_163653')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_5.html#inst_tag_163653_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163654"  onclick="showContent('inst_tag_163654')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_5.html#inst_tag_163654_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_5.html#inst_tag_163655"  onclick="showContent('inst_tag_163655')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB</a></td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_5.html#inst_tag_163655_Toggle" > 44.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163568"  onclick="showContent('inst_tag_163568')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK</a></td>
<td class="s4 cl rt"> 44.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_0.html#inst_tag_163568_Toggle" > 44.83</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_0.html#inst_tag_163576"  onclick="showContent('inst_tag_163576')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK</a></td>
<td class="s4 cl rt"> 46.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_0.html#inst_tag_163576_Toggle" > 46.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163584"  onclick="showContent('inst_tag_163584')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK</a></td>
<td class="s4 cl rt"> 46.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_1.html#inst_tag_163584_Toggle" > 46.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_1.html#inst_tag_163592"  onclick="showContent('inst_tag_163592')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK</a></td>
<td class="s4 cl rt"> 46.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_1.html#inst_tag_163592_Toggle" > 46.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163600"  onclick="showContent('inst_tag_163600')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK</a></td>
<td class="s4 cl rt"> 46.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_2.html#inst_tag_163600_Toggle" > 46.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_2.html#inst_tag_163608"  onclick="showContent('inst_tag_163608')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK</a></td>
<td class="s4 cl rt"> 46.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_2.html#inst_tag_163608_Toggle" > 46.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163616"  onclick="showContent('inst_tag_163616')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK</a></td>
<td class="s4 cl rt"> 46.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_3.html#inst_tag_163616_Toggle" > 46.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_3.html#inst_tag_163624"  onclick="showContent('inst_tag_163624')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK</a></td>
<td class="s4 cl rt"> 46.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_3.html#inst_tag_163624_Toggle" > 46.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_4.html#inst_tag_163632"  onclick="showContent('inst_tag_163632')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK</a></td>
<td class="s4 cl rt"> 46.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_4.html#inst_tag_163632_Toggle" > 46.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251_6.html#inst_tag_163670"  onclick="showContent('inst_tag_163670')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB</a></td>
<td class="s4 cl rt"> 47.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1251_6.html#inst_tag_163670_Toggle" > 47.83</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cdnsusbhs_data_sync'>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="239829724"></a>
<a href="mod1251.html" >cdnsusbhs_data_sync ( parameter DATA_SYNC_WIDTH=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  7.69</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163574_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.31</td>
<td class="s4 cl rt"> 42.31</td>
</tr></table>
<span class=inst><a href="mod1251_6.html#inst_tag_163673_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">5</td>
<td class="rt">45.45 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">52</td>
<td class="rt">26</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">26</td>
<td class="rt">17</td>
<td class="rt">65.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">26</td>
<td class="rt">9</td>
<td class="rt">34.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">16</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">6</td>
<td class="rt">37.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">20</td>
<td class="rt">10</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">7</td>
<td class="rt">70.00 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_data[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="208792288"></a>
<a href="mod1251.html" >cdnsusbhs_data_sync ( parameter DATA_SYNC_WIDTH=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod1251_6.html#inst_tag_163669_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">8</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">16</td>
<td class="rt">4</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="263107801"></a>
<a href="mod1251.html" >cdnsusbhs_data_sync ( parameter DATA_SYNC_WIDTH=9 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 31.43</td>
<td class="s3 cl rt"> 31.43</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163575_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">22</td>
<td class="rt">31.43 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">13</td>
<td class="rt">37.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">9</td>
<td class="rt">25.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">44</td>
<td class="rt">16</td>
<td class="rt">36.36 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">26</td>
<td class="rt">6</td>
<td class="rt">23.08 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">3</td>
<td class="rt">23.08 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">3</td>
<td class="rt">23.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[8:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="255348442"></a>
<a href="mod1251.html" >cdnsusbhs_data_sync ( parameter DATA_SYNC_WIDTH=8 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163577_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163581_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163585_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163589_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163593_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163597_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163601_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163605_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163609_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163613_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163617_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163621_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163625_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163629_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163633_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.81</td>
<td class="s3 cl rt"> 32.81</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163637_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 15.62</td>
<td class="s1 cl rt"> 15.62</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163656_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  6.25</td>
<td class="s0 cl rt">  6.25</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163657_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 12.50</td>
<td class="s1 cl rt"> 12.50</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163658_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 18.75</td>
<td class="s1 cl rt"> 18.75</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163659_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  6.25</td>
<td class="s0 cl rt">  6.25</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163660_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  6.25</td>
<td class="s0 cl rt">  6.25</td>
</tr></table>
<span class=inst><a href="mod1251_6.html#inst_tag_163668_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">5</td>
<td class="rt">45.45 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">64</td>
<td class="rt">31</td>
<td class="rt">48.44 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">14</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">19</td>
<td class="rt">47.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">11</td>
<td class="rt">55.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">8</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">24</td>
<td class="rt">12</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_data[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="216551647"></a>
<a href="mod1251.html" >cdnsusbhs_data_sync ( parameter DATA_SYNC_WIDTH=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 11.76</td>
<td class="s1 cl rt"> 11.76</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163662_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 11.76</td>
<td class="s1 cl rt"> 11.76</td>
</tr></table>
<span class=inst><a href="mod1251_6.html#inst_tag_163666_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 11.76</td>
<td class="s1 cl rt"> 11.76</td>
</tr></table>
<span class=inst><a href="mod1251_6.html#inst_tag_163671_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">8</td>
<td class="rt">23.53 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">4</td>
<td class="rt">23.53 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">4</td>
<td class="rt">23.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">20</td>
<td class="rt">8</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">4</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">4</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_data[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_req_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="798158537"></a>
<a href="mod1251.html" >cdnsusbhs_data_sync ( parameter DATA_SYNC_WIDTH=11 + DATA_SYNC_WIDTH=11 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.34</td>
<td class="s4 cl rt"> 46.34</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163576_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 43.90</td>
<td class="s4 cl rt"> 43.90</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163580_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.34</td>
<td class="s4 cl rt"> 46.34</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163584_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 43.90</td>
<td class="s4 cl rt"> 43.90</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163588_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.34</td>
<td class="s4 cl rt"> 46.34</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163592_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 43.90</td>
<td class="s4 cl rt"> 43.90</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163596_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.34</td>
<td class="s4 cl rt"> 46.34</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163600_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 43.90</td>
<td class="s4 cl rt"> 43.90</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163604_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.34</td>
<td class="s4 cl rt"> 46.34</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163608_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 43.90</td>
<td class="s4 cl rt"> 43.90</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163612_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.34</td>
<td class="s4 cl rt"> 46.34</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163616_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 43.90</td>
<td class="s4 cl rt"> 43.90</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163620_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.34</td>
<td class="s4 cl rt"> 46.34</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163624_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 43.90</td>
<td class="s4 cl rt"> 43.90</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163628_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.34</td>
<td class="s4 cl rt"> 46.34</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163632_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  4.88</td>
<td class="s0 cl rt">  4.88</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163636_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  4.88</td>
<td class="s0 cl rt">  4.88</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163663_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  4.88</td>
<td class="s0 cl rt">  4.88</td>
</tr></table>
<span class=inst><a href="mod1251_6.html#inst_tag_163665_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">5</td>
<td class="rt">45.45 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">82</td>
<td class="rt">48</td>
<td class="rt">58.54 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">41</td>
<td class="rt">27</td>
<td class="rt">65.85 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">41</td>
<td class="rt">21</td>
<td class="rt">51.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">52</td>
<td class="rt">27</td>
<td class="rt">51.92 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">26</td>
<td class="rt">15</td>
<td class="rt">57.69 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">26</td>
<td class="rt">12</td>
<td class="rt">46.15 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">30</td>
<td class="rt">21</td>
<td class="rt">70.00 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">12</td>
<td class="rt">80.00 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[10:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[10:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="247589083"></a>
<a href="mod1251.html" >cdnsusbhs_data_sync ( parameter DATA_SYNC_WIDTH=7 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.83</td>
<td class="s4 cl rt"> 44.83</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163568_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  6.90</td>
<td class="s0 cl rt">  6.90</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163569_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  6.90</td>
<td class="s0 cl rt">  6.90</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163570_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  6.90</td>
<td class="s0 cl rt">  6.90</td>
</tr></table>
<span class=inst><a href="mod1251_6.html#inst_tag_163667_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">5</td>
<td class="rt">45.45 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">30</td>
<td class="rt">51.72 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">19</td>
<td class="rt">65.52 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">11</td>
<td class="rt">37.93 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">18</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">11</td>
<td class="rt">61.11 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">22</td>
<td class="rt">12</td>
<td class="rt">54.55 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="224311006"></a>
<a href="mod1251.html" >cdnsusbhs_data_sync ( parameter DATA_SYNC_WIDTH=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163571_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 32.50</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163578_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 32.50</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163582_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 32.50</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163586_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 32.50</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163590_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 32.50</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163594_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 32.50</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163598_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 32.50</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163602_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 32.50</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163606_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163610_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163614_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163618_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163622_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163626_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163630_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163634_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163638_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 30.00</td>
<td class="s3 cl rt"> 30.00</td>
</tr></table>
<span class=inst><a href="mod1251_6.html#inst_tag_163672_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">19</td>
<td class="rt">47.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">11</td>
<td class="rt">55.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">8</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">9</td>
<td class="rt">37.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>Signal Bits</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="945069798"></a>
<a href="mod1251.html" >cdnsusbhs_data_sync ( parameter DATA_SYNC_WIDTH=13 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163640_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163641_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163642_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163643_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163644_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163645_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163646_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163647_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163648_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163649_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163650_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163651_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163652_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163653_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163654_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.68</td>
<td class="s4 cl rt"> 44.68</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163655_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">42</td>
<td class="rt">44.68 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">29</td>
<td class="rt">61.70 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">13</td>
<td class="rt">27.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">60</td>
<td class="rt">22</td>
<td class="rt">36.67 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">30</td>
<td class="rt">15</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">30</td>
<td class="rt">7</td>
<td class="rt">23.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">34</td>
<td class="rt">20</td>
<td class="rt">58.82 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="232070365"></a>
<a href="mod1251.html" >cdnsusbhs_data_sync ( parameter DATA_SYNC_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163572_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163573_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163579_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_0.html#inst_tag_163583_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163587_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163591_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163595_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_1.html#inst_tag_163599_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163603_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163607_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163611_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_2.html#inst_tag_163615_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163619_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163623_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163627_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_3.html#inst_tag_163631_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163635_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_4.html#inst_tag_163639_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  8.70</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1251_5.html#inst_tag_163661_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 47.83</td>
<td class="s4 cl rt"> 47.83</td>
</tr></table>
<span class=inst><a href="mod1251_6.html#inst_tag_163670_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">5</td>
<td class="rt">45.45 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">46</td>
<td class="rt">26</td>
<td class="rt">56.52 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">23</td>
<td class="rt">15</td>
<td class="rt">65.22 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">16</td>
<td class="rt">57.14 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">9</td>
<td class="rt">64.29 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">18</td>
<td class="rt">10</td>
<td class="rt">55.56 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_data[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cdc_req_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1666690185"></a>
<a href="mod1251.html" >cdnsusbhs_data_sync ( parameter DATA_SYNC_WIDTH=16 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  3.57</td>
<td class="s0 cl rt">  3.57</td>
</tr></table>
<span class=inst><a href="mod1251_6.html#inst_tag_163664_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">112</td>
<td class="rt">4</td>
<td class="rt">3.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">56</td>
<td class="rt">2</td>
<td class="rt">3.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">56</td>
<td class="rt">2</td>
<td class="rt">3.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">72</td>
<td class="rt">4</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">40</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_data[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_req_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cdc_ack_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
