# Vivado project System Verilog syntaxis

## <center>   Vivado Project : </center>

[Adder_tree_bin](https://github.com/SalamatinVV/Vivado/tree/main/adder_tree_bin) 

[Adder_tree_csa](https://github.com/SalamatinVV/Vivado/tree/main/adder_tree_csa)