

================================================================
== Vivado HLS Report for 'hprod'
================================================================
* Date:           Thu May 22 20:21:42 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.702 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      897|      897| 8.970 us | 8.970 us |  897|  897|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      896|      896|         7|          -|          -|   128|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     28|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      3|     143|    321|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     53|    -|
|Register         |        -|      -|     128|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     271|    402|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |LSTM_Top_fmul_32nqcK_U44  |LSTM_Top_fmul_32nqcK  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_78_p2          |     +    |      0|  0|  15|           8|           1|
    |icmp_ln54_fu_72_p2  |   icmp   |      0|  0|  13|           8|           9|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  28|          16|          10|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  44|          9|    1|          9|
    |i_0_reg_57  |   9|          2|    8|         16|
    +------------+----+-----------+-----+-----------+
    |Total       |  53|         11|    9|         25|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |a_load_reg_113    |  32|   0|   32|          0|
    |ap_CS_fsm         |   8|   0|    8|          0|
    |b_load_reg_118    |  32|   0|   32|          0|
    |i_0_reg_57        |   8|   0|    8|          0|
    |i_reg_93          |   8|   0|    8|          0|
    |tmp_reg_123       |  32|   0|   32|          0|
    |zext_ln56_reg_98  |   8|   0|   64|         56|
    +------------------+----+----+-----+-----------+
    |Total             | 128|   0|  184|         56|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     hprod    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     hprod    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     hprod    | return value |
|ap_done       | out |    1| ap_ctrl_hs |     hprod    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     hprod    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     hprod    | return value |
|res_address0  | out |    7|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   32|  ap_memory |      res     |     array    |
|a_address0    | out |    7|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   32|  ap_memory |       a      |     array    |
|b_address0    | out |    7|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |   32|  ap_memory |       b      |     array    |
+--------------+-----+-----+------------+--------------+--------------+

