INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tahir/Desktop/Assertions and tasks/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tahir/Desktop/Assertions and tasks/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tahir/Desktop/Assertions and tasks/task_assertion.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
