{"Source Block": ["hdl/library/axi_dmac/dest_axi_mm.v@99:109@HdlIdDef", "parameter C_DMA_LENGTH_WIDTH = 24;\n\nwire [C_ID_WIDTH-1:0] data_id;\nwire [C_ID_WIDTH-1:0] address_id;\n\nreg [(C_M_AXI_DATA_WIDTH/8)-1:0] wstrb;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n"], "Clone Blocks": [["hdl/library/axi_dmac/dest_axi_mm.v@103:113", "\nreg [(C_M_AXI_DATA_WIDTH/8)-1:0] wstrb;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nwire address_enabled;\nwire data_enabled;\nassign sync_id_ret = sync_id;\n"], ["hdl/library/axi_dmac/src_axi_mm.v@93:103", "wire [C_ID_WIDTH-1:0] data_id;\nwire [C_ID_WIDTH-1:0] address_id;\n\nwire address_enabled;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nassign sync_id_ret = sync_id;\n"], ["hdl/library/axi_dmac/src_axi_mm.v@94:104", "wire [C_ID_WIDTH-1:0] address_id;\n\nwire address_enabled;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nassign sync_id_ret = sync_id;\nassign response_id = data_id;\n"], ["hdl/library/axi_dmac/dest_axi_mm.v@102:112", "wire [C_ID_WIDTH-1:0] address_id;\n\nreg [(C_M_AXI_DATA_WIDTH/8)-1:0] wstrb;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nwire address_enabled;\nwire data_enabled;\n"], ["hdl/library/axi_dmac/dest_axi_mm.v@101:111", "wire [C_ID_WIDTH-1:0] data_id;\nwire [C_ID_WIDTH-1:0] address_id;\n\nreg [(C_M_AXI_DATA_WIDTH/8)-1:0] wstrb;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nwire address_enabled;\n"], ["hdl/library/axi_dmac/src_axi_mm.v@91:101", "parameter C_DMA_LENGTH_WIDTH = 24;\n\nwire [C_ID_WIDTH-1:0] data_id;\nwire [C_ID_WIDTH-1:0] address_id;\n\nwire address_enabled;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n"], ["hdl/library/axi_dmac/dest_axi_mm.v@104:114", "reg [(C_M_AXI_DATA_WIDTH/8)-1:0] wstrb;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nwire address_enabled;\nwire data_enabled;\nassign sync_id_ret = sync_id;\n\n"]], "Diff Content": {"Delete": [[104, "reg [(C_M_AXI_DATA_WIDTH/8)-1:0] wstrb;\n"]], "Add": [[104, "reg [(C_DMA_DATA_WIDTH/8)-1:0] wstrb;\n"]]}}