\hypertarget{struct_l_p_c___i2_c___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+I2\+C\+\_\+T}
\label{struct_l_p_c___i2_c___t}\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}


I2C register block structure.  




{\ttfamily \#include $<$i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a48a487253b2e87b303396c5082690aa2}{C\+O\+N\+S\+ET}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a9d37b00631f37ab3e4a127a7fee46da7}{S\+T\+AT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a936ba4d835b77f18994c86e64b2392b1}{D\+AT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a9270d13a7f2f6699e6850efd2da81408}{A\+D\+R0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_ac1ffb2722b08c7d2ab4545500a362577}{S\+C\+LH}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_aee8ea0794273366a8a6998e45ca00929}{S\+C\+LL}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a7ff250ae8c92fad81187b4568ca394a3}{C\+O\+N\+C\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a7b8c95de23b4a42be73bcfe8f434b61e}{M\+M\+C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_af3d33330dee9193734ffbca23c7ed379}{A\+D\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a84a95bb11dc53608632b82f437bfd5a8}{A\+D\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a9822c81e3eadedb60b684dd57631fb7b}{A\+D\+R3}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_ad18c5b32acbd5ecf72346ba4ca775b6f}{D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a1f3bff85f542af4618c6016817bb7b52}{M\+A\+SK} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
I2C register block structure. 

Definición en la línea 47 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!A\+D\+R0@{A\+D\+R0}}
\index{A\+D\+R0@{A\+D\+R0}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{A\+D\+R0}{ADR0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+R0}\hypertarget{struct_l_p_c___i2_c___t_a9270d13a7f2f6699e6850efd2da81408}{}\label{struct_l_p_c___i2_c___t_a9270d13a7f2f6699e6850efd2da81408}
I2C Slave Address Register 0. Contains the 7-\/bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. 

Definición en la línea 51 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!A\+D\+R1@{A\+D\+R1}}
\index{A\+D\+R1@{A\+D\+R1}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{A\+D\+R1}{ADR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+R1}\hypertarget{struct_l_p_c___i2_c___t_af3d33330dee9193734ffbca23c7ed379}{}\label{struct_l_p_c___i2_c___t_af3d33330dee9193734ffbca23c7ed379}
I2C Slave Address Register. Contains the 7-\/bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. 

Definición en la línea 56 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!A\+D\+R2@{A\+D\+R2}}
\index{A\+D\+R2@{A\+D\+R2}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{A\+D\+R2}{ADR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+R2}\hypertarget{struct_l_p_c___i2_c___t_a84a95bb11dc53608632b82f437bfd5a8}{}\label{struct_l_p_c___i2_c___t_a84a95bb11dc53608632b82f437bfd5a8}
I2C Slave Address Register. Contains the 7-\/bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. 

Definición en la línea 57 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!A\+D\+R3@{A\+D\+R3}}
\index{A\+D\+R3@{A\+D\+R3}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{A\+D\+R3}{ADR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+R3}\hypertarget{struct_l_p_c___i2_c___t_a9822c81e3eadedb60b684dd57631fb7b}{}\label{struct_l_p_c___i2_c___t_a9822c81e3eadedb60b684dd57631fb7b}
I2C Slave Address Register. Contains the 7-\/bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. 

Definición en la línea 58 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!C\+O\+N\+C\+LR@{C\+O\+N\+C\+LR}}
\index{C\+O\+N\+C\+LR@{C\+O\+N\+C\+LR}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+O\+N\+C\+LR}{CONCLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t C\+O\+N\+C\+LR}\hypertarget{struct_l_p_c___i2_c___t_a7ff250ae8c92fad81187b4568ca394a3}{}\label{struct_l_p_c___i2_c___t_a7ff250ae8c92fad81187b4568ca394a3}
I2C Control Clear Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is cleared. Writing a zero has no effect on the corresponding bit in the I2C control register. 

Definición en la línea 54 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!C\+O\+N\+S\+ET@{C\+O\+N\+S\+ET}}
\index{C\+O\+N\+S\+ET@{C\+O\+N\+S\+ET}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+O\+N\+S\+ET}{CONSET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+O\+N\+S\+ET}\hypertarget{struct_l_p_c___i2_c___t_a48a487253b2e87b303396c5082690aa2}{}\label{struct_l_p_c___i2_c___t_a48a487253b2e87b303396c5082690aa2}
I2C Control Set Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is set. Writing a zero has no effect on the corresponding bit in the I2C control register. 

Definición en la línea 48 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!D\+AT@{D\+AT}}
\index{D\+AT@{D\+AT}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+AT}{DAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+AT}\hypertarget{struct_l_p_c___i2_c___t_a936ba4d835b77f18994c86e64b2392b1}{}\label{struct_l_p_c___i2_c___t_a936ba4d835b77f18994c86e64b2392b1}
I2C Data Register. During master or slave transmit mode, data to be transmitted is written to this register. During master or slave receive mode, data that has been received may be read from this register. 

Definición en la línea 50 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER@{D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER}}
\index{D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER@{D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER}{DATA_BUFFER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER}\hypertarget{struct_l_p_c___i2_c___t_ad18c5b32acbd5ecf72346ba4ca775b6f}{}\label{struct_l_p_c___i2_c___t_ad18c5b32acbd5ecf72346ba4ca775b6f}
Data buffer register. The contents of the 8 M\+S\+Bs of the D\+AT shift register will be transferred to the D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER automatically after every nine bits (8 bits of data plus A\+CK or N\+A\+CK) has been received on the bus. 

Definición en la línea 59 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!M\+A\+SK@{M\+A\+SK}}
\index{M\+A\+SK@{M\+A\+SK}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+A\+SK}{MASK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+A\+SK\mbox{[}4\mbox{]}}\hypertarget{struct_l_p_c___i2_c___t_a1f3bff85f542af4618c6016817bb7b52}{}\label{struct_l_p_c___i2_c___t_a1f3bff85f542af4618c6016817bb7b52}
I2C Slave address mask register 

Definición en la línea 60 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!M\+M\+C\+T\+RL@{M\+M\+C\+T\+RL}}
\index{M\+M\+C\+T\+RL@{M\+M\+C\+T\+RL}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+M\+C\+T\+RL}{MMCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+M\+C\+T\+RL}\hypertarget{struct_l_p_c___i2_c___t_a7b8c95de23b4a42be73bcfe8f434b61e}{}\label{struct_l_p_c___i2_c___t_a7b8c95de23b4a42be73bcfe8f434b61e}
Monitor mode control register. 

Definición en la línea 55 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!S\+C\+LH@{S\+C\+LH}}
\index{S\+C\+LH@{S\+C\+LH}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+C\+LH}{SCLH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+LH}\hypertarget{struct_l_p_c___i2_c___t_ac1ffb2722b08c7d2ab4545500a362577}{}\label{struct_l_p_c___i2_c___t_ac1ffb2722b08c7d2ab4545500a362577}
S\+CH Duty Cycle Register High Half Word. Determines the high time of the I2C clock. 

Definición en la línea 52 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!S\+C\+LL@{S\+C\+LL}}
\index{S\+C\+LL@{S\+C\+LL}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+C\+LL}{SCLL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+LL}\hypertarget{struct_l_p_c___i2_c___t_aee8ea0794273366a8a6998e45ca00929}{}\label{struct_l_p_c___i2_c___t_aee8ea0794273366a8a6998e45ca00929}
S\+CL Duty Cycle Register Low Half Word. Determines the low time of the I2C clock. S\+C\+LL and S\+C\+LH together determine the clock frequency generated by an I2C master and certain times used in slave mode. 

Definición en la línea 53 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!S\+T\+AT@{S\+T\+AT}}
\index{S\+T\+AT@{S\+T\+AT}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+AT}{STAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+T\+AT}\hypertarget{struct_l_p_c___i2_c___t_a9d37b00631f37ab3e4a127a7fee46da7}{}\label{struct_l_p_c___i2_c___t_a9d37b00631f37ab3e4a127a7fee46da7}
I2C Status Register. During I2C operation, this register provides detailed status codes that allow software to determine the next action needed. 

Definición en la línea 49 del archivo i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{i2c__common__18xx__43xx_8h}{i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
