{"vcs1":{"timestamp_begin":1747723893.727523845, "rt":9.48, "ut":9.58, "st":0.63}}
{"vcselab":{"timestamp_begin":1747723903.286375469, "rt":0.36, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747723903.706908766, "rt":0.40, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747723893.085999057}
{"VCS_COMP_START_TIME": 1747723893.085999057}
{"VCS_COMP_END_TIME": 1747723904.252652821}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 490628}}
{"vcselab": {"peak_mem": 183884}}
