; BTOR description generated by Yosys 0.24+1 (git sha1 7ad7b550c, clang 10.0.0-4ubuntu1 -fPIC -Os) for module BubbleFifo.
1 sort bitvec 1
2 input 1 clock ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:86.17-86.22
3 input 1 io_deq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:91.17-91.29
4 sort bitvec 16
5 input 4 io_enq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:90.17-90.28
6 input 1 io_enq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:89.17-89.29
7 input 1 reset ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:87.17-87.22
8 state 4 Buffer_3.dataReg
9 output 8 io_deq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:93.17-93.28
10 state 1 Buffer_3.fullReg
11 output 10 io_deq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:92.17-92.29
12 state 1 Buffer.fullReg
13 not 1 12
14 output 13 io_enq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:88.17-88.29
15 or 1 6 12
16 uext 1 15 0 Buffer._GEN_1 ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:127.10-136.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:17.9-17.15
17 uext 1 2 0 Buffer.clock ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:127.10-136.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:2.17-2.22
18 state 4 Buffer.dataReg
19 uext 4 18 0 Buffer.io_deq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:127.10-136.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:9.17-9.28
20 state 1 Buffer_1.fullReg
21 not 1 20
22 uext 1 21 0 Buffer.io_deq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:127.10-136.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:7.17-7.29
23 uext 1 12 0 Buffer.io_deq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:127.10-136.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:8.17-8.29
24 uext 4 5 0 Buffer.io_enq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:127.10-136.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:6.17-6.28
25 uext 1 13 0 Buffer.io_enq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:127.10-136.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:4.17-4.29
26 uext 1 6 0 Buffer.io_enq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:127.10-136.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:5.17-5.29
27 uext 1 7 0 Buffer.reset ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:127.10-136.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:3.17-3.22
28 or 1 12 20
29 uext 1 28 0 Buffer_1._GEN_1 ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:137.10-146.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:17.9-17.15
30 uext 1 2 0 Buffer_1.clock ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:137.10-146.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:2.17-2.22
31 state 4 Buffer_1.dataReg
32 uext 4 31 0 Buffer_1.io_deq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:137.10-146.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:9.17-9.28
33 state 1 Buffer_2.fullReg
34 not 1 33
35 uext 1 34 0 Buffer_1.io_deq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:137.10-146.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:7.17-7.29
36 uext 1 20 0 Buffer_1.io_deq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:137.10-146.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:8.17-8.29
37 uext 4 18 0 Buffer_1.io_enq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:137.10-146.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:6.17-6.28
38 uext 1 21 0 Buffer_1.io_enq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:137.10-146.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:4.17-4.29
39 uext 1 12 0 Buffer_1.io_enq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:137.10-146.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:5.17-5.29
40 uext 1 7 0 Buffer_1.reset ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:137.10-146.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:3.17-3.22
41 uext 1 2 0 Buffer_1_clock ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:103.9-103.23
42 uext 4 31 0 Buffer_1_io_deq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:110.15-110.35
43 uext 1 34 0 Buffer_1_io_deq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:108.9-108.30
44 uext 1 20 0 Buffer_1_io_deq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:109.9-109.30
45 uext 4 18 0 Buffer_1_io_enq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:107.15-107.35
46 uext 1 21 0 Buffer_1_io_enq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:105.9-105.30
47 uext 1 12 0 Buffer_1_io_enq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:106.9-106.30
48 uext 1 7 0 Buffer_1_reset ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:104.9-104.23
49 or 1 20 33
50 uext 1 49 0 Buffer_2._GEN_1 ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:147.10-156.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:17.9-17.15
51 uext 1 2 0 Buffer_2.clock ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:147.10-156.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:2.17-2.22
52 state 4 Buffer_2.dataReg
53 uext 4 52 0 Buffer_2.io_deq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:147.10-156.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:9.17-9.28
54 not 1 10
55 uext 1 54 0 Buffer_2.io_deq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:147.10-156.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:7.17-7.29
56 uext 1 33 0 Buffer_2.io_deq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:147.10-156.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:8.17-8.29
57 uext 4 31 0 Buffer_2.io_enq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:147.10-156.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:6.17-6.28
58 uext 1 34 0 Buffer_2.io_enq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:147.10-156.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:4.17-4.29
59 uext 1 20 0 Buffer_2.io_enq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:147.10-156.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:5.17-5.29
60 uext 1 7 0 Buffer_2.reset ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:147.10-156.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:3.17-3.22
61 uext 1 2 0 Buffer_2_clock ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:111.9-111.23
62 uext 4 52 0 Buffer_2_io_deq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:118.15-118.35
63 uext 1 54 0 Buffer_2_io_deq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:116.9-116.30
64 uext 1 33 0 Buffer_2_io_deq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:117.9-117.30
65 uext 4 31 0 Buffer_2_io_enq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:115.15-115.35
66 uext 1 34 0 Buffer_2_io_enq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:113.9-113.30
67 uext 1 20 0 Buffer_2_io_enq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:114.9-114.30
68 uext 1 7 0 Buffer_2_reset ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:112.9-112.23
69 or 1 33 10
70 uext 1 69 0 Buffer_3._GEN_1 ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:157.10-166.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:17.9-17.15
71 uext 1 2 0 Buffer_3.clock ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:157.10-166.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:2.17-2.22
72 uext 4 8 0 Buffer_3.io_deq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:157.10-166.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:9.17-9.28
73 uext 1 3 0 Buffer_3.io_deq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:157.10-166.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:7.17-7.29
74 uext 1 10 0 Buffer_3.io_deq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:157.10-166.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:8.17-8.29
75 uext 4 52 0 Buffer_3.io_enq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:157.10-166.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:6.17-6.28
76 uext 1 54 0 Buffer_3.io_enq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:157.10-166.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:4.17-4.29
77 uext 1 33 0 Buffer_3.io_enq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:157.10-166.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:5.17-5.29
78 uext 1 7 0 Buffer_3.reset ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:157.10-166.4|/root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:3.17-3.22
79 uext 1 2 0 Buffer_3_clock ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:119.9-119.23
80 uext 4 8 0 Buffer_3_io_deq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:126.15-126.35
81 uext 1 3 0 Buffer_3_io_deq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:124.9-124.30
82 uext 1 10 0 Buffer_3_io_deq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:125.9-125.30
83 uext 4 52 0 Buffer_3_io_enq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:123.15-123.35
84 uext 1 54 0 Buffer_3_io_enq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:121.9-121.30
85 uext 1 33 0 Buffer_3_io_enq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:122.9-122.30
86 uext 1 7 0 Buffer_3_reset ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:120.9-120.23
87 uext 1 2 0 Buffer_clock ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:95.9-95.21
88 uext 4 18 0 Buffer_io_deq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:102.15-102.33
89 uext 1 21 0 Buffer_io_deq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:100.9-100.28
90 uext 1 12 0 Buffer_io_deq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:101.9-101.28
91 uext 4 5 0 Buffer_io_enq_bits ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:99.15-99.33
92 uext 1 13 0 Buffer_io_enq_ready ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:97.9-97.28
93 uext 1 6 0 Buffer_io_enq_valid ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:98.9-98.28
94 uext 1 7 0 Buffer_reset ; /root/chisel_with_ste/BubbleFifo_build/BubbleFifo.sv:96.9-96.21
95 ite 4 33 52 8
96 ite 4 10 8 95
97 next 4 8 96
98 const 1 1
99 const 1 0
100 ite 1 3 99 98
101 ite 1 10 100 69
102 ite 1 7 99 101
103 next 1 10 102
104 ite 1 21 99 98
105 ite 1 12 104 15
106 ite 1 7 99 105
107 next 1 12 106
108 ite 4 6 5 18
109 ite 4 12 18 108
110 next 4 18 109
111 ite 1 34 99 98
112 ite 1 20 111 28
113 ite 1 7 99 112
114 next 1 20 113
115 ite 4 12 18 31
116 ite 4 20 31 115
117 next 4 31 116
118 ite 1 54 99 98
119 ite 1 33 118 49
120 ite 1 7 99 119
121 next 1 33 120
122 ite 4 20 31 52
123 ite 4 33 52 122
124 next 4 52 123
; end of yosys output
